command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4093139	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_bitops_1.c								
ANR	4093140	Function	gen_bitops	1:0:0:1898							
ANR	4093141	FunctionDef	"gen_bitops (DisasContext * ctx , uint32_t opc , int rt , int rs , int lsb , int msb)"		4093140	0					
ANR	4093142	CompoundStatement		5:0:117:1898	4093140	0					
ANR	4093143	IdentifierDeclStatement	TCGv t0 = tcg_temp_new ( ) ;	7:4:124:148	4093140	0	True				
ANR	4093144	IdentifierDecl	t0 = tcg_temp_new ( )		4093140	0					
ANR	4093145	IdentifierDeclType	TCGv		4093140	0					
ANR	4093146	Identifier	t0		4093140	1					
ANR	4093147	AssignmentExpression	t0 = tcg_temp_new ( )		4093140	2		=			
ANR	4093148	Identifier	t0		4093140	0					
ANR	4093149	CallExpression	tcg_temp_new ( )		4093140	1					
ANR	4093150	Callee	tcg_temp_new		4093140	0					
ANR	4093151	Identifier	tcg_temp_new		4093140	0					
ANR	4093152	ArgumentList			4093140	1					
ANR	4093153	IdentifierDeclStatement	TCGv t1 = tcg_temp_new ( ) ;	9:4:155:179	4093140	1	True				
ANR	4093154	IdentifierDecl	t1 = tcg_temp_new ( )		4093140	0					
ANR	4093155	IdentifierDeclType	TCGv		4093140	0					
ANR	4093156	Identifier	t1		4093140	1					
ANR	4093157	AssignmentExpression	t1 = tcg_temp_new ( )		4093140	2		=			
ANR	4093158	Identifier	t1		4093140	0					
ANR	4093159	CallExpression	tcg_temp_new ( )		4093140	1					
ANR	4093160	Callee	tcg_temp_new		4093140	0					
ANR	4093161	Identifier	tcg_temp_new		4093140	0					
ANR	4093162	ArgumentList			4093140	1					
ANR	4093163	ExpressionStatement	"gen_load_gpr ( t1 , rs )"	13:4:188:208	4093140	2	True				
ANR	4093164	CallExpression	"gen_load_gpr ( t1 , rs )"		4093140	0					
ANR	4093165	Callee	gen_load_gpr		4093140	0					
ANR	4093166	Identifier	gen_load_gpr		4093140	0					
ANR	4093167	ArgumentList	t1		4093140	1					
ANR	4093168	Argument	t1		4093140	0					
ANR	4093169	Identifier	t1		4093140	0					
ANR	4093170	Argument	rs		4093140	1					
ANR	4093171	Identifier	rs		4093140	0					
ANR	4093172	SwitchStatement	switch ( opc )		4093140	3					
ANR	4093173	Condition	opc	15:12:223:225	4093140	0	True				
ANR	4093174	Identifier	opc		4093140	0					
ANR	4093175	CompoundStatement		11:17:110:110	4093140	1					
ANR	4093176	Label	case OPC_EXT :	17:4:235:247	4093140	0	True				
ANR	4093177	Identifier	OPC_EXT		4093140	0					
ANR	4093178	IfStatement	if ( lsb + msb > 31 )		4093140	1					
ANR	4093179	Condition	lsb + msb > 31	19:12:262:275	4093140	0	True				
ANR	4093180	RelationalExpression	lsb + msb > 31		4093140	0		>			
ANR	4093181	AdditiveExpression	lsb + msb		4093140	0		+			
ANR	4093182	Identifier	lsb		4093140	0					
ANR	4093183	Identifier	msb		4093140	1					
ANR	4093184	PrimaryExpression	31		4093140	1					
ANR	4093185	GotoStatement	goto fail ;	21:12:291:300	4093140	1	True				
ANR	4093186	Identifier	fail		4093140	0					
ANR	4093187	ExpressionStatement	"tcg_gen_shri_tl ( t0 , t1 , lsb )"	23:8:311:339	4093140	2	True				
ANR	4093188	CallExpression	"tcg_gen_shri_tl ( t0 , t1 , lsb )"		4093140	0					
ANR	4093189	Callee	tcg_gen_shri_tl		4093140	0					
ANR	4093190	Identifier	tcg_gen_shri_tl		4093140	0					
ANR	4093191	ArgumentList	t0		4093140	1					
ANR	4093192	Argument	t0		4093140	0					
ANR	4093193	Identifier	t0		4093140	0					
ANR	4093194	Argument	t1		4093140	1					
ANR	4093195	Identifier	t1		4093140	0					
ANR	4093196	Argument	lsb		4093140	2					
ANR	4093197	Identifier	lsb		4093140	0					
ANR	4093198	IfStatement	if ( msb != 31 )		4093140	3					
ANR	4093199	Condition	msb != 31	25:12:354:362	4093140	0	True				
ANR	4093200	EqualityExpression	msb != 31		4093140	0		!=			
ANR	4093201	Identifier	msb		4093140	0					
ANR	4093202	PrimaryExpression	31		4093140	1					
ANR	4093203	CompoundStatement		21:23:247:247	4093140	1					
ANR	4093204	ExpressionStatement	"tcg_gen_andi_tl ( t0 , t0 , ( 1 << ( msb + 1 ) ) - 1 )"	27:12:380:425	4093140	0	True				
ANR	4093205	CallExpression	"tcg_gen_andi_tl ( t0 , t0 , ( 1 << ( msb + 1 ) ) - 1 )"		4093140	0					
ANR	4093206	Callee	tcg_gen_andi_tl		4093140	0					
ANR	4093207	Identifier	tcg_gen_andi_tl		4093140	0					
ANR	4093208	ArgumentList	t0		4093140	1					
ANR	4093209	Argument	t0		4093140	0					
ANR	4093210	Identifier	t0		4093140	0					
ANR	4093211	Argument	t0		4093140	1					
ANR	4093212	Identifier	t0		4093140	0					
ANR	4093213	Argument	( 1 << ( msb + 1 ) ) - 1		4093140	2					
ANR	4093214	AdditiveExpression	( 1 << ( msb + 1 ) ) - 1		4093140	0		-			
ANR	4093215	ShiftExpression	1 << ( msb + 1 )		4093140	0		<<			
ANR	4093216	PrimaryExpression	1		4093140	0					
ANR	4093217	AdditiveExpression	msb + 1		4093140	1		+			
ANR	4093218	Identifier	msb		4093140	0					
ANR	4093219	PrimaryExpression	1		4093140	1					
ANR	4093220	PrimaryExpression	1		4093140	1					
ANR	4093221	ElseStatement	else		4093140	0					
ANR	4093222	CompoundStatement		25:15:325:325	4093140	0					
ANR	4093223	ExpressionStatement	"tcg_gen_ext32s_tl ( t0 , t0 )"	31:12:458:483	4093140	0	True				
ANR	4093224	CallExpression	"tcg_gen_ext32s_tl ( t0 , t0 )"		4093140	0					
ANR	4093225	Callee	tcg_gen_ext32s_tl		4093140	0					
ANR	4093226	Identifier	tcg_gen_ext32s_tl		4093140	0					
ANR	4093227	ArgumentList	t0		4093140	1					
ANR	4093228	Argument	t0		4093140	0					
ANR	4093229	Identifier	t0		4093140	0					
ANR	4093230	Argument	t0		4093140	1					
ANR	4093231	Identifier	t0		4093140	0					
ANR	4093232	BreakStatement	break ;	35:8:505:510	4093140	4	True				
ANR	4093233	Label	case OPC_DEXTM :	39:4:545:559	4093140	5	True				
ANR	4093234	Identifier	OPC_DEXTM		4093140	0					
ANR	4093235	ExpressionStatement	"tcg_gen_shri_tl ( t0 , t1 , lsb )"	41:8:570:598	4093140	6	True				
ANR	4093236	CallExpression	"tcg_gen_shri_tl ( t0 , t1 , lsb )"		4093140	0					
ANR	4093237	Callee	tcg_gen_shri_tl		4093140	0					
ANR	4093238	Identifier	tcg_gen_shri_tl		4093140	0					
ANR	4093239	ArgumentList	t0		4093140	1					
ANR	4093240	Argument	t0		4093140	0					
ANR	4093241	Identifier	t0		4093140	0					
ANR	4093242	Argument	t1		4093140	1					
ANR	4093243	Identifier	t1		4093140	0					
ANR	4093244	Argument	lsb		4093140	2					
ANR	4093245	Identifier	lsb		4093140	0					
ANR	4093246	IfStatement	if ( msb != 31 )		4093140	7					
ANR	4093247	Condition	msb != 31	43:12:613:621	4093140	0	True				
ANR	4093248	EqualityExpression	msb != 31		4093140	0		!=			
ANR	4093249	Identifier	msb		4093140	0					
ANR	4093250	PrimaryExpression	31		4093140	1					
ANR	4093251	CompoundStatement		39:23:506:506	4093140	1					
ANR	4093252	Statement	tcg_gen_andi_tl	45:12:639:653	4093140	0	True				
ANR	4093253	Statement	(	45:27:654:654	4093140	1	True				
ANR	4093254	Statement	t0	45:28:655:656	4093140	2	True				
ANR	4093255	Statement	","	45:30:657:657	4093140	3	True				
ANR	4093256	Statement	t0	45:32:659:660	4093140	4	True				
ANR	4093257	Statement	","	45:34:661:661	4093140	5	True				
ANR	4093258	Statement	(	45:36:663:663	4093140	6	True				
ANR	4093259	Statement	1UL	45:37:664:666	4093140	7	True				
ANR	4093260	Statement	L	45:40:667:667	4093140	8	True				
ANR	4093261	Statement	<<	45:42:669:670	4093140	9	True				
ANR	4093262	Statement	(	45:45:672:672	4093140	10	True				
ANR	4093263	Statement	msb	45:46:673:675	4093140	11	True				
ANR	4093264	Statement	+	45:50:677:677	4093140	12	True				
ANR	4093265	Statement	1	45:52:679:679	4093140	13	True				
ANR	4093266	Statement	+	45:54:681:681	4093140	14	True				
ANR	4093267	Statement	32	45:56:683:684	4093140	15	True				
ANR	4093268	Statement	)	45:58:685:685	4093140	16	True				
ANR	4093269	Statement	)	45:59:686:686	4093140	17	True				
ANR	4093270	Statement	-	45:61:688:688	4093140	18	True				
ANR	4093271	Statement	1	45:63:690:690	4093140	19	True				
ANR	4093272	Statement	)	45:64:691:691	4093140	20	True				
ANR	4093273	ExpressionStatement		45:65:692:692	4093140	21	True				
ANR	4093274	BreakStatement	break ;	49:8:714:719	4093140	8	True				
ANR	4093275	Label	case OPC_DEXTU :	51:4:726:740	4093140	9	True				
ANR	4093276	Identifier	OPC_DEXTU		4093140	0					
ANR	4093277	ExpressionStatement	"tcg_gen_shri_tl ( t0 , t1 , lsb + 32 )"	53:8:751:784	4093140	10	True				
ANR	4093278	CallExpression	"tcg_gen_shri_tl ( t0 , t1 , lsb + 32 )"		4093140	0					
ANR	4093279	Callee	tcg_gen_shri_tl		4093140	0					
ANR	4093280	Identifier	tcg_gen_shri_tl		4093140	0					
ANR	4093281	ArgumentList	t0		4093140	1					
ANR	4093282	Argument	t0		4093140	0					
ANR	4093283	Identifier	t0		4093140	0					
ANR	4093284	Argument	t1		4093140	1					
ANR	4093285	Identifier	t1		4093140	0					
ANR	4093286	Argument	lsb + 32		4093140	2					
ANR	4093287	AdditiveExpression	lsb + 32		4093140	0		+			
ANR	4093288	Identifier	lsb		4093140	0					
ANR	4093289	PrimaryExpression	32		4093140	1					
ANR	4093290	Statement	tcg_gen_andi_tl	55:8:795:809	4093140	11	True				
ANR	4093291	Statement	(	55:23:810:810	4093140	12	True				
ANR	4093292	Statement	t0	55:24:811:812	4093140	13	True				
ANR	4093293	Statement	","	55:26:813:813	4093140	14	True				
ANR	4093294	Statement	t0	55:28:815:816	4093140	15	True				
ANR	4093295	Statement	","	55:30:817:817	4093140	16	True				
ANR	4093296	Statement	(	55:32:819:819	4093140	17	True				
ANR	4093297	Statement	1UL	55:33:820:822	4093140	18	True				
ANR	4093298	Statement	L	55:36:823:823	4093140	19	True				
ANR	4093299	Statement	<<	55:38:825:826	4093140	20	True				
ANR	4093300	Statement	(	55:41:828:828	4093140	21	True				
ANR	4093301	Statement	msb	55:42:829:831	4093140	22	True				
ANR	4093302	Statement	+	55:46:833:833	4093140	23	True				
ANR	4093303	Statement	1	55:48:835:835	4093140	24	True				
ANR	4093304	Statement	)	55:49:836:836	4093140	25	True				
ANR	4093305	Statement	)	55:50:837:837	4093140	26	True				
ANR	4093306	Statement	-	55:52:839:839	4093140	27	True				
ANR	4093307	Statement	1	55:54:841:841	4093140	28	True				
ANR	4093308	Statement	)	55:55:842:842	4093140	29	True				
ANR	4093309	ExpressionStatement		55:56:843:843	4093140	30	True				
ANR	4093310	BreakStatement	break ;	57:8:854:859	4093140	31	True				
ANR	4093311	Label	case OPC_DEXT :	59:4:866:879	4093140	32	True				
ANR	4093312	Identifier	OPC_DEXT		4093140	0					
ANR	4093313	ExpressionStatement	"tcg_gen_shri_tl ( t0 , t1 , lsb )"	61:8:890:918	4093140	33	True				
ANR	4093314	CallExpression	"tcg_gen_shri_tl ( t0 , t1 , lsb )"		4093140	0					
ANR	4093315	Callee	tcg_gen_shri_tl		4093140	0					
ANR	4093316	Identifier	tcg_gen_shri_tl		4093140	0					
ANR	4093317	ArgumentList	t0		4093140	1					
ANR	4093318	Argument	t0		4093140	0					
ANR	4093319	Identifier	t0		4093140	0					
ANR	4093320	Argument	t1		4093140	1					
ANR	4093321	Identifier	t1		4093140	0					
ANR	4093322	Argument	lsb		4093140	2					
ANR	4093323	Identifier	lsb		4093140	0					
ANR	4093324	Statement	tcg_gen_andi_tl	63:8:929:943	4093140	34	True				
ANR	4093325	Statement	(	63:23:944:944	4093140	35	True				
ANR	4093326	Statement	t0	63:24:945:946	4093140	36	True				
ANR	4093327	Statement	","	63:26:947:947	4093140	37	True				
ANR	4093328	Statement	t0	63:28:949:950	4093140	38	True				
ANR	4093329	Statement	","	63:30:951:951	4093140	39	True				
ANR	4093330	Statement	(	63:32:953:953	4093140	40	True				
ANR	4093331	Statement	1UL	63:33:954:956	4093140	41	True				
ANR	4093332	Statement	L	63:36:957:957	4093140	42	True				
ANR	4093333	Statement	<<	63:38:959:960	4093140	43	True				
ANR	4093334	Statement	(	63:41:962:962	4093140	44	True				
ANR	4093335	Statement	msb	63:42:963:965	4093140	45	True				
ANR	4093336	Statement	+	63:46:967:967	4093140	46	True				
ANR	4093337	Statement	1	63:48:969:969	4093140	47	True				
ANR	4093338	Statement	)	63:49:970:970	4093140	48	True				
ANR	4093339	Statement	)	63:50:971:971	4093140	49	True				
ANR	4093340	Statement	-	63:52:973:973	4093140	50	True				
ANR	4093341	Statement	1	63:54:975:975	4093140	51	True				
ANR	4093342	Statement	)	63:55:976:976	4093140	52	True				
ANR	4093343	ExpressionStatement		63:56:977:977	4093140	53	True				
ANR	4093344	BreakStatement	break ;	65:8:988:993	4093140	54	True				
ANR	4093345	Label	case OPC_INS :	69:4:1008:1020	4093140	55	True				
ANR	4093346	Identifier	OPC_INS		4093140	0					
ANR	4093347	IfStatement	if ( lsb > msb )		4093140	56					
ANR	4093348	Condition	lsb > msb	71:12:1035:1043	4093140	0	True				
ANR	4093349	RelationalExpression	lsb > msb		4093140	0		>			
ANR	4093350	Identifier	lsb		4093140	0					
ANR	4093351	Identifier	msb		4093140	1					
ANR	4093352	GotoStatement	goto fail ;	73:12:1059:1068	4093140	1	True				
ANR	4093353	Identifier	fail		4093140	0					
ANR	4093354	ExpressionStatement	"gen_load_gpr ( t0 , rt )"	75:8:1079:1099	4093140	57	True				
ANR	4093355	CallExpression	"gen_load_gpr ( t0 , rt )"		4093140	0					
ANR	4093356	Callee	gen_load_gpr		4093140	0					
ANR	4093357	Identifier	gen_load_gpr		4093140	0					
ANR	4093358	ArgumentList	t0		4093140	1					
ANR	4093359	Argument	t0		4093140	0					
ANR	4093360	Identifier	t0		4093140	0					
ANR	4093361	Argument	rt		4093140	1					
ANR	4093362	Identifier	rt		4093140	0					
ANR	4093363	ExpressionStatement	"tcg_gen_deposit_tl ( t0 , t0 , t1 , lsb , msb - lsb + 1 )"	77:8:1110:1160	4093140	58	True				
ANR	4093364	CallExpression	"tcg_gen_deposit_tl ( t0 , t0 , t1 , lsb , msb - lsb + 1 )"		4093140	0					
ANR	4093365	Callee	tcg_gen_deposit_tl		4093140	0					
ANR	4093366	Identifier	tcg_gen_deposit_tl		4093140	0					
ANR	4093367	ArgumentList	t0		4093140	1					
ANR	4093368	Argument	t0		4093140	0					
ANR	4093369	Identifier	t0		4093140	0					
ANR	4093370	Argument	t0		4093140	1					
ANR	4093371	Identifier	t0		4093140	0					
ANR	4093372	Argument	t1		4093140	2					
ANR	4093373	Identifier	t1		4093140	0					
ANR	4093374	Argument	lsb		4093140	3					
ANR	4093375	Identifier	lsb		4093140	0					
ANR	4093376	Argument	msb - lsb + 1		4093140	4					
ANR	4093377	AdditiveExpression	msb - lsb + 1		4093140	0		-			
ANR	4093378	Identifier	msb		4093140	0					
ANR	4093379	AdditiveExpression	lsb + 1		4093140	1		+			
ANR	4093380	Identifier	lsb		4093140	0					
ANR	4093381	PrimaryExpression	1		4093140	1					
ANR	4093382	ExpressionStatement	"tcg_gen_ext32s_tl ( t0 , t0 )"	79:8:1171:1196	4093140	59	True				
ANR	4093383	CallExpression	"tcg_gen_ext32s_tl ( t0 , t0 )"		4093140	0					
ANR	4093384	Callee	tcg_gen_ext32s_tl		4093140	0					
ANR	4093385	Identifier	tcg_gen_ext32s_tl		4093140	0					
ANR	4093386	ArgumentList	t0		4093140	1					
ANR	4093387	Argument	t0		4093140	0					
ANR	4093388	Identifier	t0		4093140	0					
ANR	4093389	Argument	t0		4093140	1					
ANR	4093390	Identifier	t0		4093140	0					
ANR	4093391	BreakStatement	break ;	81:8:1207:1212	4093140	60	True				
ANR	4093392	Label	case OPC_DINSM :	85:4:1247:1261	4093140	61	True				
ANR	4093393	Identifier	OPC_DINSM		4093140	0					
ANR	4093394	ExpressionStatement	"gen_load_gpr ( t0 , rt )"	87:8:1272:1292	4093140	62	True				
ANR	4093395	CallExpression	"gen_load_gpr ( t0 , rt )"		4093140	0					
ANR	4093396	Callee	gen_load_gpr		4093140	0					
ANR	4093397	Identifier	gen_load_gpr		4093140	0					
ANR	4093398	ArgumentList	t0		4093140	1					
ANR	4093399	Argument	t0		4093140	0					
ANR	4093400	Identifier	t0		4093140	0					
ANR	4093401	Argument	rt		4093140	1					
ANR	4093402	Identifier	rt		4093140	0					
ANR	4093403	ExpressionStatement	"tcg_gen_deposit_tl ( t0 , t0 , t1 , lsb , msb + 32 - lsb + 1 )"	89:8:1303:1358	4093140	63	True				
ANR	4093404	CallExpression	"tcg_gen_deposit_tl ( t0 , t0 , t1 , lsb , msb + 32 - lsb + 1 )"		4093140	0					
ANR	4093405	Callee	tcg_gen_deposit_tl		4093140	0					
ANR	4093406	Identifier	tcg_gen_deposit_tl		4093140	0					
ANR	4093407	ArgumentList	t0		4093140	1					
ANR	4093408	Argument	t0		4093140	0					
ANR	4093409	Identifier	t0		4093140	0					
ANR	4093410	Argument	t0		4093140	1					
ANR	4093411	Identifier	t0		4093140	0					
ANR	4093412	Argument	t1		4093140	2					
ANR	4093413	Identifier	t1		4093140	0					
ANR	4093414	Argument	lsb		4093140	3					
ANR	4093415	Identifier	lsb		4093140	0					
ANR	4093416	Argument	msb + 32 - lsb + 1		4093140	4					
ANR	4093417	AdditiveExpression	msb + 32 - lsb + 1		4093140	0		+			
ANR	4093418	Identifier	msb		4093140	0					
ANR	4093419	AdditiveExpression	32 - lsb + 1		4093140	1		-			
ANR	4093420	PrimaryExpression	32		4093140	0					
ANR	4093421	AdditiveExpression	lsb + 1		4093140	1		+			
ANR	4093422	Identifier	lsb		4093140	0					
ANR	4093423	PrimaryExpression	1		4093140	1					
ANR	4093424	BreakStatement	break ;	91:8:1369:1374	4093140	64	True				
ANR	4093425	Label	case OPC_DINSU :	93:4:1381:1395	4093140	65	True				
ANR	4093426	Identifier	OPC_DINSU		4093140	0					
ANR	4093427	ExpressionStatement	"gen_load_gpr ( t0 , rt )"	95:8:1406:1426	4093140	66	True				
ANR	4093428	CallExpression	"gen_load_gpr ( t0 , rt )"		4093140	0					
ANR	4093429	Callee	gen_load_gpr		4093140	0					
ANR	4093430	Identifier	gen_load_gpr		4093140	0					
ANR	4093431	ArgumentList	t0		4093140	1					
ANR	4093432	Argument	t0		4093140	0					
ANR	4093433	Identifier	t0		4093140	0					
ANR	4093434	Argument	rt		4093140	1					
ANR	4093435	Identifier	rt		4093140	0					
ANR	4093436	ExpressionStatement	"tcg_gen_deposit_tl ( t0 , t0 , t1 , lsb + 32 , msb - lsb + 1 )"	97:8:1437:1492	4093140	67	True				
ANR	4093437	CallExpression	"tcg_gen_deposit_tl ( t0 , t0 , t1 , lsb + 32 , msb - lsb + 1 )"		4093140	0					
ANR	4093438	Callee	tcg_gen_deposit_tl		4093140	0					
ANR	4093439	Identifier	tcg_gen_deposit_tl		4093140	0					
ANR	4093440	ArgumentList	t0		4093140	1					
ANR	4093441	Argument	t0		4093140	0					
ANR	4093442	Identifier	t0		4093140	0					
ANR	4093443	Argument	t0		4093140	1					
ANR	4093444	Identifier	t0		4093140	0					
ANR	4093445	Argument	t1		4093140	2					
ANR	4093446	Identifier	t1		4093140	0					
ANR	4093447	Argument	lsb + 32		4093140	3					
ANR	4093448	AdditiveExpression	lsb + 32		4093140	0		+			
ANR	4093449	Identifier	lsb		4093140	0					
ANR	4093450	PrimaryExpression	32		4093140	1					
ANR	4093451	Argument	msb - lsb + 1		4093140	4					
ANR	4093452	AdditiveExpression	msb - lsb + 1		4093140	0		-			
ANR	4093453	Identifier	msb		4093140	0					
ANR	4093454	AdditiveExpression	lsb + 1		4093140	1		+			
ANR	4093455	Identifier	lsb		4093140	0					
ANR	4093456	PrimaryExpression	1		4093140	1					
ANR	4093457	BreakStatement	break ;	99:8:1503:1508	4093140	68	True				
ANR	4093458	Label	case OPC_DINS :	101:4:1515:1528	4093140	69	True				
ANR	4093459	Identifier	OPC_DINS		4093140	0					
ANR	4093460	ExpressionStatement	"gen_load_gpr ( t0 , rt )"	103:8:1539:1559	4093140	70	True				
ANR	4093461	CallExpression	"gen_load_gpr ( t0 , rt )"		4093140	0					
ANR	4093462	Callee	gen_load_gpr		4093140	0					
ANR	4093463	Identifier	gen_load_gpr		4093140	0					
ANR	4093464	ArgumentList	t0		4093140	1					
ANR	4093465	Argument	t0		4093140	0					
ANR	4093466	Identifier	t0		4093140	0					
ANR	4093467	Argument	rt		4093140	1					
ANR	4093468	Identifier	rt		4093140	0					
ANR	4093469	ExpressionStatement	"tcg_gen_deposit_tl ( t0 , t0 , t1 , lsb , msb - lsb + 1 )"	105:8:1570:1620	4093140	71	True				
ANR	4093470	CallExpression	"tcg_gen_deposit_tl ( t0 , t0 , t1 , lsb , msb - lsb + 1 )"		4093140	0					
ANR	4093471	Callee	tcg_gen_deposit_tl		4093140	0					
ANR	4093472	Identifier	tcg_gen_deposit_tl		4093140	0					
ANR	4093473	ArgumentList	t0		4093140	1					
ANR	4093474	Argument	t0		4093140	0					
ANR	4093475	Identifier	t0		4093140	0					
ANR	4093476	Argument	t0		4093140	1					
ANR	4093477	Identifier	t0		4093140	0					
ANR	4093478	Argument	t1		4093140	2					
ANR	4093479	Identifier	t1		4093140	0					
ANR	4093480	Argument	lsb		4093140	3					
ANR	4093481	Identifier	lsb		4093140	0					
ANR	4093482	Argument	msb - lsb + 1		4093140	4					
ANR	4093483	AdditiveExpression	msb - lsb + 1		4093140	0		-			
ANR	4093484	Identifier	msb		4093140	0					
ANR	4093485	AdditiveExpression	lsb + 1		4093140	1		+			
ANR	4093486	Identifier	lsb		4093140	0					
ANR	4093487	PrimaryExpression	1		4093140	1					
ANR	4093488	BreakStatement	break ;	107:8:1631:1636	4093140	72	True				
ANR	4093489	Label	default :	111:4:1651:1658	4093140	73	True				
ANR	4093490	Identifier	default		4093140	0					
ANR	4093491	Label	fail :	113:0:1661:1665	4093140	74	True				
ANR	4093492	Identifier	fail		4093140	0					
ANR	4093493	ExpressionStatement	"MIPS_INVAL ( ""bitops"" )"	115:8:1676:1696	4093140	75	True				
ANR	4093494	CallExpression	"MIPS_INVAL ( ""bitops"" )"		4093140	0					
ANR	4093495	Callee	MIPS_INVAL		4093140	0					
ANR	4093496	Identifier	MIPS_INVAL		4093140	0					
ANR	4093497	ArgumentList	"""bitops"""		4093140	1					
ANR	4093498	Argument	"""bitops"""		4093140	0					
ANR	4093499	PrimaryExpression	"""bitops"""		4093140	0					
ANR	4093500	ExpressionStatement	"generate_exception ( ctx , EXCP_RI )"	117:8:1707:1739	4093140	76	True				
ANR	4093501	CallExpression	"generate_exception ( ctx , EXCP_RI )"		4093140	0					
ANR	4093502	Callee	generate_exception		4093140	0					
ANR	4093503	Identifier	generate_exception		4093140	0					
ANR	4093504	ArgumentList	ctx		4093140	1					
ANR	4093505	Argument	ctx		4093140	0					
ANR	4093506	Identifier	ctx		4093140	0					
ANR	4093507	Argument	EXCP_RI		4093140	1					
ANR	4093508	Identifier	EXCP_RI		4093140	0					
ANR	4093509	ExpressionStatement	tcg_temp_free ( t0 )	119:8:1750:1767	4093140	77	True				
ANR	4093510	CallExpression	tcg_temp_free ( t0 )		4093140	0					
ANR	4093511	Callee	tcg_temp_free		4093140	0					
ANR	4093512	Identifier	tcg_temp_free		4093140	0					
ANR	4093513	ArgumentList	t0		4093140	1					
ANR	4093514	Argument	t0		4093140	0					
ANR	4093515	Identifier	t0		4093140	0					
ANR	4093516	ExpressionStatement	tcg_temp_free ( t1 )	121:8:1778:1795	4093140	78	True				
ANR	4093517	CallExpression	tcg_temp_free ( t1 )		4093140	0					
ANR	4093518	Callee	tcg_temp_free		4093140	0					
ANR	4093519	Identifier	tcg_temp_free		4093140	0					
ANR	4093520	ArgumentList	t1		4093140	1					
ANR	4093521	Argument	t1		4093140	0					
ANR	4093522	Identifier	t1		4093140	0					
ANR	4093523	ReturnStatement	return ;	123:8:1806:1812	4093140	79	True				
ANR	4093524	ExpressionStatement	"gen_store_gpr ( t0 , rt )"	127:4:1826:1847	4093140	4	True				
ANR	4093525	CallExpression	"gen_store_gpr ( t0 , rt )"		4093140	0					
ANR	4093526	Callee	gen_store_gpr		4093140	0					
ANR	4093527	Identifier	gen_store_gpr		4093140	0					
ANR	4093528	ArgumentList	t0		4093140	1					
ANR	4093529	Argument	t0		4093140	0					
ANR	4093530	Identifier	t0		4093140	0					
ANR	4093531	Argument	rt		4093140	1					
ANR	4093532	Identifier	rt		4093140	0					
ANR	4093533	ExpressionStatement	tcg_temp_free ( t0 )	129:4:1854:1871	4093140	5	True				
ANR	4093534	CallExpression	tcg_temp_free ( t0 )		4093140	0					
ANR	4093535	Callee	tcg_temp_free		4093140	0					
ANR	4093536	Identifier	tcg_temp_free		4093140	0					
ANR	4093537	ArgumentList	t0		4093140	1					
ANR	4093538	Argument	t0		4093140	0					
ANR	4093539	Identifier	t0		4093140	0					
ANR	4093540	ExpressionStatement	tcg_temp_free ( t1 )	131:4:1878:1895	4093140	6	True				
ANR	4093541	CallExpression	tcg_temp_free ( t1 )		4093140	0					
ANR	4093542	Callee	tcg_temp_free		4093140	0					
ANR	4093543	Identifier	tcg_temp_free		4093140	0					
ANR	4093544	ArgumentList	t1		4093140	1					
ANR	4093545	Argument	t1		4093140	0					
ANR	4093546	Identifier	t1		4093140	0					
ANR	4093547	ReturnType	static void		4093140	1					
ANR	4093548	Identifier	gen_bitops		4093140	2					
ANR	4093549	ParameterList	"DisasContext * ctx , uint32_t opc , int rt , int rs , int lsb , int msb"		4093140	3					
ANR	4093550	Parameter	DisasContext * ctx	1:24:24:40	4093140	0	True				
ANR	4093551	ParameterType	DisasContext *		4093140	0					
ANR	4093552	Identifier	ctx		4093140	1					
ANR	4093553	Parameter	uint32_t opc	1:43:43:54	4093140	1	True				
ANR	4093554	ParameterType	uint32_t		4093140	0					
ANR	4093555	Identifier	opc		4093140	1					
ANR	4093556	Parameter	int rt	1:57:57:62	4093140	2	True				
ANR	4093557	ParameterType	int		4093140	0					
ANR	4093558	Identifier	rt		4093140	1					
ANR	4093559	Parameter	int rs	3:24:90:95	4093140	3	True				
ANR	4093560	ParameterType	int		4093140	0					
ANR	4093561	Identifier	rs		4093140	1					
ANR	4093562	Parameter	int lsb	3:32:98:104	4093140	4	True				
ANR	4093563	ParameterType	int		4093140	0					
ANR	4093564	Identifier	lsb		4093140	1					
ANR	4093565	Parameter	int msb	3:41:107:113	4093140	5	True				
ANR	4093566	ParameterType	int		4093140	0					
ANR	4093567	Identifier	msb		4093140	1					
ANR	4093568	CFGEntryNode	ENTRY		4093140		True				
ANR	4093569	CFGExitNode	EXIT		4093140		True				
ANR	4093570	Symbol	rs		4093140						
ANR	4093571	Symbol	rt		4093140						
ANR	4093572	Symbol	opc		4093140						
ANR	4093573	Symbol	ctx		4093140						
ANR	4093574	Symbol	EXCP_RI		4093140						
ANR	4093575	Symbol	lsb		4093140						
ANR	4093576	Symbol	tcg_temp_new		4093140						
ANR	4093577	Symbol	t0		4093140						
ANR	4093578	Symbol	msb		4093140						
ANR	4093579	Symbol	t1		4093140						
