{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512402273333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512402273334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 15:44:33 2017 " "Processing started: Mon Dec 04 15:44:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512402273334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512402273334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic " "Command: quartus_map --read_settings_files=on --write_settings_files=off High_radix_online_arithmetic -c High_radix_online_arithmetic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512402273334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512402273602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4adder_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file radix4adder_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 radix4adder_sv " "Found entity 1: radix4adder_sv" {  } { { "radix4adder_sv.sv" "" { Text "D:/studies/FYP/Quaterus2_project/radix4adder_sv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512402273644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512402273644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adder.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adder " "Found entity 1: radix2adder" {  } { { "radix2adder.v" "" { Text "D:/studies/FYP/Quaterus2_project/radix2adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512402273647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512402273647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convention2rbr.v 1 1 " "Found 1 design units, including 1 entities, in source file convention2rbr.v" { { "Info" "ISGN_ENTITY_NAME" "1 conventionToRBR " "Found entity 1: conventionToRBR" {  } { { "convention2rbr.v" "" { Text "D:/studies/FYP/Quaterus2_project/convention2rbr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512402273649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512402273649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adderserialblock.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adderserialblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerialBlock " "Found entity 1: radix2adderSerialBlock" {  } { { "radix2adderSerialBlock.v" "" { Text "D:/studies/FYP/Quaterus2_project/radix2adderSerialBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512402273651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512402273651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adderparallelblock.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adderparallelblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderParallelBlock " "Found entity 1: radix2adderParallelBlock" {  } { { "radix2adderParallelBlock.v" "" { Text "D:/studies/FYP/Quaterus2_project/radix2adderParallelBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512402273653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512402273653 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "radix2adderSerial.v(24) " "Verilog HDL information at radix2adderSerial.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "radix2adderSerial.v" "" { Text "D:/studies/FYP/Quaterus2_project/radix2adderSerial.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1512402273657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix2adderserial.v 1 1 " "Found 1 design units, including 1 entities, in source file radix2adderserial.v" { { "Info" "ISGN_ENTITY_NAME" "1 radix2adderSerial " "Found entity 1: radix2adderSerial" {  } { { "radix2adderSerial.v" "" { Text "D:/studies/FYP/Quaterus2_project/radix2adderSerial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512402273657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512402273657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4adder.v 0 0 " "Found 0 design units, including 0 entities, in source file radix4adder.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512402273659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "radix4adder_new.v 0 0 " "Found 0 design units, including 0 entities, in source file radix4adder_new.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512402273661 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "radix4adder_sv " "Elaborating entity \"radix4adder_sv\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512402273685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_sv.sv(31) " "Verilog HDL assignment warning at radix4adder_sv.sv(31): truncated value with size 32 to match size of target (3)" {  } { { "radix4adder_sv.sv" "" { Text "D:/studies/FYP/Quaterus2_project/radix4adder_sv.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512402273688 "|radix4adder_sv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_sv.sv(36) " "Verilog HDL assignment warning at radix4adder_sv.sv(36): truncated value with size 32 to match size of target (3)" {  } { { "radix4adder_sv.sv" "" { Text "D:/studies/FYP/Quaterus2_project/radix4adder_sv.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512402273688 "|radix4adder_sv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_sv.sv(41) " "Verilog HDL assignment warning at radix4adder_sv.sv(41): truncated value with size 32 to match size of target (3)" {  } { { "radix4adder_sv.sv" "" { Text "D:/studies/FYP/Quaterus2_project/radix4adder_sv.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512402273688 "|radix4adder_sv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_sv.sv(50) " "Verilog HDL assignment warning at radix4adder_sv.sv(50): truncated value with size 32 to match size of target (3)" {  } { { "radix4adder_sv.sv" "" { Text "D:/studies/FYP/Quaterus2_project/radix4adder_sv.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512402273694 "|radix4adder_sv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_sv.sv(52) " "Verilog HDL assignment warning at radix4adder_sv.sv(52): truncated value with size 32 to match size of target (3)" {  } { { "radix4adder_sv.sv" "" { Text "D:/studies/FYP/Quaterus2_project/radix4adder_sv.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512402273694 "|radix4adder_sv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 radix4adder_sv.sv(54) " "Verilog HDL assignment warning at radix4adder_sv.sv(54): truncated value with size 32 to match size of target (3)" {  } { { "radix4adder_sv.sv" "" { Text "D:/studies/FYP/Quaterus2_project/radix4adder_sv.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512402273694 "|radix4adder_sv"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512402274743 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/studies/FYP/Quaterus2_project/output_files/High_radix_online_arithmetic.map.smsg " "Generated suppressed messages file D:/studies/FYP/Quaterus2_project/output_files/High_radix_online_arithmetic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512402274969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512402275087 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512402275087 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "49 " "Implemented 49 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512402275235 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512402275235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512402275235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512402275235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512402275352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 15:44:35 2017 " "Processing ended: Mon Dec 04 15:44:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512402275352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512402275352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512402275352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512402275352 ""}
