{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492437132289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492437132296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 21:52:12 2017 " "Processing started: Mon Apr 17 21:52:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492437132296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492437132296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalTester -c DigitalTester " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalTester -c DigitalTester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492437132296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492437133880 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Architectire.qsys " "Elaborating Qsys system entity \"Architectire.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437148613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:35 Progress: Loading Hardware/Architectire.qsys " "2017.04.17.21:52:35 Progress: Loading Hardware/Architectire.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437155453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:36 Progress: Reading input file " "2017.04.17.21:52:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437156561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:36 Progress: Adding Clock \[clock_source 15.0\] " "2017.04.17.21:52:36 Progress: Adding Clock \[clock_source 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437156731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Parameterizing module Clock " "2017.04.17.21:52:38 Progress: Parameterizing module Clock" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Adding ClockBridge \[altera_clock_bridge 15.0\] " "2017.04.17.21:52:38 Progress: Adding ClockBridge \[altera_clock_bridge 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Parameterizing module ClockBridge " "2017.04.17.21:52:38 Progress: Parameterizing module ClockBridge" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Adding ControlSignal \[altera_avalon_pio 15.0\] " "2017.04.17.21:52:38 Progress: Adding ControlSignal \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Parameterizing module ControlSignal " "2017.04.17.21:52:38 Progress: Parameterizing module ControlSignal" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Adding DCFIFO \[altera_avalon_dc_fifo 15.0\] " "2017.04.17.21:52:38 Progress: Adding DCFIFO \[altera_avalon_dc_fifo 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Parameterizing module DCFIFO " "2017.04.17.21:52:38 Progress: Parameterizing module DCFIFO" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Adding FIFO_Memory \[altera_avalon_fifo 15.0\] " "2017.04.17.21:52:38 Progress: Adding FIFO_Memory \[altera_avalon_fifo 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Parameterizing module FIFO_Memory " "2017.04.17.21:52:38 Progress: Parameterizing module FIFO_Memory" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:38 Progress: Adding PCIExpress \[altera_pcie_hard_ip 15.0\] " "2017.04.17.21:52:38 Progress: Adding PCIExpress \[altera_pcie_hard_ip 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437158750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:44 Progress: Parameterizing module PCIExpress " "2017.04.17.21:52:44 Progress: Parameterizing module PCIExpress" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437164945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:44 Progress: Adding PLL \[altpll 15.0\] " "2017.04.17.21:52:44 Progress: Adding PLL \[altpll 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437164951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:45 Progress: Parameterizing module PLL " "2017.04.17.21:52:45 Progress: Parameterizing module PLL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437165005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:45 Progress: Adding Response \[altera_avalon_pio 15.0\] " "2017.04.17.21:52:45 Progress: Adding Response \[altera_avalon_pio 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437165008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:45 Progress: Parameterizing module Response " "2017.04.17.21:52:45 Progress: Parameterizing module Response" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437165010 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:45 Progress: Adding SGDMA \[altera_avalon_sgdma 15.0\] " "2017.04.17.21:52:45 Progress: Adding SGDMA \[altera_avalon_sgdma 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437165011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:45 Progress: Parameterizing module SGDMA " "2017.04.17.21:52:45 Progress: Parameterizing module SGDMA" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437165045 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:45 Progress: Building connections " "2017.04.17.21:52:45 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437165047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:45 Progress: Parameterizing connections " "2017.04.17.21:52:45 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437165852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:45 Progress: Validating " "2017.04.17.21:52:45 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437165854 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.04.17.21:52:49 Progress: Done reading input file " "2017.04.17.21:52:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437169354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory: For Avalon-ST and Avalon-MM combinations, data width is 32 bits. " "Architectire.FIFO_Memory: For Avalon-ST and Avalon-MM combinations, data width is 32 bits." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress:  Rx Master BAR 1_0 mapped to 6 -bit Avalon-MM address " "Architectire.PCIExpress:  Rx Master BAR 1_0 mapped to 6 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address " "Architectire.PCIExpress:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171516 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.PCIExpress: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.0) " "Architectire.PCIExpress.PCIExpress: Module dependency loop involving: \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171517 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.PCIExpress: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 15.0), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.0) " "Architectire.PCIExpress.PCIExpress: Module dependency loop involving: \"avalon_clk\" (altera_clock_bridge 15.0), \"pcie_internal_hip\" (altera_pcie_internal_hard_ip_qsys 15.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress.pcie_internal_hip:  Txs Address width is 31 " "Architectire.PCIExpress.pcie_internal_hip:  Txs Address width is 31" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171517 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress.pcie_internal_hip: Application clock frequency is 125 Mhz  " "Architectire.PCIExpress.pcie_internal_hip: Application clock frequency is 125 Mhz " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171519 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip.app_msi_ack: Interface has no signals " "Architectire.PCIExpress.pcie_internal_hip.app_msi_ack: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171519 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip.app_msi_num: Interface has no signals " "Architectire.PCIExpress.pcie_internal_hip.app_msi_num: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171519 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip.app_msi_req: Interface has no signals " "Architectire.PCIExpress.pcie_internal_hip.app_msi_req: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171548 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip.test_out_export: Interface has no signals " "Architectire.PCIExpress.pcie_internal_hip.test_out_export: Interface has no signals" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress.altgx_internal: Family: Cyclone IV GX " "Architectire.PCIExpress.altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.PCIExpress.altgx_internal: Lanes: 1 " "Architectire.PCIExpress.altgx_internal: Lanes: 1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171548 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171548 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_ack must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171548 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171548 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171548 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_num must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171549 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.app_msi_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171549 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.msi_interface_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171550 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171550 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171550 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171550 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171550 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171572 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171572 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171572 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit. " "Architectire.PCIExpress.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported " "Architectire.PCIExpress.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory.out/DCFIFO.in: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Architectire.FIFO_Memory.out/DCFIFO.in: Max channel is 255 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory.out/DCFIFO.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.. " "Architectire.FIFO_Memory.out/DCFIFO.in: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted.." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory.out/DCFIFO.in: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Architectire.FIFO_Memory.out/DCFIFO.in: The source has a channel signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire.FIFO_Memory.out/DCFIFO.in: The source has a error signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted. " "Architectire.FIFO_Memory.out/DCFIFO.in: The source has a error signal of 8 bits, but the sink does not. Avalon-ST Adapter will be inserted." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit. " "Architectire.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit. " "Architectire.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit. " "Architectire.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PCIExpress: Interrupt sender PCIExpress.cra_irq is not connected to an interrupt receiver " "Architectire.PCIExpress: Interrupt sender PCIExpress.cra_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Architectire.PLL: PLL.pll_slave must be connected to an Avalon-MM master " "Architectire.PLL: PLL.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1492437171574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire: Generating Architectire \"Architectire\" for QUARTUS_SYNTH " "Architectire: Generating Architectire \"Architectire\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437174264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0 " "Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437182989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437183035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0 " "Avalon_st_adapter: Inserting timing_adapter: timing_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437183094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ControlSignal: Starting RTL generation for module 'Architectire_ControlSignal' " "ControlSignal: Starting RTL generation for module 'Architectire_ControlSignal'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437187415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ControlSignal:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Architectire_ControlSignal --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0002_ControlSignal_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0002_ControlSignal_gen//Architectire_ControlSignal_component_configuration.pl  --do_build_sim=0  \] " "ControlSignal:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Architectire_ControlSignal --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0002_ControlSignal_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0002_ControlSignal_gen//Architectire_ControlSignal_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437187415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ControlSignal: Done RTL generation for module 'Architectire_ControlSignal' " "ControlSignal: Done RTL generation for module 'Architectire_ControlSignal'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437187757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ControlSignal: \"Architectire\" instantiated altera_avalon_pio \"ControlSignal\" " "ControlSignal: \"Architectire\" instantiated altera_avalon_pio \"ControlSignal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437187779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DCFIFO: \"Architectire\" instantiated altera_avalon_dc_fifo \"DCFIFO\" " "DCFIFO: \"Architectire\" instantiated altera_avalon_dc_fifo \"DCFIFO\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437187784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory: Starting RTL generation for module 'Architectire_FIFO_Memory' " "FIFO_Memory: Starting RTL generation for module 'Architectire_FIFO_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437187841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Architectire_FIFO_Memory --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0003_FIFO_Memory_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0003_FIFO_Memory_gen//Architectire_FIFO_Memory_component_configuration.pl  --do_build_sim=0  \] " "FIFO_Memory:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=Architectire_FIFO_Memory --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0003_FIFO_Memory_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0003_FIFO_Memory_gen//Architectire_FIFO_Memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437187841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory: Done RTL generation for module 'Architectire_FIFO_Memory' " "FIFO_Memory: Done RTL generation for module 'Architectire_FIFO_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437188176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory: \"Architectire\" instantiated altera_avalon_fifo \"FIFO_Memory\" " "FIFO_Memory: \"Architectire\" instantiated altera_avalon_fifo \"FIFO_Memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437188181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress: \"Architectire\" instantiated altera_pcie_hard_ip \"PCIExpress\" " "PCIExpress: \"Architectire\" instantiated altera_pcie_hard_ip \"PCIExpress\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437189189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: \"Architectire\" instantiated altpll \"PLL\" " "PLL: \"Architectire\" instantiated altpll \"PLL\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437191557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Response: Starting RTL generation for module 'Architectire_Response' " "Response: Starting RTL generation for module 'Architectire_Response'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437191624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Response:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Architectire_Response --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0006_Response_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0006_Response_gen//Architectire_Response_component_configuration.pl  --do_build_sim=0  \] " "Response:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Architectire_Response --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0006_Response_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0006_Response_gen//Architectire_Response_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437191625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Response: Done RTL generation for module 'Architectire_Response' " "Response: Done RTL generation for module 'Architectire_Response'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437191887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Response: \"Architectire\" instantiated altera_avalon_pio \"Response\" " "Response: \"Architectire\" instantiated altera_avalon_pio \"Response\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437191893 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SGDMA: Starting RTL generation for module 'Architectire_SGDMA' " "SGDMA: Starting RTL generation for module 'Architectire_SGDMA'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437191939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SGDMA:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=Architectire_SGDMA --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0007_SGDMA_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0007_SGDMA_gen//Architectire_SGDMA_component_configuration.pl  --do_build_sim=0  \] " "SGDMA:   Generation command is \[exec D:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I D:/altera/15.0/quartus/bin64/perl/lib -I D:/altera/15.0/quartus/sopc_builder/bin/europa -I D:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I D:/altera/15.0/quartus/sopc_builder/bin -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=Architectire_SGDMA --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0007_SGDMA_gen/ --quartus_dir=D:/altera/15.0/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7273_363699928268153318.dir/0007_SGDMA_gen//Architectire_SGDMA_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437191939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SGDMA: Done RTL generation for module 'Architectire_SGDMA' " "SGDMA: Done RTL generation for module 'Architectire_SGDMA'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437193105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SGDMA: \"Architectire\" instantiated altera_avalon_sgdma \"SGDMA\" " "SGDMA: \"Architectire\" instantiated altera_avalon_sgdma \"SGDMA\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437193109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437196343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437196818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437197333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437199389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437201829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437202301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437203811 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437206531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"Architectire\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437207556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"Architectire\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"Architectire\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437207606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"Architectire\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"Architectire\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437208498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Architectire\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Architectire\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437208506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pcie_internal_hip: \"PCIExpress\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\" " "Pcie_internal_hip: \"PCIExpress\" instantiated altera_pcie_internal_hard_ip_qsys \"pcie_internal_hip\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437208519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Family: Cyclone IV GX " "Altgx_internal: Family: Cyclone IV GX" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437208537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: Subprotocol: Gen 1-x1 " "Altgx_internal: Subprotocol: Gen 1-x1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437208537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE Architectire_PCIExpress_altgx_internal.v " "Altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily=\"Cyclone IV GX\"  wiz_subprotocol=\"Gen 1-x1\"  OPTIONAL_FILES=NONE Architectire_PCIExpress_altgx_internal.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437208542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altgx_internal: \"PCIExpress\" instantiated altera_pcie_internal_altgx \"altgx_internal\" " "Altgx_internal: \"PCIExpress\" instantiated altera_pcie_internal_altgx \"altgx_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_controller_internal: \"PCIExpress\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\" " "Reset_controller_internal: \"PCIExpress\" instantiated altera_pcie_internal_reset_controller_qsys \"reset_controller_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipe_interface_internal: \"PCIExpress\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\" " "Pipe_interface_internal: \"PCIExpress\" instantiated altera_pcie_internal_pipe_interface_qsys \"pipe_interface_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress_bar1_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PCIExpress_bar1_0_translator\" " "PCIExpress_bar1_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"PCIExpress_bar1_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"FIFO_Memory_in_translator\" " "FIFO_Memory_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"FIFO_Memory_in_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress_bar1_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PCIExpress_bar1_0_agent\" " "PCIExpress_bar1_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"PCIExpress_bar1_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"FIFO_Memory_in_agent\" " "FIFO_Memory_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"FIFO_Memory_in_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"FIFO_Memory_in_agent_rsp_fifo\" " "FIFO_Memory_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"FIFO_Memory_in_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress_bar1_0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"PCIExpress_bar1_0_limiter\" " "PCIExpress_bar1_0_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"PCIExpress_bar1_0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214883 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "FIFO_Memory_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"FIFO_Memory_in_burst_adapter\" " "FIFO_Memory_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"FIFO_Memory_in_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437214995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215591 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIExpress_bar1_0_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"PCIExpress_bar1_0_cmd_width_adapter\" " "PCIExpress_bar1_0_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"PCIExpress_bar1_0_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_address_alignment.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437215786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437216628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437216641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437216662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437216750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437216798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437216798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437216843 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437217007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437217008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437217023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437217042 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437217167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437217169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_2\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437218046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\" " "Channel_adapter_0: \"avalon_st_adapter\" instantiated channel_adapter \"channel_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437218053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437218059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\" " "Timing_adapter_0: \"avalon_st_adapter\" instantiated timing_adapter \"timing_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437218078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437218090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437218101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Architectire: Done \"Architectire\" with 53 modules, 96 files " "Architectire: Done \"Architectire\" with 53 modules, 96 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1492437218102 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Architectire.qsys " "Finished elaborating Qsys system entity \"Architectire.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437219738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/architectire.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/architectire.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire " "Found entity 1: Architectire" {  } { { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Architectire/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter " "Found entity 1: Architectire_avalon_st_adapter" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter_timing_adapter_0 " "Found entity 1: Architectire_avalon_st_adapter_timing_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: Architectire_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter_error_adapter_0 " "Found entity 1: Architectire_avalon_st_adapter_error_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_avalon_st_adapter_channel_adapter_0 " "Found entity 1: Architectire_avalon_st_adapter_channel_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_irq_mapper " "Found entity 1: Architectire_irq_mapper" {  } { { "Architectire/synthesis/submodules/Architectire_irq_mapper.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2 " "Found entity 1: Architectire_mm_interconnect_2" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_avalon_st_adapter " "Found entity 1: Architectire_mm_interconnect_2_avalon_st_adapter" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Architectire/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220108 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Architectire_mm_interconnect_0_rsp_mux_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_cmd_demux " "Found entity 1: Architectire_mm_interconnect_0_cmd_demux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_cmd_mux " "Found entity 1: Architectire_mm_interconnect_2_cmd_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Architectire_mm_interconnect_0_cmd_demux_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_2_router_003.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_2_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_2_router_003.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_2_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_router_003_default_decode " "Found entity 1: Architectire_mm_interconnect_2_router_003_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220121 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_2_router_003 " "Found entity 2: Architectire_mm_interconnect_2_router_003" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_2_router_default_decode " "Found entity 1: Architectire_mm_interconnect_2_router_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220125 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_2_router " "Found entity 2: Architectire_mm_interconnect_2_router" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Architectire/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Architectire/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Architectire/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Architectire/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1 " "Found entity 1: Architectire_mm_interconnect_1" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Architectire_mm_interconnect_0_avalon_st_adapter" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_rsp_mux " "Found entity 1: Architectire_mm_interconnect_1_rsp_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_rsp_demux " "Found entity 1: Architectire_mm_interconnect_1_rsp_demux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_cmd_mux " "Found entity 1: Architectire_mm_interconnect_1_cmd_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_cmd_demux " "Found entity 1: Architectire_mm_interconnect_1_cmd_demux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220176 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220176 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220176 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220176 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Architectire/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220187 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Architectire/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Architectire/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Architectire/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220205 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_router_001_default_decode " "Found entity 1: Architectire_mm_interconnect_1_router_001_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220208 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_1_router_001 " "Found entity 2: Architectire_mm_interconnect_1_router_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_1_router_default_decode " "Found entity 1: Architectire_mm_interconnect_1_router_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220211 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_1_router " "Found entity 2: Architectire_mm_interconnect_1_router" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0 " "Found entity 1: Architectire_mm_interconnect_0" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_rsp_mux " "Found entity 1: Architectire_mm_interconnect_0_rsp_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_rsp_demux " "Found entity 1: Architectire_mm_interconnect_0_rsp_demux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Architectire_mm_interconnect_0_cmd_mux_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_cmd_mux " "Found entity 1: Architectire_mm_interconnect_0_cmd_mux" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_router_003_default_decode " "Found entity 1: Architectire_mm_interconnect_0_router_003_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220233 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_0_router_003 " "Found entity 2: Architectire_mm_interconnect_0_router_003" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220235 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_router_002_default_decode " "Found entity 1: Architectire_mm_interconnect_0_router_002_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220237 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_0_router_002 " "Found entity 2: Architectire_mm_interconnect_0_router_002" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_router_001_default_decode " "Found entity 1: Architectire_mm_interconnect_0_router_001_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220240 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_0_router_001 " "Found entity 2: Architectire_mm_interconnect_0_router_001" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Architectire_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Architectire_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Architectire_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_mm_interconnect_0_router_default_decode " "Found entity 1: Architectire_mm_interconnect_0_router_default_decode" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220243 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_mm_interconnect_0_router " "Found entity 2: Architectire_mm_interconnect_0_router" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_sgdma.v 18 18 " "Found 18 design units, including 18 entities, in source file architectire/synthesis/submodules/architectire_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_Architectire_SGDMA " "Found entity 1: control_status_slave_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_Architectire_SGDMA " "Found entity 3: descriptor_read_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_Architectire_SGDMA " "Found entity 4: descriptor_write_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 810 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "5 Architectire_SGDMA_chain " "Found entity 5: Architectire_SGDMA_chain" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 939 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "6 Architectire_SGDMA_command_grabber " "Found entity 6: Architectire_SGDMA_command_grabber" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "7 Architectire_SGDMA_m_read " "Found entity 7: Architectire_SGDMA_m_read" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "8 Architectire_SGDMA_m_readfifo_m_readfifo " "Found entity 8: Architectire_SGDMA_m_readfifo_m_readfifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "9 Architectire_SGDMA_m_readfifo " "Found entity 9: Architectire_SGDMA_m_readfifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1796 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "12 byteenable_gen_which_resides_within_Architectire_SGDMA " "Found entity 12: byteenable_gen_which_resides_within_Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1938 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "13 Architectire_SGDMA_m_write " "Found entity 13: Architectire_SGDMA_m_write" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1986 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "14 Architectire_SGDMA_command_fifo " "Found entity 14: Architectire_SGDMA_command_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "15 Architectire_SGDMA_desc_address_fifo " "Found entity 15: Architectire_SGDMA_desc_address_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "16 Architectire_SGDMA_status_token_fifo " "Found entity 16: Architectire_SGDMA_status_token_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2450 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "17 Architectire_SGDMA_stream_fifo " "Found entity 17: Architectire_SGDMA_stream_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""} { "Info" "ISGN_ENTITY_NAME" "18 Architectire_SGDMA " "Found entity 18: Architectire_SGDMA" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_response.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_response.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_Response " "Found entity 1: Architectire_Response" {  } { { "Architectire/synthesis/submodules/Architectire_Response.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_Response.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file architectire/synthesis/submodules/architectire_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_PLL_dffpipe_l2c " "Found entity 1: Architectire_PLL_dffpipe_l2c" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220266 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_PLL_stdsync_sv6 " "Found entity 2: Architectire_PLL_stdsync_sv6" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220266 ""} { "Info" "ISGN_ENTITY_NAME" "3 Architectire_PLL_altpll_iia2 " "Found entity 3: Architectire_PLL_altpll_iia2" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220266 ""} { "Info" "ISGN_ENTITY_NAME" "4 Architectire_PLL " "Found entity 4: Architectire_PLL" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_pciexpress.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_pciexpress.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_PCIExpress " "Found entity 1: Architectire_PCIExpress" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220277 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1492437220280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220281 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1492437220283 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1492437220283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "Architectire/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "Architectire/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_pciexpress_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file architectire/synthesis/submodules/architectire_pciexpress_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8 " "Found entity 1: Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220345 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_PCIExpress_altgx_internal " "Found entity 2: Architectire_PCIExpress_altgx_internal" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220358 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220358 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220358 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "Architectire/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "Architectire/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "Architectire/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492437220433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "Architectire/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_fifo_memory.v 7 7 " "Found 7 design units, including 7 entities, in source file architectire/synthesis/submodules/architectire_fifo_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_FIFO_Memory_single_clock_fifo " "Found entity 1: Architectire_FIFO_Memory_single_clock_fifo" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220439 ""} { "Info" "ISGN_ENTITY_NAME" "2 Architectire_FIFO_Memory_scfifo_with_controls " "Found entity 2: Architectire_FIFO_Memory_scfifo_with_controls" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220439 ""} { "Info" "ISGN_ENTITY_NAME" "3 Architectire_FIFO_Memory_map_avalonmm_to_avalonst " "Found entity 3: Architectire_FIFO_Memory_map_avalonmm_to_avalonst" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220439 ""} { "Info" "ISGN_ENTITY_NAME" "4 Architectire_FIFO_Memory_single_clock_fifo_for_other_info " "Found entity 4: Architectire_FIFO_Memory_single_clock_fifo_for_other_info" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220439 ""} { "Info" "ISGN_ENTITY_NAME" "5 Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info " "Found entity 5: Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220439 ""} { "Info" "ISGN_ENTITY_NAME" "6 Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst " "Found entity 6: Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220439 ""} { "Info" "ISGN_ENTITY_NAME" "7 Architectire_FIFO_Memory " "Found entity 7: Architectire_FIFO_Memory" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Architectire/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/submodules/architectire_controlsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/submodules/architectire_controlsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Architectire_ControlSignal " "Found entity 1: Architectire_ControlSignal" {  } { { "Architectire/synthesis/submodules/Architectire_ControlSignal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_ControlSignal.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220452 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DigitalTester DigitalTester.v(14) " "Verilog Module Declaration warning at DigitalTester.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DigitalTester\"" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437220454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "architectire/synthesis/digitaltester.v 1 1 " "Found 1 design units, including 1 entities, in source file architectire/synthesis/digitaltester.v" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalTester " "Found entity 1: DigitalTester" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437220456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220456 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/architectire.v D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v " "File \"d:/digitaltester/hardware/db/ip/architectire/architectire.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/architectire.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/architectire.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220458 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_controlsignal.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_ControlSignal.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_controlsignal.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_ControlSignal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_controlsignal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_controlsignal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220469 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_fifo_memory.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_fifo_memory.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_fifo_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_fifo_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220482 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pciexpress.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pciexpress.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_pciexpress.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_pciexpress.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220484 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pciexpress_altgx_internal.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pciexpress_altgx_internal.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_pciexpress_altgx_internal.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_pciexpress_altgx_internal.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220542 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pll.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_pll.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220555 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_response.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_Response.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_response.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_Response.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_response.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_response.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220566 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_sgdma.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_sgdma.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_sgdma.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_sgdma.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220581 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220583 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter_channel_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220584 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_error_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220586 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220587 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220589 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_irq_mapper.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_irq_mapper.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_irq_mapper.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220600 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220602 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220603 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220605 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220615 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220625 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220636 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220646 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220657 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220669 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_002.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220685 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_003.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220697 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_demux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_demux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220719 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220731 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220733 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_demux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_demux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_demux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220743 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220754 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_router.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_router.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220765 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_router_001.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_router_001.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220776 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_demux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_demux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_demux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220787 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220800 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220803 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220804 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220806 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_cmd_mux.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_cmd_mux.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220817 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_router.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_router.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220829 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_router_003.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/architectire_mm_interconnect_2_router_003.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/architectire_mm_interconnect_2_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/architectire_mm_interconnect_2_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220840 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_avalon_dc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_avalon_dc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220852 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_sc_fifo.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220865 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_st_pipeline_base.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220874 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_st_pipeline_stage.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220887 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_dcfifo_synchronizer_bundle.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_dcfifo_synchronizer_bundle.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_dcfifo_synchronizer_bundle.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_dcfifo_synchronizer_bundle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220899 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_default_burst_converter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_default_burst_converter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220912 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_incr_burst_converter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_incr_burst_converter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220923 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_address_alignment.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220934 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_arbitrator.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220945 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220956 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_13_1.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220968 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_new.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220980 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_uncmpr.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437220991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437220992 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_uncompressor.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221004 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_master_agent.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_agent.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221019 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_master_translator.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_translator.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221031 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_reorder_memory.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221041 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_slave_agent.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221053 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_slave_translator.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221064 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_traffic_limiter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221078 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_width_adapter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_merlin_width_adapter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221090 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_pcie_hard_ip_reset_controller.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_pcie_hard_ip_reset_controller.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_pcie_hard_ip_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_pcie_hard_ip_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221102 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221117 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_synchronizer.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221131 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_std_synchronizer_nocut.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221143 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_wrap_burst_converter.sv D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221154 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_hip_pipen1b_qsys.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_hip_pipen1b_qsys.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_hip_pipen1b_qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_hip_pipen1b_qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221157 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pcie_reconfig_bridge.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pcie_reconfig_bridge.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_pcie_reconfig_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_pcie_reconfig_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221169 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pipe_interface.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pipe_interface.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_pipe_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_pipe_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221181 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pll_100_250.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_100_250.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pll_100_250.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_100_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_pll_100_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_pll_100_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221193 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pll_125_250.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_125_250.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_pll_125_250.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pll_125_250.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_pll_125_250.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_pll_125_250.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221205 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_rs_serdes.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpcie_rs_serdes.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpcie_rs_serdes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpcie_rs_serdes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221218 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_clksync.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_clksync.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_clksync.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_clksync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_clksync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_clksync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221230 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_lite_app.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_lite_app.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_lite_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_lite_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_lite_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221246 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_addrtrans.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_addrtrans.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_a2p_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_a2p_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221248 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_fixtrans.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_fixtrans.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_a2p_fixtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_a2p_fixtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221251 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_vartrans.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_a2p_vartrans.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_a2p_vartrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_a2p_vartrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221252 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_app.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_app.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_app.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_app.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221254 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cfg_status.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cfg_status.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_cfg_status.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_cfg_status.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221255 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_control_register.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_control_register.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_control_register.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_control_register.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221257 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_avalon.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_avalon.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_avalon.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_cr_avalon.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_cr_avalon.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221259 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_interrupt.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_interrupt.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_cr_interrupt.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_cr_interrupt.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221260 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_mailbox.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_cr_mailbox.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_cr_mailbox.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_cr_mailbox.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221262 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_p2a_addrtrans.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_p2a_addrtrans.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_p2a_addrtrans.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_p2a_addrtrans.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221263 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_reg_fifo.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_reg_fifo.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_reg_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_reg_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_reg_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221273 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_rx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_rx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221286 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx_cntrl.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx_cntrl.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_rx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_rx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221298 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx_resp.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_rx_resp.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_resp.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_rx_resp.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_rx_resp.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221307 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_tx.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_tx.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_tx.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_tx.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221319 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_tx_cntrl.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_tx_cntrl.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_tx_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_tx_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221333 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_txavl_cntrl.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_txavl_cntrl.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_txavl_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_txavl_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221346 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_txresp_cntrl.v D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v " "File \"d:/digitaltester/hardware/db/ip/architectire/submodules/altpciexpav_stif_txresp_cntrl.v\" is a duplicate of already analyzed file \"D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Quartus II" 0 -1 1492437221357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/architectire/submodules/altpciexpav_stif_txresp_cntrl.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/architectire/submodules/altpciexpav_stif_txresp_cntrl.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437221358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(669) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(669): created implicit net for \"txrp_tlp_ack\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 669 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437221358 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Architectire_SGDMA.v(1465) " "Verilog HDL or VHDL warning at Architectire_SGDMA.v(1465): conditional expression evaluates to a constant" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1465 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1492437221438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalTester " "Elaborating entity \"DigitalTester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492437221661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 DigitalTester.v(89) " "Verilog HDL assignment warning at DigitalTester.v(89): truncated value with size 32 to match size of target (31)" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437221669 "|DigitalTester"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO\[35..32\] DigitalTester.v(23) " "Output port \"GPIO\[35..32\]\" at DigitalTester.v(23) has no driver" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437221669 "|DigitalTester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire Architectire:Unit " "Elaborating entity \"Architectire\" for hierarchy \"Architectire:Unit\"" {  } { { "Architectire/synthesis/DigitalTester.v" "Unit" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_ControlSignal Architectire:Unit\|Architectire_ControlSignal:controlsignal " "Elaborating entity \"Architectire_ControlSignal\" for hierarchy \"Architectire:Unit\|Architectire_ControlSignal:controlsignal\"" {  } { { "Architectire/synthesis/Architectire.v" "controlsignal" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo Architectire:Unit\|altera_avalon_dc_fifo:dcfifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\"" {  } { { "Architectire/synthesis/Architectire.v" "dcfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory " "Elaborating entity \"Architectire_FIFO_Memory\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\"" {  } { { "Architectire/synthesis/Architectire.v" "fifo_memory" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_scfifo_with_controls Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"Architectire_FIFO_Memory_scfifo_with_controls\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_scfifo_with_controls" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_single_clock_fifo Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo " "Elaborating entity \"Architectire_FIFO_Memory_single_clock_fifo\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_scfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "single_clock_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221916 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437221918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221920 ""}  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437221920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bs31 " "Found entity 1: scfifo_bs31" {  } { { "db/scfifo_bs31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_bs31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437221977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bs31 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated " "Elaborating entity \"scfifo_bs31\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437221979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_i241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_i241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_i241 " "Found entity 1: a_dpfifo_i241" {  } { { "db/a_dpfifo_i241.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437221998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437221998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_i241 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo " "Elaborating entity \"a_dpfifo_i241\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\"" {  } { { "db/scfifo_bs31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_bs31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_4be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_4be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_4be " "Found entity 1: a_fefifo_4be" {  } { { "db/a_fefifo_4be.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_fefifo_4be.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_4be Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|a_fefifo_4be:fifo_state " "Elaborating entity \"a_fefifo_4be\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|a_fefifo_4be:fifo_state\"" {  } { { "db/a_dpfifo_i241.tdf" "fifo_state" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lt7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lt7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lt7 " "Found entity 1: cntr_lt7" {  } { { "db/cntr_lt7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_lt7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lt7 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|a_fefifo_4be:fifo_state\|cntr_lt7:count_usedw " "Elaborating entity \"cntr_lt7\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|a_fefifo_4be:fifo_state\|cntr_lt7:count_usedw\"" {  } { { "db/a_fefifo_4be.tdf" "count_usedw" { Text "D:/DigitalTester/Hardware/db/a_fefifo_4be.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_hf11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_hf11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_hf11 " "Found entity 1: dpram_hf11" {  } { { "db/dpram_hf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_hf11.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_hf11 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram " "Elaborating entity \"dpram_hf11\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\"" {  } { { "db/a_dpfifo_i241.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cak1 " "Found entity 1: altsyncram_cak1" {  } { { "db/altsyncram_cak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_cak1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cak1 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\|altsyncram_cak1:altsyncram1 " "Elaborating entity \"altsyncram_cak1\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\|altsyncram_cak1:altsyncram1\"" {  } { { "db/dpram_hf11.tdf" "altsyncram1" { Text "D:/DigitalTester/Hardware/db/dpram_hf11.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9tb " "Found entity 1: cntr_9tb" {  } { { "db/cntr_9tb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_9tb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9tb Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|cntr_9tb:rd_ptr_count " "Elaborating entity \"cntr_9tb\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|cntr_9tb:rd_ptr_count\"" {  } { { "db/a_dpfifo_i241.tdf" "rd_ptr_count" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_map_avalonmm_to_avalonst Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst " "Elaborating entity \"Architectire_FIFO_Memory_map_avalonmm_to_avalonst\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_avalonmm_to_avalonst:the_map_avalonmm_to_avalonst\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_map_avalonmm_to_avalonst" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_single_clock_fifo_for_other_info Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info " "Elaborating entity \"Architectire_FIFO_Memory_single_clock_fifo_for_other_info\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_scfifo_other_info" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "single_clock_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437222353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222354 ""}  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437222354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dr21 " "Found entity 1: scfifo_dr21" {  } { { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dr21 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated " "Elaborating entity \"scfifo_dr21\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k131 " "Found entity 1: a_dpfifo_k131" {  } { { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k131 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo " "Elaborating entity \"a_dpfifo_k131\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\"" {  } { { "db/scfifo_dr21.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_lf11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_lf11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_lf11 " "Found entity 1: dpram_lf11" {  } { { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_lf11 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram " "Elaborating entity \"dpram_lf11\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\"" {  } { { "db/a_dpfifo_k131.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iak1 " "Found entity 1: altsyncram_iak1" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iak1 Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1 " "Elaborating entity \"altsyncram_iak1\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\"" {  } { { "db/dpram_lf11.tdf" "altsyncram1" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info " "Elaborating entity \"Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_avalonmm_to_avalonst_other_info:the_map_avalonmm_to_avalonst_other_info\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_map_avalonmm_to_avalonst_other_info" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst " "Elaborating entity \"Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst\" for hierarchy \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_map_fifo_other_info_to_avalonst:the_map_fifo_other_info_to_avalonst\"" {  } { { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "the_map_fifo_other_info_to_avalonst" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PCIExpress Architectire:Unit\|Architectire_PCIExpress:pciexpress " "Elaborating entity \"Architectire_PCIExpress\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\"" {  } { { "Architectire/synthesis/Architectire.v" "pciexpress" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "pcie_internal_hip" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222636 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222654 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222655 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222655 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222655 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222655 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222655 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437222655 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437222673 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437222673 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437222674 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437222674 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437222674 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437222693 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(414) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(414): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 414 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492437222693 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222708 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492437222719 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437222755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222757 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437222757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_9j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_9j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2e1 " "Found entity 1: altsyncram_n2e1" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_n2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram " "Elaborating entity \"altsyncram_n2e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_b09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437222988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437222988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437222999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_orb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_5s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223191 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492437223196 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492437223196 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437223245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223246 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437223246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_fj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_fj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2e1 " "Found entity 1: altsyncram_r2e1" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_r2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram " "Elaborating entity \"altsyncram_r2e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437223535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223537 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437223537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_5tl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223649 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492437223662 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437223692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223693 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437223693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_s031.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_3731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_s031.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52e1 " "Found entity 1: altsyncram_52e1" {  } { { "db/altsyncram_52e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_52e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437223845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437223845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram " "Elaborating entity \"altsyncram_52e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_3731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223908 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437223925 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437223925 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223929 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "payload_limit_cntr altpciexpav_stif_txresp_cntrl.v(342) " "Verilog HDL Always Construct warning at altpciexpav_stif_txresp_cntrl.v(342): inferring latch(es) for variable \"payload_limit_cntr\", which holds its previous value in one or more paths through the always construct" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492437223939 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(453) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(453): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 453 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492437223939 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 7 altpciexpav_stif_txresp_cntrl.v(563) " "Verilog HDL assignment warning at altpciexpav_stif_txresp_cntrl.v(563): truncated value with size 9 to match size of target (7)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437223940 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[0\] altpciexpav_stif_txresp_cntrl.v(342) " "Inferred latch for \"payload_limit_cntr\[0\]\" at altpciexpav_stif_txresp_cntrl.v(342)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492437223940 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[1\] altpciexpav_stif_txresp_cntrl.v(342) " "Inferred latch for \"payload_limit_cntr\[1\]\" at altpciexpav_stif_txresp_cntrl.v(342)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492437223940 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "payload_limit_cntr\[2\] altpciexpav_stif_txresp_cntrl.v(342) " "Inferred latch for \"payload_limit_cntr\[2\]\" at altpciexpav_stif_txresp_cntrl.v(342)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 342 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492437223940 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437223973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437223974 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437223974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73e1 " "Found entity 1: altsyncram_73e1" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram " "Elaborating entity \"altsyncram_73e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437224227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224228 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437224228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_3131.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_3131.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13e1 " "Found entity 1: altsyncram_13e1" {  } { { "db/altsyncram_13e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_13e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram " "Elaborating entity \"altsyncram_13e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_d09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_a731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437224726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224727 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437224727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3e1 " "Found entity 1: altsyncram_h3e1" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437224908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437224908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram " "Elaborating entity \"altsyncram_h3e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437224948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437224950 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437224950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_ish1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437225025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437225025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225048 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437225062 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437225062 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437225062 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437225062 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(437) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(437): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 437 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492437225062 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(829) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(829): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 829 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492437225062 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1019) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1019): truncated value with size 32 to match size of target (10)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225062 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437225106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225107 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437225107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_gj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437225163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437225163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_np31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437225190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437225190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_gj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2e1 " "Found entity 1: altsyncram_s2e1" {  } { { "db/altsyncram_s2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_s2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437225265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437225265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2e1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram " "Elaborating entity \"altsyncram_s2e1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_np31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437225335 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437225370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225371 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437225371 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_1sc1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1492437225442 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_1sc1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1492437225442 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_1sc1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1492437225442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_1sc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437225443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437225443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225471 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437225474 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437225474 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437225474 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437225474 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437225474 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1492437225474 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cg_num_p2a_mailbox_i altpciexpav_stif_cr_interrupt.v(677) " "Verilog HDL Always Construct warning at altpciexpav_stif_cr_interrupt.v(677): variable \"cg_num_p2a_mailbox_i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 677 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1492437225474 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225489 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225495 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PCIExpress_altgx_internal Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal " "Elaborating entity \"Architectire_PCIExpress_altgx_internal\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "altgx_internal" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component " "Elaborating entity \"Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225529 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] Architectire_PCIExpress_altgx_internal.v(106) " "Output port \"rx_patterndetect\[0\]\" at Architectire_PCIExpress_altgx_internal.v(106) has no driver" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225544 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] Architectire_PCIExpress_altgx_internal.v(107) " "Output port \"rx_syncstatus\[0\]\" at Architectire_PCIExpress_altgx_internal.v(107) has no driver" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225544 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|Architectire_PCIExpress_altgx_internal:altgx_internal|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "pll0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437225594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0 " "Instantiated megafunction \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225596 ""}  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437225596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437225662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437225662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "reset_controller_internal" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437225687 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437225687 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225687 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1492437225687 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1492437225687 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225687 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "pipe_interface_internal" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225699 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225699 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225699 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225701 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225702 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225703 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225703 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "Architectire/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492437225703 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\"" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "rst_controller" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Architectire/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PLL Architectire:Unit\|Architectire_PLL:pll " "Elaborating entity \"Architectire_PLL\" for hierarchy \"Architectire:Unit\|Architectire_PLL:pll\"" {  } { { "Architectire/synthesis/Architectire.v" "pll" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PLL_stdsync_sv6 Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"Architectire_PLL_stdsync_sv6\" for hierarchy \"Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_stdsync_sv6:stdsync2\"" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "stdsync2" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PLL_dffpipe_l2c Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_stdsync_sv6:stdsync2\|Architectire_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"Architectire_PLL_dffpipe_l2c\" for hierarchy \"Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_stdsync_sv6:stdsync2\|Architectire_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "dffpipe3" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_PLL_altpll_iia2 Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1 " "Elaborating entity \"Architectire_PLL_altpll_iia2\" for hierarchy \"Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\"" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "sd1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_Response Architectire:Unit\|Architectire_Response:response " "Elaborating entity \"Architectire_Response\" for hierarchy \"Architectire:Unit\|Architectire_Response:response\"" {  } { { "Architectire/synthesis/Architectire.v" "response" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma " "Elaborating entity \"Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\"" {  } { { "Architectire/synthesis/Architectire.v" "sgdma" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_chain Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain " "Elaborating entity \"Architectire_SGDMA_chain\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_chain" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|control_status_slave_which_resides_within_Architectire_SGDMA:the_control_status_slave_which_resides_within_Architectire_SGDMA " "Elaborating entity \"control_status_slave_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|control_status_slave_which_resides_within_Architectire_SGDMA:the_control_status_slave_which_resides_within_Architectire_SGDMA\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_control_status_slave_which_resides_within_Architectire_SGDMA" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA " "Elaborating entity \"descriptor_read_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_descriptor_read_which_resides_within_Architectire_SGDMA" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437225848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225850 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437225850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225971 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437225979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "D:/DigitalTester/Hardware/db/mux_7vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437226037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437226037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226094 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_qef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437226161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437226161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226209 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226254 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_0jg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437226316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437226316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226338 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo:the_descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_Architectire_SGDMA_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 474 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA " "Elaborating entity \"descriptor_write_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_write_which_resides_within_Architectire_SGDMA:the_descriptor_write_which_resides_within_Architectire_SGDMA\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_descriptor_write_which_resides_within_Architectire_SGDMA" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_command_grabber Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_grabber:the_Architectire_SGDMA_command_grabber " "Elaborating entity \"Architectire_SGDMA_command_grabber\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_grabber:the_Architectire_SGDMA_command_grabber\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_command_grabber" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_m_read Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read " "Elaborating entity \"Architectire_SGDMA_m_read\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_m_read" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226420 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Architectire_SGDMA.v(1466) " "Verilog HDL Case Statement information at Architectire_SGDMA.v(1466): all case item expressions in this case statement are onehot" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1466 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1492437226424 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_read:the_Architectire_SGDMA_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_m_readfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo " "Elaborating entity \"Architectire_SGDMA_m_readfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_m_readfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_m_readfifo_m_readfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo " "Elaborating entity \"Architectire_SGDMA_m_readfifo_m_readfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_m_readfifo_m_readfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437226473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226474 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437226474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_1741.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437226541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437226541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8d41 " "Found entity 1: a_dpfifo_8d41" {  } { { "db/a_dpfifo_8d41.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_8d41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437226573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437226573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8d41 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo " "Elaborating entity \"a_dpfifo_8d41\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_1741.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_v2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437226662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437226662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram " "Elaborating entity \"altsyncram_v2e1\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\"" {  } { { "db/a_dpfifo_8d41.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_8d41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_m_write Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write " "Elaborating entity \"Architectire_SGDMA_m_write\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_m_write" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA " "Elaborating entity \"byteenable_gen_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_byteenable_gen_which_resides_within_Architectire_SGDMA" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_thirty_two_bit_byteenable_FSM" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_write:the_Architectire_SGDMA_m_write\|byteenable_gen_which_resides_within_Architectire_SGDMA:the_byteenable_gen_which_resides_within_Architectire_SGDMA\|thirty_two_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_Architectire_SGDMA:lower_sixteen_bit_byteenable_FSM\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "lower_sixteen_bit_byteenable_FSM" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_command_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo " "Elaborating entity \"Architectire_SGDMA_command_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_command_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_command_fifo_command_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437226776 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226777 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437226777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437226838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437226838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437226869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437226869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1e1 " "Found entity 1: altsyncram_t1e1" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437226956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437226956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1e1 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram " "Elaborating entity \"altsyncram_t1e1\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437226959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_809.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq31.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_2s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_fq31.tdf" "usedw_counter" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_mrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_fq31.tdf" "wr_ptr" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_desc_address_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo " "Elaborating entity \"Architectire_SGDMA_desc_address_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_desc_address_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_desc_address_fifo_desc_address_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437227198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227200 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437227200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227205 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227212 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227232 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2425 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "D:/DigitalTester/Hardware/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_desc_address_fifo:the_Architectire_SGDMA_desc_address_fifo\|scfifo:Architectire_SGDMA_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_status_token_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo " "Elaborating entity \"Architectire_SGDMA_status_token_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_status_token_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_status_token_fifo_status_token_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2487 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437227406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227407 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2487 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437227407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_pi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0p31 " "Found entity 1: a_dpfifo_0p31" {  } { { "db/a_dpfifo_0p31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_0p31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0p31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo " "Elaborating entity \"a_dpfifo_0p31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_pi31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vud1 " "Found entity 1: altsyncram_vud1" {  } { { "db/altsyncram_vud1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_vud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vud1 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram " "Elaborating entity \"altsyncram_vud1\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_status_token_fifo:the_Architectire_SGDMA_status_token_fifo\|scfifo:Architectire_SGDMA_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_vud1:FIFOram\"" {  } { { "db/a_dpfifo_0p31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_0p31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_SGDMA_stream_fifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo " "Elaborating entity \"Architectire_SGDMA_stream_fifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "the_Architectire_SGDMA_stream_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo " "Elaborating entity \"scfifo\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "Architectire_SGDMA_stream_fifo_stream_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437227642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227644 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437227644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vi31 " "Found entity 1: scfifo_vi31" {  } { { "db/scfifo_vi31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_vi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vi31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated " "Elaborating entity \"scfifo_vi31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6p31 " "Found entity 1: a_dpfifo_6p31" {  } { { "db/a_dpfifo_6p31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6p31 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo " "Elaborating entity \"a_dpfifo_6p31\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\"" {  } { { "db/scfifo_vi31.tdf" "dpfifo" { Text "D:/DigitalTester/Hardware/db/scfifo_vi31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bvd1 " "Found entity 1: altsyncram_bvd1" {  } { { "db/altsyncram_bvd1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_bvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bvd1 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram " "Elaborating entity \"altsyncram_bvd1\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\"" {  } { { "db/a_dpfifo_6p31.tdf" "FIFOram" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_909 " "Found entity 1: cmpr_909" {  } { { "db/cmpr_909.tdf" "" { Text "D:/DigitalTester/Hardware/db/cmpr_909.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cmpr_909:almost_full_comparer " "Elaborating entity \"cmpr_909\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cmpr_909:almost_full_comparer\"" {  } { { "db/a_dpfifo_6p31.tdf" "almost_full_comparer" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cmpr_909:two_comparison " "Elaborating entity \"cmpr_909\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cmpr_909:two_comparison\"" {  } { { "db/a_dpfifo_6p31.tdf" "two_comparison" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3s7 " "Found entity 1: cntr_3s7" {  } { { "db/cntr_3s7.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_3s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437227944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437227944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3s7 Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cntr_3s7:usedw_counter " "Elaborating entity \"cntr_3s7\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cntr_3s7:usedw_counter\"" {  } { { "db/a_dpfifo_6p31.tdf" "usedw_counter" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437227947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nrb " "Found entity 1: cntr_nrb" {  } { { "db/cntr_nrb.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_nrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437228009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437228009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nrb Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cntr_nrb:wr_ptr " "Elaborating entity \"cntr_nrb\" for hierarchy \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|cntr_nrb:wr_ptr\"" {  } { { "db/a_dpfifo_6p31.tdf" "wr_ptr" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Architectire_mm_interconnect_0\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Architectire/synthesis/Architectire.v" "mm_interconnect_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pciexpress_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pciexpress_bar1_0_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "sgdma_m_write_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_memory_in_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "fifo_memory_in_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:response_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:response_s1_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "response_s1_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pciexpress_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pciexpress_bar1_0_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "sgdma_m_write_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "fifo_memory_in_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fifo_memory_in_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_memory_in_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_memory_in_agent_rsp_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "fifo_memory_in_agent_rsp_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router:router " "Elaborating entity \"Architectire_mm_interconnect_0_router\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router:router\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "router" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_default_decode Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router:router\|Architectire_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_0_router_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router:router\|Architectire_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_001 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"Architectire_mm_interconnect_0_router_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_001:router_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "router_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_001_default_decode Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_001:router_001\|Architectire_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_0_router_001_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_001:router_001\|Architectire_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_002 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Architectire_mm_interconnect_0_router_002\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_002:router_002\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "router_002" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_002_default_decode Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_002:router_002\|Architectire_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_002:router_002\|Architectire_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_003 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Architectire_mm_interconnect_0_router_003\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_003:router_003\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "router_003" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_router_003_default_decode Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_003:router_003\|Architectire_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_router_003:router_003\|Architectire_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_limiter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228221 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 3 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437228243 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pciexpress_bar1_0_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "fifo_memory_in_burst_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437228258 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:fifo_memory_in_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_cmd_demux Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Architectire_mm_interconnect_0_cmd_demux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "cmd_demux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_cmd_demux_001 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"Architectire_mm_interconnect_0_cmd_demux_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_cmd_mux Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Architectire_mm_interconnect_0_cmd_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "cmd_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_cmd_mux_001 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"Architectire_mm_interconnect_0_cmd_mux_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_rsp_demux Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Architectire_mm_interconnect_0_rsp_demux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "rsp_demux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_rsp_mux Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Architectire_mm_interconnect_0_rsp_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "rsp_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_rsp_mux_001 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"Architectire_mm_interconnect_0_rsp_mux_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pciexpress_bar1_0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pciexpress_bar1_0_cmd_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_cmd_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "pciexpress_bar1_0_rsp_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228516 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437228527 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437228527 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437228527 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pciexpress_bar1_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_avalon_st_adapter Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Architectire_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0.v" 1816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_0:mm_interconnect_0\|Architectire_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Architectire_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1 Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Architectire_mm_interconnect_1\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Architectire/synthesis/Architectire.v" "mm_interconnect_1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pciexpress_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pciexpress_cra_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "sgdma_csr_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pciexpress_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pciexpress_bar2_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_bar2_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pciexpress_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pciexpress_cra_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pciexpress_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pciexpress_cra_agent_rsp_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_agent_rsp_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_router Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router:router " "Elaborating entity \"Architectire_mm_interconnect_1_router\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router:router\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "router" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_router_default_decode Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router:router\|Architectire_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_1_router_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router:router\|Architectire_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_router_001 Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"Architectire_mm_interconnect_1_router_001\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router_001:router_001\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "router_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_router_001_default_decode Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router_001:router_001\|Architectire_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_1_router_001_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_router_001:router_001\|Architectire_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pciexpress_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pciexpress_bar2_limiter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_bar2_limiter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_burst_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437228767 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pciexpress_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_cmd_demux Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Architectire_mm_interconnect_1_cmd_demux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "cmd_demux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_cmd_mux Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Architectire_mm_interconnect_1_cmd_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "cmd_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_rsp_demux Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Architectire_mm_interconnect_1_rsp_demux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "rsp_demux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_1_rsp_mux Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Architectire_mm_interconnect_1_rsp_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "rsp_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|Architectire_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_rsp_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437228929 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437228929 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437228929 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pciexpress_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pciexpress_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pciexpress_cra_cmd_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" "pciexpress_cra_cmd_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_1.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2 Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Architectire_mm_interconnect_2\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Architectire/synthesis/Architectire.v" "mm_interconnect_2" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:sgdma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:sgdma_descriptor_read_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "sgdma_descriptor_read_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437228981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pciexpress_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:pciexpress_txs_translator\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_translator" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_descriptor_read_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "sgdma_descriptor_read_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_descriptor_write_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "sgdma_descriptor_write_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:sgdma_m_read_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "sgdma_m_read_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pciexpress_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pciexpress_txs_agent\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_agent" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pciexpress_txs_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:pciexpress_txs_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pciexpress_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:pciexpress_txs_agent_rsp_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_agent_rsp_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_router Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router:router " "Elaborating entity \"Architectire_mm_interconnect_2_router\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router:router\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "router" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_router_default_decode Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router:router\|Architectire_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_2_router_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router:router\|Architectire_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_router_003 Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router_003:router_003 " "Elaborating entity \"Architectire_mm_interconnect_2_router_003\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router_003:router_003\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "router_003" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_router_003_default_decode Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router_003:router_003\|Architectire_mm_interconnect_2_router_003_default_decode:the_default_decode " "Elaborating entity \"Architectire_mm_interconnect_2_router_003_default_decode\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_router_003:router_003\|Architectire_mm_interconnect_2_router_003_default_decode:the_default_decode\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" "the_default_decode" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_cmd_mux Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Architectire_mm_interconnect_2_cmd_mux\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "cmd_mux" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv" "arb" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pciexpress_txs_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pciexpress_txs_cmd_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_cmd_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229181 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437229185 "|DigitalTester|Architectire:Unit|Architectire_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pciexpress_txs_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pciexpress_txs_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:pciexpress_txs_rsp_width_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "pciexpress_txs_rsp_width_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 1183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_avalon_st_adapter Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Architectire_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" "avalon_st_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0 Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_mm_interconnect_2:mm_interconnect_2\|Architectire_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Architectire_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_irq_mapper Architectire:Unit\|Architectire_irq_mapper:irq_mapper " "Elaborating entity \"Architectire_irq_mapper\" for hierarchy \"Architectire:Unit\|Architectire_irq_mapper:irq_mapper\"" {  } { { "Architectire/synthesis/Architectire.v" "irq_mapper" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Architectire_avalon_st_adapter\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Architectire/synthesis/Architectire.v" "avalon_st_adapter" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter_channel_adapter_0 Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"Architectire_avalon_st_adapter_channel_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" "channel_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel Architectire_avalon_st_adapter_channel_adapter_0.sv(80) " "Verilog HDL or VHDL warning at Architectire_avalon_st_adapter_channel_adapter_0.sv(80): object \"out_channel\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437229265 "|DigitalTester|Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Architectire_avalon_st_adapter_channel_adapter_0.sv(93) " "Verilog HDL assignment warning at Architectire_avalon_st_adapter_channel_adapter_0.sv(93): truncated value with size 8 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_channel_adapter_0.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437229265 "|DigitalTester|Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter_error_adapter_0 Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Architectire_avalon_st_adapter_error_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" "error_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229268 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error Architectire_avalon_st_adapter_error_adapter_0.sv(88) " "Verilog HDL or VHDL warning at Architectire_avalon_st_adapter_error_adapter_0.sv(88): object \"out_error\" assigned a value but never read" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492437229276 "|DigitalTester|Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Architectire_avalon_st_adapter_error_adapter_0.sv(108) " "Verilog HDL assignment warning at Architectire_avalon_st_adapter_error_adapter_0.sv(108): truncated value with size 8 to match size of target (1)" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_error_adapter_0.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492437229276 "|DigitalTester|Architectire:Unit|Architectire_avalon_st_adapter:avalon_st_adapter|Architectire_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter_timing_adapter_0 Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Architectire_avalon_st_adapter_timing_adapter_0\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Architectire_avalon_st_adapter_timing_adapter_0_fifo Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"Architectire_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv" "Architectire_avalon_st_adapter_timing_adapter_0_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Architectire:Unit\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Architectire:Unit\|altera_reset_controller:rst_controller\"" {  } { { "Architectire/synthesis/Architectire.v" "rst_controller" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Architectire:Unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Architectire:Unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Architectire/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Architectire:Unit\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Architectire:Unit\|altera_reset_controller:rst_controller_001\"" {  } { { "Architectire/synthesis/Architectire.v" "rst_controller_001" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437229339 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1492437232700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1492437232700 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1492437232704 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232738 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232738 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232738 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1492437232741 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232818 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232818 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232818 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232818 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232818 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232818 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232818 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232818 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1492437232818 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\|q_b\[31\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_bvd1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_bvd1.tdf" 1032 2 0 } } { "db/a_dpfifo_6p31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 46 2 0 } } { "db/scfifo_vi31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_vi31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2928 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo\|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo\|scfifo_vi31:auto_generated\|a_dpfifo_6p31:dpfifo\|altsyncram_bvd1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_bvd1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_bvd1.tdf" 1160 2 0 } } { "db/a_dpfifo_6p31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_6p31.tdf" 46 2 0 } } { "db/scfifo_vi31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_vi31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2549 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2928 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_stream_fifo:the_Architectire_SGDMA_stream_fifo|scfifo:Architectire_SGDMA_stream_fifo_stream_fifo|scfifo_vi31:auto_generated|a_dpfifo_6p31:dpfifo|altsyncram_bvd1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 40 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 72 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1064 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1096 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2600 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2632 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2664 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2696 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2728 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2760 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2792 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2824 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2856 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2888 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2920 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2952 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2984 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3016 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3048 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3080 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3112 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3208 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3240 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3272 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3304 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 3336 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[31\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_v2e1.tdf" 1032 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_8d41.tdf" 47 2 0 } } { "db/scfifo_1741.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_1741.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1698 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2839 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo\|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo\|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_v2e1.tdf" 1160 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_8d41.tdf" 47 2 0 } } { "db/scfifo_1741.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_1741.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1599 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1698 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2839 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_m_readfifo:the_Architectire_SGDMA_m_readfifo|Architectire_SGDMA_m_readfifo_m_readfifo:the_Architectire_SGDMA_m_readfifo_m_readfifo|scfifo:Architectire_SGDMA_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1064 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1096 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1128 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1160 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1192 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1224 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1256 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1288 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1320 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1352 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1384 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1416 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1448 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1480 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1512 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1544 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1576 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1608 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1640 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1672 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1704 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1736 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1768 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1800 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1832 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1864 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1896 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1928 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1960 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 1992 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 2024 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 2056 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 2216 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_h3e1.tdf" 3176 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1064 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1096 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1128 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1160 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1192 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1224 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1256 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1288 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1320 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1352 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1384 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1416 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1448 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1480 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1512 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1544 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1576 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1608 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1640 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1672 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1704 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1736 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1768 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1800 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1832 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1864 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1896 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1928 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1960 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 1992 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 2024 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 2056 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_73e1.tdf" 3176 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 674 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_5tl1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 447 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_r2e1.tdf" 296 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_r2e1.tdf" 328 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 314 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_n2e1.tdf" 2344 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\] " "Synthesized away node \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_n2e1.tdf" 2632 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx.v" 294 0 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 568 0 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "Architectire/synthesis/submodules/Architectire_PCIExpress.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress.v" 2170 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 437 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_PCIExpress:pciexpress|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[0\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 40 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[1\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 70 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[10\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[10\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 340 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[11\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[11\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 370 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[12\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[12\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 400 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[13\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[13\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 430 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[14\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[14\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 460 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[15\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[15\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 490 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[16\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[16\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 520 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[17\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info\|scfifo:single_clock_fifo\|scfifo_dr21:auto_generated\|a_dpfifo_k131:dpfifo\|dpram_lf11:FIFOram\|altsyncram_iak1:altsyncram1\|q_b\[17\]\"" {  } { { "db/altsyncram_iak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_iak1.tdf" 550 2 0 } } { "db/dpram_lf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_lf11.tdf" 37 2 0 } } { "db/a_dpfifo_k131.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_k131.tdf" 41 2 0 } } { "db/scfifo_dr21.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_dr21.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 192 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 437 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_single_clock_fifo_for_other_info:the_scfifo_other_info|scfifo:single_clock_fifo|scfifo_dr21:auto_generated|a_dpfifo_k131:dpfifo|dpram_lf11:FIFOram|altsyncram_iak1:altsyncram1|ram_block2a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\|altsyncram_cak1:altsyncram1\|q_b\[31\] " "Synthesized away node \"Architectire:Unit\|Architectire_FIFO_Memory:fifo_memory\|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls\|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_bs31:auto_generated\|a_dpfifo_i241:dpfifo\|dpram_hf11:FIFOram\|altsyncram_cak1:altsyncram1\|q_b\[31\]\"" {  } { { "db/altsyncram_cak1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_cak1.tdf" 970 2 0 } } { "db/dpram_hf11.tdf" "" { Text "D:/DigitalTester/Hardware/db/dpram_hf11.tdf" 37 2 0 } } { "db/a_dpfifo_i241.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_i241.tdf" 43 2 0 } } { "db/scfifo_bs31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_bs31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 58 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 122 0 0 } } { "Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_FIFO_Memory.v" 412 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 209 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437234576 "|DigitalTester|Architectire:Unit|Architectire_FIFO_Memory:fifo_memory|Architectire_FIFO_Memory_scfifo_with_controls:the_scfifo_with_controls|Architectire_FIFO_Memory_single_clock_fifo:the_scfifo|scfifo:single_clock_fifo|scfifo_bs31:auto_generated|a_dpfifo_i241:dpfifo|dpram_hf11:FIFOram|altsyncram_cak1:altsyncram1|ram_block2a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1492437234576 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1492437234576 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo\|mem " "RAM logic \"Architectire:Unit\|Architectire_avalon_st_adapter:avalon_st_adapter\|Architectire_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|Architectire_avalon_st_adapter_timing_adapter_0_fifo:Architectire_avalon_st_adapter_timing_adapter_0_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" "mem" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" 87 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1492437241423 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1492437241423 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|DigitalTester\|Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|DigitalTester\|Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1492437248235 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[31\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1032 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[63\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2056 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[62\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 2024 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[61\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1992 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[60\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1960 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[59\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1928 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[58\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1896 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[57\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1864 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[56\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1832 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[55\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1800 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[54\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1768 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[53\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1736 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[52\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1704 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[51\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1672 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[50\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1640 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[49\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1608 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[48\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1576 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[47\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1544 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[46\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1512 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[45\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1480 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[44\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1448 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[43\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1416 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[42\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1384 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[41\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1352 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[40\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1320 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[39\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1288 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[38\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1256 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[37\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1224 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[36\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1192 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[35\] " "Synthesized away node \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo\|scfifo:Architectire_SGDMA_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_t1e1.tdf" 1160 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/DigitalTester/Hardware/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/DigitalTester/Hardware/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2363 0 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2884 0 0 } } { "Architectire/synthesis/Architectire.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/Architectire.v" 491 0 0 } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437250620 "|DigitalTester|Architectire:Unit|Architectire_SGDMA:sgdma|Architectire_SGDMA_command_fifo:the_Architectire_SGDMA_command_fifo|scfifo:Architectire_SGDMA_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1492437250620 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1492437250620 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 31 " "Parameter WIDTH_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 31 " "Parameter WIDTH_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1492437251303 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437251303 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1492437251303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437251331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Architectire:Unit\|altera_avalon_dc_fifo:dcfifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 31 " "Parameter \"WIDTH_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 31 " "Parameter \"WIDTH_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251333 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437251333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ogd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ogd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ogd1 " "Found entity 1: altsyncram_ogd1" {  } { { "db/altsyncram_ogd1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_ogd1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437251471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437251471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "D:/DigitalTester/Hardware/db/decode_l0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437251537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437251537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "D:/DigitalTester/Hardware/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437251597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437251597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hsb " "Found entity 1: mux_hsb" {  } { { "db/mux_hsb.tdf" "" { Text "D:/DigitalTester/Hardware/db/mux_hsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437251667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437251667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437251731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"Architectire:Unit\|Architectire_SGDMA:sgdma\|Architectire_SGDMA_chain:the_Architectire_SGDMA_chain\|descriptor_read_which_resides_within_Architectire_SGDMA:the_descriptor_read_which_resides_within_Architectire_SGDMA\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437251732 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492437251732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "D:/DigitalTester/Hardware/db/shift_taps_78n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437251800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437251800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "D:/DigitalTester/Hardware/db/altsyncram_o2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437251878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437251878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_usf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437251945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437251945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "D:/DigitalTester/Hardware/db/cntr_lch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492437252017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492437252017 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1492437253427 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 944 -1 0 } } { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "Architectire/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_master_agent.sv" 277 -1 0 } } { "Architectire/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 744 -1 0 } } { "Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 1465 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3777 -1 0 } } { "Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } } { "db/shift_taps_78n.tdf" "" { Text "D:/DigitalTester/Hardware/db/shift_taps_78n.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1492437253842 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1492437253843 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492437261839 "|DigitalTester|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492437261839 "|DigitalTester|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492437261839 "|DigitalTester|GPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492437261839 "|DigitalTester|GPIO[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492437261839 "|DigitalTester|PCIE_WAKE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492437261839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1492437263263 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1220 " "1220 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1492437273474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DigitalTester/Hardware/output_files/DigitalTester.map.smsg " "Generated suppressed messages file D:/DigitalTester/Hardware/output_files/DigitalTester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492437275312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492437277682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492437277682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9646 " "Implemented 9646 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492437279163 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492437279163 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8561 " "Implemented 8561 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492437279163 ""} { "Info" "ICUT_CUT_TM_RAMS" "1034 " "Implemented 1034 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1492437279163 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1492437279163 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492437279163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 325 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 325 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "986 " "Peak virtual memory: 986 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492437279531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 21:54:39 2017 " "Processing ended: Mon Apr 17 21:54:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492437279531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492437279531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:37 " "Total CPU time (on all processors): 00:03:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492437279531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492437279531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492437282468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492437282476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 21:54:41 2017 " "Processing started: Mon Apr 17 21:54:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492437282476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1492437282476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DigitalTester -c DigitalTester " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DigitalTester -c DigitalTester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1492437282477 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1492437282634 ""}
{ "Info" "0" "" "Project  = DigitalTester" {  } {  } 0 0 "Project  = DigitalTester" 0 0 "Fitter" 0 0 1492437282635 ""}
{ "Info" "0" "" "Revision = DigitalTester" {  } {  } 0 0 "Revision = DigitalTester" 0 0 "Fitter" 0 0 1492437282636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1492437283066 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalTester EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"DigitalTester\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492437283274 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492437283339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1492437283339 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492437284199 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492437285095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492437285095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492437285095 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492437285095 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492437285095 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 45713 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492437285125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 45715 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492437285125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 45717 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492437285125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 45719 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492437285125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 45721 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492437285125 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492437285125 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1492437285133 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1492437287586 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "2 " "Following 2 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P\[0\] PCIE_TX_P\[0\](n) " "Pin \"PCIE_TX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P\[0\](n)\"" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""} { 0 { 0 ""} 0 45723 9698 10655 0 0 ""}  }  } } { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437289820 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P\[0\] PCIE_RX_P\[0\](n) " "Pin \"PCIE_RX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P\[0\](n)\"" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""} { 0 { 0 ""} 0 45725 9698 10655 0 0 ""}  }  } } { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492437289820 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1492437289820 ""}
{ "Warning" "WFHSSI_FHSSI_NOT_LVDS_IO_STD_GROUP" "" "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" { { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_P\[0\] 1.5-V PCML " "Pin PCIE_RX_P\[0\] must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1492437289992 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_RX_P\[0\](n) 1.5-V PCML " "Pin PCIE_RX_P\[0\](n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0](n) } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 45725 9698 10655 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1492437289992 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_P\[0\] 1.5-V PCML " "Pin PCIE_TX_P\[0\] must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1492437289992 ""} { "Warning" "WFHSSI_FHSSI_AUTO_PROMOTE_DIFF_IO_STD" "PCIE_TX_P\[0\](n) 1.5-V PCML " "Pin PCIE_TX_P\[0\](n) must use differential I/O standard based on the netlist -- Fitter will automatically assign 1.5-V PCML differential I/O standard to pin" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0](n) } } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 45723 9698 10655 0 0 ""}  }  } }  } 0 167037 "Pin %1!s! must use differential I/O standard based on the netlist -- Fitter will automatically assign %2!s! differential I/O standard to pin" 0 0 "Quartus II" 0 -1 1492437289992 ""}  } {  } 0 167036 "Following pin(s) must use differential I/O standard -- the Fitter will automatically assign differential I/O standard to pin(s)" 0 0 "Fitter" 0 -1 1492437289992 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1492437290511 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1492437290511 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1492437290512 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 17497 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cal_blk0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 9393 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3445 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 " "CMU_X0_Y28_N6                Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3524 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 524 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 45479 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 706 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 8596 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 11906 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3522 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 859 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 12101 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 525 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "Architectire/synthesis/DigitalTester.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/DigitalTester.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 45477 9698 10655 0 0 ""}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1492437290524 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1492437290524 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1492437290784 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1492437290784 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3445 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492437290871 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3446 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492437290871 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3447 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492437290871 ""}  } { { "db/altpll_nn81.tdf" "" { Text "D:/DigitalTester/Hardware/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3445 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1492437290871 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|pll7 MPLL PLL " "Implemented PLL \"Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|pll7\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 149 -1 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3329 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492437290886 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[1\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 149 -1 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3330 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1492437290886 ""}  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 149 -1 0 } } { "" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3329 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1492437290886 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492437292732 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492437292912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492437293197 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437293199 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492437293199 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492437293209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437293215 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492437293215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492437293227 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437293228 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492437293228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492437293228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1492437293228 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492437293253 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492437293621 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492437293622 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437293623 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492437293623 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437293624 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492437293624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437293624 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1492437293624 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492437293625 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492437293626 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1492437293649 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1492437293664 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437293834 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437293834 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437293834 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1492437293834 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1492437294087 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1492437294087 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1492437294095 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 PCIE_REFCLK_P " "  10.000 PCIE_REFCLK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout " "   4.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 Unit\|pll\|sd1\|pll7\|clk\[0\] " "  20.000 Unit\|pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " "   5.000 Unit\|pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492437294097 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1492437294097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295868 ""}  } { { "Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2456 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 17497 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295868 ""}  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3329 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Architectire:Unit\|Architectire_PLL:pll\|Architectire_PLL_altpll_iia2:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295868 ""}  } { { "Architectire/synthesis/submodules/Architectire_PLL.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PLL.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3329 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295868 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295869 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_app.v" 455 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 16586 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_SGDMA:sgdma\|reset_n  " "Automatically promoted node Architectire:Unit\|Architectire_SGDMA:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295869 ""}  } { { "Architectire/synthesis/submodules/Architectire_SGDMA.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_SGDMA.v" 2678 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3315 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Architectire:Unit\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295869 ""}  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 544 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Architectire:Unit\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295869 ""}  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 17980 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr  " "Automatically promoted node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295869 ""}  } { { "Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altpciexpav_stif_cfg_status.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 12622 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node Architectire:Unit\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295869 ""}  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 17976 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn  " "Automatically promoted node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1492437295869 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0 " "Destination node Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain\[1\]~0" {  } { { "Architectire/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_reset_synchronizer.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 27020 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1492437295869 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1492437295869 ""}  } { { "Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 213 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3442 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1492437295869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492437300019 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492437300046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492437300048 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492437300081 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492437300132 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492437300188 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492437300188 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492437300214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492437301729 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1492437301763 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492437301763 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1492437302077 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1492437302078 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 9393 9698 10655 0 0 ""}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1492437302078 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/Architectire_PCIExpress_altgx_internal.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "D:/DigitalTester/Hardware/" { { 0 { 0 ""} 0 3524 9698 10655 0 0 ""}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1492437302078 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1492437302078 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492437305262 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1492437305311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492437315793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492437322845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492437323154 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492437385625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:03 " "Fitter placement operations ending: elapsed time is 00:01:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492437385626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492437389650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X23_Y34 X34_Y45 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45" {  } { { "loc" "" { Generic "D:/DigitalTester/Hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X23_Y34 to location X34_Y45"} { { 12 { 0 ""} 23 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1492437414394 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492437414394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492437432044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1492437432050 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492437432050 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 28.71 " "Total time spent on timing analysis during the Fitter is 28.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1492437433065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492437434750 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492437436896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492437436996 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492437439151 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492437443232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DigitalTester/Hardware/output_files/DigitalTester.fit.smsg " "Generated suppressed messages file D:/DigitalTester/Hardware/output_files/DigitalTester.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492437447933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1639 " "Peak virtual memory: 1639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492437451453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 21:57:31 2017 " "Processing ended: Mon Apr 17 21:57:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492437451453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:50 " "Elapsed time: 00:02:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492437451453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:44 " "Total CPU time (on all processors): 00:03:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492437451453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492437451453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1492437453794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492437453800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 21:57:33 2017 " "Processing started: Mon Apr 17 21:57:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492437453800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1492437453800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DigitalTester -c DigitalTester " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DigitalTester -c DigitalTester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1492437453800 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1492437461189 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1492437461372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492437463469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 21:57:43 2017 " "Processing ended: Mon Apr 17 21:57:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492437463469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492437463469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492437463469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1492437463469 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1492437464325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1492437466292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492437466298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 21:57:45 2017 " "Processing started: Mon Apr 17 21:57:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492437466298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492437466298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DigitalTester -c DigitalTester " "Command: quartus_sta DigitalTester -c DigitalTester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492437466299 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1492437466452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492437467189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492437467253 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1492437467253 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492437468551 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492437468707 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net or combinational node or node " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492437468893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437468894 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492437468894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492437468901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437468904 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492437468904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492437468910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437468911 ""}  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492437468911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492437468911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/Architectire/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1492437468911 ""}
{ "Info" "ISTA_SDC_FOUND" "Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'Architectire/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492437468927 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492437469217 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492437469225 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469226 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492437469226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469226 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492437469226 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469227 ""}  } { { "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" "" { Text "D:/DigitalTester/Hardware/db/ip/Architectire/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1492437469227 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/digitaltester/hardware/db/ip/architectire/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492437469290 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1492437469345 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name PCIE_REFCLK_P PCIE_REFCLK_P " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name PCIE_REFCLK_P PCIE_REFCLK_P" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{Unit\|pll\|sd1\|pll7\|clk\[0\]\} \{Unit\|pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{Unit\|pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{Unit\|pll\|sd1\|pll7\|clk\[0\]\} \{Unit\|pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Unit\|pll\|sd1\|pll7\|clk\[1\]\} \{Unit\|pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{Unit\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{Unit\|pll\|sd1\|pll7\|clk\[1\]\} \{Unit\|pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ Architectire:Unit\|Architectire_PCIExpress:pciexpress\|Architectire_PCIExpress_altgx_internal:altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8:Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1492437469368 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1492437469375 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469859 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469859 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1492437469859 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1492437469949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1492437469950 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1492437469957 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1492437469991 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1492437470692 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1492437470692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.934 " "Worst-case setup slack is -6.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.934            -734.836 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "   -6.934            -734.836 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.430             -99.432 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -2.430             -99.432 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.102               0.000 n/a  " "   14.102               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437470696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.219 " "Worst-case hold slack is 0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.219               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    0.391               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.303               0.000 n/a  " "    5.303               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437470820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.949 " "Worst-case recovery slack is 0.949" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.949               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    0.949               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.692               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.692               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437470859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.030 " "Worst-case removal slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    1.030               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.883               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    2.883               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437470904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.307 " "Worst-case minimum pulse width slack is 1.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    1.307               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.576               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.576               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.980               0.000 PCIE_REFCLK_P  " "    4.980               0.000 PCIE_REFCLK_P " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 CLOCK_50  " "    9.891               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437470920 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437471851 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437471851 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1492437471863 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1492437471947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1492437474304 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437474985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437474985 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437474985 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1492437474985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1492437474986 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1492437475326 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1492437475326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.172 " "Worst-case setup slack is -6.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.172            -542.169 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "   -6.172            -542.169 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.270             -24.550 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -2.270             -24.550 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.594               0.000 n/a  " "   14.594               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437475334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.221 " "Worst-case hold slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.221               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    0.343               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.843               0.000 n/a  " "    4.843               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437475469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.338 " "Worst-case recovery slack is 1.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.338               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    1.338               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.096               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    4.096               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437475514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.941 " "Worst-case removal slack is 0.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.941               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.941               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.558               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    2.558               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437475561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.351 " "Worst-case minimum pulse width slack is 1.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.351               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    1.351               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.523               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.523               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.975               0.000 PCIE_REFCLK_P  " "    4.975               0.000 PCIE_REFCLK_P " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.911               0.000 CLOCK_50  " "    9.911               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437475578 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437476434 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437476434 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1492437476453 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477077 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477077 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: Architectire:Unit\|Architectire_PCIExpress:pciexpress\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477077 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1492437477077 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1492437477197 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1492437477197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.292 " "Worst-case setup slack is -3.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.292             -97.821 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "   -3.292             -97.821 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567              -0.567 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.567              -0.567 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.963               0.000 n/a  " "   16.963               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437477210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.061 " "Worst-case hold slack is 0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.061               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    0.173               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.679               0.000 n/a  " "    2.679               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437477334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.874 " "Worst-case recovery slack is 2.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.874               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    2.874               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.729               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.729               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437477389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.491 " "Worst-case removal slack is 0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.491               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.578               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    1.578               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437477450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout  " "    2.000               0.000 Unit\|pciexpress\|altgx_internal\|Architectire_PCIExpress_altgx_internal_alt_c3gxb_qmh8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.228               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\]  " "    2.228               0.000 Unit\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.681               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.681               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 Unit\|pciexpress\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.989               0.000 PCIE_REFCLK_P  " "    4.989               0.000 PCIE_REFCLK_P " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.621               0.000 CLOCK_50  " "    9.621               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492437477472 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 34 synchronizer chains. " "Report Metastability: Found 34 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437478464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 34 " "Number of Synchronizer Chains Found: 34" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437478464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437478464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437478464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 10.853 ns " "Worst Case Available Settling Time: 10.853 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437478464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437478464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437478464 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437478464 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1492437478464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492437479111 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492437479111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "991 " "Peak virtual memory: 991 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492437479531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 21:57:59 2017 " "Processing ended: Mon Apr 17 21:57:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492437479531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492437479531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492437479531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492437479531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492437481981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492437481985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 21:58:01 2017 " "Processing started: Mon Apr 17 21:58:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492437481985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492437481985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DigitalTester -c DigitalTester " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DigitalTester -c DigitalTester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492437481985 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalTester_7_1200mv_85c_slow.vho D:/DigitalTester/Hardware/simulation/modelsim/ simulation " "Generated file DigitalTester_7_1200mv_85c_slow.vho in folder \"D:/DigitalTester/Hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1492437490514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalTester_7_1200mv_0c_slow.vho D:/DigitalTester/Hardware/simulation/modelsim/ simulation " "Generated file DigitalTester_7_1200mv_0c_slow.vho in folder \"D:/DigitalTester/Hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1492437496653 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalTester_min_1200mv_0c_fast.vho D:/DigitalTester/Hardware/simulation/modelsim/ simulation " "Generated file DigitalTester_min_1200mv_0c_fast.vho in folder \"D:/DigitalTester/Hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1492437502744 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalTester.vho D:/DigitalTester/Hardware/simulation/modelsim/ simulation " "Generated file DigitalTester.vho in folder \"D:/DigitalTester/Hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1492437508971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalTester_7_1200mv_85c_vhd_slow.sdo D:/DigitalTester/Hardware/simulation/modelsim/ simulation " "Generated file DigitalTester_7_1200mv_85c_vhd_slow.sdo in folder \"D:/DigitalTester/Hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1492437510490 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalTester_7_1200mv_0c_vhd_slow.sdo D:/DigitalTester/Hardware/simulation/modelsim/ simulation " "Generated file DigitalTester_7_1200mv_0c_vhd_slow.sdo in folder \"D:/DigitalTester/Hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1492437512013 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalTester_min_1200mv_0c_vhd_fast.sdo D:/DigitalTester/Hardware/simulation/modelsim/ simulation " "Generated file DigitalTester_min_1200mv_0c_vhd_fast.sdo in folder \"D:/DigitalTester/Hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1492437513520 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DigitalTester_vhd.sdo D:/DigitalTester/Hardware/simulation/modelsim/ simulation " "Generated file DigitalTester_vhd.sdo in folder \"D:/DigitalTester/Hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1492437515025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492437515328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 21:58:35 2017 " "Processing ended: Mon Apr 17 21:58:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492437515328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492437515328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492437515328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492437515328 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 363 s " "Quartus II Full Compilation was successful. 0 errors, 363 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492437516127 ""}
