// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_75_7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        col_sum_address0,
        col_sum_ce0,
        col_sum_q0,
        col_sum_1_address0,
        col_sum_1_ce0,
        col_sum_1_q0,
        col_sum_2_address0,
        col_sum_2_ce0,
        col_sum_2_q0,
        col_sum_3_address0,
        col_sum_3_ce0,
        col_sum_3_q0,
        col_sum_4_address0,
        col_sum_4_ce0,
        col_sum_4_q0,
        col_sum_5_address0,
        col_sum_5_ce0,
        col_sum_5_q0,
        col_sum_6_address0,
        col_sum_6_ce0,
        col_sum_6_q0,
        col_sum_7_address0,
        col_sum_7_ce0,
        col_sum_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] col_sum_address0;
output   col_sum_ce0;
input  [23:0] col_sum_q0;
output  [2:0] col_sum_1_address0;
output   col_sum_1_ce0;
input  [23:0] col_sum_1_q0;
output  [2:0] col_sum_2_address0;
output   col_sum_2_ce0;
input  [23:0] col_sum_2_q0;
output  [2:0] col_sum_3_address0;
output   col_sum_3_ce0;
input  [23:0] col_sum_3_q0;
output  [2:0] col_sum_4_address0;
output   col_sum_4_ce0;
input  [23:0] col_sum_4_q0;
output  [2:0] col_sum_5_address0;
output   col_sum_5_ce0;
input  [23:0] col_sum_5_q0;
output  [2:0] col_sum_6_address0;
output   col_sum_6_ce0;
input  [23:0] col_sum_6_q0;
output  [2:0] col_sum_7_address0;
output   col_sum_7_ce0;
input  [23:0] col_sum_7_q0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0;
output  [2:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0;
output  [16:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_314_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln75_fu_332_p1;
reg   [63:0] zext_ln75_reg_885;
wire    ap_block_pp0_stage0_11001;
wire    ap_block_pp0_stage0;
reg   [6:0] j_fu_94;
wire   [6:0] add_ln75_fu_344_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_jb;
reg    col_sum_ce0_local;
reg    col_sum_1_ce0_local;
reg    col_sum_2_ce0_local;
reg    col_sum_3_ce0_local;
reg    col_sum_4_ce0_local;
reg    col_sum_5_ce0_local;
reg    col_sum_6_ce0_local;
reg    col_sum_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local;
wire   [16:0] select_ln80_fu_411_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local;
wire   [16:0] select_ln80_1_fu_476_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local;
wire   [16:0] select_ln80_2_fu_541_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local;
wire   [16:0] select_ln80_3_fu_606_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local;
wire   [16:0] select_ln80_4_fu_671_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local;
wire   [16:0] select_ln80_5_fu_736_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local;
wire   [16:0] select_ln80_6_fu_801_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local;
wire   [16:0] select_ln80_7_fu_866_p3;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;
wire   [2:0] lshr_ln3_fu_322_p4;
wire   [37:0] shl_ln1_fu_355_p3;
wire   [37:0] sub_ln80_fu_371_p2;
wire   [15:0] tmp_s_fu_377_p4;
wire   [16:0] zext_ln80_fu_387_p1;
wire   [15:0] tmp_1_fu_397_p4;
wire   [0:0] tmp_8_fu_363_p3;
wire   [16:0] sub_ln80_1_fu_391_p2;
wire   [16:0] zext_ln80_1_fu_407_p1;
wire   [37:0] shl_ln80_1_fu_420_p3;
wire   [37:0] sub_ln80_2_fu_436_p2;
wire   [15:0] tmp_2_fu_442_p4;
wire   [16:0] zext_ln80_2_fu_452_p1;
wire   [15:0] tmp_3_fu_462_p4;
wire   [0:0] tmp_9_fu_428_p3;
wire   [16:0] sub_ln80_3_fu_456_p2;
wire   [16:0] zext_ln80_3_fu_472_p1;
wire   [37:0] shl_ln80_2_fu_485_p3;
wire   [37:0] sub_ln80_4_fu_501_p2;
wire   [15:0] tmp_4_fu_507_p4;
wire   [16:0] zext_ln80_4_fu_517_p1;
wire   [15:0] tmp_5_fu_527_p4;
wire   [0:0] tmp_10_fu_493_p3;
wire   [16:0] sub_ln80_5_fu_521_p2;
wire   [16:0] zext_ln80_5_fu_537_p1;
wire   [37:0] shl_ln80_3_fu_550_p3;
wire   [37:0] sub_ln80_6_fu_566_p2;
wire   [15:0] tmp_6_fu_572_p4;
wire   [16:0] zext_ln80_6_fu_582_p1;
wire   [15:0] tmp_7_fu_592_p4;
wire   [0:0] tmp_11_fu_558_p3;
wire   [16:0] sub_ln80_7_fu_586_p2;
wire   [16:0] zext_ln80_7_fu_602_p1;
wire   [37:0] shl_ln80_4_fu_615_p3;
wire   [37:0] sub_ln80_8_fu_631_p2;
wire   [15:0] tmp_13_fu_637_p4;
wire   [16:0] zext_ln80_8_fu_647_p1;
wire   [15:0] tmp_14_fu_657_p4;
wire   [0:0] tmp_12_fu_623_p3;
wire   [16:0] sub_ln80_9_fu_651_p2;
wire   [16:0] zext_ln80_9_fu_667_p1;
wire   [37:0] shl_ln80_5_fu_680_p3;
wire   [37:0] sub_ln80_10_fu_696_p2;
wire   [15:0] tmp_16_fu_702_p4;
wire   [16:0] zext_ln80_10_fu_712_p1;
wire   [15:0] tmp_17_fu_722_p4;
wire   [0:0] tmp_15_fu_688_p3;
wire   [16:0] sub_ln80_11_fu_716_p2;
wire   [16:0] zext_ln80_11_fu_732_p1;
wire   [37:0] shl_ln80_6_fu_745_p3;
wire   [37:0] sub_ln80_12_fu_761_p2;
wire   [15:0] tmp_19_fu_767_p4;
wire   [16:0] zext_ln80_12_fu_777_p1;
wire   [15:0] tmp_20_fu_787_p4;
wire   [0:0] tmp_18_fu_753_p3;
wire   [16:0] sub_ln80_13_fu_781_p2;
wire   [16:0] zext_ln80_13_fu_797_p1;
wire   [37:0] shl_ln80_7_fu_810_p3;
wire   [37:0] sub_ln80_14_fu_826_p2;
wire   [15:0] tmp_22_fu_832_p4;
wire   [16:0] zext_ln80_14_fu_842_p1;
wire   [15:0] tmp_23_fu_852_p4;
wire   [0:0] tmp_21_fu_818_p3;
wire   [16:0] sub_ln80_15_fu_846_p2;
wire   [16:0] zext_ln80_15_fu_862_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 j_fu_94 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_314_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_94 <= add_ln75_fu_344_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_94 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln75_reg_885[2 : 0] <= zext_ln75_fu_332_p1[2 : 0];
    end
end

always @ (*) begin
    if (((tmp_fu_314_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_jb = 7'd0;
    end else begin
        ap_sig_allocacmp_jb = j_fu_94;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_1_ce0_local = 1'b1;
    end else begin
        col_sum_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_2_ce0_local = 1'b1;
    end else begin
        col_sum_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_3_ce0_local = 1'b1;
    end else begin
        col_sum_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_4_ce0_local = 1'b1;
    end else begin
        col_sum_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_5_ce0_local = 1'b1;
    end else begin
        col_sum_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_6_ce0_local = 1'b1;
    end else begin
        col_sum_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_7_ce0_local = 1'b1;
    end else begin
        col_sum_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_sum_ce0_local = 1'b1;
    end else begin
        col_sum_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln75_fu_344_p2 = (ap_sig_allocacmp_jb + 7'd8);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign col_sum_1_address0 = zext_ln75_fu_332_p1;

assign col_sum_1_ce0 = col_sum_1_ce0_local;

assign col_sum_2_address0 = zext_ln75_fu_332_p1;

assign col_sum_2_ce0 = col_sum_2_ce0_local;

assign col_sum_3_address0 = zext_ln75_fu_332_p1;

assign col_sum_3_ce0 = col_sum_3_ce0_local;

assign col_sum_4_address0 = zext_ln75_fu_332_p1;

assign col_sum_4_ce0 = col_sum_4_ce0_local;

assign col_sum_5_address0 = zext_ln75_fu_332_p1;

assign col_sum_5_ce0 = col_sum_5_ce0_local;

assign col_sum_6_address0 = zext_ln75_fu_332_p1;

assign col_sum_6_ce0 = col_sum_6_ce0_local;

assign col_sum_7_address0 = zext_ln75_fu_332_p1;

assign col_sum_7_ce0 = col_sum_7_ce0_local;

assign col_sum_address0 = zext_ln75_fu_332_p1;

assign col_sum_ce0 = col_sum_ce0_local;

assign lshr_ln3_fu_322_p4 = {{ap_sig_allocacmp_jb[5:3]}};

assign select_ln80_1_fu_476_p3 = ((tmp_9_fu_428_p3[0:0] == 1'b1) ? sub_ln80_3_fu_456_p2 : zext_ln80_3_fu_472_p1);

assign select_ln80_2_fu_541_p3 = ((tmp_10_fu_493_p3[0:0] == 1'b1) ? sub_ln80_5_fu_521_p2 : zext_ln80_5_fu_537_p1);

assign select_ln80_3_fu_606_p3 = ((tmp_11_fu_558_p3[0:0] == 1'b1) ? sub_ln80_7_fu_586_p2 : zext_ln80_7_fu_602_p1);

assign select_ln80_4_fu_671_p3 = ((tmp_12_fu_623_p3[0:0] == 1'b1) ? sub_ln80_9_fu_651_p2 : zext_ln80_9_fu_667_p1);

assign select_ln80_5_fu_736_p3 = ((tmp_15_fu_688_p3[0:0] == 1'b1) ? sub_ln80_11_fu_716_p2 : zext_ln80_11_fu_732_p1);

assign select_ln80_6_fu_801_p3 = ((tmp_18_fu_753_p3[0:0] == 1'b1) ? sub_ln80_13_fu_781_p2 : zext_ln80_13_fu_797_p1);

assign select_ln80_7_fu_866_p3 = ((tmp_21_fu_818_p3[0:0] == 1'b1) ? sub_ln80_15_fu_846_p2 : zext_ln80_15_fu_862_p1);

assign select_ln80_fu_411_p3 = ((tmp_8_fu_363_p3[0:0] == 1'b1) ? sub_ln80_1_fu_391_p2 : zext_ln80_1_fu_407_p1);

assign shl_ln1_fu_355_p3 = {{col_sum_q0}, {14'd0}};

assign shl_ln80_1_fu_420_p3 = {{col_sum_1_q0}, {14'd0}};

assign shl_ln80_2_fu_485_p3 = {{col_sum_2_q0}, {14'd0}};

assign shl_ln80_3_fu_550_p3 = {{col_sum_3_q0}, {14'd0}};

assign shl_ln80_4_fu_615_p3 = {{col_sum_4_q0}, {14'd0}};

assign shl_ln80_5_fu_680_p3 = {{col_sum_5_q0}, {14'd0}};

assign shl_ln80_6_fu_745_p3 = {{col_sum_6_q0}, {14'd0}};

assign shl_ln80_7_fu_810_p3 = {{col_sum_7_q0}, {14'd0}};

assign sub_ln80_10_fu_696_p2 = (38'd0 - shl_ln80_5_fu_680_p3);

assign sub_ln80_11_fu_716_p2 = (17'd0 - zext_ln80_10_fu_712_p1);

assign sub_ln80_12_fu_761_p2 = (38'd0 - shl_ln80_6_fu_745_p3);

assign sub_ln80_13_fu_781_p2 = (17'd0 - zext_ln80_12_fu_777_p1);

assign sub_ln80_14_fu_826_p2 = (38'd0 - shl_ln80_7_fu_810_p3);

assign sub_ln80_15_fu_846_p2 = (17'd0 - zext_ln80_14_fu_842_p1);

assign sub_ln80_1_fu_391_p2 = (17'd0 - zext_ln80_fu_387_p1);

assign sub_ln80_2_fu_436_p2 = (38'd0 - shl_ln80_1_fu_420_p3);

assign sub_ln80_3_fu_456_p2 = (17'd0 - zext_ln80_2_fu_452_p1);

assign sub_ln80_4_fu_501_p2 = (38'd0 - shl_ln80_2_fu_485_p3);

assign sub_ln80_5_fu_521_p2 = (17'd0 - zext_ln80_4_fu_517_p1);

assign sub_ln80_6_fu_566_p2 = (38'd0 - shl_ln80_3_fu_550_p3);

assign sub_ln80_7_fu_586_p2 = (17'd0 - zext_ln80_6_fu_582_p1);

assign sub_ln80_8_fu_631_p2 = (38'd0 - shl_ln80_4_fu_615_p3);

assign sub_ln80_9_fu_651_p2 = (17'd0 - zext_ln80_8_fu_647_p1);

assign sub_ln80_fu_371_p2 = (38'd0 - shl_ln1_fu_355_p3);

assign tmp_10_fu_493_p3 = col_sum_2_q0[32'd23];

assign tmp_11_fu_558_p3 = col_sum_3_q0[32'd23];

assign tmp_12_fu_623_p3 = col_sum_4_q0[32'd23];

assign tmp_13_fu_637_p4 = {{sub_ln80_8_fu_631_p2[37:22]}};

assign tmp_14_fu_657_p4 = {{col_sum_4_q0[23:8]}};

assign tmp_15_fu_688_p3 = col_sum_5_q0[32'd23];

assign tmp_16_fu_702_p4 = {{sub_ln80_10_fu_696_p2[37:22]}};

assign tmp_17_fu_722_p4 = {{col_sum_5_q0[23:8]}};

assign tmp_18_fu_753_p3 = col_sum_6_q0[32'd23];

assign tmp_19_fu_767_p4 = {{sub_ln80_12_fu_761_p2[37:22]}};

assign tmp_1_fu_397_p4 = {{col_sum_q0[23:8]}};

assign tmp_20_fu_787_p4 = {{col_sum_6_q0[23:8]}};

assign tmp_21_fu_818_p3 = col_sum_7_q0[32'd23];

assign tmp_22_fu_832_p4 = {{sub_ln80_14_fu_826_p2[37:22]}};

assign tmp_23_fu_852_p4 = {{col_sum_7_q0[23:8]}};

assign tmp_2_fu_442_p4 = {{sub_ln80_2_fu_436_p2[37:22]}};

assign tmp_3_fu_462_p4 = {{col_sum_1_q0[23:8]}};

assign tmp_4_fu_507_p4 = {{sub_ln80_4_fu_501_p2[37:22]}};

assign tmp_5_fu_527_p4 = {{col_sum_2_q0[23:8]}};

assign tmp_6_fu_572_p4 = {{sub_ln80_6_fu_566_p2[37:22]}};

assign tmp_7_fu_592_p4 = {{col_sum_3_q0[23:8]}};

assign tmp_8_fu_363_p3 = col_sum_q0[32'd23];

assign tmp_9_fu_428_p3 = col_sum_1_q0[32'd23];

assign tmp_fu_314_p3 = ap_sig_allocacmp_jb[32'd6];

assign tmp_s_fu_377_p4 = {{sub_ln80_fu_371_p2[37:22]}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0 = zext_ln75_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_d0 = select_ln80_6_fu_801_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0 = zext_ln75_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_d0 = select_ln80_5_fu_736_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0 = zext_ln75_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_d0 = select_ln80_4_fu_671_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0 = zext_ln75_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_d0 = select_ln80_3_fu_606_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0 = zext_ln75_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_d0 = select_ln80_2_fu_541_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0 = zext_ln75_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_d0 = select_ln80_1_fu_476_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0 = zext_ln75_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_d0 = select_ln80_fu_411_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0 = zext_ln75_reg_885;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_d0 = select_ln80_7_fu_866_p3;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_we0_local;

assign zext_ln75_fu_332_p1 = lshr_ln3_fu_322_p4;

assign zext_ln80_10_fu_712_p1 = tmp_16_fu_702_p4;

assign zext_ln80_11_fu_732_p1 = tmp_17_fu_722_p4;

assign zext_ln80_12_fu_777_p1 = tmp_19_fu_767_p4;

assign zext_ln80_13_fu_797_p1 = tmp_20_fu_787_p4;

assign zext_ln80_14_fu_842_p1 = tmp_22_fu_832_p4;

assign zext_ln80_15_fu_862_p1 = tmp_23_fu_852_p4;

assign zext_ln80_1_fu_407_p1 = tmp_1_fu_397_p4;

assign zext_ln80_2_fu_452_p1 = tmp_2_fu_442_p4;

assign zext_ln80_3_fu_472_p1 = tmp_3_fu_462_p4;

assign zext_ln80_4_fu_517_p1 = tmp_4_fu_507_p4;

assign zext_ln80_5_fu_537_p1 = tmp_5_fu_527_p4;

assign zext_ln80_6_fu_582_p1 = tmp_6_fu_572_p4;

assign zext_ln80_7_fu_602_p1 = tmp_7_fu_592_p4;

assign zext_ln80_8_fu_647_p1 = tmp_13_fu_637_p4;

assign zext_ln80_9_fu_667_p1 = tmp_14_fu_657_p4;

assign zext_ln80_fu_387_p1 = tmp_s_fu_377_p4;

always @ (posedge ap_clk) begin
    zext_ln75_reg_885[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_75_7
