Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/lih2/Documents/GitHub/CSSE232_Final_Project/SignExtend/SignalExtTest_isim_beh.exe -prj C:/Users/lih2/Documents/GitHub/CSSE232_Final_Project/SignExtend/SignalExtTest_beh.prj work.SignalExtTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/lih2/Documents/GitHub/CSSE232_Final_Project/SignExtend/SignExtender.v" into library work
Analyzing Verilog file "C:/Users/lih2/Documents/GitHub/CSSE232_Final_Project/SignExtend/SignalExtTest.v" into library work
ERROR:HDLCompiler:806 - "C:/Users/lih2/Documents/GitHub/CSSE232_Final_Project/SignExtend/SignalExtTest.v" Line 52: Syntax error near "else".
ERROR:HDLCompiler:806 - "C:/Users/lih2/Documents/GitHub/CSSE232_Final_Project/SignExtend/SignalExtTest.v" Line 88: Syntax error near "endmodule".
Verilog file C:/Users/lih2/Documents/GitHub/CSSE232_Final_Project/SignExtend/SignalExtTest.v ignored due to errors
