-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layers_test_conv_layer_1_28_3_1_8_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_35_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_to_conv0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    input_to_conv0_empty_n : IN STD_LOGIC;
    input_to_conv0_read : OUT STD_LOGIC;
    input_to_conv0_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    input_to_conv0_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_we1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_we1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_we1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_we1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_we1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_we1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_we1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_we1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_we1 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of layers_test_conv_layer_1_28_3_1_8_Pipeline_VITIS_LOOP_34_2_VITIS_LOOP_35_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv11_2B : STD_LOGIC_VECTOR (10 downto 0) := "00000101011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln34_fu_293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal input_to_conv0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal select_ln34_fu_328_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal select_ln34_2_fu_336_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_reg_509 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_80_reg_515 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln37_fu_439_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_reg_520 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_reg_520_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_reg_520_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_reg_520_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_reg_520_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_reg_520_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln37_reg_520_pp0_iter8_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln37_5_fu_449_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icol_fu_88 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln35_fu_396_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal irow_fu_92 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten_fu_96 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln34_2_fu_299_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_we1_local : STD_LOGIC;
    signal trunc_ln34_fu_445_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln35_fu_461_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_we1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_we1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_we1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_we1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_we1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_we1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_we1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_we1_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce1_local : STD_LOGIC;
    signal icmp_ln35_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln34_fu_316_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln34_fu_348_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln34_fu_348_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln34_fu_348_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_364_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln35_fu_374_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln35_fu_374_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln35_fu_374_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_390_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_79_fu_419_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_78_fu_412_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln34_2_fu_426_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln34_3_fu_430_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln37_fu_436_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_364_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_390_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_364_ce : STD_LOGIC;
    signal grp_fu_390_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal mul_ln34_fu_348_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln35_fu_374_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component layers_test_mul_5ns_7ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component layers_test_urem_5ns_3ns_2_9_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component layers_test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_5ns_7ns_11_1_1_U10 : component layers_test_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln34_fu_348_p0,
        din1 => mul_ln34_fu_348_p1,
        dout => mul_ln34_fu_348_p2);

    urem_5ns_3ns_2_9_1_U11 : component layers_test_urem_5ns_3ns_2_9_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln34_2_fu_336_p3,
        din1 => grp_fu_364_p1,
        ce => grp_fu_364_ce,
        dout => grp_fu_364_p2);

    mul_5ns_7ns_11_1_1_U12 : component layers_test_mul_5ns_7ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 7,
        dout_WIDTH => 11)
    port map (
        din0 => mul_ln35_fu_374_p0,
        din1 => mul_ln35_fu_374_p1,
        dout => mul_ln35_fu_374_p2);

    urem_5ns_3ns_2_9_1_U13 : component layers_test_urem_5ns_3ns_2_9_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 5,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln34_fu_328_p3,
        din1 => grp_fu_390_p1,
        ce => grp_fu_390_ce,
        dout => grp_fu_390_p2);

    flow_control_loop_pipe_sequential_init_U : component layers_test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    icol_fu_88_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    icol_fu_88 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    icol_fu_88 <= add_ln35_fu_396_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln34_fu_293_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_96 <= add_ln34_2_fu_299_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_96 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    irow_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    irow_fu_92 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    irow_fu_92 <= select_ln34_2_fu_336_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                add_ln37_reg_520 <= add_ln37_fu_439_p2;
                add_ln37_reg_520_pp0_iter3_reg <= add_ln37_reg_520;
                add_ln37_reg_520_pp0_iter4_reg <= add_ln37_reg_520_pp0_iter3_reg;
                add_ln37_reg_520_pp0_iter5_reg <= add_ln37_reg_520_pp0_iter4_reg;
                add_ln37_reg_520_pp0_iter6_reg <= add_ln37_reg_520_pp0_iter5_reg;
                add_ln37_reg_520_pp0_iter7_reg <= add_ln37_reg_520_pp0_iter6_reg;
                add_ln37_reg_520_pp0_iter8_reg <= add_ln37_reg_520_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_80_reg_515 <= mul_ln35_fu_374_p2(10 downto 7);
                tmp_reg_509 <= mul_ln34_fu_348_p2(10 downto 7);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln34_2_fu_299_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv10_1));
    add_ln34_3_fu_430_p2 <= std_logic_vector(unsigned(tmp_78_fu_412_p3) + unsigned(zext_ln34_2_fu_426_p1));
    add_ln34_fu_316_p2 <= std_logic_vector(unsigned(irow_fu_92) + unsigned(ap_const_lv5_1));
    add_ln35_fu_396_p2 <= std_logic_vector(unsigned(select_ln34_fu_328_p3) + unsigned(ap_const_lv5_1));
    add_ln37_fu_439_p2 <= std_logic_vector(unsigned(add_ln34_3_fu_430_p2) + unsigned(zext_ln37_fu_436_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter9, input_to_conv0_empty_n)
    begin
                ap_block_pp0_stage0_11001 <= ((input_to_conv0_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter9, input_to_conv0_empty_n)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((input_to_conv0_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter9, input_to_conv0_empty_n)
    begin
                ap_block_pp0_stage0_subdone <= ((input_to_conv0_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln34_fu_293_p2)
    begin
        if (((icmp_ln34_fu_293_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten_fu_96, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_96;
        end if; 
    end process;


    grp_fu_364_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_364_ce <= ap_const_logic_1;
        else 
            grp_fu_364_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_364_p1 <= ap_const_lv5_3(3 - 1 downto 0);

    grp_fu_390_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_390_ce <= ap_const_logic_1;
        else 
            grp_fu_390_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_390_p1 <= ap_const_lv5_3(3 - 1 downto 0);
    icmp_ln34_fu_293_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv10_310) else "0";
    icmp_ln35_fu_322_p2 <= "1" when (icol_fu_88 = ap_const_lv5_1C) else "0";

    input_to_conv0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter9, input_to_conv0_empty_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            input_to_conv0_blk_n <= input_to_conv0_empty_n;
        else 
            input_to_conv0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_to_conv0_read_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            input_to_conv0_read <= ap_const_logic_1;
        else 
            input_to_conv0_read <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln34_fu_348_p0 <= mul_ln34_fu_348_p00(5 - 1 downto 0);
    mul_ln34_fu_348_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln34_2_fu_336_p3),11));
    mul_ln34_fu_348_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    mul_ln35_fu_374_p0 <= mul_ln35_fu_374_p00(5 - 1 downto 0);
    mul_ln35_fu_374_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln34_fu_328_p3),11));
    mul_ln35_fu_374_p1 <= ap_const_lv11_2B(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_address1 <= zext_ln37_5_fu_449_p1(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_d1 <= input_to_conv0_dout;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_we1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_we1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1, trunc_ln34_fu_445_p1, trunc_ln35_fu_461_p1)
    begin
        if ((not((trunc_ln34_fu_445_p1 = ap_const_lv2_0)) and not((trunc_ln34_fu_445_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln35_fu_461_p1 = ap_const_lv2_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_we1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_address1 <= zext_ln37_5_fu_449_p1(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_d1 <= input_to_conv0_dout;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_we1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_we1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1, trunc_ln34_fu_445_p1, trunc_ln35_fu_461_p1)
    begin
        if ((not((trunc_ln34_fu_445_p1 = ap_const_lv2_0)) and not((trunc_ln34_fu_445_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln35_fu_461_p1 = ap_const_lv2_0))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_we1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_address1 <= zext_ln37_5_fu_449_p1(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_d1 <= input_to_conv0_dout;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_we1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_we1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1, trunc_ln34_fu_445_p1, trunc_ln35_fu_461_p1)
    begin
        if ((not((trunc_ln35_fu_461_p1 = ap_const_lv2_0)) and not((trunc_ln35_fu_461_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln34_fu_445_p1 = ap_const_lv2_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_we1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_address1 <= zext_ln37_5_fu_449_p1(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_d1 <= input_to_conv0_dout;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_we1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_we1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1, trunc_ln34_fu_445_p1, trunc_ln35_fu_461_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln35_fu_461_p1 = ap_const_lv2_1) and (trunc_ln34_fu_445_p1 = ap_const_lv2_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_we1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_address1 <= zext_ln37_5_fu_449_p1(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_d1 <= input_to_conv0_dout;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_we1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_we1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1, trunc_ln34_fu_445_p1, trunc_ln35_fu_461_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln35_fu_461_p1 = ap_const_lv2_0) and (trunc_ln34_fu_445_p1 = ap_const_lv2_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_we1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_address1 <= zext_ln37_5_fu_449_p1(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_d1 <= input_to_conv0_dout;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_we1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_we1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1, trunc_ln34_fu_445_p1, trunc_ln35_fu_461_p1)
    begin
        if ((not((trunc_ln35_fu_461_p1 = ap_const_lv2_0)) and not((trunc_ln35_fu_461_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln34_fu_445_p1 = ap_const_lv2_0))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_we1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_address1 <= zext_ln37_5_fu_449_p1(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_d1 <= input_to_conv0_dout;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_we1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_we1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1, trunc_ln34_fu_445_p1, trunc_ln35_fu_461_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln35_fu_461_p1 = ap_const_lv2_1) and (trunc_ln34_fu_445_p1 = ap_const_lv2_0))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_we1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_address1 <= zext_ln37_5_fu_449_p1(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_d1 <= input_to_conv0_dout;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_we1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_we1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1, trunc_ln34_fu_445_p1, trunc_ln35_fu_461_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (trunc_ln35_fu_461_p1 = ap_const_lv2_0) and (trunc_ln34_fu_445_p1 = ap_const_lv2_0))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_we1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_address1 <= zext_ln37_5_fu_449_p1(7 - 1 downto 0);
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_d1 <= input_to_conv0_dout;
    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_we1 <= p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_we1_local;

    p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001_grp1, trunc_ln34_fu_445_p1, trunc_ln35_fu_461_p1)
    begin
        if ((not((trunc_ln34_fu_445_p1 = ap_const_lv2_0)) and not((trunc_ln35_fu_461_p1 = ap_const_lv2_0)) and not((trunc_ln35_fu_461_p1 = ap_const_lv2_1)) and not((trunc_ln34_fu_445_p1 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_we1_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi1ELi28ELi3ELi1ELi8EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln34_2_fu_336_p3 <= 
        add_ln34_fu_316_p2 when (icmp_ln35_fu_322_p2(0) = '1') else 
        irow_fu_92;
    select_ln34_fu_328_p3 <= 
        ap_const_lv5_0 when (icmp_ln35_fu_322_p2(0) = '1') else 
        icol_fu_88;
    tmp_78_fu_412_p3 <= (tmp_reg_509 & ap_const_lv3_0);
    tmp_79_fu_419_p3 <= (tmp_reg_509 & ap_const_lv1_0);
    trunc_ln34_fu_445_p1 <= grp_fu_364_p2(2 - 1 downto 0);
    trunc_ln35_fu_461_p1 <= grp_fu_390_p2(2 - 1 downto 0);
    zext_ln34_2_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_79_fu_419_p3),7));
    zext_ln37_5_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln37_reg_520_pp0_iter8_reg),64));
    zext_ln37_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_80_reg_515),7));
end behav;
