Core: ddr3_controller_p0 - Instance: ddr3_controller0|ddr3_controller_inst
Path, Setup Margin, Hold Margin
"Address Command (Slow 1200mV 85C Model)",1.143,1.118
"Bus Turnaround Time (Slow 1200mV 85C Model)",5.149,--
"Core (Slow 1200mV 85C Model)",-0.144,-0.181
"Core Recovery/Removal (Slow 1200mV 85C Model)",1.677,0.478
"DQS vs CK (Slow 1200mV 85C Model)",1.779,1.752
"Read Capture (Slow 1200mV 85C Model)",0.047,0.047
"Write (Slow 1200mV 85C Model)",0.261,0.266
"Address Command (Slow 1200mV 0C Model)",1.099,1.076
"Bus Turnaround Time (Slow 1200mV 0C Model)",5.082,--
"Core (Slow 1200mV 0C Model)",0.373,-0.216
"Core Recovery/Removal (Slow 1200mV 0C Model)",2.14,0.36
"DQS vs CK (Slow 1200mV 0C Model)",1.755,1.723
"Read Capture (Slow 1200mV 0C Model)",0.049,0.049
"Write (Slow 1200mV 0C Model)",0.237,0.225
"Address Command (Fast 1200mV 0C Model)",1.135,1.115
"Bus Turnaround Time (Fast 1200mV 0C Model)",5.165,--
"Core (Fast 1200mV 0C Model)",1.044,-0.055
"Core Recovery/Removal (Fast 1200mV 0C Model)",4.022,0.268
"DQS vs CK (Fast 1200mV 0C Model)",1.028,1.814
"Read Capture (Fast 1200mV 0C Model)",0.058,0.058
"Write (Fast 1200mV 0C Model)",0.384,0.394
