Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 23 15:36:56 2021
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file lab06_timing_summary_routed.rpt -pb lab06_timing_summary_routed.pb -rpx lab06_timing_summary_routed.rpx -warn_on_violation
| Design       : lab06
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cd14/counter_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.449        0.000                      0                  237        0.120        0.000                      0                  237        4.500        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.449        0.000                      0                  237        0.120        0.000                      0                  237        4.500        0.000                       0                   182  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.030ns (25.295%)  route 3.042ns (74.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.613     5.134    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.518     5.652 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           1.099     6.751    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.152     6.903 f  key_de/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           1.295     8.198    key_de/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.360     8.558 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.648     9.206    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.498    14.839    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X63Y69         FDCE (Setup_fdce_C_CE)      -0.407    14.655    key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.030ns (25.295%)  route 3.042ns (74.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.613     5.134    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.518     5.652 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           1.099     6.751    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.152     6.903 f  key_de/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           1.295     8.198    key_de/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.360     8.558 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.648     9.206    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.498    14.839    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X63Y69         FDCE (Setup_fdce_C_CE)      -0.407    14.655    key_de/inst/inst/Ps2Interface_i/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.030ns (25.295%)  route 3.042ns (74.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.613     5.134    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.518     5.652 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           1.099     6.751    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.152     6.903 f  key_de/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           1.295     8.198    key_de/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.360     8.558 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.648     9.206    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.498    14.839    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X63Y69         FDCE (Setup_fdce_C_CE)      -0.407    14.655    key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.030ns (25.295%)  route 3.042ns (74.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.613     5.134    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.518     5.652 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           1.099     6.751    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.152     6.903 f  key_de/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           1.295     8.198    key_de/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.360     8.558 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.648     9.206    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.498    14.839    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X63Y69         FDCE (Setup_fdce_C_CE)      -0.407    14.655    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.030ns (25.295%)  route 3.042ns (74.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.613     5.134    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.518     5.652 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           1.099     6.751    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.152     6.903 f  key_de/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           1.295     8.198    key_de/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.360     8.558 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.648     9.206    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.498    14.839    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X63Y69         FDCE (Setup_fdce_C_CE)      -0.407    14.655    key_de/inst/inst/Ps2Interface_i/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.449ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.030ns (25.295%)  route 3.042ns (74.705%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.613     5.134    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.518     5.652 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           1.099     6.751    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.152     6.903 f  key_de/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           1.295     8.198    key_de/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.360     8.558 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.648     9.206    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.498    14.839    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X63Y69         FDCE (Setup_fdce_C_CE)      -0.407    14.655    key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.449    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 revenue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.188ns (28.793%)  route 2.938ns (71.207%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X58Y61         FDCE                                         r  revenue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDCE (Prop_fdce_C_Q)         0.456     5.599 f  revenue_reg[1]/Q
                         net (fo=11, routed)          0.897     6.496    revenue_reg_n_0_[1]
    SLICE_X59Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.620 r  revenue[7]_i_4/O
                         net (fo=5, routed)           0.810     7.430    revenue[7]_i_4_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I0_O)        0.152     7.582 f  state[3]_i_7/O
                         net (fo=2, routed)           0.322     7.903    state[3]_i_7_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.332     8.235 f  state[3]_i_6/O
                         net (fo=1, routed)           0.567     8.802    op/state_reg[0]_2
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  op/state[3]_i_1/O
                         net (fo=4, routed)           0.343     9.269    state
    SLICE_X61Y60         FDCE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y60         FDCE (Setup_fdce_C_CE)      -0.205    14.879    state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 revenue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.188ns (28.793%)  route 2.938ns (71.207%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X58Y61         FDCE                                         r  revenue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDCE (Prop_fdce_C_Q)         0.456     5.599 f  revenue_reg[1]/Q
                         net (fo=11, routed)          0.897     6.496    revenue_reg_n_0_[1]
    SLICE_X59Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.620 r  revenue[7]_i_4/O
                         net (fo=5, routed)           0.810     7.430    revenue[7]_i_4_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I0_O)        0.152     7.582 f  state[3]_i_7/O
                         net (fo=2, routed)           0.322     7.903    state[3]_i_7_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.332     8.235 f  state[3]_i_6/O
                         net (fo=1, routed)           0.567     8.802    op/state_reg[0]_2
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  op/state[3]_i_1/O
                         net (fo=4, routed)           0.343     9.269    state
    SLICE_X61Y60         FDCE                                         r  state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  state_reg[2]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y60         FDCE (Setup_fdce_C_CE)      -0.205    14.879    state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 revenue_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.188ns (28.793%)  route 2.938ns (71.207%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.622     5.143    clk_IBUF_BUFG
    SLICE_X58Y61         FDCE                                         r  revenue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDCE (Prop_fdce_C_Q)         0.456     5.599 f  revenue_reg[1]/Q
                         net (fo=11, routed)          0.897     6.496    revenue_reg_n_0_[1]
    SLICE_X59Y61         LUT4 (Prop_lut4_I2_O)        0.124     6.620 r  revenue[7]_i_4/O
                         net (fo=5, routed)           0.810     7.430    revenue[7]_i_4_n_0
    SLICE_X58Y59         LUT4 (Prop_lut4_I0_O)        0.152     7.582 f  state[3]_i_7/O
                         net (fo=2, routed)           0.322     7.903    state[3]_i_7_n_0
    SLICE_X60Y59         LUT6 (Prop_lut6_I2_O)        0.332     8.235 f  state[3]_i_6/O
                         net (fo=1, routed)           0.567     8.802    op/state_reg[0]_2
    SLICE_X60Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.926 r  op/state[3]_i_1/O
                         net (fo=4, routed)           0.343     9.269    state
    SLICE_X61Y60         FDCE                                         r  state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X61Y60         FDCE                                         r  state_reg[3]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y60         FDCE (Setup_fdce_C_CE)      -0.205    14.879    state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.030ns (26.097%)  route 2.917ns (73.903%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.613     5.134    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y69         FDCE (Prop_fdce_C_Q)         0.518     5.652 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           1.099     6.751    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[0]
    SLICE_X61Y69         LUT5 (Prop_lut5_I0_O)        0.152     6.903 f  key_de/inst/inst/Ps2Interface_i/err_i_2/O
                         net (fo=3, routed)           1.295     8.198    key_de/inst/inst/Ps2Interface_i/err_i_2_n_0
    SLICE_X63Y69         LUT5 (Prop_lut5_I4_O)        0.360     8.558 r  key_de/inst/inst/Ps2Interface_i/rx_data[7]_i_1/O
                         net (fo=9, routed)           0.523     9.081    key_de/inst/inst/Ps2Interface_i/rx_finish
    SLICE_X62Y68         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         1.499    14.840    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X62Y68         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_valid_reg/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X62Y68         FDCE (Setup_fdce_C_D)       -0.249    14.814    key_de/inst/inst/Ps2Interface_i/rx_valid_reg
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.584     1.467    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X61Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  key_de/inst/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.067     1.675    key_de/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X60Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.720 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.720    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X60Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.851     1.979    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X60Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X60Y69         FDCE (Hold_fdce_C_D)         0.120     1.600    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.583     1.466    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X58Y70         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.077     1.684    key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X59Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.729 r  key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.729    key_de/inst/inst/Ps2Interface_i/clk_count[1]_i_1_n_0
    SLICE_X59Y70         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.850     1.978    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X59Y70         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X59Y70         FDCE (Hold_fdce_C_D)         0.091     1.570    key_de/inst/inst/Ps2Interface_i/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.205%)  route 0.083ns (30.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X59Y58         FDCE                                         r  pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  pos_reg[1]/Q
                         net (fo=13, routed)          0.083     1.698    op/pos_reg[2]
    SLICE_X58Y58         LUT5 (Prop_lut5_I0_O)        0.045     1.743 r  op/pos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.743    op_n_7
    SLICE_X58Y58         FDCE                                         r  pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.860     1.988    clk_IBUF_BUFG
    SLICE_X58Y58         FDCE                                         r  pos_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X58Y58         FDCE (Hold_fdce_C_D)         0.092     1.579    pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X62Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  key_de/inst/inst/Ps2Interface_i/frame_reg[8]/Q
                         net (fo=3, routed)           0.075     1.671    key_de/inst/inst/Ps2Interface_i/p_0_in[7]
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.853     1.981    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X63Y69         FDCE (Hold_fdce_C_D)         0.022     1.503    key_de/inst/inst/Ps2Interface_i/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/Q
                         net (fo=3, routed)           0.119     1.728    key_de/inst/inst/rx_data[5]
    SLICE_X63Y68         FDCE                                         r  key_de/inst/inst/key_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.854     1.982    key_de/inst/inst/clk
    SLICE_X63Y68         FDCE                                         r  key_de/inst/inst/key_in_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y68         FDCE (Hold_fdce_C_D)         0.072     1.555    key_de/inst/inst/key_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.119     1.728    key_de/inst/inst/rx_data[0]
    SLICE_X63Y68         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.854     1.982    key_de/inst/inst/clk
    SLICE_X63Y68         FDCE                                         r  key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y68         FDCE (Hold_fdce_C_D)         0.070     1.553    key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.176%)  route 0.113ns (40.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.585     1.468    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X64Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.113     1.745    key_de/inst/inst/Ps2Interface_i/p_0_in[5]
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.853     1.981    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X63Y69         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X63Y69         FDCE (Hold_fdce_C_D)         0.072     1.554    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[105]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.058%)  route 0.119ns (38.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.587     1.470    key_de/clk
    SLICE_X65Y67         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  key_de/key_reg[8]/Q
                         net (fo=2, routed)           0.119     1.730    key_de/op/Q[0]
    SLICE_X65Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.775 r  key_de/op/key_down[105]_i_1/O
                         net (fo=1, routed)           0.000     1.775    key_de/op_n_2
    SLICE_X65Y65         FDCE                                         r  key_de/key_down_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.857     1.985    key_de/clk
    SLICE_X65Y65         FDCE                                         r  key_de/key_down_reg[105]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X65Y65         FDCE (Hold_fdce_C_D)         0.092     1.578    key_de/key_down_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 b1op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.590     1.473    b1op/CLK
    SLICE_X62Y62         FDRE                                         r  b1op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.128     1.601 f  b1op/signal_delay_reg/Q
                         net (fo=1, routed)           0.062     1.663    b1op/signal_delay
    SLICE_X62Y62         LUT2 (Prop_lut2_I1_O)        0.099     1.762 r  b1op/signal_single_pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    b1op/signal_single_pulse_i_1__0_n_0
    SLICE_X62Y62         FDRE                                         r  b1op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.859     1.987    b1op/CLK
    SLICE_X62Y62         FDRE                                         r  b1op/signal_single_pulse_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.091     1.564    b1op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.226ns (77.929%)  route 0.064ns (22.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.590     1.473    op/clk
    SLICE_X62Y62         FDRE                                         r  op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.128     1.601 f  op/signal_delay_reg/Q
                         net (fo=1, routed)           0.064     1.665    cd26/signal_delay
    SLICE_X62Y62         LUT2 (Prop_lut2_I1_O)        0.098     1.763 r  cd26/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.763    op/signal_single_pulse_reg_5
    SLICE_X62Y62         FDRE                                         r  op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=181, routed)         0.859     1.987    op/clk
    SLICE_X62Y62         FDRE                                         r  op/signal_single_pulse_reg/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.092     1.565    op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y65   B1_pressed_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y61   B1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y61   B1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y65   B2_pressed_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   B2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y60   B2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y53   cd14/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y55   cd14/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y55   cd14/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   B1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   B1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   cd26/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   cd26/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   cd26/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   cd26/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   cd26/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   cd26/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   cd26/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y62   cd26/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   cd14/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   cd14/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y55   cd14/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   cd14/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y56   cd14/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   cd14/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   cd14/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y53   cd14/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   cd14/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y54   cd14/counter_reg[5]/C



