<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>验证技术博客@神秘人</title>
  
  <subtitle>人的智慧不用就会枯萎。</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="http://192.154.218.26/"/>
  <updated>2021-03-12T09:15:48.623Z</updated>
  <id>http://192.154.218.26/</id>
  
  <author>
    <name>神秘人</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>Parameterize DUT and UVMTB</title>
    <link href="http://192.154.218.26/2021/03/12/Parameterize-DUT-and-UVMTB/"/>
    <id>http://192.154.218.26/2021/03/12/Parameterize-DUT-and-UVMTB/</id>
    <published>2021-03-12T08:54:53.000Z</published>
    <updated>2021-03-12T09:15:48.623Z</updated>
    
    <summary type="html">
    
      Parameterize DUT and UVMTB
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>round robin arbiter</title>
    <link href="http://192.154.218.26/2021/03/11/round-robin-arbiter/"/>
    <id>http://192.154.218.26/2021/03/11/round-robin-arbiter/</id>
    <published>2021-03-11T11:23:19.000Z</published>
    <updated>2021-03-11T11:24:58.852Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;轮循仲裁&quot;&gt;&lt;a href=&quot;#轮循仲裁&quot; class=&quot;headerlink&quot; title=&quot;轮循仲裁&quot;&gt;&lt;/a&gt;轮循仲裁&lt;/h3&gt;&lt;figure class=&quot;hljs highlight verilog&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>PlantUML画结构图</title>
    <link href="http://192.154.218.26/2021/03/11/PlantUML%E7%94%BB%E7%BB%93%E6%9E%84%E5%9B%BE/"/>
    <id>http://192.154.218.26/2021/03/11/PlantUML画结构图/</id>
    <published>2021-03-11T03:15:29.000Z</published>
    <updated>2021-03-11T03:21:39.005Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;结构图&quot;&gt;&lt;a href=&quot;#结构图&quot; class=&quot;headerlink&quot; title=&quot;结构图&quot;&gt;&lt;/a&gt;结构图&lt;/h3&gt;&lt;figure class=&quot;hljs highlight plain&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>uvm:finish_on_completion</title>
    <link href="http://192.154.218.26/2021/03/11/uvm-finish-on-completion/"/>
    <id>http://192.154.218.26/2021/03/11/uvm-finish-on-completion/</id>
    <published>2021-03-11T01:47:00.000Z</published>
    <updated>2021-03-11T01:48:41.120Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;I observed a code in TB ::&lt;/p&gt;
&lt;figure class=&quot;hljs highlight
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>set byte_en in register read/write</title>
    <link href="http://192.154.218.26/2021/02/25/set-byte-en-in-register-read-write/"/>
    <id>http://192.154.218.26/2021/02/25/set-byte-en-in-register-read-write/</id>
    <published>2021-02-25T09:27:25.000Z</published>
    <updated>2021-02-25T09:30:16.058Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;How-can-i-set-byte-en-in-register-read-write&quot;&gt;&lt;a href=&quot;#How-can-i-set-byte-en-in-register-read-write&quot; class=&quot;headerlink&quot; title=&quot;How
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Linux新手学习</title>
    <link href="http://192.154.218.26/2021/02/04/Linux%E6%96%B0%E6%89%8B%E5%AD%A6%E4%B9%A0/"/>
    <id>http://192.154.218.26/2021/02/04/Linux新手学习/</id>
    <published>2021-02-04T07:33:11.000Z</published>
    <updated>2021-02-04T07:36:32.949Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;p&gt;参考：&lt;a href=&quot;https://mp.weixin.qq.com/s/ZralWEfG2WJfZ-G-x9biow&quot; target=&quot;_blank&quot;
        
      
    
    </summary>
    
      <category term="Linux" scheme="http://192.154.218.26/categories/Linux/"/>
    
    
      <category term="shell" scheme="http://192.154.218.26/tags/shell/"/>
    
      <category term="脚本" scheme="http://192.154.218.26/tags/%E8%84%9A%E6%9C%AC/"/>
    
  </entry>
  
  <entry>
    <title>simulation delay after UVM_MAX_QUIT_COUNT</title>
    <link href="http://192.154.218.26/2021/02/02/simulation-delay-after-UVM-MAX-QUIT-COUNT/"/>
    <id>http://192.154.218.26/2021/02/02/simulation-delay-after-UVM-MAX-QUIT-COUNT/</id>
    <published>2021-02-02T01:43:31.000Z</published>
    <updated>2021-02-02T01:46:44.032Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;add-simulation-delay-after-UVM-MAX-QUIT-COUNT-reached&quot;&gt;&lt;a href=&quot;#add-simulation-delay-after-UVM-MAX-QUIT-COUNT-reached&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SV&amp;C&amp;PYTHON</title>
    <link href="http://192.154.218.26/2021/01/29/SV-C-PYTHON/"/>
    <id>http://192.154.218.26/2021/01/29/SV-C-PYTHON/</id>
    <published>2021-01-29T02:38:44.000Z</published>
    <updated>2021-01-29T02:42:20.633Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;We built a high level model in python, we made use of the scipy
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>time unit in the set_timeout()</title>
    <link href="http://192.154.218.26/2021/01/28/time-unit-in-the-set-timeout/"/>
    <id>http://192.154.218.26/2021/01/28/time-unit-in-the-set-timeout/</id>
    <published>2021-01-28T02:11:04.000Z</published>
    <updated>2021-01-28T02:37:07.088Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;Need some clarification on the time value passed to
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>get_response() with UVM RAL</title>
    <link href="http://192.154.218.26/2021/01/25/get-response-with-UVM-RAL/"/>
    <id>http://192.154.218.26/2021/01/25/get-response-with-UVM-RAL/</id>
    <published>2021-01-25T11:14:04.000Z</published>
    <updated>2021-01-26T01:42:59.165Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;“Response queue overflow, response is dropped”&lt;/p&gt;
&lt;p&gt;Got the above
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
      <category term="RAL" scheme="http://192.154.218.26/tags/RAL/"/>
    
  </entry>
  
  <entry>
    <title>UVM Instance override for UVM objects</title>
    <link href="http://192.154.218.26/2021/01/25/UVM-Instance-override-for-UVM-objects/"/>
    <id>http://192.154.218.26/2021/01/25/UVM-Instance-override-for-UVM-objects/</id>
    <published>2021-01-25T10:45:48.000Z</published>
    <updated>2021-01-25T10:48:47.602Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;QA&quot;&gt;&lt;a href=&quot;#QA&quot; class=&quot;headerlink&quot; title=&quot;QA&quot;&gt;&lt;/a&gt;QA&lt;/h3&gt;&lt;p&gt;what is the right way to override a uvm_object with instance
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>命令行快速查询</title>
    <link href="http://192.154.218.26/2020/12/24/%E5%91%BD%E4%BB%A4%E8%A1%8C%E5%BF%AB%E9%80%9F%E6%9F%A5%E8%AF%A2/"/>
    <id>http://192.154.218.26/2020/12/24/命令行快速查询/</id>
    <published>2020-12-24T08:26:51.000Z</published>
    <updated>2020-12-24T08:40:21.905Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;老了记不住就只能查了&quot;&gt;&lt;a href=&quot;#老了记不住就只能查了&quot; class=&quot;headerlink&quot; title=&quot;老了记不住就只能查了&quot;&gt;&lt;/a&gt;老了记不住就只能查了&lt;/h3&gt;&lt;ul&gt;
&lt;li&gt;cheat.sh
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
      <category term="Linux" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/Linux/"/>
    
    
      <category term="shell" scheme="http://192.154.218.26/tags/shell/"/>
    
      <category term="命令查询" scheme="http://192.154.218.26/tags/%E5%91%BD%E4%BB%A4%E6%9F%A5%E8%AF%A2/"/>
    
  </entry>
  
  <entry>
    <title>python2&amp;3-sv-dpi</title>
    <link href="http://192.154.218.26/2020/11/25/python2-3-sv-dpi/"/>
    <id>http://192.154.218.26/2020/11/25/python2-3-sv-dpi/</id>
    <published>2020-11-25T11:14:40.000Z</published>
    <updated>2020-11-26T09:11:28.267Z</updated>
    
    <summary type="html">
    
      欢迎光临~
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
      <category term="Python2" scheme="http://192.154.218.26/tags/Python2/"/>
    
      <category term="Python3" scheme="http://192.154.218.26/tags/Python3/"/>
    
      <category term="DPI" scheme="http://192.154.218.26/tags/DPI/"/>
    
  </entry>
  
  <entry>
    <title>Slurm分布式资源管理初试用~</title>
    <link href="http://192.154.218.26/2020/11/17/Slurm%E5%88%86%E5%B8%83%E5%BC%8F%E8%B5%84%E6%BA%90%E7%AE%A1%E7%90%86%E5%88%9D%E8%AF%95%E7%94%A8/"/>
    <id>http://192.154.218.26/2020/11/17/Slurm分布式资源管理初试用/</id>
    <published>2020-11-17T06:42:07.000Z</published>
    <updated>2020-11-17T06:47:34.953Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h2 id=&quot;个人PC已经开玩-只能说牛逼&quot;&gt;&lt;a href=&quot;#个人PC已经开玩-只能说牛逼&quot; class=&quot;headerlink&quot; title=&quot;个人PC已经开玩~只能说牛逼~&quot;&gt;&lt;/a&gt;个人PC已经开玩~只能说牛逼~&lt;/h2&gt;&lt;p&gt;&lt;img
        
      
    
    </summary>
    
      <category term="Slurm" scheme="http://192.154.218.26/categories/Slurm/"/>
    
    
      <category term="分布式" scheme="http://192.154.218.26/tags/%E5%88%86%E5%B8%83%E5%BC%8F/"/>
    
      <category term="LSF" scheme="http://192.154.218.26/tags/LSF/"/>
    
  </entry>
  
  <entry>
    <title>脚本化自动插端口延迟</title>
    <link href="http://192.154.218.26/2020/09/18/%E8%84%9A%E6%9C%AC%E5%8C%96%E8%87%AA%E5%8A%A8%E6%8F%92%E7%AB%AF%E5%8F%A3%E5%BB%B6%E8%BF%9F/"/>
    <id>http://192.154.218.26/2020/09/18/脚本化自动插端口延迟/</id>
    <published>2020-09-18T10:16:09.000Z</published>
    <updated>2020-09-21T07:05:31.278Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;figure class=&quot;hljs highlight perl&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td class=&quot;gutter&quot;&gt;&lt;pre&gt;&lt;span class=&quot;line&quot;&gt;1&lt;/span&gt;&lt;br&gt;&lt;span class=&quot;line&quot;&gt;2&lt;/span&gt;&lt;br&gt;&lt;span
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="Perl" scheme="http://192.154.218.26/tags/Perl/"/>
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>signal延迟模块RTL</title>
    <link href="http://192.154.218.26/2020/09/18/signal%E5%BB%B6%E8%BF%9F%E6%A8%A1%E5%9D%97RTL/"/>
    <id>http://192.154.218.26/2020/09/18/signal延迟模块RTL/</id>
    <published>2020-09-18T10:14:59.000Z</published>
    <updated>2020-09-18T10:18:25.617Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;figure class=&quot;hljs highlight verilog&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td class=&quot;gutter&quot;&gt;&lt;pre&gt;&lt;span class=&quot;line&quot;&gt;1&lt;/span&gt;&lt;br&gt;&lt;span
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="Verilog" scheme="http://192.154.218.26/tags/Verilog/"/>
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>Perl模块验证环境使用</title>
    <link href="http://192.154.218.26/2020/08/27/Perl%E6%A8%A1%E5%9D%97%E9%AA%8C%E8%AF%81%E7%8E%AF%E5%A2%83%E4%BD%BF%E7%94%A8/"/>
    <id>http://192.154.218.26/2020/08/27/Perl模块验证环境使用/</id>
    <published>2020-08-27T09:20:21.000Z</published>
    <updated>2020-08-27T09:25:25.363Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;ICer-FPGAer还是Perl比Python熟悉一点&quot;&gt;&lt;a href=&quot;#ICer-FPGAer还是Perl比Python熟悉一点&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="Perl" scheme="http://192.154.218.26/tags/Perl/"/>
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>SV实现个通用堆栈RTL</title>
    <link href="http://192.154.218.26/2020/08/25/SV%E5%AE%9E%E7%8E%B0%E4%B8%AA%E9%80%9A%E7%94%A8%E5%A0%86%E6%A0%88RTL/"/>
    <id>http://192.154.218.26/2020/08/25/SV实现个通用堆栈RTL/</id>
    <published>2020-08-25T11:04:04.000Z</published>
    <updated>2020-08-26T02:32:28.289Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;闲着了&quot;&gt;&lt;a href=&quot;#闲着了&quot; class=&quot;headerlink&quot; title=&quot;闲着了~&quot;&gt;&lt;/a&gt;闲着了~&lt;/h3&gt;&lt;figure class=&quot;hljs highlight verilog&quot;&gt;&lt;table&gt;&lt;tr&gt;&lt;td
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>JasperGold形式验证工具初试用</title>
    <link href="http://192.154.218.26/2020/08/11/JasperGold%E5%BD%A2%E5%BC%8F%E9%AA%8C%E8%AF%81%E5%B7%A5%E5%85%B7%E5%88%9D%E8%AF%95%E7%94%A8/"/>
    <id>http://192.154.218.26/2020/08/11/JasperGold形式验证工具初试用/</id>
    <published>2020-08-11T11:38:14.000Z</published>
    <updated>2020-08-11T11:41:33.654Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;JasperGold工具很强大，小模块验证可以不错，还有其他各种APP&quot;&gt;&lt;a href=&quot;#JasperGold工具很强大，小模块验证可以不错，还有其他各种APP&quot; class=&quot;headerlink&quot;
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
  <entry>
    <title>如何实例化Parameterized test</title>
    <link href="http://192.154.218.26/2020/07/22/%E5%A6%82%E4%BD%95%E5%AE%9E%E4%BE%8B%E5%8C%96Parameterized-test/"/>
    <id>http://192.154.218.26/2020/07/22/如何实例化Parameterized-test/</id>
    <published>2020-07-22T01:46:46.000Z</published>
    <updated>2020-07-22T02:07:05.271Z</updated>
    
    <summary type="html">
    
      
      
        
        
          &lt;h3 id=&quot;不错，就转载一下。&quot;&gt;&lt;a href=&quot;#不错，就转载一下。&quot; class=&quot;headerlink&quot; title=&quot;不错，就转载一下。&quot;&gt;&lt;/a&gt;不错，就转载一下。&lt;/h3&gt;&lt;p&gt;I have a few questions regarding
        
      
    
    </summary>
    
      <category term="验证" scheme="http://192.154.218.26/categories/%E9%AA%8C%E8%AF%81/"/>
    
    
      <category term="UVM" scheme="http://192.154.218.26/tags/UVM/"/>
    
      <category term="SystemVerilog" scheme="http://192.154.218.26/tags/SystemVerilog/"/>
    
  </entry>
  
</feed>
