INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/half_adder_no_0001/half_adder_no_0001.srcs/sources_1/new/half_adder_no_0001.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_no_0001
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/half_adder_no_0001/half_adder_no_0001.srcs/sim_1/new/half_adder_tb_no_0001.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_tb_no_0001
