# Binary to Excess-3 Converter

This folder contains a Verilog implementation and testbench for a **Binary to Excess-3 Converter**. The design is parameterized and can handle binary inputs of configurable widths.

## Project Structure

- `binary2excess3.v`: Contains the Verilog module for the binary to excess-3 converter.
- `tb.v`: Contains the testbench for verifying the functionality of the design.

## Simulation Waveform in Xilinx Vivado

