/*         
 The MIT License (MIT)

 Copyright Â© 2025 Yusen Wang @yusen.w@qq.com
                                                                         
 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:
                                                                         
 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.
                                                                         
 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.
 */

`include "defines.svh"

// å°†è¯‘ç ç»“æœå‘æ‰§è¡Œæ¨¡å—ä¼ é??
module idu_id_pipe (

    input wire                        clk,
    input wire                        rst_n,
    // è¾“å…¥
    input wire [`INST_ADDR_WIDTH-1:0] inst_addr_i,     // æŒ‡ä»¤åœ°å€
    input wire                        reg_we_i,        // å†™é?šç”¨å¯„å­˜å™¨æ ‡å¿?
    input wire [ `REG_ADDR_WIDTH-1:0] reg_waddr_i,     // å†™é?šç”¨å¯„å­˜å™¨åœ°å?
    input wire [ `REG_ADDR_WIDTH-1:0] reg1_raddr_i,    // è¯»é?šç”¨å¯„å­˜å™?1åœ°å€
    input wire [ `REG_ADDR_WIDTH-1:0] reg2_raddr_i,    // è¯»é?šç”¨å¯„å­˜å™?2åœ°å€
    input wire                        csr_we_i,        // å†™CSRå¯„å­˜å™¨æ ‡å¿?
    input wire [ `BUS_ADDR_WIDTH-1:0] csr_waddr_i,     // å†™CSRå¯„å­˜å™¨åœ°å?
    input wire [ `BUS_ADDR_WIDTH-1:0] csr_raddr_i,     // è¯»CSRå¯„å­˜å™¨åœ°å?
    input wire [  `DECINFO_WIDTH-1:0] dec_info_bus_i,
    input wire [                31:0] dec_imm_i,

    input wire [   `CU_BUS_WIDTH-1:0] stall_flag_i,  // æµæ°´çº¿æš‚åœæ ‡å¿?
    input wire [`INST_ADDR_WIDTH-1:0] old_pc_i,      // æ—§è·³è½¬åœ°å?
//    input wire                        branch_taken_i, // åˆ†æ”¯é¢„æµ‹ç»“æœ

    output wire [`INST_ADDR_WIDTH-1:0] inst_addr_o,    // æŒ‡ä»¤åœ°å€
    output wire                        reg_we_o,       // å†™é?šç”¨å¯„å­˜å™¨æ ‡å¿?
    output wire [ `REG_ADDR_WIDTH-1:0] reg_waddr_o,    // å†™é?šç”¨å¯„å­˜å™¨åœ°å?
    output wire [ `REG_ADDR_WIDTH-1:0] reg1_raddr_o,   // è¯»é?šç”¨å¯„å­˜å™?1åœ°å€
    output wire [ `REG_ADDR_WIDTH-1:0] reg2_raddr_o,   // è¯»é?šç”¨å¯„å­˜å™?2åœ°å€
    output wire                        csr_we_o,       // å†™CSRå¯„å­˜å™¨æ ‡å¿?
    output wire [ `BUS_ADDR_WIDTH-1:0] csr_waddr_o,    // å†™CSRå¯„å­˜å™¨åœ°å?
    output wire [ `BUS_ADDR_WIDTH-1:0] csr_raddr_o,    // è¯»CSRå¯„å­˜å™¨åœ°å?
    output wire [                31:0] dec_imm_o,      // ç«‹å³æ•?
    output wire [  `DECINFO_WIDTH-1:0] dec_info_bus_o, // è¯‘ç ä¿¡æ¯æ€»çº¿
    output wire [`INST_ADDR_WIDTH-1:0] old_pc_o       // æ—§è·³è½¬åœ°å?
 //   output wire                        branch_taken_o  // åˆ†æ”¯é¢„æµ‹ç»“æœ
);

    wire                        flush_en = stall_flag_i[`CU_FLUSH];// æµæ°´çº¿å†²åˆ·æ ‡å¿?(æ˜¯å¦åŠ ä¸Šåˆ†æ”¯é¢„æµ‹é”™è¯¯æ ‡å¿—ï¼?)
    wire                        stall_en = stall_flag_i[`CU_STALL];
    wire                        reg_update_en = ~stall_en;

    wire [`INST_ADDR_WIDTH-1:0] inst_addr_dnxt = flush_en ? `ZeroWord : inst_addr_i;
    wire [`INST_ADDR_WIDTH-1:0] inst_addr;
    gnrl_dfflr #(32) inst_addr_ff (
        clk,
        rst_n,
        reg_update_en,
        inst_addr_dnxt,
        inst_addr
    );
    assign inst_addr_o = inst_addr;

    wire reg_we_dnxt = flush_en ? `WriteDisable : reg_we_i;
    wire reg_we;
    gnrl_dfflr #(1) reg_we_ff (
        clk,
        rst_n,
        reg_update_en,
        reg_we_dnxt,
        reg_we
    );
    assign reg_we_o = reg_we;


    wire [`INST_ADDR_WIDTH-1:0] old_pc_dnxt = flush_en ? `ZeroWord : old_pc_i;
    wire [`INST_ADDR_WIDTH-1:0] old_pc;
    gnrl_dfflr #(32) old_pc_ff (
        clk,
        rst_n,
        reg_update_en,
        old_pc_dnxt,
        old_pc
    );
    assign old_pc_o = old_pc;

//   wire branch_taken_dnxt = flush_en ? `BranchNotTaken : branch_taken_i;
//   wire branch_taken;
//   gnrl_dfflr #(1) branch_taken_ff (
//        clk,
//       rst_n,
//       reg_update_en,
//       branch_taken_dnxt,
//        branch_taken
//    );
//   assign branch_taken_o = branch_taken;


    wire [`REG_ADDR_WIDTH-1:0] reg_waddr_dnxt = flush_en ? `ZeroReg : reg_waddr_i;
    wire [`REG_ADDR_WIDTH-1:0] reg_waddr;
    gnrl_dfflr #(5) reg_waddr_ff (
        clk,
        rst_n,
        reg_update_en,
        reg_waddr_dnxt,
        reg_waddr
    );
    assign reg_waddr_o = reg_waddr;

    // ä¼ é?’å¯„å­˜å™¨åœ°å€è€Œéæ•°æ®
    wire [`REG_ADDR_WIDTH-1:0] reg1_raddr_dnxt = flush_en ? `ZeroReg : reg1_raddr_i;
    wire [`REG_ADDR_WIDTH-1:0] reg1_raddr;
    gnrl_dfflr #(5) reg1_raddr_ff (
        clk,
        rst_n,
        reg_update_en,
        reg1_raddr_dnxt,
        reg1_raddr
    );
    assign reg1_raddr_o = reg1_raddr;

    wire [`REG_ADDR_WIDTH-1:0] reg2_raddr_dnxt = flush_en ? `ZeroReg : reg2_raddr_i;
    wire [`REG_ADDR_WIDTH-1:0] reg2_raddr;
    gnrl_dfflr #(5) reg2_raddr_ff (
        clk,
        rst_n,
        reg_update_en,
        reg2_raddr_dnxt,
        reg2_raddr
    );
    assign reg2_raddr_o = reg2_raddr;

    wire csr_we_dnxt = flush_en ? `WriteDisable : csr_we_i;
    wire csr_we;
    gnrl_dfflr #(1) csr_we_ff (
        clk,
        rst_n,
        reg_update_en,
        csr_we_dnxt,
        csr_we
    );
    assign csr_we_o = csr_we;

    wire [`BUS_ADDR_WIDTH-1:0] csr_waddr_dnxt = flush_en ? `ZeroWord : csr_waddr_i;
    wire [`BUS_ADDR_WIDTH-1:0] csr_waddr;
    gnrl_dfflr #(32) csr_waddr_ff (
        clk,
        rst_n,
        reg_update_en,
        csr_waddr_dnxt,
        csr_waddr
    );
    assign csr_waddr_o = csr_waddr;

    // ä¼ é?’CSRè¯»åœ°å?
    wire [`BUS_ADDR_WIDTH-1:0] csr_raddr_dnxt = flush_en ? `ZeroWord : csr_raddr_i;
    wire [`BUS_ADDR_WIDTH-1:0] csr_raddr;
    gnrl_dfflr #(32) csr_raddr_ff (
        clk,
        rst_n,
        reg_update_en,
        csr_raddr_dnxt,
        csr_raddr
    );
    assign csr_raddr_o = csr_raddr;

    // è¯‘ç ä¿¡æ¯æ€»çº¿ä¼ é??
    wire [`DECINFO_WIDTH-1:0] dec_info_bus_dnxt = flush_en ? `ZeroWord : dec_info_bus_i;
    wire [`DECINFO_WIDTH-1:0] dec_info_bus;
    gnrl_dfflr #(`DECINFO_WIDTH) dec_info_bus_ff (
        clk,
        rst_n,
        reg_update_en,
        dec_info_bus_dnxt,
        dec_info_bus
    );
    assign dec_info_bus_o = dec_info_bus;

    // ç«‹å³æ•°ä¼ é€?
    wire [31:0] dec_imm_dnxt = flush_en ? `ZeroWord : dec_imm_i;
    wire [31:0] dec_imm;
    gnrl_dfflr #(32) dec_imm_ff (
        clk,
        rst_n,
        reg_update_en,
        dec_imm_dnxt,
        dec_imm
    );
    assign dec_imm_o = dec_imm;

endmodule
