module pe (
    input wire clk,
    input wire rst,
    input wire [31:0] a,
    input wire [31:0] b,
    output reg [31:0] c
);

always @ (posedge clk or posedge rst)
begin
    if (rst)
        c <= 32'h00000000;
    else
        c <= c + (a * b);
end

endmodule

