var searchIndex = JSON.parse('{\
"bit_field":{"doc":"Provides the abstraction of a bit field, which allows for …","i":[[8,"BitField","bit_field","A generic trait which provides methods for extracting and …",null,null],[10,"bit_length","","Returns the length, eg number of bits, in this bit field.",0,[[],["usize",15]]],[10,"get_bit","","Obtains the bit at the index <code>bit</code>; note that index 0 is …",0,[[["usize",15]],["bool",15]]],[10,"get_bits","","Obtains the range of bits specified by <code>range</code>; note that …",0,[[["range",3],["usize",15]]]],[10,"set_bit","","Sets the bit at the index <code>bit</code> to the value <code>value</code> (where …",0,[[["usize",15],["bool",15]]]],[10,"set_bits","","Sets the range of bits defined by the range <code>range</code> to the …",0,[[["range",3],["usize",15]]]],[8,"BitArray","","",null,null],[10,"bit_length","","Returns the length, eg number of bits, in this bit array.",1,[[],["usize",15]]],[10,"get_bit","","Obtains the bit at the index <code>bit</code>; note that index 0 is …",1,[[["usize",15]],["bool",15]]],[10,"get_bits","","Obtains the range of bits specified by <code>range</code>; note that …",1,[[["range",3],["usize",15]]]],[10,"set_bit","","Sets the bit at the index <code>bit</code> to the value <code>value</code> (where …",1,[[["usize",15],["bool",15]]]],[10,"set_bits","","Sets the range of bits defined by the range <code>range</code> to the …",1,[[["range",3],["usize",15]]]]],"p":[[8,"BitField"],[8,"BitArray"]]},\
"bitflags":{"doc":"A typesafe bitmask flag generator useful for sets of …","i":[[14,"bitflags","bitflags","The macro used to generate the flag structure.",null,null]],"p":[]},\
"raw_cpuid":{"doc":"","i":[[0,"native_cpuid","raw_cpuid","Uses Rust\'s <code>cpuid</code> function from the <code>arch</code> module.",null,null],[5,"cpuid_count","raw_cpuid::native_cpuid","",null,[[["u32",15]],["cpuidresult",3]]],[3,"CpuId","raw_cpuid","Main type used to query for information about the CPU …",null,null],[3,"CpuIdResult","","Low-level data-structure to store result of cpuid …",null,null],[12,"eax","","Return value EAX register",0,null],[12,"ebx","","Return value EBX register",0,null],[12,"ecx","","Return value ECX register",0,null],[12,"edx","","Return value EDX register",0,null],[11,"new","","Return new CPUID struct.",1,[[],["cpuid",3]]],[11,"get_vendor_info","","Return information about vendor. This is typically a …",1,[[],[["option",4],["vendorinfo",3]]]],[11,"get_feature_info","","Query a set of features that are available on this CPU.",1,[[],[["option",4],["featureinfo",3]]]],[11,"get_cache_info","","Query basic information about caches. This will just …",1,[[],[["cacheinfoiter",3],["option",4]]]],[11,"get_processor_serial","","Retrieve serial number of processor.",1,[[],[["option",4],["processorserial",3]]]],[11,"get_cache_parameters","","Retrieve more elaborate information about caches (as …",1,[[],[["option",4],["cacheparametersiter",3]]]],[11,"get_monitor_mwait_info","","Information about how monitor/mwait works on this CPU.",1,[[],[["option",4],["monitormwaitinfo",3]]]],[11,"get_thermal_power_info","","Query information about thermal and power management …",1,[[],[["thermalpowerinfo",3],["option",4]]]],[11,"get_extended_feature_info","","Find out about more features supported by this CPU.",1,[[],[["option",4],["extendedfeatures",3]]]],[11,"get_direct_cache_access_info","","Direct cache access info.",1,[[],[["option",4],["directcacheaccessinfo",3]]]],[11,"get_performance_monitoring_info","","Info about performance monitoring (how many counters …",1,[[],[["option",4],["performancemonitoringinfo",3]]]],[11,"get_extended_topology_info","","Information about topology (how many cores and what kind …",1,[[],[["extendedtopologyiter",3],["option",4]]]],[11,"get_extended_state_info","","Information for saving/restoring extended register state.",1,[[],[["extendedstateinfo",3],["option",4]]]],[11,"get_rdt_monitoring_info","","Quality of service informations.",1,[[],[["option",4],["rdtmonitoringinfo",3]]]],[11,"get_rdt_allocation_info","","Quality of service enforcement information.",1,[[],[["option",4],["rdtallocationinfo",3]]]],[11,"get_sgx_info","","",1,[[],[["sgxinfo",3],["option",4]]]],[11,"get_processor_trace_info","","Intel Processor Trace Enumeration Information.",1,[[],[["option",4],["processortraceinfo",3]]]],[11,"get_tsc_info","","Time Stamp Counter/Core Crystal Clock Information.",1,[[],[["tscinfo",3],["option",4]]]],[11,"get_processor_frequency_info","","Processor Frequency Information.",1,[[],[["option",4],["processorfrequencyinfo",3]]]],[11,"deterministic_address_translation_info","","",1,[[],[["option",4],["datiter",3]]]],[11,"get_soc_vendor_info","","",1,[[],[["socvendorinfo",3],["option",4]]]],[11,"get_hypervisor_info","","",1,[[],[["option",4],["hypervisorinfo",3]]]],[11,"get_extended_function_info","","Extended functionality of CPU described here (including …",1,[[],[["option",4],["extendedfunctioninfo",3]]]],[11,"get_memory_encryption_info","","",1,[[],[["memoryencryptioninfo",3],["option",4]]]],[3,"VendorInfo","","",null,null],[11,"as_string","","Return vendor identification as human readable string.",2,[[],["str",15]]],[3,"CacheInfoIter","","Used to iterate over cache information contained in cpuid …",null,null],[4,"CacheInfoType","","What type of cache are we dealing with?",null,null],[13,"General","","",3,null],[13,"Cache","","",3,null],[13,"TLB","","",3,null],[13,"STLB","","",3,null],[13,"DTLB","","",3,null],[13,"Prefetch","","",3,null],[3,"CacheInfo","","Describes any kind of cache (TLB, Data and Instruction …",null,null],[12,"num","","Number as retrieved from cpuid",4,null],[12,"typ","","Cache type",4,null],[11,"desc","","Description of the cache (from Intel Manual)",4,[[],["str",15]]],[17,"CACHE_INFO_TABLE","","This table is taken from Intel manual (Section CPUID …",null,null],[3,"ProcessorSerial","","",null,null],[11,"serial_lower","","Bits 00-31 of 96 bit processor serial number. (Available …",5,[[],["u32",15]]],[11,"serial_middle","","Bits 32-63 of 96 bit processor serial number. (Available …",5,[[],["u32",15]]],[11,"serial","","",5,[[],["u64",15]]],[3,"FeatureInfo","","",null,null],[11,"extended_family_id","","Version Information: Extended Family",6,[[],["u8",15]]],[11,"extended_model_id","","Version Information: Extended Model",6,[[],["u8",15]]],[11,"family_id","","Version Information: Family",6,[[],["u8",15]]],[11,"model_id","","Version Information: Model",6,[[],["u8",15]]],[11,"stepping_id","","Version Information: Stepping ID",6,[[],["u8",15]]],[11,"brand_index","","Brand Index",6,[[],["u8",15]]],[11,"cflush_cache_line_size","","CLFLUSH line size (Value ∗ 8 = cache line size in bytes)",6,[[],["u8",15]]],[11,"initial_local_apic_id","","Initial APIC ID",6,[[],["u8",15]]],[11,"max_logical_processor_ids","","Maximum number of addressable IDs for logical processors …",6,[[],["u8",15]]],[11,"has_sse3","","Streaming SIMD Extensions 3 (SSE3). A value of 1 …",6,[[],["bool",15]]],[11,"has_pclmulqdq","","PCLMULQDQ. A value of 1 indicates the processor supports …",6,[[],["bool",15]]],[11,"has_ds_area","","64-bit DS Area. A value of 1 indicates the processor …",6,[[],["bool",15]]],[11,"has_monitor_mwait","","MONITOR/MWAIT. A value of 1 indicates the processor …",6,[[],["bool",15]]],[11,"has_cpl","","CPL Qualified Debug Store. A value of 1 indicates the …",6,[[],["bool",15]]],[11,"has_vmx","","Virtual Machine Extensions. A value of 1 indicates that …",6,[[],["bool",15]]],[11,"has_smx","","Safer Mode Extensions. A value of 1 indicates that the …",6,[[],["bool",15]]],[11,"has_eist","","Enhanced Intel SpeedStep® technology. A value of 1 …",6,[[],["bool",15]]],[11,"has_tm2","","Thermal Monitor 2. A value of 1 indicates whether the …",6,[[],["bool",15]]],[11,"has_ssse3","","A value of 1 indicates the presence of the Supplemental …",6,[[],["bool",15]]],[11,"has_cnxtid","","L1 Context ID. A value of 1 indicates the L1 data cache …",6,[[],["bool",15]]],[11,"has_fma","","A value of 1 indicates the processor supports FMA …",6,[[],["bool",15]]],[11,"has_cmpxchg16b","","CMPXCHG16B Available. A value of 1 indicates that the …",6,[[],["bool",15]]],[11,"has_pdcm","","Perfmon and Debug Capability: A value of 1 indicates the …",6,[[],["bool",15]]],[11,"has_pcid","","Process-context identifiers. A value of 1 indicates that …",6,[[],["bool",15]]],[11,"has_dca","","A value of 1 indicates the processor supports the ability …",6,[[],["bool",15]]],[11,"has_sse41","","A value of 1 indicates that the processor supports SSE4.1.",6,[[],["bool",15]]],[11,"has_sse42","","A value of 1 indicates that the processor supports SSE4.2.",6,[[],["bool",15]]],[11,"has_x2apic","","A value of 1 indicates that the processor supports x2APIC …",6,[[],["bool",15]]],[11,"has_movbe","","A value of 1 indicates that the processor supports MOVBE …",6,[[],["bool",15]]],[11,"has_popcnt","","A value of 1 indicates that the processor supports the …",6,[[],["bool",15]]],[11,"has_tsc_deadline","","A value of 1 indicates that the processors local APIC …",6,[[],["bool",15]]],[11,"has_aesni","","A value of 1 indicates that the processor supports the …",6,[[],["bool",15]]],[11,"has_xsave","","A value of 1 indicates that the processor supports the …",6,[[],["bool",15]]],[11,"has_oxsave","","A value of 1 indicates that the OS has enabled …",6,[[],["bool",15]]],[11,"has_avx","","A value of 1 indicates the processor supports the AVX …",6,[[],["bool",15]]],[11,"has_f16c","","A value of 1 indicates that processor supports 16-bit …",6,[[],["bool",15]]],[11,"has_rdrand","","A value of 1 indicates that processor supports RDRAND …",6,[[],["bool",15]]],[11,"has_hypervisor","","A value of 1 indicates the indicates the presence of a …",6,[[],["bool",15]]],[11,"has_fpu","","Floating Point Unit On-Chip. The processor contains an …",6,[[],["bool",15]]],[11,"has_vme","","Virtual 8086 Mode Enhancements. Virtual 8086 mode …",6,[[],["bool",15]]],[11,"has_de","","Debugging Extensions. Support for I/O breakpoints, …",6,[[],["bool",15]]],[11,"has_pse","","Page Size Extension. Large pages of size 4 MByte are …",6,[[],["bool",15]]],[11,"has_tsc","","Time Stamp Counter. The RDTSC instruction is supported, …",6,[[],["bool",15]]],[11,"has_msr","","Model Specific Registers RDMSR and WRMSR Instructions. …",6,[[],["bool",15]]],[11,"has_pae","","Physical Address Extension. Physical addresses greater …",6,[[],["bool",15]]],[11,"has_mce","","Machine Check Exception. Exception 18 is defined for …",6,[[],["bool",15]]],[11,"has_cmpxchg8b","","CMPXCHG8B Instruction. The compare-and-exchange 8 bytes …",6,[[],["bool",15]]],[11,"has_apic","","APIC On-Chip. The processor contains an Advanced …",6,[[],["bool",15]]],[11,"has_sysenter_sysexit","","SYSENTER and SYSEXIT Instructions. The SYSENTER and …",6,[[],["bool",15]]],[11,"has_mtrr","","Memory Type Range Registers. MTRRs are supported. The …",6,[[],["bool",15]]],[11,"has_pge","","Page Global Bit. The global bit is supported in …",6,[[],["bool",15]]],[11,"has_mca","","Machine Check Architecture. A value of 1 indicates the …",6,[[],["bool",15]]],[11,"has_cmov","","Conditional Move Instructions. The conditional move …",6,[[],["bool",15]]],[11,"has_pat","","Page Attribute Table. Page Attribute Table is supported. …",6,[[],["bool",15]]],[11,"has_pse36","","36-Bit Page Size Extension. 4-MByte pages addressing …",6,[[],["bool",15]]],[11,"has_psn","","Processor Serial Number. The processor supports the …",6,[[],["bool",15]]],[11,"has_clflush","","CLFLUSH Instruction. CLFLUSH Instruction is supported.",6,[[],["bool",15]]],[11,"has_ds","","Debug Store. The processor supports the ability to write …",6,[[],["bool",15]]],[11,"has_acpi","","Thermal Monitor and Software Controlled Clock Facilities. …",6,[[],["bool",15]]],[11,"has_mmx","","Intel MMX Technology. The processor supports the Intel …",6,[[],["bool",15]]],[11,"has_fxsave_fxstor","","FXSAVE and FXRSTOR Instructions. The FXSAVE and FXRSTOR …",6,[[],["bool",15]]],[11,"has_sse","","SSE. The processor supports the SSE extensions.",6,[[],["bool",15]]],[11,"has_sse2","","SSE2. The processor supports the SSE2 extensions.",6,[[],["bool",15]]],[11,"has_ss","","Self Snoop. The processor supports the management of …",6,[[],["bool",15]]],[11,"has_htt","","Max APIC IDs reserved field is Valid. A value of 0 for …",6,[[],["bool",15]]],[11,"has_tm","","Thermal Monitor. The processor implements the thermal …",6,[[],["bool",15]]],[11,"has_pbe","","Pending Break Enable. The processor supports the use of …",6,[[],["bool",15]]],[3,"CacheParametersIter","","",null,null],[3,"CacheParameter","","",null,null],[4,"CacheType","","",null,null],[13,"Null","","Null - No more caches",7,null],[13,"Data","","Data cache",7,null],[13,"Instruction","","Instruction cache",7,null],[13,"Unified","","Data and Instruction cache",7,null],[13,"Reserved","","4-31 = Reserved",7,null],[11,"cache_type","","Cache Type",8,[[],["cachetype",4]]],[11,"level","","Cache Level (starts at 1)",8,[[],["u8",15]]],[11,"is_self_initializing","","Self Initializing cache level (does not need SW …",8,[[],["bool",15]]],[11,"is_fully_associative","","Fully Associative cache",8,[[],["bool",15]]],[11,"max_cores_for_cache","","Maximum number of addressable IDs for logical processors …",8,[[],["usize",15]]],[11,"max_cores_for_package","","Maximum number of addressable IDs for processor cores in …",8,[[],["usize",15]]],[11,"coherency_line_size","","System Coherency Line Size (Bits 11-00)",8,[[],["usize",15]]],[11,"physical_line_partitions","","Physical Line partitions (Bits 21-12)",8,[[],["usize",15]]],[11,"associativity","","Ways of associativity (Bits 31-22)",8,[[],["usize",15]]],[11,"sets","","Number of Sets (Bits 31-00)",8,[[],["usize",15]]],[11,"is_write_back_invalidate","","Write-Back Invalidate/Invalidate (Bit 0) False: …",8,[[],["bool",15]]],[11,"is_inclusive","","Cache Inclusiveness (Bit 1) False: Cache is not inclusive …",8,[[],["bool",15]]],[11,"has_complex_indexing","","Complex Cache Indexing (Bit 2) False: Direct mapped cache.…",8,[[],["bool",15]]],[3,"MonitorMwaitInfo","","",null,null],[11,"smallest_monitor_line","","Smallest monitor-line size in bytes (default is …",9,[[],["u16",15]]],[11,"largest_monitor_line","","Largest monitor-line size in bytes (default is …",9,[[],["u16",15]]],[11,"extensions_supported","","Enumeration of Monitor-Mwait extensions (beyond EAX and …",9,[[],["bool",15]]],[11,"interrupts_as_break_event","","Supports treating interrupts as break-event for MWAIT, …",9,[[],["bool",15]]],[11,"supported_c0_states","","Number of C0 sub C-states supported using MWAIT (Bits 03 …",9,[[],["u16",15]]],[11,"supported_c1_states","","Number of C1 sub C-states supported using MWAIT (Bits 07 …",9,[[],["u16",15]]],[11,"supported_c2_states","","Number of C2 sub C-states supported using MWAIT (Bits 11 …",9,[[],["u16",15]]],[11,"supported_c3_states","","Number of C3 sub C-states supported using MWAIT (Bits 15 …",9,[[],["u16",15]]],[11,"supported_c4_states","","Number of C4 sub C-states supported using MWAIT (Bits 19 …",9,[[],["u16",15]]],[11,"supported_c5_states","","Number of C5 sub C-states supported using MWAIT (Bits 23 …",9,[[],["u16",15]]],[11,"supported_c6_states","","Number of C6 sub C-states supported using MWAIT (Bits 27 …",9,[[],["u16",15]]],[11,"supported_c7_states","","Number of C7 sub C-states supported using MWAIT (Bits 31 …",9,[[],["u16",15]]],[3,"ThermalPowerInfo","","",null,null],[11,"dts_irq_threshold","","Number of Interrupt Thresholds in Digital Thermal Sensor",10,[[],["u8",15]]],[11,"has_dts","","Digital temperature sensor is supported if set.",10,[[],["bool",15]]],[11,"has_turbo_boost","","Intel Turbo Boost Technology Available (see description …",10,[[],["bool",15]]],[11,"has_arat","","ARAT. APIC-Timer-always-running feature is supported if …",10,[[],["bool",15]]],[11,"has_pln","","PLN. Power limit notification controls are supported if …",10,[[],["bool",15]]],[11,"has_ecmd","","ECMD. Clock modulation duty cycle extension is supported …",10,[[],["bool",15]]],[11,"has_ptm","","PTM. Package thermal management is supported if set.",10,[[],["bool",15]]],[11,"has_hwp","","HWP. HWP base registers (IA32_PM_ENABLE[bit 0], …",10,[[],["bool",15]]],[11,"has_hwp_notification","","HWP Notification. IA32_HWP_INTERRUPT MSR is supported if …",10,[[],["bool",15]]],[11,"has_hwp_activity_window","","HWP Activity Window. IA32_HWP_REQUEST[bits 41:32] is …",10,[[],["bool",15]]],[11,"has_hwp_energy_performance_preference","","HWP Energy Performance Preference. IA32_HWP_REQUEST[bits …",10,[[],["bool",15]]],[11,"has_hwp_package_level_request","","HWP Package Level Request. IA32_HWP_REQUEST_PKG MSR is …",10,[[],["bool",15]]],[11,"has_hdc","","HDC. HDC base registers IA32_PKG_HDC_CTL, IA32_PM_CTL1, …",10,[[],["bool",15]]],[11,"has_turbo_boost3","","Intel® Turbo Boost Max Technology 3.0 available.",10,[[],["bool",15]]],[11,"has_hwp_capabilities","","HWP Capabilities. Highest Performance change is supported …",10,[[],["bool",15]]],[11,"has_hwp_peci_override","","HWP PECI override is supported if set.",10,[[],["bool",15]]],[11,"has_flexible_hwp","","Flexible HWP is supported if set.",10,[[],["bool",15]]],[11,"has_hwp_fast_access_mode","","Fast access mode for the IA32_HWP_REQUEST MSR is …",10,[[],["bool",15]]],[11,"has_ignore_idle_processor_hwp_request","","Ignoring Idle Logical Processor HWP request is supported …",10,[[],["bool",15]]],[11,"has_hw_coord_feedback","","Hardware Coordination Feedback Capability (Presence of …",10,[[],["bool",15]]],[11,"has_energy_bias_pref","","The processor supports performance-energy bias preference …",10,[[],["bool",15]]],[3,"ExtendedFeatures","","",null,null],[11,"has_fsgsbase","","FSGSBASE. Supports RDFSBASE/RDGSBASE/WRFSBASE/WRGSBASE if …",11,[[],["bool",15]]],[11,"has_tsc_adjust_msr","","IA32_TSC_ADJUST MSR is supported if 1.",11,[[],["bool",15]]],[11,"has_bmi1","","BMI1",11,[[],["bool",15]]],[11,"has_hle","","HLE",11,[[],["bool",15]]],[11,"has_avx2","","AVX2",11,[[],["bool",15]]],[11,"has_fdp","","FDP_EXCPTN_ONLY. x87 FPU Data Pointer updated only on x87 …",11,[[],["bool",15]]],[11,"has_smep","","SMEP. Supports Supervisor-Mode Execution Prevention if 1.",11,[[],["bool",15]]],[11,"has_bmi2","","BMI2",11,[[],["bool",15]]],[11,"has_rep_movsb_stosb","","Supports Enhanced REP MOVSB/STOSB if 1.",11,[[],["bool",15]]],[11,"has_invpcid","","INVPCID. If 1, supports INVPCID instruction for system …",11,[[],["bool",15]]],[11,"has_rtm","","RTM",11,[[],["bool",15]]],[11,"has_rdtm","","Supports Intel Resource Director Technology (RDT) …",11,[[],["bool",15]]],[11,"has_fpu_cs_ds_deprecated","","Deprecates FPU CS and FPU DS values if 1.",11,[[],["bool",15]]],[11,"has_mpx","","MPX. Supports Intel Memory Protection Extensions if 1.",11,[[],["bool",15]]],[11,"has_rdta","","Supports Intel Resource Director Technology (RDT) …",11,[[],["bool",15]]],[11,"has_rdseed","","Supports RDSEED.",11,[[],["bool",15]]],[11,"has_rdseet","","Supports RDSEED (deprecated alias).",11,[[],["bool",15]]],[11,"has_adx","","Supports ADX.",11,[[],["bool",15]]],[11,"has_smap","","SMAP. Supports Supervisor-Mode Access Prevention (and the …",11,[[],["bool",15]]],[11,"has_clflushopt","","Supports CLFLUSHOPT.",11,[[],["bool",15]]],[11,"has_processor_trace","","Supports Intel Processor Trace.",11,[[],["bool",15]]],[11,"has_sha","","Supports SHA Instructions.",11,[[],["bool",15]]],[11,"has_sgx","","Supports Intel® Software Guard Extensions (Intel® SGX …",11,[[],["bool",15]]],[11,"has_avx512f","","Supports AVX512F.",11,[[],["bool",15]]],[11,"has_avx512dq","","Supports AVX512DQ.",11,[[],["bool",15]]],[11,"has_avx512_ifma","","AVX512_IFMA",11,[[],["bool",15]]],[11,"has_avx512pf","","AVX512PF",11,[[],["bool",15]]],[11,"has_avx512er","","AVX512ER",11,[[],["bool",15]]],[11,"has_avx512cd","","AVX512CD",11,[[],["bool",15]]],[11,"has_avx512bw","","AVX512BW",11,[[],["bool",15]]],[11,"has_avx512vl","","AVX512VL",11,[[],["bool",15]]],[11,"has_clwb","","CLWB",11,[[],["bool",15]]],[11,"has_prefetchwt1","","Has PREFETCHWT1 (Intel® Xeon Phi™ only).",11,[[],["bool",15]]],[11,"has_umip","","Supports user-mode instruction prevention if 1.",11,[[],["bool",15]]],[11,"has_pku","","Supports protection keys for user-mode pages.",11,[[],["bool",15]]],[11,"has_ospke","","OS has set CR4.PKE to enable protection keys (and the …",11,[[],["bool",15]]],[11,"has_rdpid","","RDPID and IA32_TSC_AUX are available.",11,[[],["bool",15]]],[11,"has_sgx_lc","","Supports SGX Launch Configuration.",11,[[],["bool",15]]],[11,"mawau_value","","The value of MAWAU used by the BNDLDX and BNDSTX …",11,[[],["u8",15]]],[3,"DirectCacheAccessInfo","","",null,null],[11,"get_dca_cap_value","","Value of bits [31:0] of IA32_PLATFORM_DCA_CAP MSR …",12,[[],["u32",15]]],[3,"PerformanceMonitoringInfo","","",null,null],[11,"version_id","","Version ID of architectural performance monitoring. (Bits …",13,[[],["u8",15]]],[11,"number_of_counters","","Number of general-purpose performance monitoring counter …",13,[[],["u8",15]]],[11,"counter_bit_width","","Bit width of general-purpose, performance monitoring …",13,[[],["u8",15]]],[11,"ebx_length","","Length of EBX bit vector to enumerate architectural …",13,[[],["u8",15]]],[11,"fixed_function_counters","","Number of fixed-function performance counters (if Version …",13,[[],["u8",15]]],[11,"fixed_function_counters_bit_width","","Bit width of fixed-function performance counters (if …",13,[[],["u8",15]]],[11,"has_any_thread_deprecation","","AnyThread deprecation",13,[[],["bool",15]]],[11,"is_core_cyc_ev_unavailable","","Core cycle event not available if 1.",13,[[],["bool",15]]],[11,"is_inst_ret_ev_unavailable","","Instruction retired event not available if 1.",13,[[],["bool",15]]],[11,"is_ref_cycle_ev_unavailable","","Reference cycles event not available if 1.",13,[[],["bool",15]]],[11,"is_cache_ref_ev_unavailable","","Last-level cache reference event not available if 1.",13,[[],["bool",15]]],[11,"is_ll_cache_miss_ev_unavailable","","Last-level cache misses event not available if 1.",13,[[],["bool",15]]],[11,"is_branch_inst_ret_ev_unavailable","","Branch instruction retired event not available if 1.",13,[[],["bool",15]]],[11,"is_branch_midpred_ev_unavailable","","Branch mispredict retired event not available if 1.",13,[[],["bool",15]]],[3,"ExtendedTopologyIter","","Iterates over the system topology in order to retrieve …",null,null],[3,"ExtendedTopologyLevel","","Gives detailed information about the current level in the …",null,null],[11,"processors","","Number of logical processors at this level type. The …",14,[[],["u16",15]]],[11,"level_number","","Level number.",14,[[],["u8",15]]],[11,"level_type","","",14,[[],["topologytype",4]]],[11,"x2apic_id","","x2APIC ID the current logical processor. (Bits 31-00)",14,[[],["u32",15]]],[11,"shift_right_for_next_apic_id","","Number of bits to shift right on x2APIC ID to get a …",14,[[],["u32",15]]],[4,"TopologyType","","What type of core we have at this level in the topology …",null,null],[13,"Invalid","","",15,null],[13,"SMT","","Hyper-thread (Simultaneous multithreading)",15,null],[13,"Core","","",15,null],[3,"ExtendedStateInfo","","",null,null],[11,"xcr0_supports_legacy_x87","","Support for legacy x87 in XCR0.",16,[[],["bool",15]]],[11,"xcr0_supports_sse_128","","Support for SSE 128-bit in XCR0.",16,[[],["bool",15]]],[11,"xcr0_supports_avx_256","","Support for AVX 256-bit in XCR0.",16,[[],["bool",15]]],[11,"xcr0_supports_mpx_bndregs","","Support for MPX BNDREGS in XCR0.",16,[[],["bool",15]]],[11,"xcr0_supports_mpx_bndcsr","","Support for MPX BNDCSR in XCR0.",16,[[],["bool",15]]],[11,"xcr0_supports_avx512_opmask","","Support for AVX512 OPMASK in XCR0.",16,[[],["bool",15]]],[11,"xcr0_supports_avx512_zmm_hi256","","Support for AVX512 ZMM Hi256 XCR0.",16,[[],["bool",15]]],[11,"xcr0_supports_avx512_zmm_hi16","","Support for AVX512 ZMM Hi16 in XCR0.",16,[[],["bool",15]]],[11,"xcr0_supports_pkru","","Support for PKRU in XCR0.",16,[[],["bool",15]]],[11,"ia32_xss_supports_pt","","Support for PT in IA32_XSS.",16,[[],["bool",15]]],[11,"ia32_xss_supports_hdc","","Support for HDC in IA32_XSS.",16,[[],["bool",15]]],[11,"xsave_area_size_enabled_features","","Maximum size (bytes, from the beginning of the …",16,[[],["u32",15]]],[11,"xsave_area_size_supported_features","","Maximum size (bytes, from the beginning of the …",16,[[],["u32",15]]],[11,"has_xsaveopt","","CPU has xsaveopt feature.",16,[[],["bool",15]]],[11,"has_xsavec","","Supports XSAVEC and the compacted form of XRSTOR if set.",16,[[],["bool",15]]],[11,"has_xgetbv","","Supports XGETBV with ECX = 1 if set.",16,[[],["bool",15]]],[11,"has_xsaves_xrstors","","Supports XSAVES/XRSTORS and IA32_XSS if set.",16,[[],["bool",15]]],[11,"xsave_size","","The size in bytes of the XSAVE area containing all states …",16,[[],["u32",15]]],[11,"iter","","Iterator over extended state enumeration levels >= 2.",16,[[],["extendedstateiter",3]]],[3,"ExtendedStateIter","","",null,null],[3,"ExtendedState","","",null,null],[12,"subleaf","","",17,null],[11,"size","","The size in bytes (from the offset specified in EBX) of …",17,[[],["u32",15]]],[11,"offset","","The offset in bytes of this extended state components …",17,[[],["u32",15]]],[11,"is_in_ia32_xss","","True if the bit n (corresponding to the sub-leaf index) …",17,[[],["bool",15]]],[11,"is_in_xcr0","","True if bit n is supported in XCR0.",17,[[],["bool",15]]],[11,"is_compacted_format","","Returns true when the compacted format of an XSAVE area …",17,[[],["bool",15]]],[3,"RdtMonitoringInfo","","",null,null],[11,"rmid_range","","Maximum range (zero-based) of RMID within this physical …",18,[[],["u32",15]]],[11,"has_l3_monitoring","","Supports L3 Cache Intel RDT Monitoring.",18,[[],["bool",15]]],[11,"l3_monitoring","","L3 Cache Monitoring.",18,[[],[["option",4],["l3monitoringinfo",3]]]],[3,"L3MonitoringInfo","","",null,null],[11,"conversion_factor","","Conversion factor from reported IA32_QM_CTR value to …",19,[[],["u32",15]]],[11,"maximum_rmid_range","","Maximum range (zero-based) of RMID of L3.",19,[[],["u32",15]]],[11,"has_occupancy_monitoring","","Supports occupancy monitoring.",19,[[],["bool",15]]],[11,"has_total_bandwidth_monitoring","","Supports total bandwidth monitoring.",19,[[],["bool",15]]],[11,"has_local_bandwidth_monitoring","","Supports local bandwidth monitoring.",19,[[],["bool",15]]],[3,"RdtAllocationInfo","","",null,null],[11,"has_l3_cat","","Supports L3 Cache Allocation.",20,[[],["bool",15]]],[11,"has_l2_cat","","Supports L2 Cache Allocation.",20,[[],["bool",15]]],[11,"has_memory_bandwidth_allocation","","Supports Memory Bandwidth Allocation.",20,[[],["bool",15]]],[11,"l3_cat","","L3 Cache Allocation Information.",20,[[],[["l3catinfo",3],["option",4]]]],[11,"l2_cat","","L2 Cache Allocation Information.",20,[[],[["option",4],["l2catinfo",3]]]],[11,"memory_bandwidth_allocation","","Memory Bandwidth Allocation Information.",20,[[],[["option",4],["membwallocationinfo",3]]]],[3,"L3CatInfo","","L3 Cache Allocation Technology Enumeration Sub-leaf (EAX …",null,null],[11,"capacity_mask_length","","Length of the capacity bit mask using minus-one notation.",21,[[],["u8",15]]],[11,"isolation_bitmap","","Bit-granular map of isolation/contention of allocation …",21,[[],["u32",15]]],[11,"highest_cos","","Highest COS number supported for this Leaf.",21,[[],["u16",15]]],[11,"has_code_data_prioritization","","Is Code and Data Prioritization Technology supported?",21,[[],["bool",15]]],[3,"L2CatInfo","","L2 Cache Allocation Technology Enumeration Sub-leaf (EAX …",null,null],[11,"capacity_mask_length","","Length of the capacity bit mask using minus-one notation.",22,[[],["u8",15]]],[11,"isolation_bitmap","","Bit-granular map of isolation/contention of allocation …",22,[[],["u32",15]]],[11,"highest_cos","","Highest COS number supported for this Leaf.",22,[[],["u16",15]]],[3,"MemBwAllocationInfo","","Memory Bandwidth Allocation Enumeration Sub-leaf (EAX = …",null,null],[11,"max_hba_throttling","","Reports the maximum MBA throttling value supported for …",23,[[],["u16",15]]],[11,"highest_cos","","Highest COS number supported for this Leaf.",23,[[],["u16",15]]],[11,"has_linear_response_delay","","Reports whether the response of the delay values is …",23,[[],["bool",15]]],[3,"SgxInfo","","Intel SGX Capability Enumeration Leaf, sub-leaf 0 (EAX = …",null,null],[11,"has_sgx1","","Has SGX1 support.",24,[[],["bool",15]]],[11,"has_sgx2","","Has SGX2 support.",24,[[],["bool",15]]],[11,"has_enclv_leaves_einvirtchild_edecvirtchild_esetcontext","","Supports ENCLV instruction leaves EINCVIRTCHILD, …",24,[[],["bool",15]]],[11,"has_encls_leaves_etrackc_erdinfo_eldbc_elduc","","Supports ENCLS instruction leaves ETRACKC, ERDINFO, …",24,[[],["bool",15]]],[11,"miscselect","","Bit vector of supported extended SGX features.",24,[[],["u32",15]]],[11,"max_enclave_size_non_64bit","","The maximum supported enclave size in non-64-bit mode is …",24,[[],["u8",15]]],[11,"max_enclave_size_64bit","","The maximum supported enclave size in 64-bit mode is …",24,[[],["u8",15]]],[11,"secs_attributes","","Reports the valid bits of SECS.ATTRIBUTES[127:0] that …",24,[[]]],[11,"iter","","Iterator over SGX sub-leafs.",24,[[],["sgxsectioniter",3]]],[3,"SgxSectionIter","","Iterator over the SGX sub-leafs (ECX >= 2).",null,null],[4,"SgxSectionInfo","","Intel SGX EPC Enumeration Leaf, sub-leaves (EAX = 12H, …",null,null],[13,"Epc","","",25,null],[3,"EpcSection","","EBX:EAX and EDX:ECX provide information on the Enclave …",null,null],[11,"physical_base","","The physical address of the base of the EPC section",26,[[],["u64",15]]],[11,"size","","Size of the corresponding EPC section within the …",26,[[],["u64",15]]],[3,"ProcessorTraceInfo","","",null,null],[11,"has_rtit_cr3_match","","If true, Indicates that IA32_RTIT_CTL.CR3Filter can be …",27,[[],["bool",15]]],[11,"has_configurable_psb_and_cycle_accurate_mode","","If true, Indicates support of Configurable PSB and …",27,[[],["bool",15]]],[11,"has_ip_tracestop_filtering","","If true, Indicates support of IP Filtering, TraceStop …",27,[[],["bool",15]]],[11,"has_mtc_timing_packet_coefi_suppression","","If true, Indicates support of MTC timing packet and …",27,[[],["bool",15]]],[11,"has_ptwrite","","Indicates support of PTWRITE. Writes can set IA32_RTIT_CTL…",27,[[],["bool",15]]],[11,"has_power_event_trace","","Support of Power Event Trace. Writes can set IA32_RTIT_CTL…",27,[[],["bool",15]]],[11,"has_topa","","If true, Tracing can be enabled with IA32_RTIT_CTL.ToPA = …",27,[[],["bool",15]]],[11,"has_topa_maximum_entries","","If true, ToPA tables can hold any number of output …",27,[[],["bool",15]]],[11,"has_single_range_output_scheme","","If true, Indicates support of Single-Range Output scheme.",27,[[],["bool",15]]],[11,"has_trace_transport_subsystem","","If true, Indicates support of output to Trace Transport …",27,[[],["bool",15]]],[11,"has_lip_with_cs_base","","If true, Generated packets which contain IP payloads have …",27,[[],["bool",15]]],[11,"configurable_address_ranges","","Number of configurable Address Ranges for filtering (Bits …",27,[[],["u8",15]]],[11,"supported_mtc_period_encodings","","Bitmap of supported MTC period encodings (Bit 31:16).",27,[[],["u16",15]]],[11,"supported_cycle_threshold_value_encodings","","Bitmap of supported Cycle Threshold value encodings (Bits …",27,[[],["u16",15]]],[11,"supported_psb_frequency_encodings","","Bitmap of supported Configurable PSB frequency encodings …",27,[[],["u16",15]]],[3,"TscInfo","","Time Stamp Counter and Nominal Core Crystal Clock …",null,null],[11,"denominator","","An unsigned integer which is the denominator of the …",28,[[],["u32",15]]],[11,"numerator","","An unsigned integer which is the numerator of the …",28,[[],["u32",15]]],[11,"nominal_frequency","","An unsigned integer which is the nominal frequency of the …",28,[[],["u32",15]]],[11,"tsc_frequency","","“TSC frequency” = “core crystal clock frequency” …",28,[[],[["option",4],["u64",15]]]],[3,"ProcessorFrequencyInfo","","Processor Frequency Information",null,null],[11,"processor_base_frequency","","Processor Base Frequency (in MHz).",29,[[],["u16",15]]],[11,"processor_max_frequency","","Maximum Frequency (in MHz).",29,[[],["u16",15]]],[11,"bus_frequency","","Bus (Reference) Frequency (in MHz).",29,[[],["u16",15]]],[3,"DatIter","","Deterministic Address Translation Structure Iterator",null,null],[3,"DatInfo","","Deterministic Address Translation Structure",null,null],[11,"has_4k_entries","","4K page size entries supported by this structure",30,[[],["bool",15]]],[11,"has_2mb_entries","","2MB page size entries supported by this structure",30,[[],["bool",15]]],[11,"has_4mb_entries","","4MB page size entries supported by this structure",30,[[],["bool",15]]],[11,"has_1gb_entries","","1GB page size entries supported by this structure",30,[[],["bool",15]]],[11,"is_fully_associative","","Fully associative structure",30,[[],["bool",15]]],[11,"partitioning","","Partitioning (0: Soft partitioning between the logical …",30,[[],["u8",15]]],[11,"ways","","Ways of associativity.",30,[[],["u16",15]]],[11,"sets","","Number of Sets.",30,[[],["u32",15]]],[11,"cache_type","","Translation cache type field.",30,[[],["dattype",4]]],[11,"cache_level","","Translation cache level (starts at 1)",30,[[],["u8",15]]],[11,"max_addressable_ids","","Maximum number of addressable IDs for logical processors …",30,[[],["u16",15]]],[4,"DatType","","Deterministic Address Translation cache type (EDX bits 04 …",null,null],[13,"Null","","Null (indicates this sub-leaf is not valid).",31,null],[13,"DataTLB","","",31,null],[13,"InstructionTLB","","",31,null],[13,"UnifiedTLB","","Some unified TLBs will allow a single TLB entry to …",31,null],[13,"Unknown","","",31,null],[3,"SoCVendorInfo","","",null,null],[11,"get_soc_vendor_id","","",32,[[],["u16",15]]],[11,"get_project_id","","",32,[[],["u32",15]]],[11,"get_stepping_id","","",32,[[],["u32",15]]],[11,"get_vendor_brand","","",32,[[],["socvendorbrand",3]]],[11,"get_vendor_attributes","","",32,[[],[["socvendorattributesiter",3],["option",4]]]],[3,"SoCVendorAttributesIter","","",null,null],[3,"SoCVendorBrand","","",null,null],[11,"as_string","","",33,[[],["str",15]]],[3,"HypervisorInfo","","Information about Hypervisor …",null,null],[4,"Hypervisor","","Identifies the different Hypervisor products.",null,null],[13,"Xen","","",34,null],[13,"VMware","","",34,null],[13,"HyperV","","",34,null],[13,"KVM","","",34,null],[13,"Unknown","","",34,null],[11,"identify","","",35,[[],["hypervisor",4]]],[11,"tsc_frequency","","TSC frequency in kHz.",35,[[],[["u32",15],["option",4]]]],[11,"apic_frequency","","(Virtual) Bus (local apic timer) frequency in kHz.",35,[[],[["u32",15],["option",4]]]],[3,"ExtendedFunctionInfo","","",null,null],[4,"L2Associativity","","",null,null],[13,"Disabled","","",36,null],[13,"DirectMapped","","",36,null],[13,"TwoWay","","",36,null],[13,"FourWay","","",36,null],[13,"EightWay","","",36,null],[13,"SixteenWay","","",36,null],[13,"FullyAssiciative","","",36,null],[13,"Unknown","","",36,null],[11,"processor_brand_string","","Retrieve processor brand string.",37,[[],[["str",15],["option",4]]]],[11,"extended_signature","","Extended Processor Signature and Feature Bits.",37,[[],[["u32",15],["option",4]]]],[11,"cache_line_size","","Cache Line size in bytes",37,[[],[["option",4],["u8",15]]]],[11,"l2_associativity","","L2 Associativity field",37,[[],[["l2associativity",4],["option",4]]]],[11,"cache_size","","Cache size in 1K units",37,[[],[["option",4],["u16",15]]]],[11,"physical_address_bits","","#Physical Address Bits",37,[[],[["option",4],["u8",15]]]],[11,"linear_address_bits","","#Linear Address Bits",37,[[],[["option",4],["u8",15]]]],[11,"has_invariant_tsc","","Is Invariant TSC available?",37,[[],["bool",15]]],[11,"has_lahf_sahf","","Is LAHF/SAHF available in 64-bit mode?",37,[[],["bool",15]]],[11,"has_lzcnt","","Is LZCNT available?",37,[[],["bool",15]]],[11,"has_prefetchw","","Is PREFETCHW available?",37,[[],["bool",15]]],[11,"has_syscall_sysret","","Are fast system calls available.",37,[[],["bool",15]]],[11,"has_execute_disable","","Is there support for execute disable bit.",37,[[],["bool",15]]],[11,"has_1gib_pages","","Is there support for 1GiB pages.",37,[[],["bool",15]]],[11,"has_rdtscp","","Check support for rdtscp instruction.",37,[[],["bool",15]]],[11,"has_64bit_mode","","Check support for 64-bit mode.",37,[[],["bool",15]]],[3,"MemoryEncryptionInfo","","",null,null],[11,"has_sme","","Secure Memory Encryption is supported if set.",38,[[],["bool",15]]],[11,"has_sev","","Secure Encrypted Virtualization is supported if set.",38,[[],["bool",15]]],[11,"has_page_flush_msr","","The Page Flush MSR is available if set.",38,[[],["bool",15]]],[11,"has_sev_es","","SEV Encrypted State is supported if set.",38,[[],["bool",15]]],[11,"physical_address_reduction","","",38,[[],["u8",15]]],[11,"c_bit_position","","",38,[[],["u8",15]]],[11,"max_encrypted_guests","","",38,[[],["u32",15]]],[11,"min_sev_no_es_asid","","",38,[[],["u32",15]]],[14,"cpuid","","Macro which queries cpuid directly.",null,null],[11,"from","","",1,[[]]],[11,"borrow","","",1,[[]]],[11,"borrow_mut","","",1,[[]]],[11,"try_from","","",1,[[],["result",4]]],[11,"into","","",1,[[]]],[11,"try_into","","",1,[[],["result",4]]],[11,"type_id","","",1,[[],["typeid",3]]],[11,"from","","",0,[[]]],[11,"borrow","","",0,[[]]],[11,"borrow_mut","","",0,[[]]],[11,"try_from","","",0,[[],["result",4]]],[11,"into","","",0,[[]]],[11,"try_into","","",0,[[],["result",4]]],[11,"type_id","","",0,[[],["typeid",3]]],[11,"from","","",2,[[]]],[11,"borrow","","",2,[[]]],[11,"borrow_mut","","",2,[[]]],[11,"try_from","","",2,[[],["result",4]]],[11,"into","","",2,[[]]],[11,"try_into","","",2,[[],["result",4]]],[11,"type_id","","",2,[[],["typeid",3]]],[11,"from","","",39,[[]]],[11,"borrow","","",39,[[]]],[11,"borrow_mut","","",39,[[]]],[11,"try_from","","",39,[[],["result",4]]],[11,"into","","",39,[[]]],[11,"try_into","","",39,[[],["result",4]]],[11,"into_iter","","",39,[[]]],[11,"type_id","","",39,[[],["typeid",3]]],[11,"from","","",3,[[]]],[11,"borrow","","",3,[[]]],[11,"borrow_mut","","",3,[[]]],[11,"try_from","","",3,[[],["result",4]]],[11,"into","","",3,[[]]],[11,"try_into","","",3,[[],["result",4]]],[11,"type_id","","",3,[[],["typeid",3]]],[11,"from","","",4,[[]]],[11,"borrow","","",4,[[]]],[11,"borrow_mut","","",4,[[]]],[11,"try_from","","",4,[[],["result",4]]],[11,"into","","",4,[[]]],[11,"try_into","","",4,[[],["result",4]]],[11,"type_id","","",4,[[],["typeid",3]]],[11,"from","","",5,[[]]],[11,"borrow","","",5,[[]]],[11,"borrow_mut","","",5,[[]]],[11,"try_from","","",5,[[],["result",4]]],[11,"into","","",5,[[]]],[11,"try_into","","",5,[[],["result",4]]],[11,"type_id","","",5,[[],["typeid",3]]],[11,"from","","",6,[[]]],[11,"borrow","","",6,[[]]],[11,"borrow_mut","","",6,[[]]],[11,"try_from","","",6,[[],["result",4]]],[11,"into","","",6,[[]]],[11,"try_into","","",6,[[],["result",4]]],[11,"type_id","","",6,[[],["typeid",3]]],[11,"from","","",40,[[]]],[11,"borrow","","",40,[[]]],[11,"borrow_mut","","",40,[[]]],[11,"try_from","","",40,[[],["result",4]]],[11,"into","","",40,[[]]],[11,"try_into","","",40,[[],["result",4]]],[11,"into_iter","","",40,[[]]],[11,"type_id","","",40,[[],["typeid",3]]],[11,"from","","",8,[[]]],[11,"borrow","","",8,[[]]],[11,"borrow_mut","","",8,[[]]],[11,"try_from","","",8,[[],["result",4]]],[11,"into","","",8,[[]]],[11,"try_into","","",8,[[],["result",4]]],[11,"type_id","","",8,[[],["typeid",3]]],[11,"from","","",7,[[]]],[11,"borrow","","",7,[[]]],[11,"borrow_mut","","",7,[[]]],[11,"try_from","","",7,[[],["result",4]]],[11,"into","","",7,[[]]],[11,"try_into","","",7,[[],["result",4]]],[11,"type_id","","",7,[[],["typeid",3]]],[11,"from","","",9,[[]]],[11,"borrow","","",9,[[]]],[11,"borrow_mut","","",9,[[]]],[11,"try_from","","",9,[[],["result",4]]],[11,"into","","",9,[[]]],[11,"try_into","","",9,[[],["result",4]]],[11,"type_id","","",9,[[],["typeid",3]]],[11,"from","","",10,[[]]],[11,"borrow","","",10,[[]]],[11,"borrow_mut","","",10,[[]]],[11,"try_from","","",10,[[],["result",4]]],[11,"into","","",10,[[]]],[11,"try_into","","",10,[[],["result",4]]],[11,"type_id","","",10,[[],["typeid",3]]],[11,"from","","",11,[[]]],[11,"borrow","","",11,[[]]],[11,"borrow_mut","","",11,[[]]],[11,"try_from","","",11,[[],["result",4]]],[11,"into","","",11,[[]]],[11,"try_into","","",11,[[],["result",4]]],[11,"type_id","","",11,[[],["typeid",3]]],[11,"from","","",12,[[]]],[11,"borrow","","",12,[[]]],[11,"borrow_mut","","",12,[[]]],[11,"try_from","","",12,[[],["result",4]]],[11,"into","","",12,[[]]],[11,"try_into","","",12,[[],["result",4]]],[11,"type_id","","",12,[[],["typeid",3]]],[11,"from","","",13,[[]]],[11,"borrow","","",13,[[]]],[11,"borrow_mut","","",13,[[]]],[11,"try_from","","",13,[[],["result",4]]],[11,"into","","",13,[[]]],[11,"try_into","","",13,[[],["result",4]]],[11,"type_id","","",13,[[],["typeid",3]]],[11,"from","","",41,[[]]],[11,"borrow","","",41,[[]]],[11,"borrow_mut","","",41,[[]]],[11,"try_from","","",41,[[],["result",4]]],[11,"into","","",41,[[]]],[11,"try_into","","",41,[[],["result",4]]],[11,"into_iter","","",41,[[]]],[11,"type_id","","",41,[[],["typeid",3]]],[11,"from","","",14,[[]]],[11,"borrow","","",14,[[]]],[11,"borrow_mut","","",14,[[]]],[11,"try_from","","",14,[[],["result",4]]],[11,"into","","",14,[[]]],[11,"try_into","","",14,[[],["result",4]]],[11,"type_id","","",14,[[],["typeid",3]]],[11,"from","","",15,[[]]],[11,"borrow","","",15,[[]]],[11,"borrow_mut","","",15,[[]]],[11,"try_from","","",15,[[],["result",4]]],[11,"into","","",15,[[]]],[11,"try_into","","",15,[[],["result",4]]],[11,"type_id","","",15,[[],["typeid",3]]],[11,"from","","",16,[[]]],[11,"borrow","","",16,[[]]],[11,"borrow_mut","","",16,[[]]],[11,"try_from","","",16,[[],["result",4]]],[11,"into","","",16,[[]]],[11,"try_into","","",16,[[],["result",4]]],[11,"type_id","","",16,[[],["typeid",3]]],[11,"from","","",42,[[]]],[11,"borrow","","",42,[[]]],[11,"borrow_mut","","",42,[[]]],[11,"try_from","","",42,[[],["result",4]]],[11,"into","","",42,[[]]],[11,"try_into","","",42,[[],["result",4]]],[11,"into_iter","","",42,[[]]],[11,"type_id","","",42,[[],["typeid",3]]],[11,"from","","",17,[[]]],[11,"borrow","","",17,[[]]],[11,"borrow_mut","","",17,[[]]],[11,"try_from","","",17,[[],["result",4]]],[11,"into","","",17,[[]]],[11,"try_into","","",17,[[],["result",4]]],[11,"type_id","","",17,[[],["typeid",3]]],[11,"from","","",18,[[]]],[11,"borrow","","",18,[[]]],[11,"borrow_mut","","",18,[[]]],[11,"try_from","","",18,[[],["result",4]]],[11,"into","","",18,[[]]],[11,"try_into","","",18,[[],["result",4]]],[11,"type_id","","",18,[[],["typeid",3]]],[11,"from","","",19,[[]]],[11,"borrow","","",19,[[]]],[11,"borrow_mut","","",19,[[]]],[11,"try_from","","",19,[[],["result",4]]],[11,"into","","",19,[[]]],[11,"try_into","","",19,[[],["result",4]]],[11,"type_id","","",19,[[],["typeid",3]]],[11,"from","","",20,[[]]],[11,"borrow","","",20,[[]]],[11,"borrow_mut","","",20,[[]]],[11,"try_from","","",20,[[],["result",4]]],[11,"into","","",20,[[]]],[11,"try_into","","",20,[[],["result",4]]],[11,"type_id","","",20,[[],["typeid",3]]],[11,"from","","",21,[[]]],[11,"borrow","","",21,[[]]],[11,"borrow_mut","","",21,[[]]],[11,"try_from","","",21,[[],["result",4]]],[11,"into","","",21,[[]]],[11,"try_into","","",21,[[],["result",4]]],[11,"type_id","","",21,[[],["typeid",3]]],[11,"from","","",22,[[]]],[11,"borrow","","",22,[[]]],[11,"borrow_mut","","",22,[[]]],[11,"try_from","","",22,[[],["result",4]]],[11,"into","","",22,[[]]],[11,"try_into","","",22,[[],["result",4]]],[11,"type_id","","",22,[[],["typeid",3]]],[11,"from","","",23,[[]]],[11,"borrow","","",23,[[]]],[11,"borrow_mut","","",23,[[]]],[11,"try_from","","",23,[[],["result",4]]],[11,"into","","",23,[[]]],[11,"try_into","","",23,[[],["result",4]]],[11,"type_id","","",23,[[],["typeid",3]]],[11,"from","","",24,[[]]],[11,"borrow","","",24,[[]]],[11,"borrow_mut","","",24,[[]]],[11,"try_from","","",24,[[],["result",4]]],[11,"into","","",24,[[]]],[11,"try_into","","",24,[[],["result",4]]],[11,"type_id","","",24,[[],["typeid",3]]],[11,"from","","",43,[[]]],[11,"borrow","","",43,[[]]],[11,"borrow_mut","","",43,[[]]],[11,"try_from","","",43,[[],["result",4]]],[11,"into","","",43,[[]]],[11,"try_into","","",43,[[],["result",4]]],[11,"into_iter","","",43,[[]]],[11,"type_id","","",43,[[],["typeid",3]]],[11,"from","","",25,[[]]],[11,"borrow","","",25,[[]]],[11,"borrow_mut","","",25,[[]]],[11,"try_from","","",25,[[],["result",4]]],[11,"into","","",25,[[]]],[11,"try_into","","",25,[[],["result",4]]],[11,"type_id","","",25,[[],["typeid",3]]],[11,"from","","",26,[[]]],[11,"borrow","","",26,[[]]],[11,"borrow_mut","","",26,[[]]],[11,"try_from","","",26,[[],["result",4]]],[11,"into","","",26,[[]]],[11,"try_into","","",26,[[],["result",4]]],[11,"type_id","","",26,[[],["typeid",3]]],[11,"from","","",27,[[]]],[11,"borrow","","",27,[[]]],[11,"borrow_mut","","",27,[[]]],[11,"try_from","","",27,[[],["result",4]]],[11,"into","","",27,[[]]],[11,"try_into","","",27,[[],["result",4]]],[11,"type_id","","",27,[[],["typeid",3]]],[11,"from","","",28,[[]]],[11,"borrow","","",28,[[]]],[11,"borrow_mut","","",28,[[]]],[11,"try_from","","",28,[[],["result",4]]],[11,"into","","",28,[[]]],[11,"try_into","","",28,[[],["result",4]]],[11,"type_id","","",28,[[],["typeid",3]]],[11,"from","","",29,[[]]],[11,"borrow","","",29,[[]]],[11,"borrow_mut","","",29,[[]]],[11,"try_from","","",29,[[],["result",4]]],[11,"into","","",29,[[]]],[11,"try_into","","",29,[[],["result",4]]],[11,"type_id","","",29,[[],["typeid",3]]],[11,"from","","",44,[[]]],[11,"borrow","","",44,[[]]],[11,"borrow_mut","","",44,[[]]],[11,"try_from","","",44,[[],["result",4]]],[11,"into","","",44,[[]]],[11,"try_into","","",44,[[],["result",4]]],[11,"into_iter","","",44,[[]]],[11,"type_id","","",44,[[],["typeid",3]]],[11,"from","","",30,[[]]],[11,"borrow","","",30,[[]]],[11,"borrow_mut","","",30,[[]]],[11,"try_from","","",30,[[],["result",4]]],[11,"into","","",30,[[]]],[11,"try_into","","",30,[[],["result",4]]],[11,"type_id","","",30,[[],["typeid",3]]],[11,"from","","",31,[[]]],[11,"borrow","","",31,[[]]],[11,"borrow_mut","","",31,[[]]],[11,"try_from","","",31,[[],["result",4]]],[11,"into","","",31,[[]]],[11,"try_into","","",31,[[],["result",4]]],[11,"type_id","","",31,[[],["typeid",3]]],[11,"from","","",32,[[]]],[11,"borrow","","",32,[[]]],[11,"borrow_mut","","",32,[[]]],[11,"try_from","","",32,[[],["result",4]]],[11,"into","","",32,[[]]],[11,"try_into","","",32,[[],["result",4]]],[11,"type_id","","",32,[[],["typeid",3]]],[11,"from","","",45,[[]]],[11,"borrow","","",45,[[]]],[11,"borrow_mut","","",45,[[]]],[11,"try_from","","",45,[[],["result",4]]],[11,"into","","",45,[[]]],[11,"try_into","","",45,[[],["result",4]]],[11,"into_iter","","",45,[[]]],[11,"type_id","","",45,[[],["typeid",3]]],[11,"from","","",33,[[]]],[11,"borrow","","",33,[[]]],[11,"borrow_mut","","",33,[[]]],[11,"try_from","","",33,[[],["result",4]]],[11,"into","","",33,[[]]],[11,"try_into","","",33,[[],["result",4]]],[11,"type_id","","",33,[[],["typeid",3]]],[11,"from","","",35,[[]]],[11,"borrow","","",35,[[]]],[11,"borrow_mut","","",35,[[]]],[11,"try_from","","",35,[[],["result",4]]],[11,"into","","",35,[[]]],[11,"try_into","","",35,[[],["result",4]]],[11,"type_id","","",35,[[],["typeid",3]]],[11,"from","","",34,[[]]],[11,"borrow","","",34,[[]]],[11,"borrow_mut","","",34,[[]]],[11,"try_from","","",34,[[],["result",4]]],[11,"into","","",34,[[]]],[11,"try_into","","",34,[[],["result",4]]],[11,"type_id","","",34,[[],["typeid",3]]],[11,"from","","",37,[[]]],[11,"borrow","","",37,[[]]],[11,"borrow_mut","","",37,[[]]],[11,"try_from","","",37,[[],["result",4]]],[11,"into","","",37,[[]]],[11,"try_into","","",37,[[],["result",4]]],[11,"type_id","","",37,[[],["typeid",3]]],[11,"from","","",36,[[]]],[11,"borrow","","",36,[[]]],[11,"borrow_mut","","",36,[[]]],[11,"try_from","","",36,[[],["result",4]]],[11,"into","","",36,[[]]],[11,"try_into","","",36,[[],["result",4]]],[11,"type_id","","",36,[[],["typeid",3]]],[11,"from","","",38,[[]]],[11,"borrow","","",38,[[]]],[11,"borrow_mut","","",38,[[]]],[11,"try_from","","",38,[[],["result",4]]],[11,"into","","",38,[[]]],[11,"try_into","","",38,[[],["result",4]]],[11,"type_id","","",38,[[],["typeid",3]]],[11,"fmt","","",1,[[["formatter",3]],["result",6]]],[11,"fmt","","",0,[[["formatter",3]],["result",6]]],[11,"fmt","","",2,[[["formatter",3]],["result",6]]],[11,"fmt","","",39,[[["formatter",3]],["result",6]]],[11,"fmt","","",3,[[["formatter",3]],["result",6]]],[11,"fmt","","",4,[[["formatter",3]],["result",6]]],[11,"fmt","","",5,[[["formatter",3]],["result",6]]],[11,"fmt","","",6,[[["formatter",3]],["result",6]]],[11,"fmt","","",40,[[["formatter",3]],["result",6]]],[11,"fmt","","",8,[[["formatter",3]],["result",6]]],[11,"fmt","","",7,[[["formatter",3]],["result",6]]],[11,"fmt","","",9,[[["formatter",3]],["result",6]]],[11,"fmt","","",10,[[["formatter",3]],["result",6]]],[11,"fmt","","",11,[[["formatter",3]],["result",6]]],[11,"fmt","","",12,[[["formatter",3]],["result",6]]],[11,"fmt","","",13,[[["formatter",3]],["result",6]]],[11,"fmt","","",41,[[["formatter",3]],["result",6]]],[11,"fmt","","",14,[[["formatter",3]],["result",6]]],[11,"fmt","","",15,[[["formatter",3]],["result",6]]],[11,"fmt","","",16,[[["formatter",3]],["result",6]]],[11,"fmt","","",42,[[["formatter",3]],["result",6]]],[11,"fmt","","",17,[[["formatter",3]],["result",6]]],[11,"fmt","","",18,[[["formatter",3]],["result",6]]],[11,"fmt","","",19,[[["formatter",3]],["result",6]]],[11,"fmt","","",20,[[["formatter",3]],["result",6]]],[11,"fmt","","",21,[[["formatter",3]],["result",6]]],[11,"fmt","","",22,[[["formatter",3]],["result",6]]],[11,"fmt","","",23,[[["formatter",3]],["result",6]]],[11,"fmt","","",24,[[["formatter",3]],["result",6]]],[11,"fmt","","",43,[[["formatter",3]],["result",6]]],[11,"fmt","","",25,[[["formatter",3]],["result",6]]],[11,"fmt","","",26,[[["formatter",3]],["result",6]]],[11,"fmt","","",27,[[["formatter",3]],["result",6]]],[11,"fmt","","",28,[[["formatter",3]],["result",6]]],[11,"fmt","","",29,[[["formatter",3]],["result",6]]],[11,"fmt","","",44,[[["formatter",3]],["result",6]]],[11,"fmt","","",30,[[["formatter",3]],["result",6]]],[11,"fmt","","",31,[[["formatter",3]],["result",6]]],[11,"fmt","","",32,[[["formatter",3]],["result",6]]],[11,"fmt","","",45,[[["formatter",3]],["result",6]]],[11,"fmt","","",33,[[["formatter",3]],["result",6]]],[11,"fmt","","",35,[[["formatter",3]],["result",6]]],[11,"fmt","","",34,[[["formatter",3]],["result",6]]],[11,"fmt","","",37,[[["formatter",3]],["result",6]]],[11,"fmt","","",36,[[["formatter",3]],["result",6]]],[11,"fmt","","",38,[[["formatter",3]],["result",6]]],[11,"fmt","","",4,[[["formatter",3]],["result",6]]],[11,"fmt","","",2,[[["formatter",3]],["result",6]]],[11,"fmt","","",33,[[["formatter",3]],["result",6]]],[11,"eq","","",7,[[["cachetype",4]],["bool",15]]],[11,"eq","","",15,[[["topologytype",4]],["bool",15]]],[11,"eq","","",34,[[["hypervisor",4]],["bool",15]]],[11,"ne","","",34,[[["hypervisor",4]],["bool",15]]],[11,"eq","","",36,[[["l2associativity",4]],["bool",15]]],[11,"next","","Iterate over all cache information.",39,[[],[["cacheinfo",3],["option",4]]]],[11,"next","","Iterate over all caches for this CPU. Note: cpuid is …",40,[[],[["option",4],["cacheparameter",3]]]],[11,"next","","",41,[[],[["option",4],["extendedtopologylevel",3]]]],[11,"next","","",42,[[],[["option",4],["extendedstate",3]]]],[11,"next","","",43,[[],[["option",4],["sgxsectioninfo",4]]]],[11,"next","","Iterate over each sub-leaf with an  address translation …",44,[[],[["datinfo",3],["option",4]]]],[11,"next","","Iterate over all SoC vendor specific attributes.",45,[[],[["option",4],["cpuidresult",3]]]],[11,"clone","","",0,[[],["cpuidresult",3]]],[11,"clone","","",3,[[],["cacheinfotype",4]]],[11,"clone","","",4,[[],["cacheinfo",3]]],[11,"clone","","",8,[[],["cacheparameter",3]]],[11,"default","","",1,[[],["cpuid",3]]],[11,"default","","",0,[[],["cpuidresult",3]]],[11,"default","","",2,[[],["vendorinfo",3]]],[11,"default","","",39,[[],["cacheinfoiter",3]]],[11,"default","","",3,[[],["cacheinfotype",4]]],[11,"default","","",4,[[],["cacheinfo",3]]],[11,"default","","",5,[[],["processorserial",3]]],[11,"default","","",6,[[],["featureinfo",3]]],[11,"default","","",40,[[],["cacheparametersiter",3]]],[11,"default","","",8,[[],["cacheparameter",3]]],[11,"default","","",7,[[],["cachetype",4]]],[11,"default","","",9,[[],["monitormwaitinfo",3]]],[11,"default","","",10,[[],["thermalpowerinfo",3]]],[11,"default","","",11,[[],["extendedfeatures",3]]],[11,"default","","",12,[[],["directcacheaccessinfo",3]]],[11,"default","","",13,[[],["performancemonitoringinfo",3]]],[11,"default","","",41,[[],["extendedtopologyiter",3]]],[11,"default","","",14,[[],["extendedtopologylevel",3]]],[11,"default","","",15,[[],["topologytype",4]]],[11,"default","","",16,[[],["extendedstateinfo",3]]],[11,"default","","",42,[[],["extendedstateiter",3]]],[11,"default","","",17,[[],["extendedstate",3]]],[11,"default","","",18,[[],["rdtmonitoringinfo",3]]],[11,"default","","",19,[[],["l3monitoringinfo",3]]],[11,"default","","",20,[[],["rdtallocationinfo",3]]],[11,"default","","",21,[[],["l3catinfo",3]]],[11,"default","","",22,[[],["l2catinfo",3]]],[11,"default","","",23,[[],["membwallocationinfo",3]]],[11,"default","","",24,[[],["sgxinfo",3]]],[11,"default","","",43,[[],["sgxsectioniter",3]]],[11,"default","","",25,[[],["sgxsectioninfo",4]]],[11,"default","","",26,[[],["epcsection",3]]],[11,"default","","",27,[[],["processortraceinfo",3]]],[11,"default","","",28,[[],["tscinfo",3]]],[11,"default","","",29,[[],["processorfrequencyinfo",3]]],[11,"default","","",44,[[],["datiter",3]]],[11,"default","","",30,[[],["datinfo",3]]],[11,"default","","",31,[[],["dattype",4]]],[11,"default","","",32,[[],["socvendorinfo",3]]],[11,"default","","",45,[[],["socvendorattributesiter",3]]],[11,"default","","",33,[[],["socvendorbrand",3]]],[11,"default","","",37,[[],["extendedfunctioninfo",3]]],[11,"default","","",36,[[],["l2associativity",4]]],[11,"default","","",38,[[],["memoryencryptioninfo",3]]]],"p":[[3,"CpuIdResult"],[3,"CpuId"],[3,"VendorInfo"],[4,"CacheInfoType"],[3,"CacheInfo"],[3,"ProcessorSerial"],[3,"FeatureInfo"],[4,"CacheType"],[3,"CacheParameter"],[3,"MonitorMwaitInfo"],[3,"ThermalPowerInfo"],[3,"ExtendedFeatures"],[3,"DirectCacheAccessInfo"],[3,"PerformanceMonitoringInfo"],[3,"ExtendedTopologyLevel"],[4,"TopologyType"],[3,"ExtendedStateInfo"],[3,"ExtendedState"],[3,"RdtMonitoringInfo"],[3,"L3MonitoringInfo"],[3,"RdtAllocationInfo"],[3,"L3CatInfo"],[3,"L2CatInfo"],[3,"MemBwAllocationInfo"],[3,"SgxInfo"],[4,"SgxSectionInfo"],[3,"EpcSection"],[3,"ProcessorTraceInfo"],[3,"TscInfo"],[3,"ProcessorFrequencyInfo"],[3,"DatInfo"],[4,"DatType"],[3,"SoCVendorInfo"],[3,"SoCVendorBrand"],[4,"Hypervisor"],[3,"HypervisorInfo"],[4,"L2Associativity"],[3,"ExtendedFunctionInfo"],[3,"MemoryEncryptionInfo"],[3,"CacheInfoIter"],[3,"CacheParametersIter"],[3,"ExtendedTopologyIter"],[3,"ExtendedStateIter"],[3,"SgxSectionIter"],[3,"DatIter"],[3,"SoCVendorAttributesIter"]]},\
"trapframe":{"doc":"","i":[[3,"TrapFrame","trapframe","Trap frame of kernel interrupt",null,null],[12,"rax","","",0,null],[12,"rbx","","",0,null],[12,"rcx","","",0,null],[12,"rdx","","",0,null],[12,"rsi","","",0,null],[12,"rdi","","",0,null],[12,"rbp","","",0,null],[12,"rsp","","",0,null],[12,"r8","","",0,null],[12,"r9","","",0,null],[12,"r10","","",0,null],[12,"r11","","",0,null],[12,"r12","","",0,null],[12,"r13","","",0,null],[12,"r14","","",0,null],[12,"r15","","",0,null],[12,"_pad","","",0,null],[12,"trap_num","","",0,null],[12,"error_code","","",0,null],[12,"rip","","",0,null],[12,"cs","","",0,null],[12,"rflags","","",0,null],[5,"init","","Initialize interrupt handling on x86_64.",null,[[]]],[3,"UserContext","","User space context",null,null],[12,"general","","",1,null],[12,"trap_num","","",1,null],[12,"error_code","","",1,null],[3,"GeneralRegs","","General registers",null,null],[12,"rax","","",2,null],[12,"rbx","","",2,null],[12,"rcx","","",2,null],[12,"rdx","","",2,null],[12,"rsi","","",2,null],[12,"rdi","","",2,null],[12,"rbp","","",2,null],[12,"rsp","","",2,null],[12,"r8","","",2,null],[12,"r9","","",2,null],[12,"r10","","",2,null],[12,"r11","","",2,null],[12,"r12","","",2,null],[12,"r13","","",2,null],[12,"r14","","",2,null],[12,"r15","","",2,null],[12,"rip","","",2,null],[12,"rflags","","",2,null],[12,"fsbase","","",2,null],[12,"gsbase","","",2,null],[11,"from","","",0,[[]]],[11,"borrow","","",0,[[]]],[11,"borrow_mut","","",0,[[]]],[11,"try_from","","",0,[[],["result",4]]],[11,"into","","",0,[[]]],[11,"try_into","","",0,[[],["result",4]]],[11,"type_id","","",0,[[],["typeid",3]]],[11,"to_owned","","",0,[[]]],[11,"clone_into","","",0,[[]]],[11,"from","","",1,[[]]],[11,"borrow","","",1,[[]]],[11,"borrow_mut","","",1,[[]]],[11,"try_from","","",1,[[],["result",4]]],[11,"into","","",1,[[]]],[11,"try_into","","",1,[[],["result",4]]],[11,"type_id","","",1,[[],["typeid",3]]],[11,"to_owned","","",1,[[]]],[11,"clone_into","","",1,[[]]],[11,"from","","",2,[[]]],[11,"borrow","","",2,[[]]],[11,"borrow_mut","","",2,[[]]],[11,"try_from","","",2,[[],["result",4]]],[11,"into","","",2,[[]]],[11,"try_into","","",2,[[],["result",4]]],[11,"type_id","","",2,[[],["typeid",3]]],[11,"to_owned","","",2,[[]]],[11,"clone_into","","",2,[[]]],[11,"fmt","","",0,[[["formatter",3]],["result",6]]],[11,"fmt","","",1,[[["formatter",3]],["result",6]]],[11,"fmt","","",2,[[["formatter",3]],["result",6]]],[11,"eq","","",1,[[["usercontext",3]],["bool",15]]],[11,"ne","","",1,[[["usercontext",3]],["bool",15]]],[11,"eq","","",2,[[["generalregs",3]],["bool",15]]],[11,"ne","","",2,[[["generalregs",3]],["bool",15]]],[11,"clone","","",0,[[],["trapframe",3]]],[11,"clone","","",1,[[],["usercontext",3]]],[11,"clone","","",2,[[],["generalregs",3]]],[11,"default","","",0,[[],["trapframe",3]]],[11,"default","","",1,[[],["usercontext",3]]],[11,"default","","",2,[[],["generalregs",3]]],[11,"run","","Go to user space with the context, and come back when a …",1,[[]]],[11,"get_syscall_num","","Get number of syscall",1,[[],["usize",15]]],[11,"get_syscall_ret","","Get return value of syscall",1,[[],["usize",15]]],[11,"set_syscall_ret","","Set return value of syscall",1,[[["usize",15]]]],[11,"get_syscall_args","","Get syscall args",1,[[]]],[11,"set_ip","","Set instruction pointer",1,[[["usize",15]]]],[11,"set_sp","","Set stack pointer",1,[[["usize",15]]]],[11,"get_sp","","Get stack pointer",1,[[],["usize",15]]],[11,"set_tls","","Set tls pointer",1,[[["usize",15]]]]],"p":[[3,"TrapFrame"],[3,"UserContext"],[3,"GeneralRegs"]]},\
"x86_64":{"doc":"This crate provides x86_64 specific functions and data …","i":[[0,"addr","x86_64","Physical and virtual addresses manipulation",null,null],[3,"VirtAddr","x86_64::addr","A canonical 64-bit virtual memory address.",null,null],[3,"PhysAddr","","A 64-bit physical memory address.",null,null],[3,"VirtAddrNotValid","","A passed <code>u64</code> was not a valid virtual address.",null,null],[11,"new","","Creates a new canonical virtual address.",0,[[["u64",15]],["virtaddr",3]]],[11,"try_new","","Tries to create a new canonical virtual address.",0,[[["u64",15]],[["virtaddr",3],["virtaddrnotvalid",3],["result",4]]]],[11,"new_truncate","","Creates a new canonical virtual address, throwing out …",0,[[["u64",15]],["virtaddr",3]]],[11,"new_unsafe","","Creates a new virtual address, without any checks.",0,[[["u64",15]],["virtaddr",3]]],[11,"zero","","Creates a virtual address that points to <code>0</code>.",0,[[],["virtaddr",3]]],[11,"as_u64","","Converts the address to an <code>u64</code>.",0,[[],["u64",15]]],[11,"from_ptr","","Creates a virtual address from the given pointer",0,[[]]],[11,"as_ptr","","Converts the address to a raw pointer.",0,[[]]],[11,"as_mut_ptr","","Converts the address to a mutable raw pointer.",0,[[]]],[11,"is_null","","Convenience method for checking if a virtual address is …",0,[[],["bool",15]]],[11,"align_up","","Aligns the virtual address upwards to the given alignment.",0,[[]]],[11,"align_down","","Aligns the virtual address downwards to the given …",0,[[]]],[11,"is_aligned","","Checks whether the virtual address has the demanded …",0,[[],["bool",15]]],[11,"page_offset","","Returns the 12-bit page offset of this virtual address.",0,[[],["pageoffset",3]]],[11,"p1_index","","Returns the 9-bit level 1 page table index.",0,[[],["pagetableindex",3]]],[11,"p2_index","","Returns the 9-bit level 2 page table index.",0,[[],["pagetableindex",3]]],[11,"p3_index","","Returns the 9-bit level 3 page table index.",0,[[],["pagetableindex",3]]],[11,"p4_index","","Returns the 9-bit level 4 page table index.",0,[[],["pagetableindex",3]]],[3,"PhysAddrNotValid","","A passed <code>u64</code> was not a valid physical address.",null,null],[11,"new","","Creates a new physical address.",1,[[["u64",15]],["physaddr",3]]],[11,"new_truncate","","Creates a new physical address, throwing bits 52..64 away.",1,[[["u64",15]],["physaddr",3]]],[11,"new_unsafe","","Creates a new physical address, without any checks.",1,[[["u64",15]],["physaddr",3]]],[11,"try_new","","Tries to create a new physical address.",1,[[["u64",15]],[["result",4],["physaddr",3],["physaddrnotvalid",3]]]],[11,"zero","","Creates a physical address that points to <code>0</code>.",1,[[],["physaddr",3]]],[11,"as_u64","","Converts the address to an <code>u64</code>.",1,[[],["u64",15]]],[11,"is_null","","Convenience method for checking if a physical address is …",1,[[],["bool",15]]],[11,"align_up","","Aligns the physical address upwards to the given …",1,[[]]],[11,"align_down","","Aligns the physical address downwards to the given …",1,[[]]],[11,"is_aligned","","Checks whether the physical address has the demanded …",1,[[],["bool",15]]],[5,"align_down","","Align address downwards.",null,[[["u64",15]],["u64",15]]],[5,"align_up","","Align address upwards.",null,[[["u64",15]],["u64",15]]],[0,"instructions","x86_64","Special x86_64 instructions.",null,null],[0,"interrupts","x86_64::instructions","Enabling and disabling interrupts",null,null],[5,"are_enabled","x86_64::instructions::interrupts","Returns whether interrupts are enabled.",null,[[],["bool",15]]],[5,"enable","","Enable interrupts.",null,[[]]],[5,"disable","","Disable interrupts.",null,[[]]],[5,"without_interrupts","","Run a closure with disabled interrupts.",null,[[]]],[5,"enable_and_hlt","","Atomically enable interrupts and put the CPU to sleep",null,[[]]],[5,"int3","","Cause a breakpoint exception by invoking the <code>int3</code> …",null,[[]]],[0,"port","x86_64::instructions","Access to I/O ports",null,null],[3,"PortReadOnly","x86_64::instructions::port","A read only I/O port.",null,null],[3,"PortWriteOnly","","A write only I/O port.",null,null],[3,"Port","","An I/O port.",null,null],[11,"new","","Creates a read only I/O port with the given port number.",2,[[["u16",15]],["portreadonly",3]]],[11,"read","","Reads from the port.",2,[[]]],[11,"new","","Creates a write only I/O port with the given port number.",3,[[["u16",15]],["portwriteonly",3]]],[11,"write","","Writes to the port.",3,[[]]],[11,"new","","Creates an I/O port with the given port number.",4,[[["u16",15]],["port",3]]],[11,"read","","Reads from the port.",4,[[]]],[11,"write","","Writes to the port.",4,[[]]],[0,"random","x86_64::instructions","Support for build-in RNGs",null,null],[3,"RdRand","x86_64::instructions::random","Used to obtain random numbers using x86_64\'s RDRAND opcode",null,null],[11,"new","","Creates Some(RdRand) if RDRAND is supported, None …",5,[[],["option",4]]],[11,"get_u64","","Uniformly sampled u64. May fail in rare circumstances or …",5,[[],[["option",4],["u64",15]]]],[11,"get_u32","","Uniformly sampled u32. May fail in rare circumstances or …",5,[[],[["u32",15],["option",4]]]],[11,"get_u16","","Uniformly sampled u16. May fail in rare circumstances or …",5,[[],[["option",4],["u16",15]]]],[0,"segmentation","x86_64::instructions","Provides functions to read and write segment registers.",null,null],[5,"set_cs","x86_64::instructions::segmentation","Reload code segment register.",null,[[["segmentselector",3]]]],[5,"load_ss","","Reload stack segment register.",null,[[["segmentselector",3]]]],[5,"load_ds","","Reload data segment register.",null,[[["segmentselector",3]]]],[5,"load_es","","Reload es segment register.",null,[[["segmentselector",3]]]],[5,"load_fs","","Reload fs segment register.",null,[[["segmentselector",3]]]],[5,"load_gs","","Reload gs segment register.",null,[[["segmentselector",3]]]],[5,"swap_gs","","Swap <code>KernelGsBase</code> MSR and <code>GsBase</code> MSR.",null,[[]]],[5,"cs","","Returns the current value of the code segment register.",null,[[],["segmentselector",3]]],[5,"wrfsbase","","Writes the FS segment base address",null,[[["u64",15]]]],[5,"rdfsbase","","Reads the FS segment base address",null,[[],["u64",15]]],[5,"wrgsbase","","Writes the GS segment base address",null,[[["u64",15]]]],[5,"rdgsbase","","Reads the GS segment base address",null,[[],["u64",15]]],[0,"tables","x86_64::instructions","Functions to load GDT, IDT, and TSS structures.",null,null],[5,"lgdt","x86_64::instructions::tables","Load a GDT.",null,[[["descriptortablepointer",3]]]],[5,"lidt","","Load an IDT.",null,[[["descriptortablepointer",3]]]],[5,"load_tss","","Load the task state register using the <code>ltr</code> instruction.",null,[[["segmentselector",3]]]],[0,"tlb","x86_64::instructions","Functions to flush the translation lookaside buffer (TLB).",null,null],[5,"flush","x86_64::instructions::tlb","Invalidate the given address in the TLB using the <code>invlpg</code> …",null,[[["virtaddr",3]]]],[5,"flush_all","","Invalidate the TLB completely by reloading the CR3 …",null,[[]]],[4,"InvPicdCommand","","The Invalidate PCID Command to execute.",null,null],[13,"Address","","The logical processor invalidates mappings—except …",6,null],[13,"Single","","The logical processor invalidates all mappings—except …",6,null],[13,"All","","The logical processor invalidates all …",6,null],[13,"AllExceptGlobal","","The logical processor invalidates all mappings—except …",6,null],[3,"Pcid","","Structure of a PCID. A PCID has to be <= 4096 for x86_64.",null,null],[11,"new","","Create a new PCID. Will result in a failure if the value …",7,[[["u16",15]],[["pcid",3],["str",15],["result",4]]]],[11,"value","","Get the value of the current PCID.",7,[[],["u16",15]]],[5,"flush_pcid","","Invalidate the given address in the TLB using the <code>invpcid</code> …",null,[[["invpicdcommand",4]]]],[5,"hlt","x86_64::instructions","Halts the CPU until the next interrupt arrives.",null,[[]]],[5,"nop","","Executes the <code>nop</code> instructions, which performs no …",null,[[]]],[5,"bochs_breakpoint","","Emits a \'magic breakpoint\' instruction for the Bochs CPU …",null,[[]]],[5,"read_rip","","Gets the current instruction pointer. Note that this is …",null,[[],["virtaddr",3]]],[0,"registers","x86_64","Access to various system and model specific registers.",null,null],[0,"control","x86_64::registers","Functions to read and write control registers.",null,null],[3,"Cr0","x86_64::registers::control","Various control flags modifying the basic operation of …",null,null],[3,"Cr0Flags","","Configuration flags of the Cr0 register.",null,null],[18,"PROTECTED_MODE_ENABLE","","Enables protected mode.",8,null],[18,"MONITOR_COPROCESSOR","","Enables monitoring of the coprocessor, typical for x87 …",8,null],[18,"EMULATE_COPROCESSOR","","Force all x87 and MMX instructions to cause an exception.",8,null],[18,"TASK_SWITCHED","","Automatically set to 1 on <em>hardware</em> task switch.",8,null],[18,"NUMERIC_ERROR","","Enables the native error reporting mechanism for x87 FPU …",8,null],[18,"WRITE_PROTECT","","Controls whether supervisor-level writes to read-only …",8,null],[18,"ALIGNMENT_MASK","","Enables automatic alignment checking.",8,null],[18,"NOT_WRITE_THROUGH","","Ignored. Used to control write-back/write-through cache …",8,null],[18,"CACHE_DISABLE","","Disables internal caches (only for some cases).",8,null],[18,"PAGING","","Enables page translation.",8,null],[11,"empty","","Returns an empty set of flags",8,[[],["cr0flags",3]]],[11,"all","","Returns the set containing all flags.",8,[[],["cr0flags",3]]],[11,"bits","","Returns the raw value of the flags currently stored.",8,[[],["u64",15]]],[11,"from_bits","","Convert from underlying bit representation, unless that …",8,[[["u64",15]],[["option",4],["cr0flags",3]]]],[11,"from_bits_truncate","","Convert from underlying bit representation, dropping any …",8,[[["u64",15]],["cr0flags",3]]],[11,"from_bits_unchecked","","Convert from underlying bit representation, preserving all…",8,[[["u64",15]],["cr0flags",3]]],[11,"is_empty","","Returns <code>true</code> if no flags are currently stored.",8,[[],["bool",15]]],[11,"is_all","","Returns <code>true</code> if all flags are currently set.",8,[[],["bool",15]]],[11,"intersects","","Returns <code>true</code> if there are flags common to both <code>self</code> and …",8,[[["cr0flags",3]],["bool",15]]],[11,"contains","","Returns <code>true</code> all of the flags in <code>other</code> are contained …",8,[[["cr0flags",3]],["bool",15]]],[11,"insert","","Inserts the specified flags in-place.",8,[[["cr0flags",3]]]],[11,"remove","","Removes the specified flags in-place.",8,[[["cr0flags",3]]]],[11,"toggle","","Toggles the specified flags in-place.",8,[[["cr0flags",3]]]],[11,"set","","Inserts or removes the specified flags depending on the …",8,[[["bool",15],["cr0flags",3]]]],[3,"Cr2","","Contains the Page Fault Linear Address (PFLA).",null,null],[3,"Cr3","","Contains the physical address of the level 4 page table.",null,null],[3,"Cr3Flags","","Controls cache settings for the level 4 page table.",null,null],[18,"PAGE_LEVEL_WRITETHROUGH","","Use a writethrough cache policy for the P4 table (else a …",9,null],[18,"PAGE_LEVEL_CACHE_DISABLE","","Disable caching for the P4 table.",9,null],[11,"empty","","Returns an empty set of flags",9,[[],["cr3flags",3]]],[11,"all","","Returns the set containing all flags.",9,[[],["cr3flags",3]]],[11,"bits","","Returns the raw value of the flags currently stored.",9,[[],["u64",15]]],[11,"from_bits","","Convert from underlying bit representation, unless that …",9,[[["u64",15]],[["option",4],["cr3flags",3]]]],[11,"from_bits_truncate","","Convert from underlying bit representation, dropping any …",9,[[["u64",15]],["cr3flags",3]]],[11,"from_bits_unchecked","","Convert from underlying bit representation, preserving all…",9,[[["u64",15]],["cr3flags",3]]],[11,"is_empty","","Returns <code>true</code> if no flags are currently stored.",9,[[],["bool",15]]],[11,"is_all","","Returns <code>true</code> if all flags are currently set.",9,[[],["bool",15]]],[11,"intersects","","Returns <code>true</code> if there are flags common to both <code>self</code> and …",9,[[["cr3flags",3]],["bool",15]]],[11,"contains","","Returns <code>true</code> all of the flags in <code>other</code> are contained …",9,[[["cr3flags",3]],["bool",15]]],[11,"insert","","Inserts the specified flags in-place.",9,[[["cr3flags",3]]]],[11,"remove","","Removes the specified flags in-place.",9,[[["cr3flags",3]]]],[11,"toggle","","Toggles the specified flags in-place.",9,[[["cr3flags",3]]]],[11,"set","","Inserts or removes the specified flags depending on the …",9,[[["bool",15],["cr3flags",3]]]],[3,"Cr4","","Various control flags modifying the basic operation of …",null,null],[3,"Cr4Flags","","Controls cache settings for the level 4 page table.",null,null],[18,"VIRTUAL_8086_MODE_EXTENSIONS","","Enables hardware-supported performance enhancements for …",10,null],[18,"PROTECTED_MODE_VIRTUAL_INTERRUPTS","","Enables support for protected-mode virtual interrupts.",10,null],[18,"TIMESTAMP_DISABLE","","When set, only privilege-level 0 can execute the RDTSC or …",10,null],[18,"DEBUGGING_EXTENSIONS","","Enables I/O breakpoint capability and enforces treatment …",10,null],[18,"PAGE_SIZE_EXTENSION","","Enables the use of 4MB physical frames; ignored in long …",10,null],[18,"PHYSICAL_ADDRESS_EXTENSION","","Enables physical address extension and 2MB physical …",10,null],[18,"MACHINE_CHECK_EXCEPTION","","Enables the machine-check exception mechanism.",10,null],[18,"PAGE_GLOBAL","","Enables the global-page mechanism, which allows to make …",10,null],[18,"PERFORMANCE_MONITOR_COUNTER","","Allows software running at any privilege level to use the …",10,null],[18,"OSFXSR","","Enable the use of legacy SSE instructions; allows using …",10,null],[18,"OSXMMEXCPT_ENABLE","","Enables the SIMD floating-point exception (#XF) for …",10,null],[18,"USER_MODE_INSTRUCTION_PREVENTION","","Prevents the execution of the SGDT, SIDT, SLDT, SMSW, and …",10,null],[18,"L5_PAGING","","Enables 5-level paging on supported CPUs.",10,null],[18,"VIRTUAL_MACHINE_EXTENSIONS","","Enables VMX insturctions.",10,null],[18,"SAFER_MODE_EXTENSIONS","","Enables SMX instructions.",10,null],[18,"FSGSBASE","","Enables software running in 64-bit mode at any privilege …",10,null],[18,"PCID","","Enables process-context identifiers (PCIDs).",10,null],[18,"OSXSAVE","","Enables extendet processor state management instructions, …",10,null],[18,"SUPERVISOR_MODE_EXECUTION_PROTECTION","","Prevents the execution of instructions that reside in …",10,null],[18,"SUPERVISOR_MODE_ACCESS_PREVENTION","","Enables restrictions for supervisor-mode software when …",10,null],[18,"PROTECTION_KEY","","Enables 4-level paging to associate each linear address …",10,null],[11,"empty","","Returns an empty set of flags",10,[[],["cr4flags",3]]],[11,"all","","Returns the set containing all flags.",10,[[],["cr4flags",3]]],[11,"bits","","Returns the raw value of the flags currently stored.",10,[[],["u64",15]]],[11,"from_bits","","Convert from underlying bit representation, unless that …",10,[[["u64",15]],[["cr4flags",3],["option",4]]]],[11,"from_bits_truncate","","Convert from underlying bit representation, dropping any …",10,[[["u64",15]],["cr4flags",3]]],[11,"from_bits_unchecked","","Convert from underlying bit representation, preserving all…",10,[[["u64",15]],["cr4flags",3]]],[11,"is_empty","","Returns <code>true</code> if no flags are currently stored.",10,[[],["bool",15]]],[11,"is_all","","Returns <code>true</code> if all flags are currently set.",10,[[],["bool",15]]],[11,"intersects","","Returns <code>true</code> if there are flags common to both <code>self</code> and …",10,[[["cr4flags",3]],["bool",15]]],[11,"contains","","Returns <code>true</code> all of the flags in <code>other</code> are contained …",10,[[["cr4flags",3]],["bool",15]]],[11,"insert","","Inserts the specified flags in-place.",10,[[["cr4flags",3]]]],[11,"remove","","Removes the specified flags in-place.",10,[[["cr4flags",3]]]],[11,"toggle","","Toggles the specified flags in-place.",10,[[["cr4flags",3]]]],[11,"set","","Inserts or removes the specified flags depending on the …",10,[[["cr4flags",3],["bool",15]]]],[0,"model_specific","x86_64::registers","Functions to read and write model specific registers.",null,null],[3,"Msr","x86_64::registers::model_specific","A model specific register.",null,null],[11,"new","","Create an instance from a register.",11,[[["u32",15]],["msr",3]]],[3,"Efer","","The Extended Feature Enable Register.",null,null],[3,"FsBase","","FS.Base Model Specific Register.",null,null],[3,"GsBase","","GS.Base Model Specific Register.",null,null],[3,"KernelGsBase","","KernelGsBase Model Specific Register.",null,null],[3,"Star","","Syscall Register: STAR",null,null],[3,"LStar","","Syscall Register: LSTAR",null,null],[3,"SFMask","","Syscall Register: SFMASK",null,null],[18,"MSR","","The underlying model specific register.",12,null],[18,"MSR","","The underlying model specific register.",13,null],[18,"MSR","","The underlying model specific register.",14,null],[18,"MSR","","The underlying model specific register.",15,null],[18,"MSR","","The underlying model specific register.",16,null],[18,"MSR","","The underlying model specific register.",17,null],[18,"MSR","","The underlying model specific register.",18,null],[3,"EferFlags","","Flags of the Extended Feature Enable Register.",null,null],[18,"SYSTEM_CALL_EXTENSIONS","","Enables the <code>syscall</code> and <code>sysret</code> instructions.",19,null],[18,"LONG_MODE_ENABLE","","Activates long mode, requires activating paging.",19,null],[18,"LONG_MODE_ACTIVE","","Indicates that long mode is active.",19,null],[18,"NO_EXECUTE_ENABLE","","Enables the no-execute page-protection feature.",19,null],[18,"SECURE_VIRTUAL_MACHINE_ENABLE","","Enables SVM extensions.",19,null],[18,"LONG_MODE_SEGMENT_LIMIT_ENABLE","","Enable certain limit checks in 64-bit mode.",19,null],[18,"FAST_FXSAVE_FXRSTOR","","Enable the <code>fxsave</code> and <code>fxrstor</code> instructions to execute …",19,null],[18,"TRANSLATION_CACHE_EXTENSION","","Changes how the <code>invlpg</code> instruction operates on TLB …",19,null],[11,"empty","","Returns an empty set of flags",19,[[],["eferflags",3]]],[11,"all","","Returns the set containing all flags.",19,[[],["eferflags",3]]],[11,"bits","","Returns the raw value of the flags currently stored.",19,[[],["u64",15]]],[11,"from_bits","","Convert from underlying bit representation, unless that …",19,[[["u64",15]],[["eferflags",3],["option",4]]]],[11,"from_bits_truncate","","Convert from underlying bit representation, dropping any …",19,[[["u64",15]],["eferflags",3]]],[11,"from_bits_unchecked","","Convert from underlying bit representation, preserving all…",19,[[["u64",15]],["eferflags",3]]],[11,"is_empty","","Returns <code>true</code> if no flags are currently stored.",19,[[],["bool",15]]],[11,"is_all","","Returns <code>true</code> if all flags are currently set.",19,[[],["bool",15]]],[11,"intersects","","Returns <code>true</code> if there are flags common to both <code>self</code> and …",19,[[["eferflags",3]],["bool",15]]],[11,"contains","","Returns <code>true</code> all of the flags in <code>other</code> are contained …",19,[[["eferflags",3]],["bool",15]]],[11,"insert","","Inserts the specified flags in-place.",19,[[["eferflags",3]]]],[11,"remove","","Removes the specified flags in-place.",19,[[["eferflags",3]]]],[11,"toggle","","Toggles the specified flags in-place.",19,[[["eferflags",3]]]],[11,"set","","Inserts or removes the specified flags depending on the …",19,[[["bool",15],["eferflags",3]]]],[0,"rflags","x86_64::registers","Processor state stored in the RFLAGS register.",null,null],[5,"read","x86_64::registers::rflags","Returns the current value of the RFLAGS register.",null,[[],["rflags",3]]],[5,"read_raw","","Returns the raw current value of the RFLAGS register.",null,[[],["u64",15]]],[5,"write","","Writes the RFLAGS register, preserves reserved bits.",null,[[["rflags",3]]]],[5,"write_raw","","Writes the RFLAGS register.",null,[[["u64",15]]]],[3,"RFlags","","The RFLAGS register.",null,null],[18,"ID","","Processor feature identification flag.",20,null],[18,"VIRTUAL_INTERRUPT_PENDING","","Indicates that an external, maskable interrupt is pending.",20,null],[18,"VIRTUAL_INTERRUPT","","Virtual image of the INTERRUPT_FLAG bit.",20,null],[18,"ALIGNMENT_CHECK","","Enable automatic alignment checking if CR0.AM is set. …",20,null],[18,"VIRTUAL_8086_MODE","","Enable the virtual-8086 mode.",20,null],[18,"RESUME_FLAG","","Allows to restart an instruction following an instrucion …",20,null],[18,"NESTED_TASK","","Used by <code>iret</code> in hardware task switch mode to determine if …",20,null],[18,"IOPL_HIGH","","The high bit of the I/O Privilege Level field.",20,null],[18,"IOPL_LOW","","The low bit of the I/O Privilege Level field.",20,null],[18,"OVERFLOW_FLAG","","Set by hardware to indicate that the sign bit of the …",20,null],[18,"DIRECTION_FLAG","","Determines the order in which strings are processed.",20,null],[18,"INTERRUPT_FLAG","","Enable interrupts.",20,null],[18,"TRAP_FLAG","","Enable single-step mode for debugging.",20,null],[18,"SIGN_FLAG","","Set by hardware if last arithmetic operation resulted in …",20,null],[18,"ZERO_FLAG","","Set by hardware if last arithmetic operation resulted in …",20,null],[18,"AUXILIARY_CARRY_FLAG","","Set by hardware if last arithmetic operation generated a …",20,null],[18,"PARITY_FLAG","","Set by hardware if last result has an even number of 1 …",20,null],[18,"CARRY_FLAG","","Set by hardware if last arithmetic operation generated a …",20,null],[11,"empty","","Returns an empty set of flags",20,[[],["rflags",3]]],[11,"all","","Returns the set containing all flags.",20,[[],["rflags",3]]],[11,"bits","","Returns the raw value of the flags currently stored.",20,[[],["u64",15]]],[11,"from_bits","","Convert from underlying bit representation, unless that …",20,[[["u64",15]],[["option",4],["rflags",3]]]],[11,"from_bits_truncate","","Convert from underlying bit representation, dropping any …",20,[[["u64",15]],["rflags",3]]],[11,"from_bits_unchecked","","Convert from underlying bit representation, preserving all…",20,[[["u64",15]],["rflags",3]]],[11,"is_empty","","Returns <code>true</code> if no flags are currently stored.",20,[[],["bool",15]]],[11,"is_all","","Returns <code>true</code> if all flags are currently set.",20,[[],["bool",15]]],[11,"intersects","","Returns <code>true</code> if there are flags common to both <code>self</code> and …",20,[[["rflags",3]],["bool",15]]],[11,"contains","","Returns <code>true</code> all of the flags in <code>other</code> are contained …",20,[[["rflags",3]],["bool",15]]],[11,"insert","","Inserts the specified flags in-place.",20,[[["rflags",3]]]],[11,"remove","","Removes the specified flags in-place.",20,[[["rflags",3]]]],[11,"toggle","","Toggles the specified flags in-place.",20,[[["rflags",3]]]],[11,"set","","Inserts or removes the specified flags depending on the …",20,[[["bool",15],["rflags",3]]]],[0,"structures","x86_64","Representations of various x86 specific structures and …",null,null],[0,"gdt","x86_64::structures","Types for the Global Descriptor Table and segment …",null,null],[3,"SegmentSelector","x86_64::structures::gdt","Specifies which element to load into a segment from …",null,null],[12,"0","","",21,null],[11,"new","","Creates a new SegmentSelector",21,[[["u16",15],["privilegelevel",4]],["segmentselector",3]]],[11,"index","","Returns the GDT index.",21,[[],["u16",15]]],[11,"rpl","","Returns the requested privilege level.",21,[[],["privilegelevel",4]]],[11,"set_rpl","","Set the privilege level for this Segment selector.",21,[[["privilegelevel",4]]]],[3,"GlobalDescriptorTable","","A 64-bit mode global descriptor table (GDT).",null,null],[11,"new","","Creates an empty GDT.",22,[[],["globaldescriptortable",3]]],[11,"from_raw_slice","","Forms a GDT from a slice of <code>u64</code>.",22,[[],["globaldescriptortable",3]]],[11,"as_raw_slice","","Get a reference to the internal table.",22,[[]]],[11,"add_entry","","Adds the given segment descriptor to the GDT, returning …",22,[[["descriptor",4]],["segmentselector",3]]],[11,"load","","Loads the GDT in the CPU using the <code>lgdt</code> instruction. This …",22,[[]]],[11,"load_unsafe","","Loads the GDT in the CPU using the <code>lgdt</code> instruction. This …",22,[[]]],[4,"Descriptor","","A 64-bit mode segment descriptor.",null,null],[13,"UserSegment","","Descriptor for a code or data segment.",23,null],[13,"SystemSegment","","A system segment descriptor such as a LDT or TSS …",23,null],[3,"DescriptorFlags","","Flags for a GDT descriptor. Not all flags are valid for …",null,null],[18,"ACCESSED","","Set by the processor if this segment has been accessed. …",24,null],[18,"WRITABLE","","For 32-bit data segments, sets the segment as writable. …",24,null],[18,"CONFORMING","","For code segments, sets the segment as “conforming”, …",24,null],[18,"EXECUTABLE","","This flag must be set for code segments and unset for …",24,null],[18,"USER_SEGMENT","","This flag must be set for user segments (in contrast to …",24,null],[18,"DPL_RING_3","","The DPL for this descriptor is Ring 3. In 64-bit mode, …",24,null],[18,"PRESENT","","Must be set for any segment, causes a segment not present …",24,null],[18,"AVAILABLE","","Available for use by the Operating System",24,null],[18,"LONG_MODE","","Must be set for 64-bit code segments, unset otherwise.",24,null],[18,"DEFAULT_SIZE","","Use 32-bit (as opposed to 16-bit) operands. If [<code>LONG_MODE</code>]…",24,null],[18,"GRANULARITY","","Limit field is scaled by 4096 bytes. In 64-bit mode, …",24,null],[18,"LIMIT_0_15","","Bits <code>0..=15</code> of the limit field (ignored in 64-bit mode)",24,null],[18,"LIMIT_16_19","","Bits <code>16..=19</code> of the limit field (ignored in 64-bit mode)",24,null],[18,"BASE_0_23","","Bits <code>0..=23</code> of the base field (ignored in 64-bit mode, …",24,null],[18,"BASE_24_31","","Bits <code>24..=31</code> of the base field (ignored in 64-bit mode, …",24,null],[11,"empty","","Returns an empty set of flags",24,[[],["descriptorflags",3]]],[11,"all","","Returns the set containing all flags.",24,[[],["descriptorflags",3]]],[11,"bits","","Returns the raw value of the flags currently stored.",24,[[],["u64",15]]],[11,"from_bits","","Convert from underlying bit representation, unless that …",24,[[["u64",15]],[["descriptorflags",3],["option",4]]]],[11,"from_bits_truncate","","Convert from underlying bit representation, dropping any …",24,[[["u64",15]],["descriptorflags",3]]],[11,"from_bits_unchecked","","Convert from underlying bit representation, preserving all…",24,[[["u64",15]],["descriptorflags",3]]],[11,"is_empty","","Returns <code>true</code> if no flags are currently stored.",24,[[],["bool",15]]],[11,"is_all","","Returns <code>true</code> if all flags are currently set.",24,[[],["bool",15]]],[11,"intersects","","Returns <code>true</code> if there are flags common to both <code>self</code> and …",24,[[["descriptorflags",3]],["bool",15]]],[11,"contains","","Returns <code>true</code> all of the flags in <code>other</code> are contained …",24,[[["descriptorflags",3]],["bool",15]]],[11,"insert","","Inserts the specified flags in-place.",24,[[["descriptorflags",3]]]],[11,"remove","","Removes the specified flags in-place.",24,[[["descriptorflags",3]]]],[11,"toggle","","Toggles the specified flags in-place.",24,[[["descriptorflags",3]]]],[11,"set","","Inserts or removes the specified flags depending on the …",24,[[["bool",15],["descriptorflags",3]]]],[18,"KERNEL_DATA","","A kernel data segment (64-bit or flat 32-bit)",24,null],[18,"KERNEL_CODE32","","A flat 32-bit kernel code segment",24,null],[18,"KERNEL_CODE64","","A 64-bit kernel code segment",24,null],[18,"USER_DATA","","A user data segment (64-bit or flat 32-bit)",24,null],[18,"USER_CODE32","","A flat 32-bit user code segment",24,null],[18,"USER_CODE64","","A 64-bit user code segment",24,null],[11,"kernel_code_segment","","Creates a segment descriptor for a 64-bit kernel code …",23,[[],["descriptor",4]]],[11,"kernel_data_segment","","Creates a segment descriptor for a kernel data segment …",23,[[],["descriptor",4]]],[11,"user_data_segment","","Creates a segment descriptor for a ring 3 data segment …",23,[[],["descriptor",4]]],[11,"user_code_segment","","Creates a segment descriptor for a 64-bit ring 3 code …",23,[[],["descriptor",4]]],[11,"tss_segment","","Creates a TSS system descriptor for the given TSS.",23,[[["taskstatesegment",3]],["descriptor",4]]],[0,"idt","x86_64::structures","Provides types for the Interrupt Descriptor Table and its …",null,null],[3,"InterruptDescriptorTable","x86_64::structures::idt","An Interrupt Descriptor Table with 256 entries.",null,null],[12,"divide_error","","A divide error (<code>#DE</code>) occurs when the denominator of a DIV …",25,null],[12,"debug","","When the debug-exception mechanism is enabled, a <code>#DB</code> …",25,null],[12,"non_maskable_interrupt","","An non maskable interrupt exception (NMI) occurs as a …",25,null],[12,"breakpoint","","A breakpoint (<code>#BP</code>) exception occurs when an <code>INT3</code> …",25,null],[12,"overflow","","An overflow exception (<code>#OF</code>) occurs as a result of …",25,null],[12,"bound_range_exceeded","","A bound-range exception (<code>#BR</code>) exception can occur as a …",25,null],[12,"invalid_opcode","","An invalid opcode exception (<code>#UD</code>) occurs when an attempt …",25,null],[12,"device_not_available","","A device not available exception (<code>#NM</code>) occurs under any …",25,null],[12,"double_fault","","A double fault (<code>#DF</code>) exception can occur when a second …",25,null],[12,"invalid_tss","","An invalid TSS exception (<code>#TS</code>) occurs only as a result of …",25,null],[12,"segment_not_present","","An segment-not-present exception (<code>#NP</code>) occurs when an …",25,null],[12,"stack_segment_fault","","An stack segment exception (<code>#SS</code>) can occur in the …",25,null],[12,"general_protection_fault","","A general protection fault (<code>#GP</code>) can occur in various …",25,null],[12,"page_fault","","A page fault (<code>#PF</code>) can occur during a memory access in …",25,null],[12,"x87_floating_point","","The x87 Floating-Point Exception-Pending exception (<code>#MF</code>) …",25,null],[12,"alignment_check","","An alignment check exception (<code>#AC</code>) occurs when an …",25,null],[12,"machine_check","","The machine check exception (<code>#MC</code>) is model specific. …",25,null],[12,"simd_floating_point","","The SIMD Floating-Point Exception (<code>#XF</code>) is used to handle …",25,null],[12,"virtualization","","vector nr. 20",25,null],[12,"security_exception","","The Security Exception (<code>#SX</code>) signals security-sensitive …",25,null],[11,"new","","Creates a new IDT filled with non-present entries.",25,[[],["interruptdescriptortable",3]]],[11,"reset","","Resets all entries of this IDT in place.",25,[[]]],[11,"load","","Loads the IDT in the CPU using the <code>lidt</code> command.",25,[[]]],[11,"load_unsafe","","Loads the IDT in the CPU using the <code>lidt</code> command.",25,[[]]],[11,"slice","","Returns slice of IDT entries with the specified range.",25,[[]]],[11,"slice_mut","","Returns a mutable slice of IDT entries with the specified …",25,[[]]],[3,"Entry","","An Interrupt Descriptor Table entry.",null,null],[6,"HandlerFunc","","A handler function for an interrupt or an exception …",null,null],[6,"HandlerFuncWithErrCode","","A handler function for an exception that pushes an error …",null,null],[6,"PageFaultHandlerFunc","","A page fault handler function that pushes a page fault …",null,null],[6,"DivergingHandlerFunc","","A handler function that must not return, e.g. for a …",null,null],[6,"DivergingHandlerFuncWithErrCode","","A handler function with an error code that must not …",null,null],[11,"missing","","Creates a non-present IDT entry (but sets the must-be-one …",26,[[]]],[11,"set_handler_fn","","Set the handler function for the IDT entry and sets the …",26,[[["handlerfunc",6]],["entryoptions",3]]],[11,"set_handler_fn","","Set the handler function for the IDT entry and sets the …",26,[[["handlerfuncwitherrcode",6]],["entryoptions",3]]],[11,"set_handler_fn","","Set the handler function for the IDT entry and sets the …",26,[[["pagefaulthandlerfunc",6]],["entryoptions",3]]],[11,"set_handler_fn","","Set the handler function for the IDT entry and sets the …",26,[[["diverginghandlerfunc",6]],["entryoptions",3]]],[11,"set_handler_fn","","Set the handler function for the IDT entry and sets the …",26,[[["diverginghandlerfuncwitherrcode",6]],["entryoptions",3]]],[3,"EntryOptions","","Represents the options field of an IDT entry.",null,null],[11,"set_present","","Set or reset the preset bit.",27,[[["bool",15]]]],[11,"disable_interrupts","","Let the CPU disable hardware interrupts when the handler …",27,[[["bool",15]]]],[11,"set_privilege_level","","Set the required privilege level (DPL) for invoking the …",27,[[["privilegelevel",4]]]],[11,"set_stack_index","","Assigns a Interrupt Stack Table (IST) stack to this …",27,[[["u16",15]]]],[3,"InterruptStackFrame","","Wrapper type for the interrupt stack frame pushed by the …",null,null],[11,"as_mut","","Gives mutable access to the contents of the interrupt …",28,[[],["interruptstackframevalue",3]]],[3,"InterruptStackFrameValue","","Represents the interrupt stack frame pushed by the CPU on …",null,null],[12,"instruction_pointer","","This value points to the instruction that should be …",29,null],[12,"code_segment","","The code segment selector, padded with zeros.",29,null],[12,"cpu_flags","","The flags register before the interrupt handler was …",29,null],[12,"stack_pointer","","The stack pointer at the time of the interrupt.",29,null],[12,"stack_segment","","The stack segment descriptor at the time of the interrupt …",29,null],[3,"PageFaultErrorCode","","Describes an page fault error code.",null,null],[18,"PROTECTION_VIOLATION","","If this flag is set, the page fault was caused by a …",30,null],[18,"CAUSED_BY_WRITE","","If this flag is set, the memory access that caused the …",30,null],[18,"USER_MODE","","If this flag is set, an access in user mode (CPL=3) …",30,null],[18,"MALFORMED_TABLE","","If this flag is set, the page fault is a result of the …",30,null],[18,"INSTRUCTION_FETCH","","If this flag is set, it indicates that the access that …",30,null],[11,"empty","","Returns an empty set of flags",30,[[],["pagefaulterrorcode",3]]],[11,"all","","Returns the set containing all flags.",30,[[],["pagefaulterrorcode",3]]],[11,"bits","","Returns the raw value of the flags currently stored.",30,[[],["u64",15]]],[11,"from_bits","","Convert from underlying bit representation, unless that …",30,[[["u64",15]],[["pagefaulterrorcode",3],["option",4]]]],[11,"from_bits_truncate","","Convert from underlying bit representation, dropping any …",30,[[["u64",15]],["pagefaulterrorcode",3]]],[11,"from_bits_unchecked","","Convert from underlying bit representation, preserving all…",30,[[["u64",15]],["pagefaulterrorcode",3]]],[11,"is_empty","","Returns <code>true</code> if no flags are currently stored.",30,[[],["bool",15]]],[11,"is_all","","Returns <code>true</code> if all flags are currently set.",30,[[],["bool",15]]],[11,"intersects","","Returns <code>true</code> if there are flags common to both <code>self</code> and …",30,[[["pagefaulterrorcode",3]],["bool",15]]],[11,"contains","","Returns <code>true</code> all of the flags in <code>other</code> are contained …",30,[[["pagefaulterrorcode",3]],["bool",15]]],[11,"insert","","Inserts the specified flags in-place.",30,[[["pagefaulterrorcode",3]]]],[11,"remove","","Removes the specified flags in-place.",30,[[["pagefaulterrorcode",3]]]],[11,"toggle","","Toggles the specified flags in-place.",30,[[["pagefaulterrorcode",3]]]],[11,"set","","Inserts or removes the specified flags depending on the …",30,[[["pagefaulterrorcode",3],["bool",15]]]],[0,"paging","x86_64::structures","Abstractions for page tables and other paging related …",null,null],[0,"frame","x86_64::structures::paging","Abstractions for default-sized and huge physical memory …",null,null],[3,"PhysFrame","x86_64::structures::paging::frame","A physical memory frame.",null,null],[11,"from_start_address","","Returns the frame that starts at the given virtual …",31,[[["physaddr",3]],[["result",4],["addressnotaligned",3]]]],[11,"from_start_address_unchecked","","Returns the frame that starts at the given virtual …",31,[[["physaddr",3]]]],[11,"containing_address","","Returns the frame that contains the given physical …",31,[[["physaddr",3]]]],[11,"start_address","","Returns the start address of the frame.",31,[[],["physaddr",3]]],[11,"size","","Returns the size the frame (4KB, 2MB or 1GB).",31,[[],["u64",15]]],[11,"range","","Returns a range of frames, exclusive <code>end</code>.",31,[[["physframe",3]],["physframerange",3]]],[11,"range_inclusive","","Returns a range of frames, inclusive <code>end</code>.",31,[[["physframe",3]],["physframerangeinclusive",3]]],[3,"PhysFrameRange","","An range of physical memory frames, exclusive the upper …",null,null],[12,"start","","The start of the range, inclusive.",32,null],[12,"end","","The end of the range, exclusive.",32,null],[11,"is_empty","","Returns whether the range contains no frames.",32,[[],["bool",15]]],[3,"PhysFrameRangeInclusive","","An range of physical memory frames, inclusive the upper …",null,null],[12,"start","","The start of the range, inclusive.",33,null],[12,"end","","The start of the range, inclusive.",33,null],[11,"is_empty","","Returns whether the range contains no frames.",33,[[],["bool",15]]],[0,"mapper","x86_64::structures::paging","Abstractions for reading and modifying the mapping of …",null,null],[3,"MappedPageTable","x86_64::structures::paging::mapper","A Mapper implementation that relies on a PhysAddr to …",null,null],[8,"PageTableFrameMapping","","Provides a virtual address mapping for physical page …",null,null],[10,"frame_to_pointer","","Translate the given physical frame to a virtual page …",34,[[["physframe",3]]]],[3,"OffsetPageTable","","A Mapper implementation that requires that the complete …",null,null],[4,"InvalidPageTable","","The given page table was not suitable to create a …",null,null],[13,"NotRecursive","","The given page table was not at an recursive address.",35,null],[13,"NotActive","","The given page table was not active on the CPU.",35,null],[3,"RecursivePageTable","","A recursive page table is a last level page table with an …",null,null],[8,"MapperAllSizes","","An empty convencience trait that requires the <code>Mapper</code> …",null,null],[8,"Translate","","Provides methods for translating virtual addresses.",null,null],[10,"translate","","Return the frame that the given virtual address is mapped …",36,[[["virtaddr",3]],["translateresult",4]]],[11,"translate_addr","","Translates the given virtual address to the physical …",36,[[["virtaddr",3]],[["physaddr",3],["option",4]]]],[4,"TranslateResult","","The return value of the [<code>Translate::translate</code>] function.",null,null],[13,"Mapped","","The virtual address is mapped to a physical frame.",37,null],[12,"frame","x86_64::structures::paging::mapper::TranslateResult","The mapped frame.",38,null],[12,"offset","","The offset whithin the mapped frame.",38,null],[12,"flags","","The entry flags in the lowest-level page table.",38,null],[13,"NotMapped","x86_64::structures::paging::mapper","The given virtual address is not mapped to a physical …",37,null],[13,"InvalidFrameAddress","","The page table entry for the given virtual address points …",37,null],[4,"MappedFrame","","Represents a physical frame mapped in a page table.",null,null],[13,"Size4KiB","","The virtual address is mapped to a 4KiB frame.",39,null],[13,"Size2MiB","","The virtual address is mapped to a \\\"large\\\" 2MiB frame.",39,null],[13,"Size1GiB","","The virtual address is mapped to a \\\"huge\\\" 1GiB frame.",39,null],[11,"start_address","","Returns the start address of the frame.",39,[[],["physaddr",3]]],[11,"size","","Returns the size the frame (4KB, 2MB or 1GB).",39,[[],["u64",15]]],[8,"Mapper","","A trait for common page table operations on pages of size …",null,null],[11,"map_to","","Creates a new mapping in the page table.",40,[[["pagetableflags",3],["page",3],["physframe",3]],[["maptoerror",4],["result",4],["mapperflush",3]]]],[10,"map_to_with_table_flags","","Creates a new mapping in the page table.",40,[[["pagetableflags",3],["page",3],["physframe",3]],[["maptoerror",4],["result",4],["mapperflush",3]]]],[10,"unmap","","Removes a mapping from the page table and returns the …",40,[[["page",3]],[["result",4],["unmaperror",4]]]],[10,"update_flags","","Updates the flags of an existing mapping.",40,[[["page",3],["pagetableflags",3]],[["flagupdateerror",4],["result",4],["mapperflush",3]]]],[10,"set_flags_p4_entry","","Set the flags of an existing page level 4 table entry",40,[[["page",3],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[10,"set_flags_p3_entry","","Set the flags of an existing page table level 3 entry",40,[[["page",3],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[10,"set_flags_p2_entry","","Set the flags of an existing page table level 2 entry",40,[[["page",3],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[10,"translate_page","","Return the frame that the specified page is mapped to.",40,[[["page",3]],[["result",4],["translateerror",4],["physframe",3]]]],[11,"identity_map","","Maps the given frame to the virtual page with the same …",40,[[["physframe",3],["pagetableflags",3]],[["maptoerror",4],["result",4],["mapperflush",3]]]],[3,"MapperFlush","","This type represents a page whose mapping has changed in …",null,null],[11,"flush","","Flush the page from the TLB to ensure that the newest …",41,[[]]],[11,"ignore","","Don\'t flush the TLB and silence the “must be used” …",41,[[]]],[3,"MapperFlushAll","","This type represents a change of a page table requiring a …",null,null],[11,"flush_all","","Flush all pages from the TLB to ensure that the newest …",42,[[]]],[11,"ignore","","Don\'t flush the TLB and silence the “must be used” …",42,[[]]],[4,"MapToError","","This error is returned from <code>map_to</code> and similar methods.",null,null],[13,"FrameAllocationFailed","","An additional frame was needed for the mapping process, …",43,null],[13,"ParentEntryHugePage","","An upper level page table entry has the <code>HUGE_PAGE</code> flag …",43,null],[13,"PageAlreadyMapped","","The given page is already mapped to a physical frame.",43,null],[4,"UnmapError","","An error indicating that an <code>unmap</code> call failed.",null,null],[13,"ParentEntryHugePage","","An upper level page table entry has the <code>HUGE_PAGE</code> flag …",44,null],[13,"PageNotMapped","","The given page is not mapped to a physical frame.",44,null],[13,"InvalidFrameAddress","","The page table entry for the given page points to an …",44,null],[4,"FlagUpdateError","","An error indicating that an <code>update_flags</code> call failed.",null,null],[13,"PageNotMapped","","The given page is not mapped to a physical frame.",45,null],[13,"ParentEntryHugePage","","An upper level page table entry has the <code>HUGE_PAGE</code> flag …",45,null],[4,"TranslateError","","An error indicating that an <code>translate</code> call failed.",null,null],[13,"PageNotMapped","","The given page is not mapped to a physical frame.",46,null],[13,"ParentEntryHugePage","","An upper level page table entry has the <code>HUGE_PAGE</code> flag …",46,null],[13,"InvalidFrameAddress","","The page table entry for the given page points to an …",46,null],[0,"page","x86_64::structures::paging","Abstractions for default-sized and huge virtual memory …",null,null],[8,"PageSize","x86_64::structures::paging::page","Trait for abstracting over the three possible page sizes …",null,null],[18,"SIZE","","The page size in bytes.",47,null],[18,"SIZE_AS_DEBUG_STR","","A string representation of the page size for debug output.",47,null],[8,"NotGiantPageSize","","This trait is implemented for 4KiB and 2MiB pages, but …",null,null],[4,"Size4KiB","","A standard 4KiB page.",null,null],[4,"Size2MiB","","A “huge” 2MiB page.",null,null],[4,"Size1GiB","","A “giant” 1GiB page.",null,null],[3,"Page","","A virtual memory page.",null,null],[18,"SIZE","","The page size in bytes.",48,null],[11,"from_start_address","","Returns the page that starts at the given virtual address.",48,[[["virtaddr",3]],[["result",4],["addressnotaligned",3]]]],[11,"from_start_address_unchecked","","Returns the page that starts at the given virtual address.",48,[[["virtaddr",3]]]],[11,"containing_address","","Returns the page that contains the given virtual address.",48,[[["virtaddr",3]]]],[11,"start_address","","Returns the start address of the page.",48,[[],["virtaddr",3]]],[11,"size","","Returns the size the page (4KB, 2MB or 1GB).",48,[[],["u64",15]]],[11,"p4_index","","Returns the level 4 page table index of this page.",48,[[],["pagetableindex",3]]],[11,"p3_index","","Returns the level 3 page table index of this page.",48,[[],["pagetableindex",3]]],[11,"range","","Returns a range of pages, exclusive <code>end</code>.",48,[[],["pagerange",3]]],[11,"range_inclusive","","Returns a range of pages, inclusive <code>end</code>.",48,[[],["pagerangeinclusive",3]]],[11,"p2_index","","Returns the level 2 page table index of this page.",48,[[],["pagetableindex",3]]],[11,"from_page_table_indices_1gib","","Returns the 1GiB memory page with the specified page …",48,[[["pagetableindex",3]]]],[11,"from_page_table_indices_2mib","","Returns the 2MiB memory page with the specified page …",48,[[["pagetableindex",3]]]],[11,"from_page_table_indices","","Returns the 4KiB memory page with the specified page …",48,[[["pagetableindex",3]]]],[11,"p1_index","","Returns the level 1 page table index of this page.",48,[[],["pagetableindex",3]]],[3,"PageRange","","A range of pages with exclusive upper bound.",null,null],[12,"start","","The start of the range, inclusive.",49,null],[12,"end","","The end of the range, exclusive.",49,null],[11,"is_empty","","Returns wether this range contains no pages.",49,[[],["bool",15]]],[11,"as_4kib_page_range","","Converts the range of 2MiB pages to a range of 4KiB pages.",49,[[],[["pagerange",3],["size4kib",4]]]],[3,"PageRangeInclusive","","A range of pages with inclusive upper bound.",null,null],[12,"start","","The start of the range, inclusive.",50,null],[12,"end","","The end of the range, inclusive.",50,null],[11,"is_empty","","Returns wether this range contains no pages.",50,[[],["bool",15]]],[3,"AddressNotAligned","","The given address was not sufficiently aligned.",null,null],[0,"page_table","x86_64::structures::paging","Abstractions for page tables and page table entries.",null,null],[4,"FrameError","x86_64::structures::paging::page_table","The error returned by the <code>PageTableEntry::frame</code> method.",null,null],[13,"FrameNotPresent","","The entry does not have the <code>PRESENT</code> flag set, so it isn\'t …",51,null],[13,"HugeFrame","","The entry does have the <code>HUGE_PAGE</code> flag set. The <code>frame</code> …",51,null],[3,"PageTableEntry","","A 64-bit page table entry.",null,null],[11,"new","","Creates an unused page table entry.",52,[[]]],[11,"is_unused","","Returns whether this entry is zero.",52,[[],["bool",15]]],[11,"set_unused","","Sets this entry to zero.",52,[[]]],[11,"flags","","Returns the flags of this entry.",52,[[],["pagetableflags",3]]],[11,"addr","","Returns the physical address mapped by this entry, might …",52,[[],["physaddr",3]]],[11,"frame","","Returns the physical frame mapped by this entry.",52,[[],[["physframe",3],["frameerror",4],["result",4]]]],[11,"set_addr","","Map the entry to the specified physical address with the …",52,[[["physaddr",3],["pagetableflags",3]]]],[11,"set_frame","","Map the entry to the specified physical frame with the …",52,[[["pagetableflags",3],["physframe",3]]]],[11,"set_flags","","Sets the flags of this entry.",52,[[["pagetableflags",3]]]],[3,"PageTableFlags","","Possible flags for a page table entry.",null,null],[18,"PRESENT","","Specifies whether the mapped frame or page table is …",53,null],[18,"WRITABLE","","Controls whether writes to the mapped frames are allowed.",53,null],[18,"USER_ACCESSIBLE","","Controls whether accesses from userspace (i.e. ring 3) …",53,null],[18,"WRITE_THROUGH","","If this bit is set, a “write-through” policy is used …",53,null],[18,"NO_CACHE","","Disables caching for the pointed entry is cacheable.",53,null],[18,"ACCESSED","","Set by the CPU when the mapped frame or page table is …",53,null],[18,"DIRTY","","Set by the CPU on a write to the mapped frame.",53,null],[18,"HUGE_PAGE","","Specifies that the entry maps a huge frame instead of a …",53,null],[18,"GLOBAL","","Indicates that the mapping is present in all address …",53,null],[18,"BIT_9","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_10","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_11","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_52","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_53","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_54","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_55","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_56","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_57","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_58","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_59","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_60","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_61","","Available to the OS, can be used to store additional …",53,null],[18,"BIT_62","","Available to the OS, can be used to store additional …",53,null],[18,"NO_EXECUTE","","Forbid code execution from the mapped frames.",53,null],[11,"empty","","Returns an empty set of flags",53,[[],["pagetableflags",3]]],[11,"all","","Returns the set containing all flags.",53,[[],["pagetableflags",3]]],[11,"bits","","Returns the raw value of the flags currently stored.",53,[[],["u64",15]]],[11,"from_bits","","Convert from underlying bit representation, unless that …",53,[[["u64",15]],[["pagetableflags",3],["option",4]]]],[11,"from_bits_truncate","","Convert from underlying bit representation, dropping any …",53,[[["u64",15]],["pagetableflags",3]]],[11,"from_bits_unchecked","","Convert from underlying bit representation, preserving all…",53,[[["u64",15]],["pagetableflags",3]]],[11,"is_empty","","Returns <code>true</code> if no flags are currently stored.",53,[[],["bool",15]]],[11,"is_all","","Returns <code>true</code> if all flags are currently set.",53,[[],["bool",15]]],[11,"intersects","","Returns <code>true</code> if there are flags common to both <code>self</code> and …",53,[[["pagetableflags",3]],["bool",15]]],[11,"contains","","Returns <code>true</code> all of the flags in <code>other</code> are contained …",53,[[["pagetableflags",3]],["bool",15]]],[11,"insert","","Inserts the specified flags in-place.",53,[[["pagetableflags",3]]]],[11,"remove","","Removes the specified flags in-place.",53,[[["pagetableflags",3]]]],[11,"toggle","","Toggles the specified flags in-place.",53,[[["pagetableflags",3]]]],[11,"set","","Inserts or removes the specified flags depending on the …",53,[[["bool",15],["pagetableflags",3]]]],[3,"PageTable","","Represents a page table.",null,null],[11,"new","","Creates an empty page table.",54,[[]]],[11,"zero","","Clears all entries.",54,[[]]],[11,"iter","","Returns an iterator over the entries of the page table.",54,[[]]],[11,"iter_mut","","Returns an iterator that allows modifying the entries of …",54,[[]]],[3,"PageTableIndex","","A 9-bit index into a page table.",null,null],[11,"new","","Creates a new index from the given <code>u16</code>. Panics if the …",55,[[["u16",15]]]],[11,"new_truncate","","Creates a new index from the given <code>u16</code>. Throws away bits …",55,[[["u16",15]]]],[3,"PageOffset","","A 12-bit offset into a 4KiB Page.",null,null],[11,"new","","Creates a new offset from the given <code>u16</code>. Panics if the …",56,[[["u16",15]]]],[11,"new_truncate","","Creates a new offset from the given <code>u16</code>. Throws away bits …",56,[[["u16",15]]]],[8,"FrameAllocator","x86_64::structures::paging","A trait for types that can allocate a frame of memory.",null,null],[10,"allocate_frame","","Allocate a frame of the appropriate size and return it if …",57,[[],[["option",4],["physframe",3]]]],[8,"FrameDeallocator","","A trait for types that can deallocate a frame of memory.",null,null],[10,"deallocate_frame","","Deallocate the given unused frame.",58,[[["physframe",3]]]],[0,"port","x86_64::structures","Traits for accessing I/O ports.",null,null],[8,"PortRead","x86_64::structures::port","A helper trait that implements the read port operation.",null,null],[10,"read_from_port","","Reads a <code>Self</code> value from the given port.",59,[[["u16",15]]]],[8,"PortWrite","","A helper trait that implements the write port operation.",null,null],[10,"write_to_port","","Writes a <code>Self</code> value to the given port.",60,[[["u16",15]]]],[0,"tss","x86_64::structures","Provides a type for the task state segment structure.",null,null],[3,"TaskStateSegment","x86_64::structures::tss","In 64-bit mode the TSS holds information that is not …",null,null],[12,"privilege_stack_table","","The full 64-bit canonical forms of the stack pointers …",61,null],[12,"interrupt_stack_table","","The full 64-bit canonical forms of the interrupt stack …",61,null],[12,"iomap_base","","The 16-bit offset to the I/O permission bit map from the …",61,null],[11,"new","","Creates a new TSS with zeroed privilege and interrupt …",61,[[],["taskstatesegment",3]]],[3,"DescriptorTablePointer","x86_64::structures","A struct describing a pointer to a descriptor table (GDT …",null,null],[12,"limit","","Size of the DT.",62,null],[12,"base","","Pointer to the memory region containing the DT.",62,null],[4,"PrivilegeLevel","x86_64","Represents a protection ring level.",null,null],[13,"Ring0","","Privilege-level 0 (most privilege): This level is used by …",63,null],[13,"Ring1","","Privilege-level 1 (moderate privilege): This level is …",63,null],[13,"Ring2","","Privilege-level 2 (moderate privilege): Like level 1, …",63,null],[13,"Ring3","","Privilege-level 3 (least privilege): This level is used …",63,null],[11,"from_u16","","Creates a <code>PrivilegeLevel</code> from a numeric value. The value …",63,[[["u16",15]],["privilegelevel",4]]],[14,"software_interrupt","","Generate a software interrupt by invoking the <code>int</code> …",null,null],[11,"from","x86_64::addr","",0,[[]]],[11,"borrow","","",0,[[]]],[11,"borrow_mut","","",0,[[]]],[11,"try_from","","",0,[[],["result",4]]],[11,"into","","",0,[[]]],[11,"try_into","","",0,[[],["result",4]]],[11,"type_id","","",0,[[],["typeid",3]]],[11,"from","","",1,[[]]],[11,"borrow","","",1,[[]]],[11,"borrow_mut","","",1,[[]]],[11,"try_from","","",1,[[],["result",4]]],[11,"into","","",1,[[]]],[11,"try_into","","",1,[[],["result",4]]],[11,"type_id","","",1,[[],["typeid",3]]],[11,"from","","",64,[[]]],[11,"borrow","","",64,[[]]],[11,"borrow_mut","","",64,[[]]],[11,"try_from","","",64,[[],["result",4]]],[11,"into","","",64,[[]]],[11,"try_into","","",64,[[],["result",4]]],[11,"type_id","","",64,[[],["typeid",3]]],[11,"from","","",65,[[]]],[11,"borrow","","",65,[[]]],[11,"borrow_mut","","",65,[[]]],[11,"try_from","","",65,[[],["result",4]]],[11,"into","","",65,[[]]],[11,"try_into","","",65,[[],["result",4]]],[11,"type_id","","",65,[[],["typeid",3]]],[11,"from","x86_64::instructions::port","",2,[[]]],[11,"borrow","","",2,[[]]],[11,"borrow_mut","","",2,[[]]],[11,"try_from","","",2,[[],["result",4]]],[11,"into","","",2,[[]]],[11,"try_into","","",2,[[],["result",4]]],[11,"type_id","","",2,[[],["typeid",3]]],[11,"from","","",3,[[]]],[11,"borrow","","",3,[[]]],[11,"borrow_mut","","",3,[[]]],[11,"try_from","","",3,[[],["result",4]]],[11,"into","","",3,[[]]],[11,"try_into","","",3,[[],["result",4]]],[11,"type_id","","",3,[[],["typeid",3]]],[11,"from","","",4,[[]]],[11,"borrow","","",4,[[]]],[11,"borrow_mut","","",4,[[]]],[11,"try_from","","",4,[[],["result",4]]],[11,"into","","",4,[[]]],[11,"try_into","","",4,[[],["result",4]]],[11,"type_id","","",4,[[],["typeid",3]]],[11,"from","x86_64::instructions::random","",5,[[]]],[11,"borrow","","",5,[[]]],[11,"borrow_mut","","",5,[[]]],[11,"try_from","","",5,[[],["result",4]]],[11,"into","","",5,[[]]],[11,"try_into","","",5,[[],["result",4]]],[11,"type_id","","",5,[[],["typeid",3]]],[11,"from","x86_64::instructions::tlb","",6,[[]]],[11,"borrow","","",6,[[]]],[11,"borrow_mut","","",6,[[]]],[11,"try_from","","",6,[[],["result",4]]],[11,"into","","",6,[[]]],[11,"try_into","","",6,[[],["result",4]]],[11,"type_id","","",6,[[],["typeid",3]]],[11,"from","","",7,[[]]],[11,"borrow","","",7,[[]]],[11,"borrow_mut","","",7,[[]]],[11,"try_from","","",7,[[],["result",4]]],[11,"into","","",7,[[]]],[11,"try_into","","",7,[[],["result",4]]],[11,"type_id","","",7,[[],["typeid",3]]],[11,"from","x86_64::registers::control","",66,[[]]],[11,"borrow","","",66,[[]]],[11,"borrow_mut","","",66,[[]]],[11,"try_from","","",66,[[],["result",4]]],[11,"into","","",66,[[]]],[11,"try_into","","",66,[[],["result",4]]],[11,"type_id","","",66,[[],["typeid",3]]],[11,"from","","",8,[[]]],[11,"borrow","","",8,[[]]],[11,"borrow_mut","","",8,[[]]],[11,"try_from","","",8,[[],["result",4]]],[11,"into","","",8,[[]]],[11,"try_into","","",8,[[],["result",4]]],[11,"type_id","","",8,[[],["typeid",3]]],[11,"from","","",67,[[]]],[11,"borrow","","",67,[[]]],[11,"borrow_mut","","",67,[[]]],[11,"try_from","","",67,[[],["result",4]]],[11,"into","","",67,[[]]],[11,"try_into","","",67,[[],["result",4]]],[11,"type_id","","",67,[[],["typeid",3]]],[11,"from","","",68,[[]]],[11,"borrow","","",68,[[]]],[11,"borrow_mut","","",68,[[]]],[11,"try_from","","",68,[[],["result",4]]],[11,"into","","",68,[[]]],[11,"try_into","","",68,[[],["result",4]]],[11,"type_id","","",68,[[],["typeid",3]]],[11,"from","","",9,[[]]],[11,"borrow","","",9,[[]]],[11,"borrow_mut","","",9,[[]]],[11,"try_from","","",9,[[],["result",4]]],[11,"into","","",9,[[]]],[11,"try_into","","",9,[[],["result",4]]],[11,"type_id","","",9,[[],["typeid",3]]],[11,"from","","",69,[[]]],[11,"borrow","","",69,[[]]],[11,"borrow_mut","","",69,[[]]],[11,"try_from","","",69,[[],["result",4]]],[11,"into","","",69,[[]]],[11,"try_into","","",69,[[],["result",4]]],[11,"type_id","","",69,[[],["typeid",3]]],[11,"from","","",10,[[]]],[11,"borrow","","",10,[[]]],[11,"borrow_mut","","",10,[[]]],[11,"try_from","","",10,[[],["result",4]]],[11,"into","","",10,[[]]],[11,"try_into","","",10,[[],["result",4]]],[11,"type_id","","",10,[[],["typeid",3]]],[11,"from","x86_64::registers::model_specific","",11,[[]]],[11,"borrow","","",11,[[]]],[11,"borrow_mut","","",11,[[]]],[11,"try_from","","",11,[[],["result",4]]],[11,"into","","",11,[[]]],[11,"try_into","","",11,[[],["result",4]]],[11,"type_id","","",11,[[],["typeid",3]]],[11,"from","","",12,[[]]],[11,"borrow","","",12,[[]]],[11,"borrow_mut","","",12,[[]]],[11,"try_from","","",12,[[],["result",4]]],[11,"into","","",12,[[]]],[11,"try_into","","",12,[[],["result",4]]],[11,"type_id","","",12,[[],["typeid",3]]],[11,"from","","",13,[[]]],[11,"borrow","","",13,[[]]],[11,"borrow_mut","","",13,[[]]],[11,"try_from","","",13,[[],["result",4]]],[11,"into","","",13,[[]]],[11,"try_into","","",13,[[],["result",4]]],[11,"type_id","","",13,[[],["typeid",3]]],[11,"from","","",14,[[]]],[11,"borrow","","",14,[[]]],[11,"borrow_mut","","",14,[[]]],[11,"try_from","","",14,[[],["result",4]]],[11,"into","","",14,[[]]],[11,"try_into","","",14,[[],["result",4]]],[11,"type_id","","",14,[[],["typeid",3]]],[11,"from","","",15,[[]]],[11,"borrow","","",15,[[]]],[11,"borrow_mut","","",15,[[]]],[11,"try_from","","",15,[[],["result",4]]],[11,"into","","",15,[[]]],[11,"try_into","","",15,[[],["result",4]]],[11,"type_id","","",15,[[],["typeid",3]]],[11,"from","","",16,[[]]],[11,"borrow","","",16,[[]]],[11,"borrow_mut","","",16,[[]]],[11,"try_from","","",16,[[],["result",4]]],[11,"into","","",16,[[]]],[11,"try_into","","",16,[[],["result",4]]],[11,"type_id","","",16,[[],["typeid",3]]],[11,"from","","",17,[[]]],[11,"borrow","","",17,[[]]],[11,"borrow_mut","","",17,[[]]],[11,"try_from","","",17,[[],["result",4]]],[11,"into","","",17,[[]]],[11,"try_into","","",17,[[],["result",4]]],[11,"type_id","","",17,[[],["typeid",3]]],[11,"from","","",18,[[]]],[11,"borrow","","",18,[[]]],[11,"borrow_mut","","",18,[[]]],[11,"try_from","","",18,[[],["result",4]]],[11,"into","","",18,[[]]],[11,"try_into","","",18,[[],["result",4]]],[11,"type_id","","",18,[[],["typeid",3]]],[11,"from","","",19,[[]]],[11,"borrow","","",19,[[]]],[11,"borrow_mut","","",19,[[]]],[11,"try_from","","",19,[[],["result",4]]],[11,"into","","",19,[[]]],[11,"try_into","","",19,[[],["result",4]]],[11,"type_id","","",19,[[],["typeid",3]]],[11,"from","x86_64::registers::rflags","",20,[[]]],[11,"borrow","","",20,[[]]],[11,"borrow_mut","","",20,[[]]],[11,"try_from","","",20,[[],["result",4]]],[11,"into","","",20,[[]]],[11,"try_into","","",20,[[],["result",4]]],[11,"type_id","","",20,[[],["typeid",3]]],[11,"from","x86_64::structures::gdt","",21,[[]]],[11,"borrow","","",21,[[]]],[11,"borrow_mut","","",21,[[]]],[11,"try_from","","",21,[[],["result",4]]],[11,"into","","",21,[[]]],[11,"try_into","","",21,[[],["result",4]]],[11,"type_id","","",21,[[],["typeid",3]]],[11,"from","","",22,[[]]],[11,"borrow","","",22,[[]]],[11,"borrow_mut","","",22,[[]]],[11,"try_from","","",22,[[],["result",4]]],[11,"into","","",22,[[]]],[11,"try_into","","",22,[[],["result",4]]],[11,"type_id","","",22,[[],["typeid",3]]],[11,"from","","",23,[[]]],[11,"borrow","","",23,[[]]],[11,"borrow_mut","","",23,[[]]],[11,"try_from","","",23,[[],["result",4]]],[11,"into","","",23,[[]]],[11,"try_into","","",23,[[],["result",4]]],[11,"type_id","","",23,[[],["typeid",3]]],[11,"from","","",24,[[]]],[11,"borrow","","",24,[[]]],[11,"borrow_mut","","",24,[[]]],[11,"try_from","","",24,[[],["result",4]]],[11,"into","","",24,[[]]],[11,"try_into","","",24,[[],["result",4]]],[11,"type_id","","",24,[[],["typeid",3]]],[11,"from","x86_64::structures::idt","",25,[[]]],[11,"borrow","","",25,[[]]],[11,"borrow_mut","","",25,[[]]],[11,"try_from","","",25,[[],["result",4]]],[11,"into","","",25,[[]]],[11,"try_into","","",25,[[],["result",4]]],[11,"type_id","","",25,[[],["typeid",3]]],[11,"from","","",26,[[]]],[11,"borrow","","",26,[[]]],[11,"borrow_mut","","",26,[[]]],[11,"try_from","","",26,[[],["result",4]]],[11,"into","","",26,[[]]],[11,"try_into","","",26,[[],["result",4]]],[11,"type_id","","",26,[[],["typeid",3]]],[11,"from","","",27,[[]]],[11,"borrow","","",27,[[]]],[11,"borrow_mut","","",27,[[]]],[11,"try_from","","",27,[[],["result",4]]],[11,"into","","",27,[[]]],[11,"try_into","","",27,[[],["result",4]]],[11,"type_id","","",27,[[],["typeid",3]]],[11,"from","","",28,[[]]],[11,"borrow","","",28,[[]]],[11,"borrow_mut","","",28,[[]]],[11,"try_from","","",28,[[],["result",4]]],[11,"into","","",28,[[]]],[11,"try_into","","",28,[[],["result",4]]],[11,"type_id","","",28,[[],["typeid",3]]],[11,"from","","",29,[[]]],[11,"borrow","","",29,[[]]],[11,"borrow_mut","","",29,[[]]],[11,"try_from","","",29,[[],["result",4]]],[11,"into","","",29,[[]]],[11,"try_into","","",29,[[],["result",4]]],[11,"type_id","","",29,[[],["typeid",3]]],[11,"from","","",30,[[]]],[11,"borrow","","",30,[[]]],[11,"borrow_mut","","",30,[[]]],[11,"try_from","","",30,[[],["result",4]]],[11,"into","","",30,[[]]],[11,"try_into","","",30,[[],["result",4]]],[11,"type_id","","",30,[[],["typeid",3]]],[11,"from","x86_64::structures::paging::frame","",31,[[]]],[11,"borrow","","",31,[[]]],[11,"borrow_mut","","",31,[[]]],[11,"try_from","","",31,[[],["result",4]]],[11,"into","","",31,[[]]],[11,"try_into","","",31,[[],["result",4]]],[11,"type_id","","",31,[[],["typeid",3]]],[11,"from","","",32,[[]]],[11,"borrow","","",32,[[]]],[11,"borrow_mut","","",32,[[]]],[11,"try_from","","",32,[[],["result",4]]],[11,"into","","",32,[[]]],[11,"try_into","","",32,[[],["result",4]]],[11,"into_iter","","",32,[[]]],[11,"type_id","","",32,[[],["typeid",3]]],[11,"from","","",33,[[]]],[11,"borrow","","",33,[[]]],[11,"borrow_mut","","",33,[[]]],[11,"try_from","","",33,[[],["result",4]]],[11,"into","","",33,[[]]],[11,"try_into","","",33,[[],["result",4]]],[11,"into_iter","","",33,[[]]],[11,"type_id","","",33,[[],["typeid",3]]],[11,"from","x86_64::structures::paging::mapper","",70,[[]]],[11,"borrow","","",70,[[]]],[11,"borrow_mut","","",70,[[]]],[11,"try_from","","",70,[[],["result",4]]],[11,"into","","",70,[[]]],[11,"try_into","","",70,[[],["result",4]]],[11,"type_id","","",70,[[],["typeid",3]]],[11,"from","","",71,[[]]],[11,"borrow","","",71,[[]]],[11,"borrow_mut","","",71,[[]]],[11,"try_from","","",71,[[],["result",4]]],[11,"into","","",71,[[]]],[11,"try_into","","",71,[[],["result",4]]],[11,"type_id","","",71,[[],["typeid",3]]],[11,"from","","",72,[[]]],[11,"borrow","","",72,[[]]],[11,"borrow_mut","","",72,[[]]],[11,"try_from","","",72,[[],["result",4]]],[11,"into","","",72,[[]]],[11,"try_into","","",72,[[],["result",4]]],[11,"type_id","","",72,[[],["typeid",3]]],[11,"from","","",35,[[]]],[11,"borrow","","",35,[[]]],[11,"borrow_mut","","",35,[[]]],[11,"try_from","","",35,[[],["result",4]]],[11,"into","","",35,[[]]],[11,"try_into","","",35,[[],["result",4]]],[11,"type_id","","",35,[[],["typeid",3]]],[11,"from","","",37,[[]]],[11,"borrow","","",37,[[]]],[11,"borrow_mut","","",37,[[]]],[11,"try_from","","",37,[[],["result",4]]],[11,"into","","",37,[[]]],[11,"try_into","","",37,[[],["result",4]]],[11,"type_id","","",37,[[],["typeid",3]]],[11,"from","","",39,[[]]],[11,"borrow","","",39,[[]]],[11,"borrow_mut","","",39,[[]]],[11,"try_from","","",39,[[],["result",4]]],[11,"into","","",39,[[]]],[11,"try_into","","",39,[[],["result",4]]],[11,"type_id","","",39,[[],["typeid",3]]],[11,"from","","",41,[[]]],[11,"borrow","","",41,[[]]],[11,"borrow_mut","","",41,[[]]],[11,"try_from","","",41,[[],["result",4]]],[11,"into","","",41,[[]]],[11,"try_into","","",41,[[],["result",4]]],[11,"type_id","","",41,[[],["typeid",3]]],[11,"from","","",42,[[]]],[11,"borrow","","",42,[[]]],[11,"borrow_mut","","",42,[[]]],[11,"try_from","","",42,[[],["result",4]]],[11,"into","","",42,[[]]],[11,"try_into","","",42,[[],["result",4]]],[11,"type_id","","",42,[[],["typeid",3]]],[11,"from","","",43,[[]]],[11,"borrow","","",43,[[]]],[11,"borrow_mut","","",43,[[]]],[11,"try_from","","",43,[[],["result",4]]],[11,"into","","",43,[[]]],[11,"try_into","","",43,[[],["result",4]]],[11,"type_id","","",43,[[],["typeid",3]]],[11,"from","","",44,[[]]],[11,"borrow","","",44,[[]]],[11,"borrow_mut","","",44,[[]]],[11,"try_from","","",44,[[],["result",4]]],[11,"into","","",44,[[]]],[11,"try_into","","",44,[[],["result",4]]],[11,"type_id","","",44,[[],["typeid",3]]],[11,"from","","",45,[[]]],[11,"borrow","","",45,[[]]],[11,"borrow_mut","","",45,[[]]],[11,"try_from","","",45,[[],["result",4]]],[11,"into","","",45,[[]]],[11,"try_into","","",45,[[],["result",4]]],[11,"type_id","","",45,[[],["typeid",3]]],[11,"from","","",46,[[]]],[11,"borrow","","",46,[[]]],[11,"borrow_mut","","",46,[[]]],[11,"try_from","","",46,[[],["result",4]]],[11,"into","","",46,[[]]],[11,"try_into","","",46,[[],["result",4]]],[11,"type_id","","",46,[[],["typeid",3]]],[11,"from","x86_64::structures::paging::page","",73,[[]]],[11,"borrow","","",73,[[]]],[11,"borrow_mut","","",73,[[]]],[11,"try_from","","",73,[[],["result",4]]],[11,"into","","",73,[[]]],[11,"try_into","","",73,[[],["result",4]]],[11,"type_id","","",73,[[],["typeid",3]]],[11,"from","","",74,[[]]],[11,"borrow","","",74,[[]]],[11,"borrow_mut","","",74,[[]]],[11,"try_from","","",74,[[],["result",4]]],[11,"into","","",74,[[]]],[11,"try_into","","",74,[[],["result",4]]],[11,"type_id","","",74,[[],["typeid",3]]],[11,"from","","",75,[[]]],[11,"borrow","","",75,[[]]],[11,"borrow_mut","","",75,[[]]],[11,"try_from","","",75,[[],["result",4]]],[11,"into","","",75,[[]]],[11,"try_into","","",75,[[],["result",4]]],[11,"type_id","","",75,[[],["typeid",3]]],[11,"from","","",48,[[]]],[11,"borrow","","",48,[[]]],[11,"borrow_mut","","",48,[[]]],[11,"try_from","","",48,[[],["result",4]]],[11,"into","","",48,[[]]],[11,"try_into","","",48,[[],["result",4]]],[11,"type_id","","",48,[[],["typeid",3]]],[11,"from","","",49,[[]]],[11,"borrow","","",49,[[]]],[11,"borrow_mut","","",49,[[]]],[11,"try_from","","",49,[[],["result",4]]],[11,"into","","",49,[[]]],[11,"try_into","","",49,[[],["result",4]]],[11,"into_iter","","",49,[[]]],[11,"type_id","","",49,[[],["typeid",3]]],[11,"from","","",50,[[]]],[11,"borrow","","",50,[[]]],[11,"borrow_mut","","",50,[[]]],[11,"try_from","","",50,[[],["result",4]]],[11,"into","","",50,[[]]],[11,"try_into","","",50,[[],["result",4]]],[11,"into_iter","","",50,[[]]],[11,"type_id","","",50,[[],["typeid",3]]],[11,"from","","",76,[[]]],[11,"borrow","","",76,[[]]],[11,"borrow_mut","","",76,[[]]],[11,"try_from","","",76,[[],["result",4]]],[11,"into","","",76,[[]]],[11,"try_into","","",76,[[],["result",4]]],[11,"type_id","","",76,[[],["typeid",3]]],[11,"from","x86_64::structures::paging::page_table","",51,[[]]],[11,"borrow","","",51,[[]]],[11,"borrow_mut","","",51,[[]]],[11,"try_from","","",51,[[],["result",4]]],[11,"into","","",51,[[]]],[11,"try_into","","",51,[[],["result",4]]],[11,"type_id","","",51,[[],["typeid",3]]],[11,"from","","",52,[[]]],[11,"borrow","","",52,[[]]],[11,"borrow_mut","","",52,[[]]],[11,"try_from","","",52,[[],["result",4]]],[11,"into","","",52,[[]]],[11,"try_into","","",52,[[],["result",4]]],[11,"type_id","","",52,[[],["typeid",3]]],[11,"from","","",53,[[]]],[11,"borrow","","",53,[[]]],[11,"borrow_mut","","",53,[[]]],[11,"try_from","","",53,[[],["result",4]]],[11,"into","","",53,[[]]],[11,"try_into","","",53,[[],["result",4]]],[11,"type_id","","",53,[[],["typeid",3]]],[11,"from","","",54,[[]]],[11,"borrow","","",54,[[]]],[11,"borrow_mut","","",54,[[]]],[11,"try_from","","",54,[[],["result",4]]],[11,"into","","",54,[[]]],[11,"try_into","","",54,[[],["result",4]]],[11,"type_id","","",54,[[],["typeid",3]]],[11,"from","","",55,[[]]],[11,"borrow","","",55,[[]]],[11,"borrow_mut","","",55,[[]]],[11,"try_from","","",55,[[],["result",4]]],[11,"into","","",55,[[]]],[11,"try_into","","",55,[[],["result",4]]],[11,"type_id","","",55,[[],["typeid",3]]],[11,"from","","",56,[[]]],[11,"borrow","","",56,[[]]],[11,"borrow_mut","","",56,[[]]],[11,"try_from","","",56,[[],["result",4]]],[11,"into","","",56,[[]]],[11,"try_into","","",56,[[],["result",4]]],[11,"type_id","","",56,[[],["typeid",3]]],[11,"from","x86_64::structures::tss","",61,[[]]],[11,"borrow","","",61,[[]]],[11,"borrow_mut","","",61,[[]]],[11,"try_from","","",61,[[],["result",4]]],[11,"into","","",61,[[]]],[11,"try_into","","",61,[[],["result",4]]],[11,"type_id","","",61,[[],["typeid",3]]],[11,"from","x86_64::structures","",62,[[]]],[11,"borrow","","",62,[[]]],[11,"borrow_mut","","",62,[[]]],[11,"try_from","","",62,[[],["result",4]]],[11,"into","","",62,[[]]],[11,"try_into","","",62,[[],["result",4]]],[11,"type_id","","",62,[[],["typeid",3]]],[11,"from","x86_64","",63,[[]]],[11,"borrow","","",63,[[]]],[11,"borrow_mut","","",63,[[]]],[11,"try_from","","",63,[[],["result",4]]],[11,"into","","",63,[[]]],[11,"try_into","","",63,[[],["result",4]]],[11,"type_id","","",63,[[],["typeid",3]]],[11,"translate","x86_64::structures::paging::mapper","",70,[[["virtaddr",3]],["translateresult",4]]],[11,"translate","","",71,[[["virtaddr",3]],["translateresult",4]]],[11,"translate","","",72,[[["virtaddr",3]],["translateresult",4]]],[11,"map_to_with_table_flags","","",70,[[["size1gib",4],["pagetableflags",3],["physframe",3],["page",3]],[["mapperflush",3],["maptoerror",4],["result",4]]]],[11,"unmap","","",70,[[["size1gib",4],["page",3]],[["result",4],["unmaperror",4]]]],[11,"update_flags","","",70,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflush",3],["flagupdateerror",4]]]],[11,"set_flags_p4_entry","","",70,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p3_entry","","",70,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p2_entry","","",70,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"translate_page","","",70,[[["size1gib",4],["page",3]],[["result",4],["physframe",3],["translateerror",4]]]],[11,"map_to_with_table_flags","","",70,[[["page",3],["size2mib",4],["pagetableflags",3],["physframe",3]],[["mapperflush",3],["maptoerror",4],["result",4]]]],[11,"unmap","","",70,[[["page",3],["size2mib",4]],[["unmaperror",4],["result",4]]]],[11,"update_flags","","",70,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflush",3],["flagupdateerror",4]]]],[11,"set_flags_p4_entry","","",70,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p3_entry","","",70,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p2_entry","","",70,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"translate_page","","",70,[[["page",3],["size2mib",4]],[["physframe",3],["translateerror",4],["result",4]]]],[11,"map_to_with_table_flags","","",70,[[["physframe",3],["pagetableflags",3],["size4kib",4],["page",3]],[["maptoerror",4],["result",4],["mapperflush",3]]]],[11,"unmap","","",70,[[["page",3],["size4kib",4]],[["result",4],["unmaperror",4]]]],[11,"update_flags","","",70,[[["page",3],["pagetableflags",3],["size4kib",4]],[["mapperflush",3],["flagupdateerror",4],["result",4]]]],[11,"set_flags_p4_entry","","",70,[[["page",3],["pagetableflags",3],["size4kib",4]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p3_entry","","",70,[[["page",3],["pagetableflags",3],["size4kib",4]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p2_entry","","",70,[[["page",3],["pagetableflags",3],["size4kib",4]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"translate_page","","",70,[[["page",3],["size4kib",4]],[["physframe",3],["result",4],["translateerror",4]]]],[11,"map_to_with_table_flags","","",71,[[["size1gib",4],["pagetableflags",3],["physframe",3],["page",3]],[["mapperflush",3],["maptoerror",4],["result",4]]]],[11,"unmap","","",71,[[["size1gib",4],["page",3]],[["result",4],["unmaperror",4]]]],[11,"update_flags","","",71,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflush",3],["flagupdateerror",4]]]],[11,"set_flags_p4_entry","","",71,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p3_entry","","",71,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p2_entry","","",71,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"translate_page","","",71,[[["size1gib",4],["page",3]],[["result",4],["physframe",3],["translateerror",4]]]],[11,"map_to_with_table_flags","","",71,[[["page",3],["size2mib",4],["pagetableflags",3],["physframe",3]],[["mapperflush",3],["maptoerror",4],["result",4]]]],[11,"unmap","","",71,[[["page",3],["size2mib",4]],[["unmaperror",4],["result",4]]]],[11,"update_flags","","",71,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflush",3],["flagupdateerror",4]]]],[11,"set_flags_p4_entry","","",71,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p3_entry","","",71,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p2_entry","","",71,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"translate_page","","",71,[[["page",3],["size2mib",4]],[["physframe",3],["translateerror",4],["result",4]]]],[11,"map_to_with_table_flags","","",71,[[["physframe",3],["pagetableflags",3],["size4kib",4],["page",3]],[["maptoerror",4],["result",4],["mapperflush",3]]]],[11,"unmap","","",71,[[["page",3],["size4kib",4]],[["result",4],["unmaperror",4]]]],[11,"update_flags","","",71,[[["page",3],["pagetableflags",3],["size4kib",4]],[["mapperflush",3],["flagupdateerror",4],["result",4]]]],[11,"set_flags_p4_entry","","",71,[[["page",3],["pagetableflags",3],["size4kib",4]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p3_entry","","",71,[[["page",3],["pagetableflags",3],["size4kib",4]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p2_entry","","",71,[[["page",3],["pagetableflags",3],["size4kib",4]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"translate_page","","",71,[[["page",3],["size4kib",4]],[["physframe",3],["result",4],["translateerror",4]]]],[11,"map_to_with_table_flags","","",72,[[["size1gib",4],["pagetableflags",3],["physframe",3],["page",3]],[["mapperflush",3],["maptoerror",4],["result",4]]]],[11,"unmap","","",72,[[["size1gib",4],["page",3]],[["result",4],["unmaperror",4]]]],[11,"update_flags","","",72,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflush",3],["flagupdateerror",4]]]],[11,"set_flags_p4_entry","","",72,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p3_entry","","",72,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p2_entry","","",72,[[["pagetableflags",3],["size1gib",4],["page",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"translate_page","","",72,[[["size1gib",4],["page",3]],[["result",4],["physframe",3],["translateerror",4]]]],[11,"map_to_with_table_flags","","",72,[[["page",3],["size2mib",4],["pagetableflags",3],["physframe",3]],[["mapperflush",3],["maptoerror",4],["result",4]]]],[11,"unmap","","",72,[[["page",3],["size2mib",4]],[["unmaperror",4],["result",4]]]],[11,"update_flags","","",72,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflush",3],["flagupdateerror",4]]]],[11,"set_flags_p4_entry","","",72,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p3_entry","","",72,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p2_entry","","",72,[[["page",3],["size2mib",4],["pagetableflags",3]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"translate_page","","",72,[[["page",3],["size2mib",4]],[["physframe",3],["translateerror",4],["result",4]]]],[11,"map_to_with_table_flags","","",72,[[["physframe",3],["pagetableflags",3],["size4kib",4],["page",3]],[["maptoerror",4],["result",4],["mapperflush",3]]]],[11,"unmap","","",72,[[["page",3],["size4kib",4]],[["result",4],["unmaperror",4]]]],[11,"update_flags","","",72,[[["page",3],["pagetableflags",3],["size4kib",4]],[["mapperflush",3],["flagupdateerror",4],["result",4]]]],[11,"set_flags_p4_entry","","",72,[[["page",3],["pagetableflags",3],["size4kib",4]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p3_entry","","",72,[[["page",3],["pagetableflags",3],["size4kib",4]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"set_flags_p2_entry","","",72,[[["page",3],["pagetableflags",3],["size4kib",4]],[["result",4],["mapperflushall",3],["flagupdateerror",4]]]],[11,"translate_page","","",72,[[["page",3],["size4kib",4]],[["physframe",3],["result",4],["translateerror",4]]]],[11,"deref","x86_64::structures::idt","",28,[[]]],[11,"fmt","x86_64::addr","",64,[[["formatter",3]],["result",6]]],[11,"fmt","","",0,[[["formatter",3]],["result",6]]],[11,"fmt","","",65,[[["formatter",3]],["result",6]]],[11,"fmt","","",1,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::instructions::port","",2,[[["formatter",3]],["result",6]]],[11,"fmt","","",3,[[["formatter",3]],["result",6]]],[11,"fmt","","",4,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::instructions::random","",5,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::instructions::tlb","",6,[[["formatter",3]],["result",6]]],[11,"fmt","","",7,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::control","",66,[[["formatter",3]],["result",6]]],[11,"fmt","","",8,[[["formatter",3]],["result",6]]],[11,"fmt","","",67,[[["formatter",3]],["result",6]]],[11,"fmt","","",68,[[["formatter",3]],["result",6]]],[11,"fmt","","",9,[[["formatter",3]],["result",6]]],[11,"fmt","","",69,[[["formatter",3]],["result",6]]],[11,"fmt","","",10,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::model_specific","",11,[[["formatter",3]],["result",6]]],[11,"fmt","","",12,[[["formatter",3]],["result",6]]],[11,"fmt","","",13,[[["formatter",3]],["result",6]]],[11,"fmt","","",14,[[["formatter",3]],["result",6]]],[11,"fmt","","",15,[[["formatter",3]],["result",6]]],[11,"fmt","","",16,[[["formatter",3]],["result",6]]],[11,"fmt","","",17,[[["formatter",3]],["result",6]]],[11,"fmt","","",18,[[["formatter",3]],["result",6]]],[11,"fmt","","",19,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::rflags","",20,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::gdt","",21,[[["formatter",3]],["result",6]]],[11,"fmt","","",22,[[["formatter",3]],["result",6]]],[11,"fmt","","",23,[[["formatter",3]],["result",6]]],[11,"fmt","","",24,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::idt","",26,[[["formatter",3]],["result",6]]],[11,"fmt","","",27,[[["formatter",3]],["result",6]]],[11,"fmt","","",28,[[["formatter",3]],["result",6]]],[11,"fmt","","",29,[[["formatter",3]],["result",6]]],[11,"fmt","","",30,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::frame","",31,[[["formatter",3]],["result",6]]],[11,"fmt","","",32,[[["formatter",3]],["result",6]]],[11,"fmt","","",33,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::mapper","",70,[[["formatter",3]],["result",6]]],[11,"fmt","","",71,[[["formatter",3]],["result",6]]],[11,"fmt","","",72,[[["formatter",3]],["result",6]]],[11,"fmt","","",35,[[["formatter",3]],["result",6]]],[11,"fmt","","",37,[[["formatter",3]],["result",6]]],[11,"fmt","","",39,[[["formatter",3]],["result",6]]],[11,"fmt","","",41,[[["formatter",3]],["result",6]]],[11,"fmt","","",42,[[["formatter",3]],["result",6]]],[11,"fmt","","",43,[[["formatter",3]],["result",6]]],[11,"fmt","","",44,[[["formatter",3]],["result",6]]],[11,"fmt","","",45,[[["formatter",3]],["result",6]]],[11,"fmt","","",46,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::page","",73,[[["formatter",3]],["result",6]]],[11,"fmt","","",74,[[["formatter",3]],["result",6]]],[11,"fmt","","",75,[[["formatter",3]],["result",6]]],[11,"fmt","","",48,[[["formatter",3]],["result",6]]],[11,"fmt","","",49,[[["formatter",3]],["result",6]]],[11,"fmt","","",50,[[["formatter",3]],["result",6]]],[11,"fmt","","",76,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::page_table","",51,[[["formatter",3]],["result",6]]],[11,"fmt","","",52,[[["formatter",3]],["result",6]]],[11,"fmt","","",53,[[["formatter",3]],["result",6]]],[11,"fmt","","",54,[[["formatter",3]],["result",6]]],[11,"fmt","","",55,[[["formatter",3]],["result",6]]],[11,"fmt","","",56,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::tss","",61,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures","",62,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64","",63,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::mapper","",35,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::page","",76,[[["formatter",3]],["result",6]]],[11,"sub","x86_64::addr","",0,[[["u64",15]]]],[11,"sub","","",0,[[["usize",15]]]],[11,"sub","","",0,[[["virtaddr",3]]]],[11,"sub","","",1,[[["u64",15]]]],[11,"sub","","",1,[[["usize",15]]]],[11,"sub","","",1,[[["physaddr",3]]]],[11,"sub","x86_64::registers::control","Returns the set difference of the two sets of flags.",8,[[["cr0flags",3]],["cr0flags",3]]],[11,"sub","","Returns the set difference of the two sets of flags.",9,[[["cr3flags",3]],["cr3flags",3]]],[11,"sub","","Returns the set difference of the two sets of flags.",10,[[["cr4flags",3]],["cr4flags",3]]],[11,"sub","x86_64::registers::model_specific","Returns the set difference of the two sets of flags.",19,[[["eferflags",3]],["eferflags",3]]],[11,"sub","x86_64::registers::rflags","Returns the set difference of the two sets of flags.",20,[[["rflags",3]],["rflags",3]]],[11,"sub","x86_64::structures::gdt","Returns the set difference of the two sets of flags.",24,[[["descriptorflags",3]],["descriptorflags",3]]],[11,"sub","x86_64::structures::idt","Returns the set difference of the two sets of flags.",30,[[["pagefaulterrorcode",3]],["pagefaulterrorcode",3]]],[11,"sub","x86_64::structures::paging::frame","",31,[[["u64",15]]]],[11,"sub","","",31,[[["physframe",3]]]],[11,"sub","x86_64::structures::paging::page","",48,[[["u64",15]]]],[11,"sub","","",48,[[]]],[11,"sub","x86_64::structures::paging::page_table","Returns the set difference of the two sets of flags.",53,[[["pagetableflags",3]],["pagetableflags",3]]],[11,"eq","x86_64::addr","",0,[[["virtaddr",3]],["bool",15]]],[11,"ne","","",0,[[["virtaddr",3]],["bool",15]]],[11,"eq","","",1,[[["physaddr",3]],["bool",15]]],[11,"ne","","",1,[[["physaddr",3]],["bool",15]]],[11,"eq","x86_64::instructions::port","",2,[[["portreadonly",3]],["bool",15]]],[11,"ne","","",2,[[["portreadonly",3]],["bool",15]]],[11,"eq","","",3,[[["portwriteonly",3]],["bool",15]]],[11,"ne","","",3,[[["portwriteonly",3]],["bool",15]]],[11,"eq","","",4,[[["port",3]],["bool",15]]],[11,"ne","","",4,[[["port",3]],["bool",15]]],[11,"eq","x86_64::registers::control","",8,[[["cr0flags",3]],["bool",15]]],[11,"ne","","",8,[[["cr0flags",3]],["bool",15]]],[11,"eq","","",9,[[["cr3flags",3]],["bool",15]]],[11,"ne","","",9,[[["cr3flags",3]],["bool",15]]],[11,"eq","","",10,[[["cr4flags",3]],["bool",15]]],[11,"ne","","",10,[[["cr4flags",3]],["bool",15]]],[11,"eq","x86_64::registers::model_specific","",19,[[["eferflags",3]],["bool",15]]],[11,"ne","","",19,[[["eferflags",3]],["bool",15]]],[11,"eq","x86_64::registers::rflags","",20,[[["rflags",3]],["bool",15]]],[11,"ne","","",20,[[["rflags",3]],["bool",15]]],[11,"eq","x86_64::structures::gdt","",21,[[["segmentselector",3]],["bool",15]]],[11,"ne","","",21,[[["segmentselector",3]],["bool",15]]],[11,"eq","","",24,[[["descriptorflags",3]],["bool",15]]],[11,"ne","","",24,[[["descriptorflags",3]],["bool",15]]],[11,"eq","x86_64::structures::idt","",26,[[["entry",3]],["bool",15]]],[11,"ne","","",26,[[["entry",3]],["bool",15]]],[11,"eq","","",27,[[["entryoptions",3]],["bool",15]]],[11,"ne","","",27,[[["entryoptions",3]],["bool",15]]],[11,"eq","","",30,[[["pagefaulterrorcode",3]],["bool",15]]],[11,"ne","","",30,[[["pagefaulterrorcode",3]],["bool",15]]],[11,"eq","x86_64::structures::paging::frame","",31,[[["physframe",3]],["bool",15]]],[11,"ne","","",31,[[["physframe",3]],["bool",15]]],[11,"eq","","",32,[[["physframerange",3]],["bool",15]]],[11,"ne","","",32,[[["physframerange",3]],["bool",15]]],[11,"eq","","",33,[[["physframerangeinclusive",3]],["bool",15]]],[11,"ne","","",33,[[["physframerangeinclusive",3]],["bool",15]]],[11,"eq","x86_64::structures::paging::page","",73,[[["size4kib",4]],["bool",15]]],[11,"eq","","",74,[[["size2mib",4]],["bool",15]]],[11,"eq","","",75,[[["size1gib",4]],["bool",15]]],[11,"eq","","",48,[[["page",3]],["bool",15]]],[11,"ne","","",48,[[["page",3]],["bool",15]]],[11,"eq","","",49,[[["pagerange",3]],["bool",15]]],[11,"ne","","",49,[[["pagerange",3]],["bool",15]]],[11,"eq","","",50,[[["pagerangeinclusive",3]],["bool",15]]],[11,"ne","","",50,[[["pagerangeinclusive",3]],["bool",15]]],[11,"eq","x86_64::structures::paging::page_table","",51,[[["frameerror",4]],["bool",15]]],[11,"eq","","",53,[[["pagetableflags",3]],["bool",15]]],[11,"ne","","",53,[[["pagetableflags",3]],["bool",15]]],[11,"eq","","",55,[[["pagetableindex",3]],["bool",15]]],[11,"ne","","",55,[[["pagetableindex",3]],["bool",15]]],[11,"eq","","",56,[[["pageoffset",3]],["bool",15]]],[11,"ne","","",56,[[["pageoffset",3]],["bool",15]]],[11,"eq","x86_64","",63,[[["privilegelevel",4]],["bool",15]]],[11,"cmp","x86_64::addr","",0,[[["virtaddr",3]],["ordering",4]]],[11,"cmp","","",1,[[["physaddr",3]],["ordering",4]]],[11,"cmp","x86_64::registers::control","",8,[[["cr0flags",3]],["ordering",4]]],[11,"cmp","","",9,[[["cr3flags",3]],["ordering",4]]],[11,"cmp","","",10,[[["cr4flags",3]],["ordering",4]]],[11,"cmp","x86_64::registers::model_specific","",19,[[["eferflags",3]],["ordering",4]]],[11,"cmp","x86_64::registers::rflags","",20,[[["rflags",3]],["ordering",4]]],[11,"cmp","x86_64::structures::gdt","",24,[[["descriptorflags",3]],["ordering",4]]],[11,"cmp","x86_64::structures::idt","",30,[[["pagefaulterrorcode",3]],["ordering",4]]],[11,"cmp","x86_64::structures::paging::frame","",31,[[["physframe",3]],["ordering",4]]],[11,"cmp","x86_64::structures::paging::page","",73,[[["size4kib",4]],["ordering",4]]],[11,"cmp","","",74,[[["size2mib",4]],["ordering",4]]],[11,"cmp","","",75,[[["size1gib",4]],["ordering",4]]],[11,"cmp","","",48,[[["page",3]],["ordering",4]]],[11,"cmp","x86_64::structures::paging::page_table","",53,[[["pagetableflags",3]],["ordering",4]]],[11,"cmp","","",55,[[["pagetableindex",3]],["ordering",4]]],[11,"cmp","","",56,[[["pageoffset",3]],["ordering",4]]],[11,"partial_cmp","x86_64::addr","",0,[[["virtaddr",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","","",1,[[["physaddr",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","x86_64::registers::control","",8,[[["cr0flags",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","","",9,[[["cr3flags",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","","",10,[[["cr4flags",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","x86_64::registers::model_specific","",19,[[["eferflags",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","x86_64::registers::rflags","",20,[[["rflags",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","x86_64::structures::gdt","",24,[[["descriptorflags",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","x86_64::structures::idt","",30,[[["pagefaulterrorcode",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","x86_64::structures::paging::frame","",31,[[["physframe",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","x86_64::structures::paging::page","",73,[[["size4kib",4]],[["ordering",4],["option",4]]]],[11,"partial_cmp","","",74,[[["size2mib",4]],[["ordering",4],["option",4]]]],[11,"partial_cmp","","",75,[[["size1gib",4]],[["ordering",4],["option",4]]]],[11,"partial_cmp","","",48,[[["page",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","x86_64::structures::paging::page_table","",53,[[["pagetableflags",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","","",55,[[["pagetableindex",3]],[["ordering",4],["option",4]]]],[11,"partial_cmp","","",56,[[["pageoffset",3]],[["ordering",4],["option",4]]]],[11,"add","x86_64::addr","",0,[[["u64",15]]]],[11,"add","","",0,[[["usize",15]]]],[11,"add","","",1,[[["u64",15]]]],[11,"add","","",1,[[["usize",15]]]],[11,"add","x86_64::structures::paging::frame","",31,[[["u64",15]]]],[11,"add","x86_64::structures::paging::page","",48,[[["u64",15]]]],[11,"add_assign","x86_64::addr","",0,[[["u64",15]]]],[11,"add_assign","","",0,[[["usize",15]]]],[11,"add_assign","","",1,[[["u64",15]]]],[11,"add_assign","","",1,[[["usize",15]]]],[11,"add_assign","x86_64::structures::paging::frame","",31,[[["u64",15]]]],[11,"add_assign","x86_64::structures::paging::page","",48,[[["u64",15]]]],[11,"sub_assign","x86_64::addr","",0,[[["u64",15]]]],[11,"sub_assign","","",0,[[["usize",15]]]],[11,"sub_assign","","",1,[[["u64",15]]]],[11,"sub_assign","","",1,[[["usize",15]]]],[11,"sub_assign","x86_64::registers::control","Disables all flags enabled in the set.",8,[[["cr0flags",3]]]],[11,"sub_assign","","Disables all flags enabled in the set.",9,[[["cr3flags",3]]]],[11,"sub_assign","","Disables all flags enabled in the set.",10,[[["cr4flags",3]]]],[11,"sub_assign","x86_64::registers::model_specific","Disables all flags enabled in the set.",19,[[["eferflags",3]]]],[11,"sub_assign","x86_64::registers::rflags","Disables all flags enabled in the set.",20,[[["rflags",3]]]],[11,"sub_assign","x86_64::structures::gdt","Disables all flags enabled in the set.",24,[[["descriptorflags",3]]]],[11,"sub_assign","x86_64::structures::idt","Disables all flags enabled in the set.",30,[[["pagefaulterrorcode",3]]]],[11,"sub_assign","x86_64::structures::paging::frame","",31,[[["u64",15]]]],[11,"sub_assign","x86_64::structures::paging::page","",48,[[["u64",15]]]],[11,"sub_assign","x86_64::structures::paging::page_table","Disables all flags enabled in the set.",53,[[["pagetableflags",3]]]],[11,"not","x86_64::registers::control","Returns the complement of this set of flags.",8,[[],["cr0flags",3]]],[11,"not","","Returns the complement of this set of flags.",9,[[],["cr3flags",3]]],[11,"not","","Returns the complement of this set of flags.",10,[[],["cr4flags",3]]],[11,"not","x86_64::registers::model_specific","Returns the complement of this set of flags.",19,[[],["eferflags",3]]],[11,"not","x86_64::registers::rflags","Returns the complement of this set of flags.",20,[[],["rflags",3]]],[11,"not","x86_64::structures::gdt","Returns the complement of this set of flags.",24,[[],["descriptorflags",3]]],[11,"not","x86_64::structures::idt","Returns the complement of this set of flags.",30,[[],["pagefaulterrorcode",3]]],[11,"not","x86_64::structures::paging::page_table","Returns the complement of this set of flags.",53,[[],["pagetableflags",3]]],[11,"bitand","x86_64::registers::control","Returns the intersection between the two sets of flags.",8,[[["cr0flags",3]],["cr0flags",3]]],[11,"bitand","","Returns the intersection between the two sets of flags.",9,[[["cr3flags",3]],["cr3flags",3]]],[11,"bitand","","Returns the intersection between the two sets of flags.",10,[[["cr4flags",3]],["cr4flags",3]]],[11,"bitand","x86_64::registers::model_specific","Returns the intersection between the two sets of flags.",19,[[["eferflags",3]],["eferflags",3]]],[11,"bitand","x86_64::registers::rflags","Returns the intersection between the two sets of flags.",20,[[["rflags",3]],["rflags",3]]],[11,"bitand","x86_64::structures::gdt","Returns the intersection between the two sets of flags.",24,[[["descriptorflags",3]],["descriptorflags",3]]],[11,"bitand","x86_64::structures::idt","Returns the intersection between the two sets of flags.",30,[[["pagefaulterrorcode",3]],["pagefaulterrorcode",3]]],[11,"bitand","x86_64::structures::paging::page_table","Returns the intersection between the two sets of flags.",53,[[["pagetableflags",3]],["pagetableflags",3]]],[11,"bitor","x86_64::registers::control","Returns the union of the two sets of flags.",8,[[["cr0flags",3]],["cr0flags",3]]],[11,"bitor","","Returns the union of the two sets of flags.",9,[[["cr3flags",3]],["cr3flags",3]]],[11,"bitor","","Returns the union of the two sets of flags.",10,[[["cr4flags",3]],["cr4flags",3]]],[11,"bitor","x86_64::registers::model_specific","Returns the union of the two sets of flags.",19,[[["eferflags",3]],["eferflags",3]]],[11,"bitor","x86_64::registers::rflags","Returns the union of the two sets of flags.",20,[[["rflags",3]],["rflags",3]]],[11,"bitor","x86_64::structures::gdt","Returns the union of the two sets of flags.",24,[[["descriptorflags",3]],["descriptorflags",3]]],[11,"bitor","x86_64::structures::idt","Returns the union of the two sets of flags.",30,[[["pagefaulterrorcode",3]],["pagefaulterrorcode",3]]],[11,"bitor","x86_64::structures::paging::page_table","Returns the union of the two sets of flags.",53,[[["pagetableflags",3]],["pagetableflags",3]]],[11,"bitxor","x86_64::registers::control","Returns the left flags, but with all the right flags …",8,[[["cr0flags",3]],["cr0flags",3]]],[11,"bitxor","","Returns the left flags, but with all the right flags …",9,[[["cr3flags",3]],["cr3flags",3]]],[11,"bitxor","","Returns the left flags, but with all the right flags …",10,[[["cr4flags",3]],["cr4flags",3]]],[11,"bitxor","x86_64::registers::model_specific","Returns the left flags, but with all the right flags …",19,[[["eferflags",3]],["eferflags",3]]],[11,"bitxor","x86_64::registers::rflags","Returns the left flags, but with all the right flags …",20,[[["rflags",3]],["rflags",3]]],[11,"bitxor","x86_64::structures::gdt","Returns the left flags, but with all the right flags …",24,[[["descriptorflags",3]],["descriptorflags",3]]],[11,"bitxor","x86_64::structures::idt","Returns the left flags, but with all the right flags …",30,[[["pagefaulterrorcode",3]],["pagefaulterrorcode",3]]],[11,"bitxor","x86_64::structures::paging::page_table","Returns the left flags, but with all the right flags …",53,[[["pagetableflags",3]],["pagetableflags",3]]],[11,"bitand_assign","x86_64::registers::control","Disables all flags disabled in the set.",8,[[["cr0flags",3]]]],[11,"bitand_assign","","Disables all flags disabled in the set.",9,[[["cr3flags",3]]]],[11,"bitand_assign","","Disables all flags disabled in the set.",10,[[["cr4flags",3]]]],[11,"bitand_assign","x86_64::registers::model_specific","Disables all flags disabled in the set.",19,[[["eferflags",3]]]],[11,"bitand_assign","x86_64::registers::rflags","Disables all flags disabled in the set.",20,[[["rflags",3]]]],[11,"bitand_assign","x86_64::structures::gdt","Disables all flags disabled in the set.",24,[[["descriptorflags",3]]]],[11,"bitand_assign","x86_64::structures::idt","Disables all flags disabled in the set.",30,[[["pagefaulterrorcode",3]]]],[11,"bitand_assign","x86_64::structures::paging::page_table","Disables all flags disabled in the set.",53,[[["pagetableflags",3]]]],[11,"bitor_assign","x86_64::registers::control","Adds the set of flags.",8,[[["cr0flags",3]]]],[11,"bitor_assign","","Adds the set of flags.",9,[[["cr3flags",3]]]],[11,"bitor_assign","","Adds the set of flags.",10,[[["cr4flags",3]]]],[11,"bitor_assign","x86_64::registers::model_specific","Adds the set of flags.",19,[[["eferflags",3]]]],[11,"bitor_assign","x86_64::registers::rflags","Adds the set of flags.",20,[[["rflags",3]]]],[11,"bitor_assign","x86_64::structures::gdt","Adds the set of flags.",24,[[["descriptorflags",3]]]],[11,"bitor_assign","x86_64::structures::idt","Adds the set of flags.",30,[[["pagefaulterrorcode",3]]]],[11,"bitor_assign","x86_64::structures::paging::page_table","Adds the set of flags.",53,[[["pagetableflags",3]]]],[11,"bitxor_assign","x86_64::registers::control","Toggles the set of flags.",8,[[["cr0flags",3]]]],[11,"bitxor_assign","","Toggles the set of flags.",9,[[["cr3flags",3]]]],[11,"bitxor_assign","","Toggles the set of flags.",10,[[["cr4flags",3]]]],[11,"bitxor_assign","x86_64::registers::model_specific","Toggles the set of flags.",19,[[["eferflags",3]]]],[11,"bitxor_assign","x86_64::registers::rflags","Toggles the set of flags.",20,[[["rflags",3]]]],[11,"bitxor_assign","x86_64::structures::gdt","Toggles the set of flags.",24,[[["descriptorflags",3]]]],[11,"bitxor_assign","x86_64::structures::idt","Toggles the set of flags.",30,[[["pagefaulterrorcode",3]]]],[11,"bitxor_assign","x86_64::structures::paging::page_table","Toggles the set of flags.",53,[[["pagetableflags",3]]]],[11,"index","x86_64::structures::idt","Returns the IDT entry with the specified index.",25,[[["usize",15]]]],[11,"index","x86_64::structures::paging::page_table","",54,[[["usize",15]]]],[11,"index","","",54,[[["pagetableindex",3]]]],[11,"index_mut","x86_64::structures::idt","Returns a mutable reference to the IDT entry with the …",25,[[["usize",15]]]],[11,"index_mut","x86_64::structures::paging::page_table","",54,[[["usize",15]]]],[11,"index_mut","","",54,[[["pagetableindex",3]]]],[11,"hash","x86_64::registers::control","",8,[[]]],[11,"hash","","",9,[[]]],[11,"hash","","",10,[[]]],[11,"hash","x86_64::registers::model_specific","",19,[[]]],[11,"hash","x86_64::registers::rflags","",20,[[]]],[11,"hash","x86_64::structures::gdt","",24,[[]]],[11,"hash","x86_64::structures::idt","",30,[[]]],[11,"hash","x86_64::structures::paging::page_table","",53,[[]]],[11,"from_iter","x86_64::registers::control","",8,[[["intoiterator",8]],["cr0flags",3]]],[11,"from_iter","","",9,[[["intoiterator",8]],["cr3flags",3]]],[11,"from_iter","","",10,[[["intoiterator",8]],["cr4flags",3]]],[11,"from_iter","x86_64::registers::model_specific","",19,[[["intoiterator",8]],["eferflags",3]]],[11,"from_iter","x86_64::registers::rflags","",20,[[["intoiterator",8]],["rflags",3]]],[11,"from_iter","x86_64::structures::gdt","",24,[[["intoiterator",8]],["descriptorflags",3]]],[11,"from_iter","x86_64::structures::idt","",30,[[["intoiterator",8]],["pagefaulterrorcode",3]]],[11,"from_iter","x86_64::structures::paging::page_table","",53,[[["intoiterator",8]],["pagetableflags",3]]],[11,"fmt","x86_64::addr","",1,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::control","",8,[[["formatter",3]],["result",6]]],[11,"fmt","","",9,[[["formatter",3]],["result",6]]],[11,"fmt","","",10,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::model_specific","",19,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::rflags","",20,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::gdt","",24,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::idt","",30,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::page_table","",53,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::addr","",1,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::control","",8,[[["formatter",3]],["result",6]]],[11,"fmt","","",9,[[["formatter",3]],["result",6]]],[11,"fmt","","",10,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::model_specific","",19,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::rflags","",20,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::gdt","",24,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::idt","",30,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::page_table","",53,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::addr","",1,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::control","",8,[[["formatter",3]],["result",6]]],[11,"fmt","","",9,[[["formatter",3]],["result",6]]],[11,"fmt","","",10,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::model_specific","",19,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::rflags","",20,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::gdt","",24,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::idt","",30,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::page_table","",53,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::addr","",1,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::control","",8,[[["formatter",3]],["result",6]]],[11,"fmt","","",9,[[["formatter",3]],["result",6]]],[11,"fmt","","",10,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::model_specific","",19,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::registers::rflags","",20,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::gdt","",24,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::idt","",30,[[["formatter",3]],["result",6]]],[11,"fmt","x86_64::structures::paging::page_table","",53,[[["formatter",3]],["result",6]]],[11,"next","x86_64::structures::paging::frame","",32,[[],["option",4]]],[11,"next","","",33,[[],["option",4]]],[11,"next","x86_64::structures::paging::page","",49,[[],["option",4]]],[11,"next","","",50,[[],["option",4]]],[11,"extend","x86_64::registers::control","",8,[[["intoiterator",8]]]],[11,"extend","","",9,[[["intoiterator",8]]]],[11,"extend","","",10,[[["intoiterator",8]]]],[11,"extend","x86_64::registers::model_specific","",19,[[["intoiterator",8]]]],[11,"extend","x86_64::registers::rflags","",20,[[["intoiterator",8]]]],[11,"extend","x86_64::structures::gdt","",24,[[["intoiterator",8]]]],[11,"extend","x86_64::structures::idt","",30,[[["intoiterator",8]]]],[11,"extend","x86_64::structures::paging::page_table","",53,[[["intoiterator",8]]]],[11,"clone","x86_64::addr","",0,[[],["virtaddr",3]]],[11,"clone","","",1,[[],["physaddr",3]]],[11,"clone","x86_64::instructions::port","",2,[[],["portreadonly",3]]],[11,"clone","","",3,[[],["portwriteonly",3]]],[11,"clone","","",4,[[],["port",3]]],[11,"clone","x86_64::instructions::random","",5,[[],["rdrand",3]]],[11,"clone","x86_64::registers::control","",8,[[],["cr0flags",3]]],[11,"clone","","",9,[[],["cr3flags",3]]],[11,"clone","","",10,[[],["cr4flags",3]]],[11,"clone","x86_64::registers::model_specific","",19,[[],["eferflags",3]]],[11,"clone","x86_64::registers::rflags","",20,[[],["rflags",3]]],[11,"clone","x86_64::structures::gdt","",21,[[],["segmentselector",3]]],[11,"clone","","",22,[[],["globaldescriptortable",3]]],[11,"clone","","",23,[[],["descriptor",4]]],[11,"clone","","",24,[[],["descriptorflags",3]]],[11,"clone","x86_64::structures::idt","",25,[[],["interruptdescriptortable",3]]],[11,"clone","","",26,[[],["entry",3]]],[11,"clone","","",27,[[],["entryoptions",3]]],[11,"clone","","",29,[[],["interruptstackframevalue",3]]],[11,"clone","","",30,[[],["pagefaulterrorcode",3]]],[11,"clone","x86_64::structures::paging::frame","",31,[[],["physframe",3]]],[11,"clone","","",32,[[],["physframerange",3]]],[11,"clone","","",33,[[],["physframerangeinclusive",3]]],[11,"clone","x86_64::structures::paging::page","",73,[[],["size4kib",4]]],[11,"clone","","",74,[[],["size2mib",4]]],[11,"clone","","",75,[[],["size1gib",4]]],[11,"clone","","",48,[[],["page",3]]],[11,"clone","","",49,[[],["pagerange",3]]],[11,"clone","","",50,[[],["pagerangeinclusive",3]]],[11,"clone","x86_64::structures::paging::page_table","",51,[[],["frameerror",4]]],[11,"clone","","",52,[[],["pagetableentry",3]]],[11,"clone","","",53,[[],["pagetableflags",3]]],[11,"clone","","",55,[[],["pagetableindex",3]]],[11,"clone","","",56,[[],["pageoffset",3]]],[11,"clone","x86_64::structures::tss","",61,[[],["taskstatesegment",3]]],[11,"clone","x86_64::structures","",62,[[],["descriptortablepointer",3]]],[11,"clone","x86_64","",63,[[],["privilegelevel",4]]],[11,"default","x86_64::structures::paging::page_table","",54,[[]]],[11,"read","x86_64::registers::control","Read the current set of CR0 flags.",66,[[],["cr0flags",3]]],[11,"read_raw","","Read the current raw CR0 value.",66,[[],["u64",15]]],[11,"write","","Write CR0 flags.",66,[[["cr0flags",3]]]],[11,"write_raw","","Write raw CR0 flags.",66,[[["u64",15]]]],[11,"update","","Updates CR0 flags.",66,[[]]],[11,"read","","Read the current page fault linear address from the CR2 …",67,[[],["virtaddr",3]]],[11,"read","","Read the current P4 table address from the CR3 register.",68,[[]]],[11,"read_raw","","Read the current P4 table address from the CR3 register",68,[[]]],[11,"read_pcid","","Read the current P4 table address from the CR3 register …",68,[[]]],[11,"write","","Write a new P4 table address into the CR3 register.",68,[[["cr3flags",3],["physframe",3]]]],[11,"write_pcid","","Write a new P4 table address into the CR3 register.",68,[[["pcid",3],["physframe",3]]]],[11,"read","","Read the current set of CR4 flags.",69,[[],["cr4flags",3]]],[11,"read_raw","","Read the current raw CR4 value.",69,[[],["u64",15]]],[11,"write","","Write CR4 flags.",69,[[["cr4flags",3]]]],[11,"write_raw","","Write raw CR4 flags.",69,[[["u64",15]]]],[11,"update","","Updates CR4 flags.",69,[[]]],[11,"read","x86_64::registers::model_specific","Read 64 bits msr register.",11,[[],["u64",15]]],[11,"write","","Write 64 bits to msr register.",11,[[["u64",15]]]],[11,"read","","Read the current EFER flags.",12,[[],["eferflags",3]]],[11,"read_raw","","Read the current raw EFER flags.",12,[[],["u64",15]]],[11,"write","","Write the EFER flags, preserving reserved values.",12,[[["eferflags",3]]]],[11,"write_raw","","Write the EFER flags.",12,[[["u64",15]]]],[11,"update","","Update EFER flags.",12,[[]]],[11,"read","","Read the current FsBase register.",13,[[],["virtaddr",3]]],[11,"write","","Write a given virtual address to the FS.Base register.",13,[[["virtaddr",3]]]],[11,"read","","Read the current GsBase register.",14,[[],["virtaddr",3]]],[11,"write","","Write a given virtual address to the GS.Base register.",14,[[["virtaddr",3]]]],[11,"read","","Read the current KernelGsBase register.",15,[[],["virtaddr",3]]],[11,"write","","Write a given virtual address to the KernelGsBase …",15,[[["virtaddr",3]]]],[11,"read_raw","","Read the Ring 0 and Ring 3 segment bases. The remaining …",16,[[]]],[11,"read","","Read the Ring 0 and Ring 3 segment bases. Returns",16,[[]]],[11,"write_raw","","Write the Ring 0 and Ring 3 segment bases. The remaining …",16,[[["u16",15]]]],[11,"write","","Write the Ring 0 and Ring 3 segment bases. The remaining …",16,[[["segmentselector",3]],[["result",4],["str",15]]]],[11,"read","","Read the current LStar register. This holds the target …",17,[[],["virtaddr",3]]],[11,"write","","Write a given virtual address to the LStar register. This …",17,[[["virtaddr",3]]]],[11,"read","","Read to the SFMask register. The SFMASK register is used …",18,[[],["rflags",3]]],[11,"write","","Write to the SFMask register. The SFMASK register is used …",18,[[["rflags",3]]]],[11,"new","x86_64::structures::paging::mapper","Creates a new <code>MappedPageTable</code> that uses the passed …",70,[[["pagetable",3]]]],[11,"level_4_table","","Returns a mutable reference to the wrapped level 4 …",70,[[],["pagetable",3]]],[11,"new","","Creates a new <code>OffsetPageTable</code> that uses the given offset …",71,[[["pagetable",3],["virtaddr",3]]]],[11,"level_4_table","","Returns a mutable reference to the wrapped level 4 …",71,[[],["pagetable",3]]],[11,"new","","Creates a new RecursivePageTable from the passed level 4 …",72,[[["pagetable",3]],[["result",4],["invalidpagetable",4]]]],[11,"new_unchecked","","Creates a new RecursivePageTable without performing any …",72,[[["pagetableindex",3],["pagetable",3]]]],[11,"level_4_table","","Returns a mutable reference to the wrapped level 4 …",72,[[],["pagetable",3]]]],"p":[[3,"VirtAddr"],[3,"PhysAddr"],[3,"PortReadOnly"],[3,"PortWriteOnly"],[3,"Port"],[3,"RdRand"],[4,"InvPicdCommand"],[3,"Pcid"],[3,"Cr0Flags"],[3,"Cr3Flags"],[3,"Cr4Flags"],[3,"Msr"],[3,"Efer"],[3,"FsBase"],[3,"GsBase"],[3,"KernelGsBase"],[3,"Star"],[3,"LStar"],[3,"SFMask"],[3,"EferFlags"],[3,"RFlags"],[3,"SegmentSelector"],[3,"GlobalDescriptorTable"],[4,"Descriptor"],[3,"DescriptorFlags"],[3,"InterruptDescriptorTable"],[3,"Entry"],[3,"EntryOptions"],[3,"InterruptStackFrame"],[3,"InterruptStackFrameValue"],[3,"PageFaultErrorCode"],[3,"PhysFrame"],[3,"PhysFrameRange"],[3,"PhysFrameRangeInclusive"],[8,"PageTableFrameMapping"],[4,"InvalidPageTable"],[8,"Translate"],[4,"TranslateResult"],[13,"Mapped"],[4,"MappedFrame"],[8,"Mapper"],[3,"MapperFlush"],[3,"MapperFlushAll"],[4,"MapToError"],[4,"UnmapError"],[4,"FlagUpdateError"],[4,"TranslateError"],[8,"PageSize"],[3,"Page"],[3,"PageRange"],[3,"PageRangeInclusive"],[4,"FrameError"],[3,"PageTableEntry"],[3,"PageTableFlags"],[3,"PageTable"],[3,"PageTableIndex"],[3,"PageOffset"],[8,"FrameAllocator"],[8,"FrameDeallocator"],[8,"PortRead"],[8,"PortWrite"],[3,"TaskStateSegment"],[3,"DescriptorTablePointer"],[4,"PrivilegeLevel"],[3,"VirtAddrNotValid"],[3,"PhysAddrNotValid"],[3,"Cr0"],[3,"Cr2"],[3,"Cr3"],[3,"Cr4"],[3,"MappedPageTable"],[3,"OffsetPageTable"],[3,"RecursivePageTable"],[4,"Size4KiB"],[4,"Size2MiB"],[4,"Size1GiB"],[3,"AddressNotAligned"]]}\
}');
addSearchOptions(searchIndex);initSearch(searchIndex);