Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 19 01:18:06 2023
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.23e-02    0.424 1.56e+07    0.452 100.0
  U0_CLK_GATE (CLK_GATE)               3.02e-03 9.35e-03 3.71e+04 1.24e-02   2.7
  U0_ALU (ALU)                            0.000 2.48e-02 6.07e+06 3.09e-02   6.8
    div_52 (ALU_DW_div_uns_1)             0.000    0.000 3.00e+06 3.00e-03   0.7
    mult_49 (ALU_DW02_mult_0)             0.000    0.000 1.64e+06 1.64e-03   0.4
    add_43 (ALU_DW01_add_0)               0.000    0.000 2.17e+05 2.17e-04   0.0
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.40e+05 2.40e-04   0.1
  U0_RegFile (RegFile)                 3.74e-03    0.210 3.22e+06    0.217  48.0
  U0_SYS_CTRL (SYS_CTRL)                  0.000 3.67e-02 6.55e+05 3.73e-02   8.3
  U0_UART (UART)                       1.12e-03 2.58e-03 2.15e+06 5.85e-03   1.3
    U0_UART_RX (UART_RX)               8.85e-04 2.40e-03 1.52e+06 4.80e-03   1.1
      U0_stp_chk (stp_chk)                0.000 5.74e-05 1.71e+04 7.45e-05   0.0
      U0_par_chk (par_chk_DATA_WIDTH8)    0.000 5.74e-05 1.20e+05 1.77e-04   0.0
      U0_strt_chk (strt_chk)              0.000 5.74e-05 1.69e+04 7.43e-05   0.0
      U0_deserializer (deserializer_DATA_WIDTH8)
                                       1.09e-06 4.60e-04 2.37e+05 6.98e-04   0.2
      U0_data_sampling (data_sampling) 4.28e-06 2.44e-04 3.74e+05 6.22e-04   0.1
      U0_edge_bit_counter (edge_bit_counter)
                                       3.85e-04 9.81e-04 3.56e+05 1.72e-03   0.4
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8)
                                       2.51e-04 5.22e-04 3.95e+05 1.17e-03   0.3
    U0_UART_TX (UART_TX_DATA_WIDTH8)   2.22e-04 1.65e-04 6.21e+05 1.01e-03   0.2
      U0_parity_calc (parity_calc_WIDTH8)
                                          0.000 5.23e-05 2.56e+05 3.08e-04   0.1
      U0_mux (mux)                     5.34e-06 1.01e-05 3.55e+04 5.09e-05   0.0
      U0_Serializer (Serializer_WIDTH8)
                                          0.000 6.40e-05 2.25e+05 2.89e-04   0.1
      U0_fsm (uart_tx_fsm)                0.000 2.33e-05 9.97e+04 1.23e-04   0.0
  U1_ClkDiv (ClkDiv_1)                 1.86e-04 5.91e-04 5.36e+05 1.31e-03   0.3
    add_49 (ClkDiv_1_DW01_inc_0)          0.000    0.000 8.37e+04 8.37e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX)              0.000    0.000 4.49e+04 4.49e-05   0.0
  U0_ClkDiv (ClkDiv_0)                 1.68e-05 6.04e-04 4.96e+05 1.12e-03   0.2
    add_49 (ClkDiv_0_DW01_inc_0)       8.68e-07 3.05e-06 8.37e+04 8.76e-05   0.0
  U0_PULSE_GEN (PULSE_GEN)                0.000 1.16e-05 2.25e+04 3.41e-05   0.0
  U0_UART_FIFO (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                       2.30e-03    0.117 2.15e+06    0.122  26.9
    u_r2w_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1)
                                          0.000 1.17e-02 8.27e+04 1.17e-02   2.6
    u_fifo_wr (fifo_wr_P_SIZE4)           0.000 1.17e-02 2.35e+05 1.19e-02   2.6
    u_w2r_sync (BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0)
                                          0.000 4.65e-05 7.19e+04 1.18e-04   0.0
    u_fifo_rd (fifo_rd_P_SIZE4)           0.000 4.65e-05 2.25e+05 2.72e-04   0.1
    u_fifo_mem (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                       1.82e-03 9.37e-02 1.53e+06 9.70e-02  21.5
  U0_ref_sync (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 1.75e-02 1.72e+05 1.77e-02   3.9
  U1_RST_SYNC (RST_SYNC_NUM_STAGES2_1) 2.59e-05 4.51e-03 2.53e+04 4.56e-03   1.0
  U0_RST_SYNC (RST_SYNC_NUM_STAGES2_0) 8.05e-06 2.66e-04 2.35e+04 2.97e-04   0.1
1
