# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe --build --trace-fst -I/home/hujun/ysyx-workbench/npc/verilog/vsrc -I/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl -I/home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC --timescale 1ns/1ns --no-timing --top-module ysyxSoCFull /home/hujun/ysyx-workbench/npc/verilog/vsrc/top.v /home/hujun/ysyx-workbench/npc/verilog/vsrc/DpiBlackBox.v /home/hujun/ysyx-workbench/ysyxSoC/perip/psram/psram_top_apb.v /home/hujun/ysyx-workbench/ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v /home/hujun/ysyx-workbench/ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v /home/hujun/ysyx-workbench/ysyxSoC/perip/psram/psram.v /home/hujun/ysyx-workbench/ysyxSoC/perip/amba/axi4_delayer.v /home/hujun/ysyx-workbench/ysyxSoC/perip/amba/apb_delayer.v /home/hujun/ysyx-workbench/ysyxSoC/perip/flash/flash.v /home/hujun/ysyx-workbench/ysyxSoC/perip/bitrev/bitrev.v /home/hujun/ysyx-workbench/ysyxSoC/perip/gpio/gpio_top_apb.v /home/hujun/ysyx-workbench/ysyxSoC/perip/ps2/ps2_top_apb.v /home/hujun/ysyx-workbench/ysyxSoC/perip/ysyxSoCFull.v /home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_defines.v /home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_clgen.v /home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_top.v /home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_top_apb.v /home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_shift.v /home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_tfifo.v /home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_transmitter.v /home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/raminfr.v /home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_defines.v /home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_regs.v /home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_top_apb.v /home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_receiver.v /home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v /home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_rfifo.v /home/hujun/ysyx-workbench/ysyxSoC/perip/vga/vga_top_apb.v /home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/sdram_top_apb.v /home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/sdram.v /home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v /home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v /home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v /home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/sdram_top_axi.v -CFLAGS -I/home/hujun/ysyx-workbench/npc/verilog/csrc/device/io -CFLAGS -I/home/hujun/ysyx-workbench/npc/verilog/csrc/device -CFLAGS -I/home/hujun/ysyx-workbench/npc/verilog/csrc/monitor/dbg -CFLAGS -I/home/hujun/ysyx-workbench/npc/verilog/csrc/monitor/sdb -CFLAGS -I/home/hujun/ysyx-workbench/npc/verilog/csrc/monitor/trace -CFLAGS -I/home/hujun/ysyx-workbench/npc/verilog/csrc/monitor/difftest -CFLAGS -I/home/hujun/ysyx-workbench/npc/verilog/csrc/cpu -CFLAGS -I/home/hujun/ysyx-workbench/npc/verilog/csrc/include -CFLAGS -I/home/hujun/ysyx-workbench/npc/verilog/csrc/memory -CFLAGS -Wno-pointer-arith -CFLAGS -Wno-return-type -CFLAGS -fpermissive -LDFLAGS -lSDL2 -LDFLAGS -I/usr/lib/llvm-14/include -LDFLAGS -std=c++14 -LDFLAGS -fno-exceptions -LDFLAGS -D_GNU_SOURCE -LDFLAGS -D__STDC_CONSTANT_MACROS -LDFLAGS -D__STDC_FORMAT_MACROS -LDFLAGS -D__STDC_LIMIT_MACROS -LDFLAGS -fPIE -LDFLAGS -lLLVM-14 -LDFLAGS /home/hujun/ysyx-workbench/nemu/build/riscv32-nemu-interpreter-so -LDFLAGS -fsanitize=address -LDFLAGS -lasan /home/hujun/ysyx-workbench/npc/verilog/csrc/main.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/device/device.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/device/io/map.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/device/io/mmio.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/device/alarm.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/device/serial.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/device/intr.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/device/timer.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/monitor/trace/itrace.c /home/hujun/ysyx-workbench/npc/verilog/csrc/monitor/trace/mtrace.c /home/hujun/ysyx-workbench/npc/verilog/csrc/monitor/dbg/debug.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/monitor/sdb/sdb.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/monitor/difftest/dut.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/util/disasm.cpp /home/hujun/ysyx-workbench/npc/verilog/csrc/cpu/cpu.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/cpu/reg.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/dpic.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/memory/paddr.cc /home/hujun/ysyx-workbench/npc/verilog/csrc/init.cc"
S      2886  6318469  1732889870   868362181  1732889870   868362181 "/home/hujun/ysyx-workbench/npc/verilog/vsrc/DpiBlackBox.v"
S    236098  6318471  1732889871   398375780  1732889871   398375780 "/home/hujun/ysyx-workbench/npc/verilog/vsrc/top.v"
S       965  5399858  1731918031   559431960  1731918031   559431960 "/home/hujun/ysyx-workbench/ysyxSoC/perip/amba/apb_delayer.v"
S      2583  5399859  1731918031   559431960  1731918031   559431960 "/home/hujun/ysyx-workbench/ysyxSoC/perip/amba/axi4_delayer.v"
S       107  5399861  1731918031   559431960  1731918031   559431960 "/home/hujun/ysyx-workbench/ysyxSoC/perip/bitrev/bitrev.v"
S      2745  5399863  1731918031   559431960  1731918031   559431960 "/home/hujun/ysyx-workbench/ysyxSoC/perip/flash/flash.v"
S       623  5399865  1731918031   559431960  1731918031   559431960 "/home/hujun/ysyx-workbench/ysyxSoC/perip/gpio/gpio_top_apb.v"
S       398  5399867  1731918031   559431960  1731918031   559431960 "/home/hujun/ysyx-workbench/ysyxSoC/perip/ps2/ps2_top_apb.v"
S      7606  5399870  1731918031   559431960  1731918031   559431960 "/home/hujun/ysyx-workbench/ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL.v"
S      4906  5399871  1731918031   560431978  1731918031   560431978 "/home/hujun/ysyx-workbench/ysyxSoC/perip/psram/efabless/EF_PSRAM_CTRL_wb.v"
S        95  5399873  1731918031   560431978  1731918031   560431978 "/home/hujun/ysyx-workbench/ysyxSoC/perip/psram/psram.v"
S      1091  5399874  1731918031   560431978  1731918031   560431978 "/home/hujun/ysyx-workbench/ysyxSoC/perip/psram/psram_top_apb.v"
S      6135  5399879  1731918031   562432014  1731918031   562432014 "/home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi.v"
S     22766  5399880  1731918031   562432014  1731918031   562432014 "/home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_core.v"
S     12750  5399881  1731918031   562432014  1731918031   562432014 "/home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/core_sdram_axi4/sdram_axi_pmem.v"
S       243  5399882  1731918031   562432014  1731918031   562432014 "/home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/sdram.v"
S      2226  5399883  1731918031   562432014  1731918031   562432014 "/home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/sdram_top_apb.v"
S      2621  5399884  1731918031   562432014  1731918031   562432014 "/home/hujun/ysyx-workbench/ysyxSoC/perip/sdram/sdram_top_axi.v"
S      5016  5399889  1731918031   565432066  1731918031   565432066 "/home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_clgen.v"
S      6037  5399890  1731918031   565432066  1731918031   565432066 "/home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_defines.v"
S      9311  5399891  1731918031   565432066  1731918031   565432066 "/home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_shift.v"
S     12260  5399892  1731918031   565432066  1731918031   565432066 "/home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_top.v"
S      1665  5399893  1731918031   565432066  1731918031   565432066 "/home/hujun/ysyx-workbench/ysyxSoC/perip/spi/rtl/spi_top_apb.v"
S      5917  5399899  1731918031   568432119  1731918031   568432119 "/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/raminfr.v"
S     10874  5399900  1731918031   568432119  1731918031   568432119 "/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_defines.v"
S     17737  5399901  1731918031   568432119  1731918031   568432119 "/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_receiver.v"
S     31266  5399902  1731918031   568432119  1731918031   568432119 "/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_regs.v"
S     11288  5399903  1731918031   568432119  1731918031   568432119 "/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_rfifo.v"
S      5794  5399904  1731918031   568432119  1731918031   568432119 "/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_sync_flops.v"
S      9564  5399905  1731918031   568432119  1731918031   568432119 "/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_tfifo.v"
S      3644  5399906  1731918031   568432119  1731918031   568432119 "/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_top_apb.v"
S     14825  5399907  1731918031   569432137  1731918031   569432137 "/home/hujun/ysyx-workbench/ysyxSoC/perip/uart16550/rtl/uart_transmitter.v"
S       497  5399909  1731918031   569432137  1731918031   569432137 "/home/hujun/ysyx-workbench/ysyxSoC/perip/vga/vga_top_apb.v"
S    406455  5400550  1732888970   565828556  1732888970   565828556 "/home/hujun/ysyx-workbench/ysyxSoC/perip/ysyxSoCFull.v"
S  20801520  4726444  1722005796   891107623  1722005796   891107623 "/usr/local/bin/verilator_bin"
S      3275  4887858  1722005797   131109344  1722005797   131109344 "/usr/local/share/verilator/include/verilated_std.sv"
T      6468  6318369  1732892441    25352226  1732892441    25352226 "obj_dir/VysyxSoCFull.cpp"
T      3933  6318368  1732892441    24352209  1732892441    24352209 "obj_dir/VysyxSoCFull.h"
T      5962  6318385  1732892441   126353963  1732892441   126353963 "obj_dir/VysyxSoCFull.mk"
T     24132  6318367  1732892441    24352209  1732892441    24352209 "obj_dir/VysyxSoCFull__ConstPool_0.cpp"
T       693  6318366  1732892441    20352140  1732892441    20352140 "obj_dir/VysyxSoCFull__Dpi.cpp"
T      1674  6318365  1732892441    20352140  1732892441    20352140 "obj_dir/VysyxSoCFull__Dpi.h"
T      2230  6318363  1732892441    20352140  1732892441    20352140 "obj_dir/VysyxSoCFull__Syms.cpp"
T      1797  6318364  1732892441    20352140  1732892441    20352140 "obj_dir/VysyxSoCFull__Syms.h"
T    269340  6318383  1732892441   124353928  1732892441   124353928 "obj_dir/VysyxSoCFull__Trace__0.cpp"
T    564157  6318382  1732892441   117353808  1732892441   117353808 "obj_dir/VysyxSoCFull__Trace__0__Slow.cpp"
T     84125  6318371  1732892441    30352312  1732892441    30352312 "obj_dir/VysyxSoCFull___024root.h"
T    226780  6318378  1732892441    88353309  1732892441    88353309 "obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0.cpp"
T    102605  6318375  1732892441    53352707  1732892441    53352707 "obj_dir/VysyxSoCFull___024root__DepSet_h0188974b__0__Slow.cpp"
T    688880  6318377  1732892441    80353172  1732892441    80353172 "obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0.cpp"
T    361558  6318374  1732892441    49352638  1732892441    49352638 "obj_dir/VysyxSoCFull___024root__DepSet_h4d156741__0__Slow.cpp"
T       737  6318373  1732892441    31352329  1732892441    31352329 "obj_dir/VysyxSoCFull___024root__Slow.cpp"
T       714  6318372  1732892441    30352312  1732892441    30352312 "obj_dir/VysyxSoCFull___024unit.h"
T      9564  6318381  1732892441    89353326  1732892441    89353326 "obj_dir/VysyxSoCFull___024unit__DepSet_h308b0958__0.cpp"
T       543  6318380  1732892441    88353309  1732892441    88353309 "obj_dir/VysyxSoCFull___024unit__DepSet_h460a3d32__0__Slow.cpp"
T       737  6318379  1732892441    88353309  1732892441    88353309 "obj_dir/VysyxSoCFull___024unit__Slow.cpp"
T      3169  6318386  1732892441   126353963  1732892441   126353963 "obj_dir/VysyxSoCFull__ver.d"
T         0        0  1732892441   126353963  1732892441   126353963 "obj_dir/VysyxSoCFull__verFiles.dat"
T      1961  6318384  1732892441   126353963  1732892441   126353963 "obj_dir/VysyxSoCFull_classes.mk"
