.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_ADC_SAR */
.set ADC_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_Clock */
.set ADC_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Clock__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Clock__INDEX, 0x00
.set ADC_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Clock__PM_ACT_MSK, 0x01
.set ADC_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Clock__PM_STBY_MSK, 0x01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x08
.set ADC_IRQ__INTC_NUMBER, 3
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_NEG */
.set ADC_NEG__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set ADC_NEG__0__MASK, 0x20
.set ADC_NEG__0__PC, CYREG_PRT0_PC5
.set ADC_NEG__0__PORT, 0
.set ADC_NEG__0__SHIFT, 5
.set ADC_NEG__AG, CYREG_PRT0_AG
.set ADC_NEG__AMUX, CYREG_PRT0_AMUX
.set ADC_NEG__BIE, CYREG_PRT0_BIE
.set ADC_NEG__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_NEG__BYP, CYREG_PRT0_BYP
.set ADC_NEG__CTL, CYREG_PRT0_CTL
.set ADC_NEG__DM0, CYREG_PRT0_DM0
.set ADC_NEG__DM1, CYREG_PRT0_DM1
.set ADC_NEG__DM2, CYREG_PRT0_DM2
.set ADC_NEG__DR, CYREG_PRT0_DR
.set ADC_NEG__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_NEG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_NEG__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_NEG__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_NEG__MASK, 0x20
.set ADC_NEG__PORT, 0
.set ADC_NEG__PRT, CYREG_PRT0_PRT
.set ADC_NEG__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_NEG__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_NEG__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_NEG__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_NEG__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_NEG__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_NEG__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_NEG__PS, CYREG_PRT0_PS
.set ADC_NEG__SHIFT, 5
.set ADC_NEG__SLW, CYREG_PRT0_SLW

/* ADC_POS */
.set ADC_POS__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_POS__0__MASK, 0x10
.set ADC_POS__0__PC, CYREG_PRT0_PC4
.set ADC_POS__0__PORT, 0
.set ADC_POS__0__SHIFT, 4
.set ADC_POS__AG, CYREG_PRT0_AG
.set ADC_POS__AMUX, CYREG_PRT0_AMUX
.set ADC_POS__BIE, CYREG_PRT0_BIE
.set ADC_POS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_POS__BYP, CYREG_PRT0_BYP
.set ADC_POS__CTL, CYREG_PRT0_CTL
.set ADC_POS__DM0, CYREG_PRT0_DM0
.set ADC_POS__DM1, CYREG_PRT0_DM1
.set ADC_POS__DM2, CYREG_PRT0_DM2
.set ADC_POS__DR, CYREG_PRT0_DR
.set ADC_POS__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_POS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_POS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_POS__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_POS__MASK, 0x10
.set ADC_POS__PORT, 0
.set ADC_POS__PRT, CYREG_PRT0_PRT
.set ADC_POS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_POS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_POS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_POS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_POS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_POS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_POS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_POS__PS, CYREG_PRT0_PS
.set ADC_POS__SHIFT, 4
.set ADC_POS__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_ACK_Light_1_Clock_1 */
.set UART_ACK_Light_1_Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_ACK_Light_1_Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_ACK_Light_1_Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_ACK_Light_1_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set UART_ACK_Light_1_Clock_1__INDEX, 0x02
.set UART_ACK_Light_1_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_ACK_Light_1_Clock_1__PM_ACT_MSK, 0x04
.set UART_ACK_Light_1_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_ACK_Light_1_Clock_1__PM_STBY_MSK, 0x04

/* UART_ACK_Light_1_Clock_2 */
.set UART_ACK_Light_1_Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_ACK_Light_1_Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_ACK_Light_1_Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_ACK_Light_1_Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set UART_ACK_Light_1_Clock_2__INDEX, 0x01
.set UART_ACK_Light_1_Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_ACK_Light_1_Clock_2__PM_ACT_MSK, 0x02
.set UART_ACK_Light_1_Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_ACK_Light_1_Clock_2__PM_STBY_MSK, 0x02

/* UART_ACK_Light_1_Clock_3 */
.set UART_ACK_Light_1_Clock_3__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set UART_ACK_Light_1_Clock_3__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set UART_ACK_Light_1_Clock_3__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set UART_ACK_Light_1_Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set UART_ACK_Light_1_Clock_3__INDEX, 0x05
.set UART_ACK_Light_1_Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_ACK_Light_1_Clock_3__PM_ACT_MSK, 0x20
.set UART_ACK_Light_1_Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_ACK_Light_1_Clock_3__PM_STBY_MSK, 0x20

/* UART_ACK_Light_1_Clock_4 */
.set UART_ACK_Light_1_Clock_4__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set UART_ACK_Light_1_Clock_4__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set UART_ACK_Light_1_Clock_4__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set UART_ACK_Light_1_Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set UART_ACK_Light_1_Clock_4__INDEX, 0x06
.set UART_ACK_Light_1_Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_ACK_Light_1_Clock_4__PM_ACT_MSK, 0x40
.set UART_ACK_Light_1_Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_ACK_Light_1_Clock_4__PM_STBY_MSK, 0x40

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB10_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB09_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x03
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x08
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x08

/* UART_RX */
.set UART_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RX__INTC_MASK, 0x04
.set UART_RX__INTC_NUMBER, 2
.set UART_RX__INTC_PRIOR_NUM, 7
.set UART_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_TXInternalInterrupt */
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x10
.set UART_TXInternalInterrupt__INTC_NUMBER, 4
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DAC_1_DacClk */
.set DAC_1_DacClk__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set DAC_1_DacClk__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set DAC_1_DacClk__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set DAC_1_DacClk__CFG2_SRC_SEL_MASK, 0x07
.set DAC_1_DacClk__INDEX, 0x04
.set DAC_1_DacClk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DAC_1_DacClk__PM_ACT_MSK, 0x10
.set DAC_1_DacClk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DAC_1_DacClk__PM_STBY_MSK, 0x10

/* DAC_1_VDAC8_viDAC8 */
.set DAC_1_VDAC8_viDAC8__CR0, CYREG_DAC3_CR0
.set DAC_1_VDAC8_viDAC8__CR1, CYREG_DAC3_CR1
.set DAC_1_VDAC8_viDAC8__D, CYREG_DAC3_D
.set DAC_1_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DAC_1_VDAC8_viDAC8__PM_ACT_MSK, 0x08
.set DAC_1_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DAC_1_VDAC8_viDAC8__PM_STBY_MSK, 0x08
.set DAC_1_VDAC8_viDAC8__STROBE, CYREG_DAC3_STROBE
.set DAC_1_VDAC8_viDAC8__SW0, CYREG_DAC3_SW0
.set DAC_1_VDAC8_viDAC8__SW2, CYREG_DAC3_SW2
.set DAC_1_VDAC8_viDAC8__SW3, CYREG_DAC3_SW3
.set DAC_1_VDAC8_viDAC8__SW4, CYREG_DAC3_SW4
.set DAC_1_VDAC8_viDAC8__TR, CYREG_DAC3_TR
.set DAC_1_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set DAC_1_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set DAC_1_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set DAC_1_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set DAC_1_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set DAC_1_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set DAC_1_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set DAC_1_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set DAC_1_VDAC8_viDAC8__TST, CYREG_DAC3_TST

/* DAC_1_Wave1_DMA */
.set DAC_1_Wave1_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DAC_1_Wave1_DMA__DRQ_NUMBER, 1
.set DAC_1_Wave1_DMA__NUMBEROF_TDS, 0
.set DAC_1_Wave1_DMA__PRIORITY, 2
.set DAC_1_Wave1_DMA__TERMIN_EN, 0
.set DAC_1_Wave1_DMA__TERMIN_SEL, 0
.set DAC_1_Wave1_DMA__TERMOUT0_EN, 0
.set DAC_1_Wave1_DMA__TERMOUT0_SEL, 0
.set DAC_1_Wave1_DMA__TERMOUT1_EN, 0
.set DAC_1_Wave1_DMA__TERMOUT1_SEL, 0

/* DAC_1_Wave2_DMA */
.set DAC_1_Wave2_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DAC_1_Wave2_DMA__DRQ_NUMBER, 2
.set DAC_1_Wave2_DMA__NUMBEROF_TDS, 0
.set DAC_1_Wave2_DMA__PRIORITY, 2
.set DAC_1_Wave2_DMA__TERMIN_EN, 0
.set DAC_1_Wave2_DMA__TERMIN_SEL, 0
.set DAC_1_Wave2_DMA__TERMOUT0_EN, 0
.set DAC_1_Wave2_DMA__TERMOUT0_SEL, 0
.set DAC_1_Wave2_DMA__TERMOUT1_EN, 0
.set DAC_1_Wave2_DMA__TERMOUT1_SEL, 0

/* DAC_NEG */
.set DAC_NEG__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set DAC_NEG__0__MASK, 0x04
.set DAC_NEG__0__PC, CYREG_PRT3_PC2
.set DAC_NEG__0__PORT, 3
.set DAC_NEG__0__SHIFT, 2
.set DAC_NEG__AG, CYREG_PRT3_AG
.set DAC_NEG__AMUX, CYREG_PRT3_AMUX
.set DAC_NEG__BIE, CYREG_PRT3_BIE
.set DAC_NEG__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DAC_NEG__BYP, CYREG_PRT3_BYP
.set DAC_NEG__CTL, CYREG_PRT3_CTL
.set DAC_NEG__DM0, CYREG_PRT3_DM0
.set DAC_NEG__DM1, CYREG_PRT3_DM1
.set DAC_NEG__DM2, CYREG_PRT3_DM2
.set DAC_NEG__DR, CYREG_PRT3_DR
.set DAC_NEG__INP_DIS, CYREG_PRT3_INP_DIS
.set DAC_NEG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DAC_NEG__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DAC_NEG__LCD_EN, CYREG_PRT3_LCD_EN
.set DAC_NEG__MASK, 0x04
.set DAC_NEG__PORT, 3
.set DAC_NEG__PRT, CYREG_PRT3_PRT
.set DAC_NEG__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DAC_NEG__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DAC_NEG__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DAC_NEG__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DAC_NEG__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DAC_NEG__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DAC_NEG__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DAC_NEG__PS, CYREG_PRT3_PS
.set DAC_NEG__SHIFT, 2
.set DAC_NEG__SLW, CYREG_PRT3_SLW

/* DAC_POS */
.set DAC_POS__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set DAC_POS__0__MASK, 0x02
.set DAC_POS__0__PC, CYREG_PRT3_PC1
.set DAC_POS__0__PORT, 3
.set DAC_POS__0__SHIFT, 1
.set DAC_POS__AG, CYREG_PRT3_AG
.set DAC_POS__AMUX, CYREG_PRT3_AMUX
.set DAC_POS__BIE, CYREG_PRT3_BIE
.set DAC_POS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DAC_POS__BYP, CYREG_PRT3_BYP
.set DAC_POS__CTL, CYREG_PRT3_CTL
.set DAC_POS__DM0, CYREG_PRT3_DM0
.set DAC_POS__DM1, CYREG_PRT3_DM1
.set DAC_POS__DM2, CYREG_PRT3_DM2
.set DAC_POS__DR, CYREG_PRT3_DR
.set DAC_POS__INP_DIS, CYREG_PRT3_INP_DIS
.set DAC_POS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DAC_POS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DAC_POS__LCD_EN, CYREG_PRT3_LCD_EN
.set DAC_POS__MASK, 0x02
.set DAC_POS__PORT, 3
.set DAC_POS__PRT, CYREG_PRT3_PRT
.set DAC_POS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DAC_POS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DAC_POS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DAC_POS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DAC_POS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DAC_POS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DAC_POS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DAC_POS__PS, CYREG_PRT3_PS
.set DAC_POS__SHIFT, 1
.set DAC_POS__SLW, CYREG_PRT3_SLW

/* ACK_Light */
.set ACK_Light__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set ACK_Light__0__MASK, 0x02
.set ACK_Light__0__PC, CYREG_PRT2_PC1
.set ACK_Light__0__PORT, 2
.set ACK_Light__0__SHIFT, 1
.set ACK_Light__AG, CYREG_PRT2_AG
.set ACK_Light__AMUX, CYREG_PRT2_AMUX
.set ACK_Light__BIE, CYREG_PRT2_BIE
.set ACK_Light__BIT_MASK, CYREG_PRT2_BIT_MASK
.set ACK_Light__BYP, CYREG_PRT2_BYP
.set ACK_Light__CTL, CYREG_PRT2_CTL
.set ACK_Light__DM0, CYREG_PRT2_DM0
.set ACK_Light__DM1, CYREG_PRT2_DM1
.set ACK_Light__DM2, CYREG_PRT2_DM2
.set ACK_Light__DR, CYREG_PRT2_DR
.set ACK_Light__INP_DIS, CYREG_PRT2_INP_DIS
.set ACK_Light__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set ACK_Light__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set ACK_Light__LCD_EN, CYREG_PRT2_LCD_EN
.set ACK_Light__MASK, 0x02
.set ACK_Light__PORT, 2
.set ACK_Light__PRT, CYREG_PRT2_PRT
.set ACK_Light__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set ACK_Light__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set ACK_Light__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set ACK_Light__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set ACK_Light__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set ACK_Light__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set ACK_Light__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set ACK_Light__PS, CYREG_PRT2_PS
.set ACK_Light__SHIFT, 1
.set ACK_Light__SLW, CYREG_PRT2_SLW

/* TIMER_DMA_TimerUDB */
.set TIMER_DMA_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set TIMER_DMA_TimerUDB_rstSts_stsreg__0__POS, 0
.set TIMER_DMA_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TIMER_DMA_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set TIMER_DMA_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set TIMER_DMA_TimerUDB_rstSts_stsreg__2__POS, 2
.set TIMER_DMA_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set TIMER_DMA_TimerUDB_rstSts_stsreg__3__POS, 3
.set TIMER_DMA_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set TIMER_DMA_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set TIMER_DMA_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TIMER_DMA_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TIMER_DMA_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TIMER_DMA_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set TIMER_DMA_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set TIMER_DMA_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TIMER_DMA_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set TIMER_DMA_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL

/* DMA_ENABLE */
.set DMA_ENABLE__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DMA_ENABLE__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DMA_ENABLE__INTC_MASK, 0x02
.set DMA_ENABLE__INTC_NUMBER, 1
.set DMA_ENABLE__INTC_PRIOR_NUM, 7
.set DMA_ENABLE__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set DMA_ENABLE__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DMA_ENABLE__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DMA_ADC_MEM */
.set DMA_ADC_MEM__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_ADC_MEM__DRQ_NUMBER, 0
.set DMA_ADC_MEM__NUMBEROF_TDS, 0
.set DMA_ADC_MEM__PRIORITY, 0
.set DMA_ADC_MEM__TERMIN_EN, 0
.set DMA_ADC_MEM__TERMIN_SEL, 0
.set DMA_ADC_MEM__TERMOUT0_EN, 1
.set DMA_ADC_MEM__TERMOUT0_SEL, 0
.set DMA_ADC_MEM__TERMOUT1_EN, 0
.set DMA_ADC_MEM__TERMOUT1_SEL, 0

/* SPS_Divider_Control_Reg */
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__0__POS, 0
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__MASK, 0x01
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPS_Divider_Control_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* SPS_Divider_Counter_CounterUDB */
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPS_Divider_Counter_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPS_Divider_Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x67
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set SPS_Divider_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB07_ST

/* DMA_FRAME_READY */
.set DMA_FRAME_READY__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DMA_FRAME_READY__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DMA_FRAME_READY__INTC_MASK, 0x01
.set DMA_FRAME_READY__INTC_NUMBER, 0
.set DMA_FRAME_READY__INTC_PRIOR_NUM, 7
.set DMA_FRAME_READY__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set DMA_FRAME_READY__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DMA_FRAME_READY__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 0
.set CYDEV_INTR_RISING, 0x0000001E
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000007
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
