#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun  2 16:52:55 2020
# Process ID: 13888
# Current directory: C:/eFPGA/19_BRAM_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16272 C:\eFPGA\19_BRAM_Controller\19_BRAM_Controller.xpr
# Log file: C:/eFPGA/19_BRAM_Controller/vivado.log
# Journal file: C:/eFPGA/19_BRAM_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {448 -123} [get_bd_intf_ports FIXED_IO]
set_property location {430 -152} [get_bd_intf_ports DDR]
set_property location {430 -129} [get_bd_intf_ports FIXED_IO]
set_property location {1 224 -345} [get_bd_cells axi_bram_ctrl_0]
set_property location {1 210 -488} [get_bd_cells axi_gpio_0]
apply_board_connection -board_interface "pl_led_r" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
apply_board_connection -board_interface "pl_led_g" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
undo
undo
apply_board_connection -board_interface "pl_led_g" -ip_intf "axi_gpio_0/GPIO" -diagram "design_1" 
apply_board_connection -board_interface "pl_led_r" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
endgroup
make_wrapper -files [get_files C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/eFPGA/19_BRAM_Controller/19_BRAM_Controller.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
startgroup
endgroup
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/19_BRAM_Controller/design_1_wrapper.xsa
