{"vcs1":{"timestamp_begin":1730970024.509473251, "rt":2.78, "ut":1.59, "st":0.27}}
{"vcselab":{"timestamp_begin":1730970027.387528126, "rt":1.02, "ut":0.31, "st":0.22}}
{"link":{"timestamp_begin":1730970028.496187853, "rt":0.37, "ut":0.15, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730970023.775639453}
{"VCS_COMP_START_TIME": 1730970023.775639453}
{"VCS_COMP_END_TIME": 1730970030.519103433}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 335408}}
{"stitch_vcselab": {"peak_mem": 231604}}
