// Seed: 1132889535
module module_0 (
    input wire id_0#(
        .id_7(1 && 1),
        .id_8(1)
    ),
    input supply0 id_1,
    input tri0 id_2,
    output tri1 id_3,
    output supply0 id_4
    , id_9,
    input wand module_0
);
  genvar id_10;
endmodule
module module_1 #(
    parameter id_12 = 32'd2,
    parameter id_2  = 32'd17
) (
    output supply1 id_0,
    input wor id_1,
    input supply1 _id_2,
    output supply0 id_3,
    input wor id_4,
    input tri id_5,
    output wire id_6,
    output tri id_7,
    output uwire id_8,
    output tri0 id_9,
    input wand id_10,
    output tri0 id_11,
    input wand _id_12,
    output wire id_13
);
  wire [id_2 : (  1  )] id_15[-1 : id_12];
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_3,
      id_11,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_13 = id_15;
endmodule
