
RTOS_Final_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000067f4  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000867f4  000867f4  0000e7f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009fc  20070000  000867fc  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00008360  20070a00  00087200  00010a00  2**3
                  ALLOC
  4 .stack        00002000  20078d60  0008f560  00010a00  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109fc  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010a25  2**0
                  CONTENTS, READONLY
  7 .debug_info   00015eee  00000000  00000000  00010a80  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003f7b  00000000  00000000  0002696e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008bda  00000000  00000000  0002a8e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000f88  00000000  00000000  000334c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000fd8  00000000  00000000  0003444b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000a007  00000000  00000000  00035423  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001817a  00000000  00000000  0003f42a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006b49a  00000000  00000000  000575a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002d38  00000000  00000000  000c2a40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ad60 	.word	0x2007ad60
   80004:	00082a79 	.word	0x00082a79
   80008:	00082a75 	.word	0x00082a75
   8000c:	00082a75 	.word	0x00082a75
   80010:	00082a75 	.word	0x00082a75
   80014:	00082a75 	.word	0x00082a75
   80018:	00082a75 	.word	0x00082a75
	...
   8002c:	00081059 	.word	0x00081059
   80030:	00082a75 	.word	0x00082a75
   80034:	00000000 	.word	0x00000000
   80038:	000810d5 	.word	0x000810d5
   8003c:	00081111 	.word	0x00081111
   80040:	00082a75 	.word	0x00082a75
   80044:	00082a75 	.word	0x00082a75
   80048:	00082a75 	.word	0x00082a75
   8004c:	00082a75 	.word	0x00082a75
   80050:	00082a75 	.word	0x00082a75
   80054:	00082a75 	.word	0x00082a75
   80058:	00082a75 	.word	0x00082a75
   8005c:	00082a75 	.word	0x00082a75
   80060:	00082a75 	.word	0x00082a75
   80064:	00082a75 	.word	0x00082a75
   80068:	00000000 	.word	0x00000000
   8006c:	000828e5 	.word	0x000828e5
   80070:	000828f9 	.word	0x000828f9
   80074:	0008290d 	.word	0x0008290d
   80078:	00082921 	.word	0x00082921
	...
   80084:	00080c31 	.word	0x00080c31
   80088:	00082a75 	.word	0x00082a75
   8008c:	00082a75 	.word	0x00082a75
   80090:	00082a75 	.word	0x00082a75
   80094:	00082a75 	.word	0x00082a75
   80098:	00082a75 	.word	0x00082a75
   8009c:	00082a75 	.word	0x00082a75
   800a0:	00082a75 	.word	0x00082a75
   800a4:	00000000 	.word	0x00000000
   800a8:	00082a75 	.word	0x00082a75
   800ac:	00082a75 	.word	0x00082a75
   800b0:	00082a75 	.word	0x00082a75
   800b4:	00082a75 	.word	0x00082a75
   800b8:	00082a75 	.word	0x00082a75
   800bc:	00082a75 	.word	0x00082a75
   800c0:	00082a75 	.word	0x00082a75
   800c4:	00082a75 	.word	0x00082a75
   800c8:	00082a75 	.word	0x00082a75
   800cc:	00082a75 	.word	0x00082a75
   800d0:	00082a75 	.word	0x00082a75
   800d4:	00082a75 	.word	0x00082a75
   800d8:	00082a75 	.word	0x00082a75
   800dc:	00082a75 	.word	0x00082a75
   800e0:	00082a75 	.word	0x00082a75
   800e4:	00082a75 	.word	0x00082a75
   800e8:	00082a75 	.word	0x00082a75
   800ec:	00082a75 	.word	0x00082a75
   800f0:	00082a75 	.word	0x00082a75

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070a00 	.word	0x20070a00
   80110:	00000000 	.word	0x00000000
   80114:	000867fc 	.word	0x000867fc

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	000867fc 	.word	0x000867fc
   8013c:	20070a04 	.word	0x20070a04
   80140:	000867fc 	.word	0x000867fc
   80144:	00000000 	.word	0x00000000

00080148 <init_twi_functions>:
};

/************************************************************************/
/*Sätter Ardunino Due till Master på twi bussen		                    */
/************************************************************************/
void init_twi_functions(){
   80148:	b500      	push	{lr}
   8014a:	b085      	sub	sp, #20
	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   8014c:	4b08      	ldr	r3, [pc, #32]	; (80170 <init_twi_functions+0x28>)
   8014e:	9302      	str	r3, [sp, #8]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   80150:	4b08      	ldr	r3, [pc, #32]	; (80174 <init_twi_functions+0x2c>)
   80152:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   80154:	2300      	movs	r3, #0
   80156:	f88d 300d 	strb.w	r3, [sp, #13]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8015a:	2016      	movs	r0, #22
   8015c:	4b06      	ldr	r3, [pc, #24]	; (80178 <init_twi_functions+0x30>)
   8015e:	4798      	blx	r3
		sysclk_enable_peripheral_clock(ID_TWI1);
	} else {
		// Do Nothing
	}

	return (twi_master_init(p_twi, p_opt));
   80160:	4806      	ldr	r0, [pc, #24]	; (8017c <init_twi_functions+0x34>)
   80162:	a901      	add	r1, sp, #4
   80164:	4b06      	ldr	r3, [pc, #24]	; (80180 <init_twi_functions+0x38>)
   80166:	4798      	blx	r3
	if(twi_master_setup(TWI_MASTER,&opt) == TWI_SUCCESS){
	}
}
   80168:	b005      	add	sp, #20
   8016a:	f85d fb04 	ldr.w	pc, [sp], #4
   8016e:	bf00      	nop
   80170:	000186a0 	.word	0x000186a0
   80174:	0501bd00 	.word	0x0501bd00
   80178:	00082a1d 	.word	0x00082a1d
   8017c:	4008c000 	.word	0x4008c000
   80180:	000804d9 	.word	0x000804d9

00080184 <send_package>:
		break;
	}	
}


void  send_package(uint8_t twi_state,uint8_t slave){
   80184:	b570      	push	{r4, r5, r6, lr}
   80186:	4605      	mov	r5, r0
   80188:	460c      	mov	r4, r1
	printf("in send\n");
   8018a:	481a      	ldr	r0, [pc, #104]	; (801f4 <send_package+0x70>)
   8018c:	4b1a      	ldr	r3, [pc, #104]	; (801f8 <send_package+0x74>)
   8018e:	4798      	blx	r3
	char sts[20];
	
	if(TWI_SLAVE_NAVIGERING == slave){
   80190:	2c03      	cmp	r4, #3
   80192:	d116      	bne.n	801c2 <send_package+0x3e>
		printf("NAV PACK");
   80194:	4819      	ldr	r0, [pc, #100]	; (801fc <send_package+0x78>)
   80196:	4c18      	ldr	r4, [pc, #96]	; (801f8 <send_package+0x74>)
   80198:	47a0      	blx	r4
		send_data_nav[0] = twi_state;
   8019a:	4a19      	ldr	r2, [pc, #100]	; (80200 <send_package+0x7c>)
   8019c:	7015      	strb	r5, [r2, #0]
		packet_nav.chip = slave;
   8019e:	4b19      	ldr	r3, [pc, #100]	; (80204 <send_package+0x80>)
   801a0:	2103      	movs	r1, #3
   801a2:	7419      	strb	r1, [r3, #16]
		packet_nav.buffer = (void *)send_data_nav;
   801a4:	609a      	str	r2, [r3, #8]
		printf("TRYING TO SEND\n");
   801a6:	4818      	ldr	r0, [pc, #96]	; (80208 <send_package+0x84>)
   801a8:	47a0      	blx	r4
		while(twi_master_write(TWI_MASTER,&packet_nav));
   801aa:	4e18      	ldr	r6, [pc, #96]	; (8020c <send_package+0x88>)
   801ac:	4d15      	ldr	r5, [pc, #84]	; (80204 <send_package+0x80>)
   801ae:	4c18      	ldr	r4, [pc, #96]	; (80210 <send_package+0x8c>)
   801b0:	4630      	mov	r0, r6
   801b2:	4629      	mov	r1, r5
   801b4:	47a0      	blx	r4
   801b6:	2800      	cmp	r0, #0
   801b8:	d1fa      	bne.n	801b0 <send_package+0x2c>
		printf("done sending nav\n");
   801ba:	4816      	ldr	r0, [pc, #88]	; (80214 <send_package+0x90>)
   801bc:	4b0e      	ldr	r3, [pc, #56]	; (801f8 <send_package+0x74>)
   801be:	4798      	blx	r3
   801c0:	bd70      	pop	{r4, r5, r6, pc}
		
	}else if(TWI_SLAVE_PABYGGNAD == slave){
   801c2:	2c02      	cmp	r4, #2
   801c4:	d115      	bne.n	801f2 <send_package+0x6e>
		printf("PAB PACK0");
   801c6:	4814      	ldr	r0, [pc, #80]	; (80218 <send_package+0x94>)
   801c8:	4c0b      	ldr	r4, [pc, #44]	; (801f8 <send_package+0x74>)
   801ca:	47a0      	blx	r4
		send_data_pab[0] = twi_state;
   801cc:	4a13      	ldr	r2, [pc, #76]	; (8021c <send_package+0x98>)
   801ce:	7015      	strb	r5, [r2, #0]
		packet_pab.chip = slave;
   801d0:	4b13      	ldr	r3, [pc, #76]	; (80220 <send_package+0x9c>)
   801d2:	2102      	movs	r1, #2
   801d4:	7419      	strb	r1, [r3, #16]
		packet_pab.buffer = (void *)send_data_pab;
   801d6:	609a      	str	r2, [r3, #8]
		printf("TRYING TO SEND\n");
   801d8:	480b      	ldr	r0, [pc, #44]	; (80208 <send_package+0x84>)
   801da:	47a0      	blx	r4
		while(twi_master_write(TWI_MASTER,&packet_pab));
   801dc:	4e0b      	ldr	r6, [pc, #44]	; (8020c <send_package+0x88>)
   801de:	4d10      	ldr	r5, [pc, #64]	; (80220 <send_package+0x9c>)
   801e0:	4c0b      	ldr	r4, [pc, #44]	; (80210 <send_package+0x8c>)
   801e2:	4630      	mov	r0, r6
   801e4:	4629      	mov	r1, r5
   801e6:	47a0      	blx	r4
   801e8:	2800      	cmp	r0, #0
   801ea:	d1fa      	bne.n	801e2 <send_package+0x5e>
		printf("done sending pab\n");
   801ec:	480d      	ldr	r0, [pc, #52]	; (80224 <send_package+0xa0>)
   801ee:	4b02      	ldr	r3, [pc, #8]	; (801f8 <send_package+0x74>)
   801f0:	4798      	blx	r3
   801f2:	bd70      	pop	{r4, r5, r6, pc}
   801f4:	00086564 	.word	0x00086564
   801f8:	000835bd 	.word	0x000835bd
   801fc:	00086570 	.word	0x00086570
   80200:	20070a20 	.word	0x20070a20
   80204:	20070174 	.word	0x20070174
   80208:	0008657c 	.word	0x0008657c
   8020c:	4008c000 	.word	0x4008c000
   80210:	000805b9 	.word	0x000805b9
   80214:	0008658c 	.word	0x0008658c
   80218:	000865a0 	.word	0x000865a0
   8021c:	20070a1c 	.word	0x20070a1c
   80220:	20070160 	.word	0x20070160
   80224:	000865ac 	.word	0x000865ac

00080228 <receive_package>:
}

/************************************************************************/
/*                                                                      */
/************************************************************************/
void receive_package(uint8_t slave){
   80228:	b570      	push	{r4, r5, r6, lr}
   8022a:	4604      	mov	r4, r0
	printf("Start of receive\n");
   8022c:	4812      	ldr	r0, [pc, #72]	; (80278 <receive_package+0x50>)
   8022e:	4b13      	ldr	r3, [pc, #76]	; (8027c <receive_package+0x54>)
   80230:	4798      	blx	r3
	char str[20];
	
	if (slave == TWI_SLAVE_NAVIGERING){
   80232:	2c03      	cmp	r4, #3
   80234:	d10e      	bne.n	80254 <receive_package+0x2c>
		printf("TRYing to receive nav");
   80236:	4812      	ldr	r0, [pc, #72]	; (80280 <receive_package+0x58>)
   80238:	4b10      	ldr	r3, [pc, #64]	; (8027c <receive_package+0x54>)
   8023a:	4798      	blx	r3
		while(twi_master_read(TWI_MASTER, &packet_received_nav) != TWI_SUCCESS);
   8023c:	4e11      	ldr	r6, [pc, #68]	; (80284 <receive_package+0x5c>)
   8023e:	4d12      	ldr	r5, [pc, #72]	; (80288 <receive_package+0x60>)
   80240:	4c12      	ldr	r4, [pc, #72]	; (8028c <receive_package+0x64>)
   80242:	4630      	mov	r0, r6
   80244:	4629      	mov	r1, r5
   80246:	47a0      	blx	r4
   80248:	2800      	cmp	r0, #0
   8024a:	d1fa      	bne.n	80242 <receive_package+0x1a>
		printf("done sending");
   8024c:	4810      	ldr	r0, [pc, #64]	; (80290 <receive_package+0x68>)
   8024e:	4b0b      	ldr	r3, [pc, #44]	; (8027c <receive_package+0x54>)
   80250:	4798      	blx	r3
   80252:	bd70      	pop	{r4, r5, r6, pc}
	
	}else if(slave == TWI_SLAVE_PABYGGNAD){
   80254:	2c02      	cmp	r4, #2
   80256:	d10d      	bne.n	80274 <receive_package+0x4c>
		printf("TRYing to receive Pa");
   80258:	480e      	ldr	r0, [pc, #56]	; (80294 <receive_package+0x6c>)
   8025a:	4b08      	ldr	r3, [pc, #32]	; (8027c <receive_package+0x54>)
   8025c:	4798      	blx	r3
		while(twi_master_read(TWI_MASTER, &packet_received_pab) != TWI_SUCCESS);
   8025e:	4e09      	ldr	r6, [pc, #36]	; (80284 <receive_package+0x5c>)
   80260:	4d0d      	ldr	r5, [pc, #52]	; (80298 <receive_package+0x70>)
   80262:	4c0a      	ldr	r4, [pc, #40]	; (8028c <receive_package+0x64>)
   80264:	4630      	mov	r0, r6
   80266:	4629      	mov	r1, r5
   80268:	47a0      	blx	r4
   8026a:	2800      	cmp	r0, #0
   8026c:	d1fa      	bne.n	80264 <receive_package+0x3c>
		printf("done sending");
   8026e:	4808      	ldr	r0, [pc, #32]	; (80290 <receive_package+0x68>)
   80270:	4b02      	ldr	r3, [pc, #8]	; (8027c <receive_package+0x54>)
   80272:	4798      	blx	r3
   80274:	bd70      	pop	{r4, r5, r6, pc}
   80276:	bf00      	nop
   80278:	000865c0 	.word	0x000865c0
   8027c:	000835bd 	.word	0x000835bd
   80280:	000865d4 	.word	0x000865d4
   80284:	4008c000 	.word	0x4008c000
   80288:	2007014c 	.word	0x2007014c
   8028c:	00080519 	.word	0x00080519
   80290:	000865ec 	.word	0x000865ec
   80294:	000865fc 	.word	0x000865fc
   80298:	20070138 	.word	0x20070138

0008029c <na_sendstatus>:

/************************************************************************/
/* Tar han om kommunikationen mellan mastern och						*/
/* slaven för positionssytemet											*/
/************************************************************************/
void na_sendstatus(TwiCmd twi_state){
   8029c:	b508      	push	{r3, lr}
	char ar[20];
	switch(twi_state){
   8029e:	3850      	subs	r0, #80	; 0x50
   802a0:	2805      	cmp	r0, #5
   802a2:	d86b      	bhi.n	8037c <na_sendstatus+0xe0>
   802a4:	e8df f000 	tbb	[pc, r0]
   802a8:	29130b03 	.word	0x29130b03
   802ac:	553f      	.short	0x553f
		//Led 1 position
		case XY1:
		send_package(XY1,TWI_SLAVE_NAVIGERING);
   802ae:	2050      	movs	r0, #80	; 0x50
   802b0:	2103      	movs	r1, #3
   802b2:	4b33      	ldr	r3, [pc, #204]	; (80380 <na_sendstatus+0xe4>)
   802b4:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   802b6:	2003      	movs	r0, #3
   802b8:	4b32      	ldr	r3, [pc, #200]	; (80384 <na_sendstatus+0xe8>)
   802ba:	4798      	blx	r3
		break;
   802bc:	bd08      	pop	{r3, pc}
		
		//Led 2 position
		case XY2:
		send_package(XY2,TWI_SLAVE_NAVIGERING);
   802be:	2051      	movs	r0, #81	; 0x51
   802c0:	2103      	movs	r1, #3
   802c2:	4b2f      	ldr	r3, [pc, #188]	; (80380 <na_sendstatus+0xe4>)
   802c4:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   802c6:	2003      	movs	r0, #3
   802c8:	4b2e      	ldr	r3, [pc, #184]	; (80384 <na_sendstatus+0xe8>)
   802ca:	4798      	blx	r3
		break;
   802cc:	bd08      	pop	{r3, pc}
		
		//socket position
		case SOCKETXY:
		send_package(SOCKETXY,TWI_SLAVE_NAVIGERING);
   802ce:	2052      	movs	r0, #82	; 0x52
   802d0:	2103      	movs	r1, #3
   802d2:	4b2b      	ldr	r3, [pc, #172]	; (80380 <na_sendstatus+0xe4>)
   802d4:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   802d6:	2003      	movs	r0, #3
   802d8:	4b2a      	ldr	r3, [pc, #168]	; (80384 <na_sendstatus+0xe8>)
   802da:	4798      	blx	r3
		objectinfo[0].theObject = SOCK;
   802dc:	4a2a      	ldr	r2, [pc, #168]	; (80388 <na_sendstatus+0xec>)
   802de:	2302      	movs	r3, #2
   802e0:	7013      	strb	r3, [r2, #0]
		objectinfo[0].xpos = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   802e2:	4b2a      	ldr	r3, [pc, #168]	; (8038c <na_sendstatus+0xf0>)
   802e4:	7858      	ldrb	r0, [r3, #1]
   802e6:	7899      	ldrb	r1, [r3, #2]
   802e8:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   802ec:	8051      	strh	r1, [r2, #2]
		objectinfo[0].ypox = ((data_received_nav[3] << 8) | (data_received_nav[4] <<0));
   802ee:	78d9      	ldrb	r1, [r3, #3]
   802f0:	791b      	ldrb	r3, [r3, #4]
   802f2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   802f6:	8093      	strh	r3, [r2, #4]
		break;
   802f8:	bd08      	pop	{r3, pc}
		
		//Square position
		case SQUAREXY:
		send_package(SQUAREXY,TWI_SLAVE_NAVIGERING);
   802fa:	2053      	movs	r0, #83	; 0x53
   802fc:	2103      	movs	r1, #3
   802fe:	4b20      	ldr	r3, [pc, #128]	; (80380 <na_sendstatus+0xe4>)
   80300:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   80302:	2003      	movs	r0, #3
   80304:	4b1f      	ldr	r3, [pc, #124]	; (80384 <na_sendstatus+0xe8>)
   80306:	4798      	blx	r3
		objectinfo[1].theObject = SQUARE;
   80308:	4a1f      	ldr	r2, [pc, #124]	; (80388 <na_sendstatus+0xec>)
   8030a:	2303      	movs	r3, #3
   8030c:	7193      	strb	r3, [r2, #6]
		objectinfo[1].xpos = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   8030e:	4b1f      	ldr	r3, [pc, #124]	; (8038c <na_sendstatus+0xf0>)
   80310:	7858      	ldrb	r0, [r3, #1]
   80312:	7899      	ldrb	r1, [r3, #2]
   80314:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   80318:	8111      	strh	r1, [r2, #8]
		objectinfo[1].ypox = ((data_received_nav[3] << 8) | (data_received_nav[4] <<0));
   8031a:	78d9      	ldrb	r1, [r3, #3]
   8031c:	791b      	ldrb	r3, [r3, #4]
   8031e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   80322:	8153      	strh	r3, [r2, #10]
		break;
   80324:	bd08      	pop	{r3, pc}
		
		//Glass position
		case GLASSXY:
		send_package(GLASSXY,TWI_SLAVE_NAVIGERING);
   80326:	2054      	movs	r0, #84	; 0x54
   80328:	2103      	movs	r1, #3
   8032a:	4b15      	ldr	r3, [pc, #84]	; (80380 <na_sendstatus+0xe4>)
   8032c:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   8032e:	2003      	movs	r0, #3
   80330:	4b14      	ldr	r3, [pc, #80]	; (80384 <na_sendstatus+0xe8>)
   80332:	4798      	blx	r3
		objectinfo[2].theObject = GLASS;
   80334:	4a14      	ldr	r2, [pc, #80]	; (80388 <na_sendstatus+0xec>)
   80336:	2304      	movs	r3, #4
   80338:	7313      	strb	r3, [r2, #12]
		objectinfo[2].xpos = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   8033a:	4b14      	ldr	r3, [pc, #80]	; (8038c <na_sendstatus+0xf0>)
   8033c:	7858      	ldrb	r0, [r3, #1]
   8033e:	7899      	ldrb	r1, [r3, #2]
   80340:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   80344:	81d1      	strh	r1, [r2, #14]
		objectinfo[2].ypox = ((data_received_nav[3] << 8) | (data_received_nav[4] <<0));
   80346:	78d9      	ldrb	r1, [r3, #3]
   80348:	791b      	ldrb	r3, [r3, #4]
   8034a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   8034e:	8213      	strh	r3, [r2, #16]
		break;
   80350:	bd08      	pop	{r3, pc}
		
		//Boxgal info
		case BOXGOALXY:
		send_package(BOXGOALXY,TWI_SLAVE_NAVIGERING);
   80352:	2055      	movs	r0, #85	; 0x55
   80354:	2103      	movs	r1, #3
   80356:	4b0a      	ldr	r3, [pc, #40]	; (80380 <na_sendstatus+0xe4>)
   80358:	4798      	blx	r3
		receive_package(TWI_SLAVE_NAVIGERING);
   8035a:	2003      	movs	r0, #3
   8035c:	4b09      	ldr	r3, [pc, #36]	; (80384 <na_sendstatus+0xe8>)
   8035e:	4798      	blx	r3
		objectinfo[3].theObject = BOXGOALXY;
   80360:	4a09      	ldr	r2, [pc, #36]	; (80388 <na_sendstatus+0xec>)
   80362:	2355      	movs	r3, #85	; 0x55
   80364:	7493      	strb	r3, [r2, #18]
		objectinfo[3].xpos = ((data_received_nav[1] << 8) | (data_received_nav[2] << 0));
   80366:	4b09      	ldr	r3, [pc, #36]	; (8038c <na_sendstatus+0xf0>)
   80368:	7858      	ldrb	r0, [r3, #1]
   8036a:	7899      	ldrb	r1, [r3, #2]
   8036c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   80370:	8291      	strh	r1, [r2, #20]
		objectinfo[3].ypox = ((data_received_nav[3] << 8) | (data_received_nav[4] <<0));
   80372:	78d9      	ldrb	r1, [r3, #3]
   80374:	791b      	ldrb	r3, [r3, #4]
   80376:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   8037a:	82d3      	strh	r3, [r2, #22]
   8037c:	bd08      	pop	{r3, pc}
   8037e:	bf00      	nop
   80380:	00080185 	.word	0x00080185
   80384:	00080229 	.word	0x00080229
   80388:	20078d30 	.word	0x20078d30
   8038c:	20070a28 	.word	0x20070a28

00080390 <pa_sendstatus>:
	}
	

}

void pa_sendstatus(TwiCmd twi_state, uint8_t underState){
   80390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (twi_state){
   80394:	3820      	subs	r0, #32
   80396:	2805      	cmp	r0, #5
   80398:	d86d      	bhi.n	80476 <pa_sendstatus+0xe6>
   8039a:	e8df f000 	tbb	[pc, r0]
   8039e:	3003      	.short	0x3003
   803a0:	68556236 	.word	0x68556236
		//Hämtar information om påbyggnaden
		case TWI_CMD_ARM_INIT:
			send_data_pab[1] = TWI_CMD_ARM_REQ_BOX_INFO;
   803a4:	f8df 90e4 	ldr.w	r9, [pc, #228]	; 8048c <pa_sendstatus+0xfc>
   803a8:	2402      	movs	r4, #2
   803aa:	f889 4001 	strb.w	r4, [r9, #1]
			send_package(TWI_CMD_ARM_INIT,TWI_SLAVE_PABYGGNAD);
   803ae:	2020      	movs	r0, #32
   803b0:	4621      	mov	r1, r4
   803b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 80488 <pa_sendstatus+0xf8>
   803b6:	47c0      	blx	r8
			receive_package(TWI_SLAVE_PABYGGNAD);
   803b8:	4620      	mov	r0, r4
   803ba:	4f30      	ldr	r7, [pc, #192]	; (8047c <pa_sendstatus+0xec>)
   803bc:	47b8      	blx	r7
			arminformation.boxDistance		=  data_received_pab[1];
   803be:	4d30      	ldr	r5, [pc, #192]	; (80480 <pa_sendstatus+0xf0>)
   803c0:	4e30      	ldr	r6, [pc, #192]	; (80484 <pa_sendstatus+0xf4>)
   803c2:	7873      	ldrb	r3, [r6, #1]
   803c4:	702b      	strb	r3, [r5, #0]
			arminformation.boxAngle			=  data_received_pab[2];
   803c6:	78b3      	ldrb	r3, [r6, #2]
   803c8:	706b      	strb	r3, [r5, #1]
			send_data_pab[1] = TWI_CMD_ARM_REQ_OBJ_INFO;
   803ca:	2303      	movs	r3, #3
   803cc:	f889 3001 	strb.w	r3, [r9, #1]
			send_package(TWI_CMD_ARM_INIT, TWI_SLAVE_PABYGGNAD);
   803d0:	2020      	movs	r0, #32
   803d2:	4621      	mov	r1, r4
   803d4:	47c0      	blx	r8
			receive_package(TWI_SLAVE_PABYGGNAD);
   803d6:	4620      	mov	r0, r4
   803d8:	47b8      	blx	r7
			arminformation.objectDistance	=	data_received_pab[1];
   803da:	7873      	ldrb	r3, [r6, #1]
   803dc:	70ab      	strb	r3, [r5, #2]
			arminformation.objectAngle		=	data_received_pab[2];
   803de:	78b3      	ldrb	r3, [r6, #2]
   803e0:	70eb      	strb	r3, [r5, #3]
			send_data_pab[1] = TWI_CMD_ARM_REQ_COLLECT_INFO;
   803e2:	2304      	movs	r3, #4
   803e4:	f889 3001 	strb.w	r3, [r9, #1]
			send_package(TWI_CMD_ARM_INIT,TWI_SLAVE_PABYGGNAD);
   803e8:	2020      	movs	r0, #32
   803ea:	4621      	mov	r1, r4
   803ec:	47c0      	blx	r8
			receive_package(TWI_SLAVE_PABYGGNAD);
   803ee:	4620      	mov	r0, r4
   803f0:	47b8      	blx	r7
			arminformation.collectAll		= data_received_pab[1];
   803f2:	7873      	ldrb	r3, [r6, #1]
   803f4:	712b      	strb	r3, [r5, #4]
			arminformation.hasData			= data_received_pab[2];
   803f6:	78b3      	ldrb	r3, [r6, #2]
   803f8:	716b      	strb	r3, [r5, #5]
		break;
   803fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		
		case TWI_CMD_DROPOFF_START:
			send_package(TWI_CMD_DROPOFF_START,TWI_SLAVE_PABYGGNAD);
   803fe:	2021      	movs	r0, #33	; 0x21
   80400:	2102      	movs	r1, #2
   80402:	4b21      	ldr	r3, [pc, #132]	; (80488 <pa_sendstatus+0xf8>)
   80404:	4798      	blx	r3
		break;
   80406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		
		case TWI_CMD_PICKUP_START:
			if(underState == SOCK){
   8040a:	2902      	cmp	r1, #2
   8040c:	d106      	bne.n	8041c <pa_sendstatus+0x8c>
				send_data_pab[1] = SOCK;
   8040e:	4b1f      	ldr	r3, [pc, #124]	; (8048c <pa_sendstatus+0xfc>)
   80410:	7059      	strb	r1, [r3, #1]
				send_package(TWI_CMD_PICKUP_START,TWI_SLAVE_PABYGGNAD);
   80412:	2022      	movs	r0, #34	; 0x22
   80414:	4b1c      	ldr	r3, [pc, #112]	; (80488 <pa_sendstatus+0xf8>)
   80416:	4798      	blx	r3
   80418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			}else if(underState == SQUARE){
   8041c:	2903      	cmp	r1, #3
   8041e:	d108      	bne.n	80432 <pa_sendstatus+0xa2>
				send_data_pab[1] = SQUARE;
   80420:	2203      	movs	r2, #3
   80422:	4b1a      	ldr	r3, [pc, #104]	; (8048c <pa_sendstatus+0xfc>)
   80424:	705a      	strb	r2, [r3, #1]
				send_package(TWI_CMD_PICKUP_START,TWI_SLAVE_PABYGGNAD);
   80426:	2022      	movs	r0, #34	; 0x22
   80428:	2102      	movs	r1, #2
   8042a:	4b17      	ldr	r3, [pc, #92]	; (80488 <pa_sendstatus+0xf8>)
   8042c:	4798      	blx	r3
   8042e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			}else if(underState == GLASS){
   80432:	2904      	cmp	r1, #4
   80434:	d11f      	bne.n	80476 <pa_sendstatus+0xe6>
				send_data_pab[1] = GLASS;
   80436:	2204      	movs	r2, #4
   80438:	4b14      	ldr	r3, [pc, #80]	; (8048c <pa_sendstatus+0xfc>)
   8043a:	705a      	strb	r2, [r3, #1]
				send_package(TWI_CMD_PICKUP_START,TWI_SLAVE_PABYGGNAD);
   8043c:	2022      	movs	r0, #34	; 0x22
   8043e:	2102      	movs	r1, #2
   80440:	4b11      	ldr	r3, [pc, #68]	; (80488 <pa_sendstatus+0xf8>)
   80442:	4798      	blx	r3
   80444:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			}
		break;
		
		case TWI_CMD_PICKUP_STATUS:
			send_package(TWI_CMD_PICKUP_STATUS,TWI_SLAVE_PABYGGNAD);
   80448:	2024      	movs	r0, #36	; 0x24
   8044a:	2102      	movs	r1, #2
   8044c:	4b0e      	ldr	r3, [pc, #56]	; (80488 <pa_sendstatus+0xf8>)
   8044e:	4798      	blx	r3
			delay_ms(10);
   80450:	f64e 2060 	movw	r0, #60000	; 0xea60
   80454:	4b0e      	ldr	r3, [pc, #56]	; (80490 <pa_sendstatus+0x100>)
   80456:	4798      	blx	r3
			receive_package(TWI_SLAVE_PABYGGNAD);
   80458:	2002      	movs	r0, #2
   8045a:	4b08      	ldr	r3, [pc, #32]	; (8047c <pa_sendstatus+0xec>)
   8045c:	4798      	blx	r3
		break;
   8045e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		
		case TWI_CMD_DROPOFF_STATUS:
			send_package(TWI_CMD_DROPOFF_STATUS,TWI_SLAVE_PABYGGNAD);
   80462:	2023      	movs	r0, #35	; 0x23
   80464:	2102      	movs	r1, #2
   80466:	4b08      	ldr	r3, [pc, #32]	; (80488 <pa_sendstatus+0xf8>)
   80468:	4798      	blx	r3
		break;
   8046a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		
		case TWI_CMD_ERROR:
			send_package(TWI_CMD_ERROR,TWI_SLAVE_PABYGGNAD);
   8046e:	2025      	movs	r0, #37	; 0x25
   80470:	2102      	movs	r1, #2
   80472:	4b05      	ldr	r3, [pc, #20]	; (80488 <pa_sendstatus+0xf8>)
   80474:	4798      	blx	r3
   80476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8047a:	bf00      	nop
   8047c:	00080229 	.word	0x00080229
   80480:	20078d48 	.word	0x20078d48
   80484:	20070a24 	.word	0x20070a24
   80488:	00080185 	.word	0x00080185
   8048c:	20070a1c 	.word	0x20070a1c
   80490:	20070001 	.word	0x20070001

00080494 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80494:	4b0f      	ldr	r3, [pc, #60]	; (804d4 <twi_set_speed+0x40>)
   80496:	4299      	cmp	r1, r3
   80498:	d819      	bhi.n	804ce <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8049a:	0049      	lsls	r1, r1, #1
   8049c:	fbb2 f2f1 	udiv	r2, r2, r1
   804a0:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   804a2:	2aff      	cmp	r2, #255	; 0xff
   804a4:	d907      	bls.n	804b6 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   804a6:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   804a8:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   804aa:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   804ac:	2aff      	cmp	r2, #255	; 0xff
   804ae:	d903      	bls.n	804b8 <twi_set_speed+0x24>
   804b0:	2b07      	cmp	r3, #7
   804b2:	d1f9      	bne.n	804a8 <twi_set_speed+0x14>
   804b4:	e000      	b.n	804b8 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   804b6:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   804b8:	0211      	lsls	r1, r2, #8
   804ba:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   804bc:	041b      	lsls	r3, r3, #16
   804be:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   804c2:	430b      	orrs	r3, r1
   804c4:	b2d2      	uxtb	r2, r2
   804c6:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   804c8:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   804ca:	2000      	movs	r0, #0
   804cc:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   804ce:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   804d0:	4770      	bx	lr
   804d2:	bf00      	nop
   804d4:	00061a80 	.word	0x00061a80

000804d8 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   804d8:	b538      	push	{r3, r4, r5, lr}
   804da:	4604      	mov	r4, r0
   804dc:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   804de:	f04f 33ff 	mov.w	r3, #4294967295
   804e2:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   804e4:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   804e6:	2380      	movs	r3, #128	; 0x80
   804e8:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   804ea:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   804ec:	2308      	movs	r3, #8
   804ee:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   804f0:	2320      	movs	r3, #32
   804f2:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   804f4:	2304      	movs	r3, #4
   804f6:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   804f8:	6849      	ldr	r1, [r1, #4]
   804fa:	682a      	ldr	r2, [r5, #0]
   804fc:	4b05      	ldr	r3, [pc, #20]	; (80514 <twi_master_init+0x3c>)
   804fe:	4798      	blx	r3
   80500:	2801      	cmp	r0, #1
   80502:	bf14      	ite	ne
   80504:	2000      	movne	r0, #0
   80506:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   80508:	7a6b      	ldrb	r3, [r5, #9]
   8050a:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   8050c:	bf04      	itt	eq
   8050e:	2340      	moveq	r3, #64	; 0x40
   80510:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   80512:	bd38      	pop	{r3, r4, r5, pc}
   80514:	00080495 	.word	0x00080495

00080518 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   80518:	b470      	push	{r4, r5, r6}
	uint32_t status, cnt = p_packet->length;
   8051a:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   8051c:	688c      	ldr	r4, [r1, #8]
	
	/* Check argument */
	if (cnt == 0) {
   8051e:	2a00      	cmp	r2, #0
   80520:	d042      	beq.n	805a8 <twi_master_read+0x90>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80522:	2300      	movs	r3, #0
   80524:	6043      	str	r3, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   80526:	684d      	ldr	r5, [r1, #4]
   80528:	022d      	lsls	r5, r5, #8
   8052a:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   8052e:	f445 5580 	orr.w	r5, r5, #4096	; 0x1000
   80532:	7c0e      	ldrb	r6, [r1, #16]
   80534:	0436      	lsls	r6, r6, #16
   80536:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
   8053a:	4335      	orrs	r5, r6
   8053c:	6045      	str	r5, [r0, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   8053e:	60c3      	str	r3, [r0, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80540:	684b      	ldr	r3, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80542:	b15b      	cbz	r3, 8055c <twi_master_read+0x44>
		return 0;

	val = addr[0];
   80544:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   80546:	2b01      	cmp	r3, #1
		val <<= 8;
		val |= addr[1];
   80548:	bfc4      	itt	gt
   8054a:	784e      	ldrbgt	r6, [r1, #1]
   8054c:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   80550:	2b02      	cmp	r3, #2
   80552:	dd04      	ble.n	8055e <twi_master_read+0x46>
		val <<= 8;
		val |= addr[2];
   80554:	788b      	ldrb	r3, [r1, #2]
   80556:	ea43 2505 	orr.w	r5, r3, r5, lsl #8
   8055a:	e000      	b.n	8055e <twi_master_read+0x46>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   8055c:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   8055e:	60c5      	str	r5, [r0, #12]

	/* Send a START Condition */
	p_twi->TWI_CR = TWI_CR_START;
   80560:	2301      	movs	r3, #1
   80562:	6003      	str	r3, [r0, #0]
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1) {
			p_twi->TWI_CR = TWI_CR_STOP;
   80564:	2502      	movs	r5, #2
   80566:	e012      	b.n	8058e <twi_master_read+0x76>

	/* Send a START Condition */
	p_twi->TWI_CR = TWI_CR_START;

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80568:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
   8056a:	f413 7f80 	tst.w	r3, #256	; 0x100
   8056e:	d11d      	bne.n	805ac <twi_master_read+0x94>
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1) {
   80570:	2a01      	cmp	r2, #1
   80572:	d104      	bne.n	8057e <twi_master_read+0x66>
			p_twi->TWI_CR = TWI_CR_STOP;
   80574:	6005      	str	r5, [r0, #0]
		}

		if (!(status & TWI_SR_RXRDY)) {
   80576:	f013 0f02 	tst.w	r3, #2
   8057a:	d0f5      	beq.n	80568 <twi_master_read+0x50>
   8057c:	e002      	b.n	80584 <twi_master_read+0x6c>
   8057e:	f013 0f02 	tst.w	r3, #2
   80582:	d009      	beq.n	80598 <twi_master_read+0x80>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80584:	6b03      	ldr	r3, [r0, #48]	; 0x30
   80586:	f804 3b01 	strb.w	r3, [r4], #1
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twi->TWI_CR = TWI_CR_START;

	while (cnt > 0) {
   8058a:	3a01      	subs	r2, #1
   8058c:	d006      	beq.n	8059c <twi_master_read+0x84>
		status = p_twi->TWI_SR;
   8058e:	6a03      	ldr	r3, [r0, #32]
		if (status & TWI_SR_NACK) {
   80590:	f413 7180 	ands.w	r1, r3, #256	; 0x100
   80594:	d10c      	bne.n	805b0 <twi_master_read+0x98>
   80596:	e7eb      	b.n	80570 <twi_master_read+0x58>
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twi->TWI_CR = TWI_CR_START;

	while (cnt > 0) {
   80598:	2a00      	cmp	r2, #0
   8059a:	d1e5      	bne.n	80568 <twi_master_read+0x50>
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8059c:	6a03      	ldr	r3, [r0, #32]
   8059e:	f013 0f01 	tst.w	r3, #1
   805a2:	d0fb      	beq.n	8059c <twi_master_read+0x84>
	}

	p_twi->TWI_SR;
   805a4:	6a03      	ldr	r3, [r0, #32]

	return TWI_SUCCESS;
   805a6:	e004      	b.n	805b2 <twi_master_read+0x9a>
	uint32_t status, cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   805a8:	2101      	movs	r1, #1
   805aa:	e002      	b.n	805b2 <twi_master_read+0x9a>
	p_twi->TWI_CR = TWI_CR_START;

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   805ac:	2105      	movs	r1, #5
   805ae:	e000      	b.n	805b2 <twi_master_read+0x9a>
   805b0:	2105      	movs	r1, #5
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   805b2:	4608      	mov	r0, r1
   805b4:	bc70      	pop	{r4, r5, r6}
   805b6:	4770      	bx	lr

000805b8 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   805b8:	b470      	push	{r4, r5, r6}
   805ba:	4603      	mov	r3, r0
	uint32_t status, cnt = p_packet->length;
   805bc:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   805be:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   805c0:	2a00      	cmp	r2, #0
   805c2:	d03f      	beq.n	80644 <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   805c4:	2400      	movs	r4, #0
   805c6:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   805c8:	7c0e      	ldrb	r6, [r1, #16]
   805ca:	0436      	lsls	r6, r6, #16
   805cc:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   805d0:	684d      	ldr	r5, [r1, #4]
   805d2:	022d      	lsls	r5, r5, #8
   805d4:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   805d8:	4335      	orrs	r5, r6
   805da:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   805dc:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   805de:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   805e0:	b15c      	cbz	r4, 805fa <twi_master_write+0x42>
		return 0;

	val = addr[0];
   805e2:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   805e4:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   805e6:	bfc4      	itt	gt
   805e8:	784e      	ldrbgt	r6, [r1, #1]
   805ea:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   805ee:	2c02      	cmp	r4, #2
   805f0:	dd04      	ble.n	805fc <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   805f2:	7889      	ldrb	r1, [r1, #2]
   805f4:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   805f8:	e000      	b.n	805fc <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   805fa:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   805fc:	60dd      	str	r5, [r3, #12]
   805fe:	e00b      	b.n	80618 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80600:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80602:	f411 7f80 	tst.w	r1, #256	; 0x100
   80606:	d11f      	bne.n	80648 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80608:	f011 0f04 	tst.w	r1, #4
   8060c:	d0f8      	beq.n	80600 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   8060e:	f810 1b01 	ldrb.w	r1, [r0], #1
   80612:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   80614:	3a01      	subs	r2, #1
   80616:	d007      	beq.n	80628 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   80618:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   8061a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8061e:	d115      	bne.n	8064c <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80620:	f011 0f04 	tst.w	r1, #4
   80624:	d1f3      	bne.n	8060e <twi_master_write+0x56>
   80626:	e7eb      	b.n	80600 <twi_master_write+0x48>

		cnt--;
	};

	while (1) {
		status = p_twi->TWI_SR;
   80628:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   8062a:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   8062e:	d10f      	bne.n	80650 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80630:	f012 0f04 	tst.w	r2, #4
   80634:	d0f8      	beq.n	80628 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   80636:	2202      	movs	r2, #2
   80638:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8063a:	6a1a      	ldr	r2, [r3, #32]
   8063c:	f012 0f01 	tst.w	r2, #1
   80640:	d0fb      	beq.n	8063a <twi_master_write+0x82>
   80642:	e006      	b.n	80652 <twi_master_write+0x9a>
	uint32_t status, cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   80644:	2001      	movs	r0, #1
   80646:	e004      	b.n	80652 <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80648:	2005      	movs	r0, #5
   8064a:	e002      	b.n	80652 <twi_master_write+0x9a>
   8064c:	2005      	movs	r0, #5
   8064e:	e000      	b.n	80652 <twi_master_write+0x9a>
	};

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80650:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   80652:	bc70      	pop	{r4, r5, r6}
   80654:	4770      	bx	lr
   80656:	bf00      	nop

00080658 <pulseins>:
}




int pulseins(void){
   80658:	b570      	push	{r4, r5, r6, lr}
	int state = 1;
	int flag = 0,clocktime;
   8065a:	2200      	movs	r2, #0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8065c:	4c11      	ldr	r4, [pc, #68]	; (806a4 <pulseins+0x4c>)
	while(state){
		if(ioport_get_pin_level(EchoPin) && !flag){
			tc_start(TC0,0);
   8065e:	4e12      	ldr	r6, [pc, #72]	; (806a8 <pulseins+0x50>)
   80660:	4d12      	ldr	r5, [pc, #72]	; (806ac <pulseins+0x54>)
   80662:	6be3      	ldr	r3, [r4, #60]	; 0x3c

int pulseins(void){
	int state = 1;
	int flag = 0,clocktime;
	while(state){
		if(ioport_get_pin_level(EchoPin) && !flag){
   80664:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80668:	d005      	beq.n	80676 <pulseins+0x1e>
   8066a:	b95a      	cbnz	r2, 80684 <pulseins+0x2c>
			tc_start(TC0,0);
   8066c:	4630      	mov	r0, r6
   8066e:	2100      	movs	r1, #0
   80670:	47a8      	blx	r5
			flag = 1;
   80672:	2201      	movs	r2, #1
   80674:	e006      	b.n	80684 <pulseins+0x2c>
   80676:	6be3      	ldr	r3, [r4, #60]	; 0x3c
		}
		if(!ioport_get_pin_level(EchoPin) && flag)
   80678:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8067c:	d1f1      	bne.n	80662 <pulseins+0xa>
   8067e:	2a00      	cmp	r2, #0
   80680:	d0ef      	beq.n	80662 <pulseins+0xa>
   80682:	e003      	b.n	8068c <pulseins+0x34>
   80684:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80686:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8068a:	d1ea      	bne.n	80662 <pulseins+0xa>
		{
			clocktime = tc_read_cv(TC0,0);
   8068c:	4c06      	ldr	r4, [pc, #24]	; (806a8 <pulseins+0x50>)
   8068e:	4620      	mov	r0, r4
   80690:	2100      	movs	r1, #0
   80692:	4b07      	ldr	r3, [pc, #28]	; (806b0 <pulseins+0x58>)
   80694:	4798      	blx	r3
   80696:	4605      	mov	r5, r0
			tc_stop(TC0,0);
   80698:	4620      	mov	r0, r4
   8069a:	2100      	movs	r1, #0
   8069c:	4b05      	ldr	r3, [pc, #20]	; (806b4 <pulseins+0x5c>)
   8069e:	4798      	blx	r3
			flag = 0;
			state = 0;
		}
	}
	return clocktime;
}
   806a0:	4628      	mov	r0, r5
   806a2:	bd70      	pop	{r4, r5, r6, pc}
   806a4:	400e1200 	.word	0x400e1200
   806a8:	40080000 	.word	0x40080000
   806ac:	00080acd 	.word	0x00080acd
   806b0:	00080add 	.word	0x00080add
   806b4:	00080ad5 	.word	0x00080ad5

000806b8 <task_Navigation>:
xSemaphoreHandle signal_semafor =0;
xSemaphoreHandle regulate_semafor = 0;

//xQueueHandle taskQueue = 0;

void task_Navigation(void *pvParameters){
   806b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   806bc:	b082      	sub	sp, #8
	
	//taskQueue = xQueueCreate(5,sizeof(int));
	
	
	printf("\nTask Navigation");
   806be:	482a      	ldr	r0, [pc, #168]	; (80768 <task_Navigation+0xb0>)
   806c0:	4b2a      	ldr	r3, [pc, #168]	; (8076c <task_Navigation+0xb4>)
   806c2:	4798      	blx	r3
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 10;
	xLastWakeTime = xTaskGetTickCount();
   806c4:	4b2a      	ldr	r3, [pc, #168]	; (80770 <task_Navigation+0xb8>)
   806c6:	4798      	blx	r3
   806c8:	f8ad 0006 	strh.w	r0, [sp, #6]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   806cc:	4f29      	ldr	r7, [pc, #164]	; (80774 <task_Navigation+0xbc>)
		long duration;
		ioport_set_pin_level(TriggerPin,HIGH);
		delayMicroseconds(10000);
		ioport_set_pin_level(TriggerPin,LOW);
		duration = pulseins();
		sensordistance = (duration/42)/58.2;
   806ce:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 807b4 <task_Navigation+0xfc>
   806d2:	a523      	add	r5, pc, #140	; (adr r5, 80760 <task_Navigation+0xa8>)
   806d4:	e9d5 4500 	ldrd	r4, r5, [r5]
	
	/*int i = 0;*/
	
	while (1){
		
		vTaskDelayUntil(&xLastWakeTime,xTimeIncrement);
   806d8:	f10d 0006 	add.w	r0, sp, #6
   806dc:	210a      	movs	r1, #10
   806de:	4b26      	ldr	r3, [pc, #152]	; (80778 <task_Navigation+0xc0>)
   806e0:	4798      	blx	r3
   806e2:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
   806e6:	633e      	str	r6, [r7, #48]	; 0x30
		
		long duration;
		ioport_set_pin_level(TriggerPin,HIGH);
		delayMicroseconds(10000);
   806e8:	f242 7010 	movw	r0, #10000	; 0x2710
   806ec:	4b23      	ldr	r3, [pc, #140]	; (8077c <task_Navigation+0xc4>)
   806ee:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   806f0:	637e      	str	r6, [r7, #52]	; 0x34
		ioport_set_pin_level(TriggerPin,LOW);
		duration = pulseins();
   806f2:	4b23      	ldr	r3, [pc, #140]	; (80780 <task_Navigation+0xc8>)
   806f4:	4798      	blx	r3
		sensordistance = (duration/42)/58.2;
   806f6:	fb88 2300 	smull	r2, r3, r8, r0
   806fa:	17c0      	asrs	r0, r0, #31
   806fc:	ebc0 00e3 	rsb	r0, r0, r3, asr #3
   80700:	4b20      	ldr	r3, [pc, #128]	; (80784 <task_Navigation+0xcc>)
   80702:	4798      	blx	r3
   80704:	4622      	mov	r2, r4
   80706:	462b      	mov	r3, r5
   80708:	4e1f      	ldr	r6, [pc, #124]	; (80788 <task_Navigation+0xd0>)
   8070a:	47b0      	blx	r6
   8070c:	4b1f      	ldr	r3, [pc, #124]	; (8078c <task_Navigation+0xd4>)
   8070e:	4798      	blx	r3
   80710:	4b1f      	ldr	r3, [pc, #124]	; (80790 <task_Navigation+0xd8>)
   80712:	6018      	str	r0, [r3, #0]
		
		if(sensordistance <= 35){
   80714:	2823      	cmp	r0, #35	; 0x23
   80716:	dc06      	bgt.n	80726 <task_Navigation+0x6e>
			xSemaphoreGiveFromISR(signal_semafor,NULL);
   80718:	4b1e      	ldr	r3, [pc, #120]	; (80794 <task_Navigation+0xdc>)
   8071a:	6818      	ldr	r0, [r3, #0]
   8071c:	2100      	movs	r1, #0
   8071e:	460a      	mov	r2, r1
   80720:	460b      	mov	r3, r1
   80722:	4e1d      	ldr	r6, [pc, #116]	; (80798 <task_Navigation+0xe0>)
   80724:	47b0      	blx	r6
		}
		if(!xSemaphoreTake(signal_semafor,200)){
   80726:	4b1b      	ldr	r3, [pc, #108]	; (80794 <task_Navigation+0xdc>)
   80728:	6818      	ldr	r0, [r3, #0]
   8072a:	2100      	movs	r1, #0
   8072c:	22c8      	movs	r2, #200	; 0xc8
   8072e:	460b      	mov	r3, r1
   80730:	4e1a      	ldr	r6, [pc, #104]	; (8079c <task_Navigation+0xe4>)
   80732:	47b0      	blx	r6
   80734:	b950      	cbnz	r0, 8074c <task_Navigation+0x94>
				xSemaphoreGive(regulate_semafor);
   80736:	4b1a      	ldr	r3, [pc, #104]	; (807a0 <task_Navigation+0xe8>)
   80738:	6818      	ldr	r0, [r3, #0]
   8073a:	2100      	movs	r1, #0
   8073c:	460a      	mov	r2, r1
   8073e:	460b      	mov	r3, r1
   80740:	4e18      	ldr	r6, [pc, #96]	; (807a4 <task_Navigation+0xec>)
   80742:	47b0      	blx	r6
// 				if(!xQueueSendToBack(taskQueue,&i,0)){
// 					printf("\nFailed to send");
// 				}
				//vTaskDelay(500);
				printf("\nKör");
   80744:	4818      	ldr	r0, [pc, #96]	; (807a8 <task_Navigation+0xf0>)
   80746:	4b09      	ldr	r3, [pc, #36]	; (8076c <task_Navigation+0xb4>)
   80748:	4798      	blx	r3
   8074a:	e7c5      	b.n	806d8 <task_Navigation+0x20>
		}
		else{
				moveForward(1500,1500);
   8074c:	f240 50dc 	movw	r0, #1500	; 0x5dc
   80750:	4601      	mov	r1, r0
   80752:	4b16      	ldr	r3, [pc, #88]	; (807ac <task_Navigation+0xf4>)
   80754:	4798      	blx	r3
				printf("\nStop");
   80756:	4816      	ldr	r0, [pc, #88]	; (807b0 <task_Navigation+0xf8>)
   80758:	4b04      	ldr	r3, [pc, #16]	; (8076c <task_Navigation+0xb4>)
   8075a:	4798      	blx	r3
   8075c:	e7bc      	b.n	806d8 <task_Navigation+0x20>
   8075e:	bf00      	nop
   80760:	9999999a 	.word	0x9999999a
   80764:	404d1999 	.word	0x404d1999
   80768:	00086614 	.word	0x00086614
   8076c:	000835bd 	.word	0x000835bd
   80770:	00081b0d 	.word	0x00081b0d
   80774:	400e1200 	.word	0x400e1200
   80778:	00081d61 	.word	0x00081d61
   8077c:	00080ed9 	.word	0x00080ed9
   80780:	00080659 	.word	0x00080659
   80784:	0008302d 	.word	0x0008302d
   80788:	0008334d 	.word	0x0008334d
   8078c:	0008351d 	.word	0x0008351d
   80790:	20070a30 	.word	0x20070a30
   80794:	20070a34 	.word	0x20070a34
   80798:	000815ed 	.word	0x000815ed
   8079c:	0008167d 	.word	0x0008167d
   807a0:	20070a38 	.word	0x20070a38
   807a4:	000814c9 	.word	0x000814c9
   807a8:	00086628 	.word	0x00086628
   807ac:	00080f5d 	.word	0x00080f5d
   807b0:	00086630 	.word	0x00086630
   807b4:	30c30c31 	.word	0x30c30c31

000807b8 <init_sensor>:
		}
	}
	return clocktime;
}

void init_sensor(void){
   807b8:	b570      	push	{r4, r5, r6, lr}
	printf("\nInit sensor OK");
   807ba:	4836      	ldr	r0, [pc, #216]	; (80894 <init_sensor+0xdc>)
   807bc:	4c36      	ldr	r4, [pc, #216]	; (80898 <init_sensor+0xe0>)
   807be:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   807c0:	4b36      	ldr	r3, [pc, #216]	; (8089c <init_sensor+0xe4>)
   807c2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
   807c6:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   807cc:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
   807d0:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   807d2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(TriggerPin,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(EchoPin,IOPORT_DIR_INPUT);
	printf("\nSet Echo & Trigger OK");
   807d6:	4832      	ldr	r0, [pc, #200]	; (808a0 <init_sensor+0xe8>)
   807d8:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(signal_semafor);
   807da:	2001      	movs	r0, #1
   807dc:	2100      	movs	r1, #0
   807de:	2203      	movs	r2, #3
   807e0:	4b30      	ldr	r3, [pc, #192]	; (808a4 <init_sensor+0xec>)
   807e2:	4798      	blx	r3
   807e4:	4b30      	ldr	r3, [pc, #192]	; (808a8 <init_sensor+0xf0>)
   807e6:	6018      	str	r0, [r3, #0]
   807e8:	b120      	cbz	r0, 807f4 <init_sensor+0x3c>
   807ea:	2100      	movs	r1, #0
   807ec:	460a      	mov	r2, r1
   807ee:	460b      	mov	r3, r1
   807f0:	4c2e      	ldr	r4, [pc, #184]	; (808ac <init_sensor+0xf4>)
   807f2:	47a0      	blx	r4
	vSemaphoreCreateBinary(regulate_semafor);
   807f4:	2001      	movs	r0, #1
   807f6:	2100      	movs	r1, #0
   807f8:	2203      	movs	r2, #3
   807fa:	4b2a      	ldr	r3, [pc, #168]	; (808a4 <init_sensor+0xec>)
   807fc:	4798      	blx	r3
   807fe:	4b2c      	ldr	r3, [pc, #176]	; (808b0 <init_sensor+0xf8>)
   80800:	6018      	str	r0, [r3, #0]
   80802:	b120      	cbz	r0, 8080e <init_sensor+0x56>
   80804:	2100      	movs	r1, #0
   80806:	460a      	mov	r2, r1
   80808:	460b      	mov	r3, r1
   8080a:	4c28      	ldr	r4, [pc, #160]	; (808ac <init_sensor+0xf4>)
   8080c:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8080e:	4b29      	ldr	r3, [pc, #164]	; (808b4 <init_sensor+0xfc>)
   80810:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80814:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80816:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   8081a:	4927      	ldr	r1, [pc, #156]	; (808b8 <init_sensor+0x100>)
   8081c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   80820:	610b      	str	r3, [r1, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80822:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8082a:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8082c:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80830:	4b22      	ldr	r3, [pc, #136]	; (808bc <init_sensor+0x104>)
   80832:	2402      	movs	r4, #2
   80834:	615c      	str	r4, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80836:	f8c3 40a0 	str.w	r4, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8083a:	2008      	movs	r0, #8
   8083c:	6158      	str	r0, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8083e:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80842:	f44f 7200 	mov.w	r2, #512	; 0x200
   80846:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80848:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8084c:	f44f 6280 	mov.w	r2, #1024	; 0x400
   80850:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80852:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80856:	4a11      	ldr	r2, [pc, #68]	; (8089c <init_sensor+0xe4>)
   80858:	2504      	movs	r5, #4
   8085a:	6155      	str	r5, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8085c:	f8c2 50a0 	str.w	r5, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80860:	2601      	movs	r6, #1
   80862:	615e      	str	r6, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80864:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80868:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8086a:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8086e:	2540      	movs	r5, #64	; 0x40
   80870:	615d      	str	r5, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80872:	f8c3 50a0 	str.w	r5, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80876:	2380      	movs	r3, #128	; 0x80
   80878:	614b      	str	r3, [r1, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8087a:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8087e:	6154      	str	r4, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80880:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   80884:	6150      	str	r0, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80886:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
	ioport_set_pin_dir(L1,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L2,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L3,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L4,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(L5,IOPORT_DIR_INPUT);
	printf("\nPins OK");
   8088a:	480d      	ldr	r0, [pc, #52]	; (808c0 <init_sensor+0x108>)
   8088c:	4b02      	ldr	r3, [pc, #8]	; (80898 <init_sensor+0xe0>)
   8088e:	4798      	blx	r3
   80890:	bd70      	pop	{r4, r5, r6, pc}
   80892:	bf00      	nop
   80894:	00086638 	.word	0x00086638
   80898:	000835bd 	.word	0x000835bd
   8089c:	400e1200 	.word	0x400e1200
   808a0:	00086648 	.word	0x00086648
   808a4:	00081471 	.word	0x00081471
   808a8:	20070a34 	.word	0x20070a34
   808ac:	000814c9 	.word	0x000814c9
   808b0:	20070a38 	.word	0x20070a38
   808b4:	400e1000 	.word	0x400e1000
   808b8:	400e0e00 	.word	0x400e0e00
   808bc:	400e1400 	.word	0x400e1400
   808c0:	00086660 	.word	0x00086660

000808c4 <task_Regulate>:
}

void task_Regulate(void *pvParameters){
   808c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   808c8:	b085      	sub	sp, #20
	r_speed=speed;
	l_speed=speed;
	
	portTickType xLastWakeTimeRegulate;
	const portTickType xTimeIncrementRegulate = 10;
	xLastWakeTimeRegulate = xTaskGetTickCount();
   808ca:	4b49      	ldr	r3, [pc, #292]	; (809f0 <task_Regulate+0x12c>)
   808cc:	4798      	blx	r3
   808ce:	f8ad 000e 	strh.w	r0, [sp, #14]
	int speed = 1650;
	int r_speed = 0;
	int l_speed = 0;
	
	r_speed=speed;
	l_speed=speed;
   808d2:	f240 6872 	movw	r8, #1650	; 0x672
	int Kp = 4;
	int speed = 1650;
	int r_speed = 0;
	int l_speed = 0;
	
	r_speed=speed;
   808d6:	4646      	mov	r6, r8
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   808d8:	4d46      	ldr	r5, [pc, #280]	; (809f4 <task_Regulate+0x130>)
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   808da:	4c47      	ldr	r4, [pc, #284]	; (809f8 <task_Regulate+0x134>)
	
	
	
	while(1){
		
		vTaskDelayUntil(&xLastWakeTimeRegulate,xTimeIncrementRegulate);
   808dc:	f10d 000e 	add.w	r0, sp, #14
   808e0:	210a      	movs	r1, #10
   808e2:	4b46      	ldr	r3, [pc, #280]	; (809fc <task_Regulate+0x138>)
   808e4:	4798      	blx	r3
		
		moveForward(l_speed,r_speed);
   808e6:	4640      	mov	r0, r8
   808e8:	4631      	mov	r1, r6
   808ea:	4b45      	ldr	r3, [pc, #276]	; (80a00 <task_Regulate+0x13c>)
   808ec:	4798      	blx	r3
		
		
		
		if(xSemaphoreTake(regulate_semafor,100)){
   808ee:	4b45      	ldr	r3, [pc, #276]	; (80a04 <task_Regulate+0x140>)
   808f0:	6818      	ldr	r0, [r3, #0]
   808f2:	2100      	movs	r1, #0
   808f4:	2264      	movs	r2, #100	; 0x64
   808f6:	460b      	mov	r3, r1
   808f8:	4f43      	ldr	r7, [pc, #268]	; (80a08 <task_Regulate+0x144>)
   808fa:	47b8      	blx	r7
   808fc:	2800      	cmp	r0, #0
   808fe:	d070      	beq.n	809e2 <task_Regulate+0x11e>
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80900:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80904:	4b41      	ldr	r3, [pc, #260]	; (80a0c <task_Regulate+0x148>)
   80906:	635a      	str	r2, [r3, #52]	; 0x34
   80908:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   8090c:	636b      	str	r3, [r5, #52]	; 0x34
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8090e:	6bef      	ldr	r7, [r5, #60]	; 0x3c
   80910:	6be6      	ldr	r6, [r4, #60]	; 0x3c
   80912:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80914:	6be1      	ldr	r1, [r4, #60]	; 0x3c
   80916:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   80918:	4b3d      	ldr	r3, [pc, #244]	; (80a10 <task_Regulate+0x14c>)
   8091a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   8091c:	9301      	str	r3, [sp, #4]
   8091e:	f8d4 b03c 	ldr.w	fp, [r4, #60]	; 0x3c
   80922:	f8d4 a03c 	ldr.w	sl, [r4, #60]	; 0x3c
   80926:	f8d4 903c 	ldr.w	r9, [r4, #60]	; 0x3c
   8092a:	f8d5 c03c 	ldr.w	ip, [r5, #60]	; 0x3c
   8092e:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 80a10 <task_Regulate+0x14c>
   80932:	f8d8 e03c 	ldr.w	lr, [r8, #60]	; 0x3c
   80936:	f8d8 803c 	ldr.w	r8, [r8, #60]	; 0x3c
   8093a:	f00b 0b01 	and.w	fp, fp, #1
   8093e:	f3ca 0a80 	ubfx	sl, sl, #2, #1
			r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
			+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
			
			
			
			l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   80942:	eb0b 0a4a 	add.w	sl, fp, sl, lsl #1
   80946:	f3c9 1980 	ubfx	r9, r9, #6, #1
   8094a:	eb0a 0989 	add.w	r9, sl, r9, lsl #2
   8094e:	f3cc 1cc0 	ubfx	ip, ip, #7, #1
   80952:	eb09 0ccc 	add.w	ip, r9, ip, lsl #3
   80956:	f3ce 0e40 	ubfx	lr, lr, #1, #1
			+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
   8095a:	eb0c 1e0e 	add.w	lr, ip, lr, lsl #4
   8095e:	f3c8 08c0 	ubfx	r8, r8, #3, #1
			r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
			+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
			
			
			
			l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
   80962:	eb0e 1848 	add.w	r8, lr, r8, lsl #5
   80966:	f3c7 37c0 	ubfx	r7, r7, #15, #1
   8096a:	f3c6 0640 	ubfx	r6, r6, #1, #1
		if(xSemaphoreTake(regulate_semafor,100)){
			
			ioport_set_pin_level(R_RESET,LOW);
			ioport_set_pin_level(L_RESET,LOW);
			
			r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   8096e:	eb07 0646 	add.w	r6, r7, r6, lsl #1
   80972:	f3c0 00c0 	ubfx	r0, r0, #3, #1
   80976:	eb06 0080 	add.w	r0, r6, r0, lsl #2
   8097a:	f3c1 2140 	ubfx	r1, r1, #9, #1
   8097e:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
   80982:	f3c2 2280 	ubfx	r2, r2, #10, #1
			+ioport_get_pin_level(R4)*16+ioport_get_pin_level(R5)*32;
   80986:	eb01 1202 	add.w	r2, r1, r2, lsl #4
   8098a:	f3c3 0380 	ubfx	r3, r3, #2, #1
		if(xSemaphoreTake(regulate_semafor,100)){
			
			ioport_set_pin_level(R_RESET,LOW);
			ioport_set_pin_level(L_RESET,LOW);
			
			r_count = ioport_get_pin_level(R0)+ioport_get_pin_level(R1)*2+ioport_get_pin_level(R2)*4+ioport_get_pin_level(R3)*8
   8098e:	eb02 1343 	add.w	r3, r2, r3, lsl #5
			
			
			l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
			+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
			
			e = 0 - (r_count - l_count);
   80992:	ebc3 0808 	rsb	r8, r3, r8
			
			r_speed=speed;
			l_speed=speed;
			if(e > 0) {
   80996:	f1b8 0f00 	cmp.w	r8, #0
   8099a:	dd07      	ble.n	809ac <task_Regulate+0xe8>

				r_speed=speed-(e*Kp);
   8099c:	ea4f 0888 	mov.w	r8, r8, lsl #2
   809a0:	f5c8 66ce 	rsb	r6, r8, #1648	; 0x670
   809a4:	3602      	adds	r6, #2
				l_speed=speed+(e*Kp);
   809a6:	f208 6872 	addw	r8, r8, #1650	; 0x672
   809aa:	e013      	b.n	809d4 <task_Regulate+0x110>
				
			}
			else if (e < 0){
   809ac:	f1b8 0f00 	cmp.w	r8, #0
   809b0:	da08      	bge.n	809c4 <task_Regulate+0x100>
				
				r_speed=speed+(e*Kp);
   809b2:	ea4f 0888 	mov.w	r8, r8, lsl #2
   809b6:	f208 6672 	addw	r6, r8, #1650	; 0x672
				l_speed=speed-(e*Kp);
   809ba:	f5c8 68ce 	rsb	r8, r8, #1648	; 0x670
   809be:	f108 0802 	add.w	r8, r8, #2
   809c2:	e007      	b.n	809d4 <task_Regulate+0x110>
			}
			else{
				moveForward(l_speed,r_speed);
   809c4:	f240 6072 	movw	r0, #1650	; 0x672
   809c8:	4601      	mov	r1, r0
   809ca:	4b0d      	ldr	r3, [pc, #52]	; (80a00 <task_Regulate+0x13c>)
   809cc:	4798      	blx	r3
			+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
			
			e = 0 - (r_count - l_count);
			
			r_speed=speed;
			l_speed=speed;
   809ce:	f240 6872 	movw	r8, #1650	; 0x672
			l_count = ioport_get_pin_level(L0)+ioport_get_pin_level(L1)*2+ioport_get_pin_level(L2)*4+ioport_get_pin_level(L3)*8
			+ioport_get_pin_level(L4)*16+ioport_get_pin_level(L5)*32;
			
			e = 0 - (r_count - l_count);
			
			r_speed=speed;
   809d2:	4646      	mov	r6, r8
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   809d4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   809d8:	4b0c      	ldr	r3, [pc, #48]	; (80a0c <task_Regulate+0x148>)
   809da:	631a      	str	r2, [r3, #48]	; 0x30
   809dc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
   809e0:	632b      	str	r3, [r5, #48]	; 0x30
			ioport_set_pin_level(R_RESET,HIGH);
			ioport_set_pin_level(L_RESET,HIGH);
			
		}
		newcount = 0;
		moveForward(1500,1500);
   809e2:	f240 50dc 	movw	r0, #1500	; 0x5dc
   809e6:	4601      	mov	r1, r0
   809e8:	4b05      	ldr	r3, [pc, #20]	; (80a00 <task_Regulate+0x13c>)
   809ea:	4798      	blx	r3
		
	}
   809ec:	e776      	b.n	808dc <task_Regulate+0x18>
   809ee:	bf00      	nop
   809f0:	00081b0d 	.word	0x00081b0d
   809f4:	400e0e00 	.word	0x400e0e00
   809f8:	400e1400 	.word	0x400e1400
   809fc:	00081d61 	.word	0x00081d61
   80a00:	00080f5d 	.word	0x00080f5d
   80a04:	20070a38 	.word	0x20070a38
   80a08:	0008167d 	.word	0x0008167d
   80a0c:	400e1000 	.word	0x400e1000
   80a10:	400e1200 	.word	0x400e1200

00080a14 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a18:	460c      	mov	r4, r1
   80a1a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80a1c:	b960      	cbnz	r0, 80a38 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80a1e:	2a00      	cmp	r2, #0
   80a20:	dd0e      	ble.n	80a40 <_read+0x2c>
   80a22:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80a24:	4e09      	ldr	r6, [pc, #36]	; (80a4c <_read+0x38>)
   80a26:	4d0a      	ldr	r5, [pc, #40]	; (80a50 <_read+0x3c>)
   80a28:	6830      	ldr	r0, [r6, #0]
   80a2a:	4621      	mov	r1, r4
   80a2c:	682b      	ldr	r3, [r5, #0]
   80a2e:	4798      	blx	r3
		ptr++;
   80a30:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80a32:	42bc      	cmp	r4, r7
   80a34:	d1f8      	bne.n	80a28 <_read+0x14>
   80a36:	e006      	b.n	80a46 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80a38:	f04f 30ff 	mov.w	r0, #4294967295
   80a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80a40:	2000      	movs	r0, #0
   80a42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80a46:	4640      	mov	r0, r8
	}
	return nChars;
}
   80a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80a4c:	20078d58 	.word	0x20078d58
   80a50:	20078d50 	.word	0x20078d50

00080a54 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a58:	460e      	mov	r6, r1
   80a5a:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80a5c:	3801      	subs	r0, #1
   80a5e:	2802      	cmp	r0, #2
   80a60:	d80f      	bhi.n	80a82 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   80a62:	b192      	cbz	r2, 80a8a <_write+0x36>
   80a64:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80a66:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80aa4 <_write+0x50>
   80a6a:	4f0d      	ldr	r7, [pc, #52]	; (80aa0 <_write+0x4c>)
   80a6c:	f8d8 0000 	ldr.w	r0, [r8]
   80a70:	5d31      	ldrb	r1, [r6, r4]
   80a72:	683b      	ldr	r3, [r7, #0]
   80a74:	4798      	blx	r3
   80a76:	2800      	cmp	r0, #0
   80a78:	db0a      	blt.n	80a90 <_write+0x3c>
			return -1;
		}
		++nChars;
   80a7a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80a7c:	42a5      	cmp	r5, r4
   80a7e:	d1f5      	bne.n	80a6c <_write+0x18>
   80a80:	e00a      	b.n	80a98 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80a82:	f04f 30ff 	mov.w	r0, #4294967295
   80a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80a8a:	2000      	movs	r0, #0
   80a8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80a90:	f04f 30ff 	mov.w	r0, #4294967295
   80a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80a98:	4620      	mov	r0, r4
	}
	return nChars;
}
   80a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80a9e:	bf00      	nop
   80aa0:	20078d54 	.word	0x20078d54
   80aa4:	20078d58 	.word	0x20078d58

00080aa8 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80aa8:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80aaa:	0189      	lsls	r1, r1, #6
   80aac:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80aae:	2402      	movs	r4, #2
   80ab0:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80ab2:	f04f 31ff 	mov.w	r1, #4294967295
   80ab6:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80ab8:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   80aba:	605a      	str	r2, [r3, #4]
}
   80abc:	f85d 4b04 	ldr.w	r4, [sp], #4
   80ac0:	4770      	bx	lr
   80ac2:	bf00      	nop

00080ac4 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   80ac4:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   80ac8:	4770      	bx	lr
   80aca:	bf00      	nop

00080acc <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80acc:	0189      	lsls	r1, r1, #6
   80ace:	2305      	movs	r3, #5
   80ad0:	5043      	str	r3, [r0, r1]
   80ad2:	4770      	bx	lr

00080ad4 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   80ad4:	0189      	lsls	r1, r1, #6
   80ad6:	2302      	movs	r3, #2
   80ad8:	5043      	str	r3, [r0, r1]
   80ada:	4770      	bx	lr

00080adc <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   80adc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80ae0:	6908      	ldr	r0, [r1, #16]
}
   80ae2:	4770      	bx	lr

00080ae4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80ae4:	6943      	ldr	r3, [r0, #20]
   80ae6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80aea:	bf1d      	ittte	ne
   80aec:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80af0:	61c1      	strne	r1, [r0, #28]
	return 0;
   80af2:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80af4:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80af6:	4770      	bx	lr

00080af8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80af8:	6943      	ldr	r3, [r0, #20]
   80afa:	f013 0f01 	tst.w	r3, #1
   80afe:	d005      	beq.n	80b0c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80b00:	6983      	ldr	r3, [r0, #24]
   80b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80b06:	600b      	str	r3, [r1, #0]

	return 0;
   80b08:	2000      	movs	r0, #0
   80b0a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80b0c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80b0e:	4770      	bx	lr

00080b10 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80b14:	b083      	sub	sp, #12
   80b16:	4605      	mov	r5, r0
	while (len) {
   80b18:	4690      	mov	r8, r2
   80b1a:	2a00      	cmp	r2, #0
   80b1c:	d047      	beq.n	80bae <usart_serial_read_packet+0x9e>
   80b1e:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80b20:	4f25      	ldr	r7, [pc, #148]	; (80bb8 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   80b22:	4c26      	ldr	r4, [pc, #152]	; (80bbc <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80b24:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80bd0 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80b28:	f8df b094 	ldr.w	fp, [pc, #148]	; 80bc0 <usart_serial_read_packet+0xb0>
   80b2c:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80b30:	2300      	movs	r3, #0
   80b32:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80b34:	4b22      	ldr	r3, [pc, #136]	; (80bc0 <usart_serial_read_packet+0xb0>)
   80b36:	429d      	cmp	r5, r3
   80b38:	d106      	bne.n	80b48 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   80b3a:	4658      	mov	r0, fp
   80b3c:	4649      	mov	r1, r9
   80b3e:	4b21      	ldr	r3, [pc, #132]	; (80bc4 <usart_serial_read_packet+0xb4>)
   80b40:	4798      	blx	r3
   80b42:	2800      	cmp	r0, #0
   80b44:	d1f9      	bne.n	80b3a <usart_serial_read_packet+0x2a>
   80b46:	e019      	b.n	80b7c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80b48:	4b1f      	ldr	r3, [pc, #124]	; (80bc8 <usart_serial_read_packet+0xb8>)
   80b4a:	429d      	cmp	r5, r3
   80b4c:	d109      	bne.n	80b62 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   80b4e:	4699      	mov	r9, r3
   80b50:	4648      	mov	r0, r9
   80b52:	a901      	add	r1, sp, #4
   80b54:	47a0      	blx	r4
   80b56:	2800      	cmp	r0, #0
   80b58:	d1fa      	bne.n	80b50 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   80b5a:	9b01      	ldr	r3, [sp, #4]
   80b5c:	f806 3c01 	strb.w	r3, [r6, #-1]
   80b60:	e017      	b.n	80b92 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80b62:	4b1a      	ldr	r3, [pc, #104]	; (80bcc <usart_serial_read_packet+0xbc>)
   80b64:	429d      	cmp	r5, r3
   80b66:	d109      	bne.n	80b7c <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   80b68:	4699      	mov	r9, r3
   80b6a:	4648      	mov	r0, r9
   80b6c:	a901      	add	r1, sp, #4
   80b6e:	47a0      	blx	r4
   80b70:	2800      	cmp	r0, #0
   80b72:	d1fa      	bne.n	80b6a <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   80b74:	9b01      	ldr	r3, [sp, #4]
   80b76:	f806 3c01 	strb.w	r3, [r6, #-1]
   80b7a:	e014      	b.n	80ba6 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80b7c:	4555      	cmp	r5, sl
   80b7e:	d108      	bne.n	80b92 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   80b80:	4650      	mov	r0, sl
   80b82:	a901      	add	r1, sp, #4
   80b84:	47a0      	blx	r4
   80b86:	2800      	cmp	r0, #0
   80b88:	d1fa      	bne.n	80b80 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   80b8a:	9b01      	ldr	r3, [sp, #4]
   80b8c:	f806 3c01 	strb.w	r3, [r6, #-1]
   80b90:	e009      	b.n	80ba6 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80b92:	42bd      	cmp	r5, r7
   80b94:	d107      	bne.n	80ba6 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   80b96:	4638      	mov	r0, r7
   80b98:	a901      	add	r1, sp, #4
   80b9a:	47a0      	blx	r4
   80b9c:	2800      	cmp	r0, #0
   80b9e:	d1fa      	bne.n	80b96 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   80ba0:	9b01      	ldr	r3, [sp, #4]
   80ba2:	f806 3c01 	strb.w	r3, [r6, #-1]
   80ba6:	3601      	adds	r6, #1
   80ba8:	f1b8 0801 	subs.w	r8, r8, #1
   80bac:	d1be      	bne.n	80b2c <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   80bae:	2000      	movs	r0, #0
   80bb0:	b003      	add	sp, #12
   80bb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80bb6:	bf00      	nop
   80bb8:	400a4000 	.word	0x400a4000
   80bbc:	00080af9 	.word	0x00080af9
   80bc0:	400e0800 	.word	0x400e0800
   80bc4:	00080c1d 	.word	0x00080c1d
   80bc8:	40098000 	.word	0x40098000
   80bcc:	4009c000 	.word	0x4009c000
   80bd0:	400a0000 	.word	0x400a0000

00080bd4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80bd4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80bd6:	23ac      	movs	r3, #172	; 0xac
   80bd8:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80bda:	680a      	ldr	r2, [r1, #0]
   80bdc:	684b      	ldr	r3, [r1, #4]
   80bde:	fbb2 f3f3 	udiv	r3, r2, r3
   80be2:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80be4:	1e5c      	subs	r4, r3, #1
   80be6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80bea:	4294      	cmp	r4, r2
   80bec:	d80a      	bhi.n	80c04 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80bee:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80bf0:	688b      	ldr	r3, [r1, #8]
   80bf2:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80bf4:	f240 2302 	movw	r3, #514	; 0x202
   80bf8:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80bfc:	2350      	movs	r3, #80	; 0x50
   80bfe:	6003      	str	r3, [r0, #0]

	return 0;
   80c00:	2000      	movs	r0, #0
   80c02:	e000      	b.n	80c06 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80c04:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80c06:	f85d 4b04 	ldr.w	r4, [sp], #4
   80c0a:	4770      	bx	lr

00080c0c <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80c0c:	6943      	ldr	r3, [r0, #20]
   80c0e:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80c12:	bf1a      	itte	ne
   80c14:	61c1      	strne	r1, [r0, #28]
	return 0;
   80c16:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80c18:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80c1a:	4770      	bx	lr

00080c1c <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80c1c:	6943      	ldr	r3, [r0, #20]
   80c1e:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80c22:	bf1d      	ittte	ne
   80c24:	6983      	ldrne	r3, [r0, #24]
   80c26:	700b      	strbne	r3, [r1, #0]
	return 0;
   80c28:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80c2a:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80c2c:	4770      	bx	lr
   80c2e:	bf00      	nop

00080c30 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   80c30:	b500      	push	{lr}
   80c32:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   80c34:	4811      	ldr	r0, [pc, #68]	; (80c7c <USART0_Handler+0x4c>)
   80c36:	f10d 0107 	add.w	r1, sp, #7
   80c3a:	2201      	movs	r2, #1
   80c3c:	4b10      	ldr	r3, [pc, #64]	; (80c80 <USART0_Handler+0x50>)
   80c3e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80c40:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80c42:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80c46:	2200      	movs	r2, #0
   80c48:	4b0e      	ldr	r3, [pc, #56]	; (80c84 <USART0_Handler+0x54>)
   80c4a:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80c4c:	4b0e      	ldr	r3, [pc, #56]	; (80c88 <USART0_Handler+0x58>)
   80c4e:	781b      	ldrb	r3, [r3, #0]
   80c50:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80c54:	4a0d      	ldr	r2, [pc, #52]	; (80c8c <USART0_Handler+0x5c>)
   80c56:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80c58:	2b9b      	cmp	r3, #155	; 0x9b
   80c5a:	d103      	bne.n	80c64 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80c5c:	2200      	movs	r2, #0
   80c5e:	4b0a      	ldr	r3, [pc, #40]	; (80c88 <USART0_Handler+0x58>)
   80c60:	701a      	strb	r2, [r3, #0]
   80c62:	e002      	b.n	80c6a <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   80c64:	3301      	adds	r3, #1
   80c66:	4a08      	ldr	r2, [pc, #32]	; (80c88 <USART0_Handler+0x58>)
   80c68:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80c6a:	2201      	movs	r2, #1
   80c6c:	4b05      	ldr	r3, [pc, #20]	; (80c84 <USART0_Handler+0x54>)
   80c6e:	701a      	strb	r2, [r3, #0]
   80c70:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80c74:	b662      	cpsie	i
}
   80c76:	b003      	add	sp, #12
   80c78:	f85d fb04 	ldr.w	pc, [sp], #4
   80c7c:	40098000 	.word	0x40098000
   80c80:	00080b11 	.word	0x00080b11
   80c84:	20070192 	.word	0x20070192
   80c88:	20070ad8 	.word	0x20070ad8
   80c8c:	20070a3c 	.word	0x20070a3c

00080c90 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80c90:	b5f0      	push	{r4, r5, r6, r7, lr}
   80c92:	b083      	sub	sp, #12
   80c94:	4604      	mov	r4, r0
   80c96:	460d      	mov	r5, r1
	uint32_t val = 0;
   80c98:	2300      	movs	r3, #0
   80c9a:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80c9c:	4b1f      	ldr	r3, [pc, #124]	; (80d1c <usart_serial_getchar+0x8c>)
   80c9e:	4298      	cmp	r0, r3
   80ca0:	d107      	bne.n	80cb2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80ca2:	461f      	mov	r7, r3
   80ca4:	4e1e      	ldr	r6, [pc, #120]	; (80d20 <usart_serial_getchar+0x90>)
   80ca6:	4638      	mov	r0, r7
   80ca8:	4629      	mov	r1, r5
   80caa:	47b0      	blx	r6
   80cac:	2800      	cmp	r0, #0
   80cae:	d1fa      	bne.n	80ca6 <usart_serial_getchar+0x16>
   80cb0:	e019      	b.n	80ce6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80cb2:	4b1c      	ldr	r3, [pc, #112]	; (80d24 <usart_serial_getchar+0x94>)
   80cb4:	4298      	cmp	r0, r3
   80cb6:	d109      	bne.n	80ccc <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80cb8:	461f      	mov	r7, r3
   80cba:	4e1b      	ldr	r6, [pc, #108]	; (80d28 <usart_serial_getchar+0x98>)
   80cbc:	4638      	mov	r0, r7
   80cbe:	a901      	add	r1, sp, #4
   80cc0:	47b0      	blx	r6
   80cc2:	2800      	cmp	r0, #0
   80cc4:	d1fa      	bne.n	80cbc <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80cc6:	9b01      	ldr	r3, [sp, #4]
   80cc8:	702b      	strb	r3, [r5, #0]
   80cca:	e019      	b.n	80d00 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80ccc:	4b17      	ldr	r3, [pc, #92]	; (80d2c <usart_serial_getchar+0x9c>)
   80cce:	4298      	cmp	r0, r3
   80cd0:	d109      	bne.n	80ce6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80cd2:	461e      	mov	r6, r3
   80cd4:	4c14      	ldr	r4, [pc, #80]	; (80d28 <usart_serial_getchar+0x98>)
   80cd6:	4630      	mov	r0, r6
   80cd8:	a901      	add	r1, sp, #4
   80cda:	47a0      	blx	r4
   80cdc:	2800      	cmp	r0, #0
   80cde:	d1fa      	bne.n	80cd6 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80ce0:	9b01      	ldr	r3, [sp, #4]
   80ce2:	702b      	strb	r3, [r5, #0]
   80ce4:	e018      	b.n	80d18 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80ce6:	4b12      	ldr	r3, [pc, #72]	; (80d30 <usart_serial_getchar+0xa0>)
   80ce8:	429c      	cmp	r4, r3
   80cea:	d109      	bne.n	80d00 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80cec:	461e      	mov	r6, r3
   80cee:	4c0e      	ldr	r4, [pc, #56]	; (80d28 <usart_serial_getchar+0x98>)
   80cf0:	4630      	mov	r0, r6
   80cf2:	a901      	add	r1, sp, #4
   80cf4:	47a0      	blx	r4
   80cf6:	2800      	cmp	r0, #0
   80cf8:	d1fa      	bne.n	80cf0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80cfa:	9b01      	ldr	r3, [sp, #4]
   80cfc:	702b      	strb	r3, [r5, #0]
   80cfe:	e00b      	b.n	80d18 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80d00:	4b0c      	ldr	r3, [pc, #48]	; (80d34 <usart_serial_getchar+0xa4>)
   80d02:	429c      	cmp	r4, r3
   80d04:	d108      	bne.n	80d18 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80d06:	461e      	mov	r6, r3
   80d08:	4c07      	ldr	r4, [pc, #28]	; (80d28 <usart_serial_getchar+0x98>)
   80d0a:	4630      	mov	r0, r6
   80d0c:	a901      	add	r1, sp, #4
   80d0e:	47a0      	blx	r4
   80d10:	2800      	cmp	r0, #0
   80d12:	d1fa      	bne.n	80d0a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80d14:	9b01      	ldr	r3, [sp, #4]
   80d16:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80d18:	b003      	add	sp, #12
   80d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80d1c:	400e0800 	.word	0x400e0800
   80d20:	00080c1d 	.word	0x00080c1d
   80d24:	40098000 	.word	0x40098000
   80d28:	00080af9 	.word	0x00080af9
   80d2c:	4009c000 	.word	0x4009c000
   80d30:	400a0000 	.word	0x400a0000
   80d34:	400a4000 	.word	0x400a4000

00080d38 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80d38:	b570      	push	{r4, r5, r6, lr}
   80d3a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80d3c:	4b21      	ldr	r3, [pc, #132]	; (80dc4 <usart_serial_putchar+0x8c>)
   80d3e:	4298      	cmp	r0, r3
   80d40:	d107      	bne.n	80d52 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80d42:	461e      	mov	r6, r3
   80d44:	4d20      	ldr	r5, [pc, #128]	; (80dc8 <usart_serial_putchar+0x90>)
   80d46:	4630      	mov	r0, r6
   80d48:	4621      	mov	r1, r4
   80d4a:	47a8      	blx	r5
   80d4c:	2800      	cmp	r0, #0
   80d4e:	d1fa      	bne.n	80d46 <usart_serial_putchar+0xe>
   80d50:	e02b      	b.n	80daa <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80d52:	4b1e      	ldr	r3, [pc, #120]	; (80dcc <usart_serial_putchar+0x94>)
   80d54:	4298      	cmp	r0, r3
   80d56:	d107      	bne.n	80d68 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80d58:	461e      	mov	r6, r3
   80d5a:	4d1d      	ldr	r5, [pc, #116]	; (80dd0 <usart_serial_putchar+0x98>)
   80d5c:	4630      	mov	r0, r6
   80d5e:	4621      	mov	r1, r4
   80d60:	47a8      	blx	r5
   80d62:	2800      	cmp	r0, #0
   80d64:	d1fa      	bne.n	80d5c <usart_serial_putchar+0x24>
   80d66:	e022      	b.n	80dae <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80d68:	4b1a      	ldr	r3, [pc, #104]	; (80dd4 <usart_serial_putchar+0x9c>)
   80d6a:	4298      	cmp	r0, r3
   80d6c:	d107      	bne.n	80d7e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80d6e:	461e      	mov	r6, r3
   80d70:	4d17      	ldr	r5, [pc, #92]	; (80dd0 <usart_serial_putchar+0x98>)
   80d72:	4630      	mov	r0, r6
   80d74:	4621      	mov	r1, r4
   80d76:	47a8      	blx	r5
   80d78:	2800      	cmp	r0, #0
   80d7a:	d1fa      	bne.n	80d72 <usart_serial_putchar+0x3a>
   80d7c:	e019      	b.n	80db2 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80d7e:	4b16      	ldr	r3, [pc, #88]	; (80dd8 <usart_serial_putchar+0xa0>)
   80d80:	4298      	cmp	r0, r3
   80d82:	d107      	bne.n	80d94 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80d84:	461e      	mov	r6, r3
   80d86:	4d12      	ldr	r5, [pc, #72]	; (80dd0 <usart_serial_putchar+0x98>)
   80d88:	4630      	mov	r0, r6
   80d8a:	4621      	mov	r1, r4
   80d8c:	47a8      	blx	r5
   80d8e:	2800      	cmp	r0, #0
   80d90:	d1fa      	bne.n	80d88 <usart_serial_putchar+0x50>
   80d92:	e010      	b.n	80db6 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80d94:	4b11      	ldr	r3, [pc, #68]	; (80ddc <usart_serial_putchar+0xa4>)
   80d96:	4298      	cmp	r0, r3
   80d98:	d10f      	bne.n	80dba <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   80d9a:	461e      	mov	r6, r3
   80d9c:	4d0c      	ldr	r5, [pc, #48]	; (80dd0 <usart_serial_putchar+0x98>)
   80d9e:	4630      	mov	r0, r6
   80da0:	4621      	mov	r1, r4
   80da2:	47a8      	blx	r5
   80da4:	2800      	cmp	r0, #0
   80da6:	d1fa      	bne.n	80d9e <usart_serial_putchar+0x66>
   80da8:	e009      	b.n	80dbe <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   80daa:	2001      	movs	r0, #1
   80dac:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80dae:	2001      	movs	r0, #1
   80db0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80db2:	2001      	movs	r0, #1
   80db4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80db6:	2001      	movs	r0, #1
   80db8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80dba:	2000      	movs	r0, #0
   80dbc:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80dbe:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80dc0:	bd70      	pop	{r4, r5, r6, pc}
   80dc2:	bf00      	nop
   80dc4:	400e0800 	.word	0x400e0800
   80dc8:	00080c0d 	.word	0x00080c0d
   80dcc:	40098000 	.word	0x40098000
   80dd0:	00080ae5 	.word	0x00080ae5
   80dd4:	4009c000 	.word	0x4009c000
   80dd8:	400a0000 	.word	0x400a0000
   80ddc:	400a4000 	.word	0x400a4000

00080de0 <configure_console>:
#include <asf.h>
#include "conf_board.h"
#include "Functions/ConsoleFunctions.h"

void configure_console(void)
{
   80de0:	b530      	push	{r4, r5, lr}
   80de2:	b085      	sub	sp, #20
   80de4:	2008      	movs	r0, #8
   80de6:	4d19      	ldr	r5, [pc, #100]	; (80e4c <configure_console+0x6c>)
   80de8:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80dea:	4c19      	ldr	r4, [pc, #100]	; (80e50 <configure_console+0x70>)
   80dec:	4b19      	ldr	r3, [pc, #100]	; (80e54 <configure_console+0x74>)
   80dee:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80df0:	4a19      	ldr	r2, [pc, #100]	; (80e58 <configure_console+0x78>)
   80df2:	4b1a      	ldr	r3, [pc, #104]	; (80e5c <configure_console+0x7c>)
   80df4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80df6:	4a1a      	ldr	r2, [pc, #104]	; (80e60 <configure_console+0x80>)
   80df8:	4b1a      	ldr	r3, [pc, #104]	; (80e64 <configure_console+0x84>)
   80dfa:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80dfc:	4b1a      	ldr	r3, [pc, #104]	; (80e68 <configure_console+0x88>)
   80dfe:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80e00:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80e04:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80e06:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80e0a:	9303      	str	r3, [sp, #12]
   80e0c:	2008      	movs	r0, #8
   80e0e:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80e10:	4620      	mov	r0, r4
   80e12:	a901      	add	r1, sp, #4
   80e14:	4b15      	ldr	r3, [pc, #84]	; (80e6c <configure_console+0x8c>)
   80e16:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80e18:	4d15      	ldr	r5, [pc, #84]	; (80e70 <configure_console+0x90>)
   80e1a:	682b      	ldr	r3, [r5, #0]
   80e1c:	6898      	ldr	r0, [r3, #8]
   80e1e:	2100      	movs	r1, #0
   80e20:	4c14      	ldr	r4, [pc, #80]	; (80e74 <configure_console+0x94>)
   80e22:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80e24:	682b      	ldr	r3, [r5, #0]
   80e26:	6858      	ldr	r0, [r3, #4]
   80e28:	2100      	movs	r1, #0
   80e2a:	47a0      	blx	r4
	};
	
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	printf("Konsolen reado\n");
   80e2c:	4812      	ldr	r0, [pc, #72]	; (80e78 <configure_console+0x98>)
   80e2e:	4c13      	ldr	r4, [pc, #76]	; (80e7c <configure_console+0x9c>)
   80e30:	47a0      	blx	r4
	printf("===============\n");
   80e32:	4813      	ldr	r0, [pc, #76]	; (80e80 <configure_console+0xa0>)
   80e34:	47a0      	blx	r4
	printf("-- %s\n\r", BOARD_NAME);
   80e36:	4813      	ldr	r0, [pc, #76]	; (80e84 <configure_console+0xa4>)
   80e38:	4913      	ldr	r1, [pc, #76]	; (80e88 <configure_console+0xa8>)
   80e3a:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
   80e3c:	4813      	ldr	r0, [pc, #76]	; (80e8c <configure_console+0xac>)
   80e3e:	4914      	ldr	r1, [pc, #80]	; (80e90 <configure_console+0xb0>)
   80e40:	4a14      	ldr	r2, [pc, #80]	; (80e94 <configure_console+0xb4>)
   80e42:	47a0      	blx	r4
	printf("Whilesatsen");
   80e44:	4814      	ldr	r0, [pc, #80]	; (80e98 <configure_console+0xb8>)
   80e46:	47a0      	blx	r4
   80e48:	b005      	add	sp, #20
   80e4a:	bd30      	pop	{r4, r5, pc}
   80e4c:	00082a1d 	.word	0x00082a1d
   80e50:	400e0800 	.word	0x400e0800
   80e54:	20078d58 	.word	0x20078d58
   80e58:	00080d39 	.word	0x00080d39
   80e5c:	20078d54 	.word	0x20078d54
   80e60:	00080c91 	.word	0x00080c91
   80e64:	20078d50 	.word	0x20078d50
   80e68:	0501bd00 	.word	0x0501bd00
   80e6c:	00080bd5 	.word	0x00080bd5
   80e70:	200705c0 	.word	0x200705c0
   80e74:	00083765 	.word	0x00083765
   80e78:	0008666c 	.word	0x0008666c
   80e7c:	000835bd 	.word	0x000835bd
   80e80:	0008667c 	.word	0x0008667c
   80e84:	00086690 	.word	0x00086690
   80e88:	00086698 	.word	0x00086698
   80e8c:	000866a8 	.word	0x000866a8
   80e90:	000866c0 	.word	0x000866c0
   80e94:	000866cc 	.word	0x000866cc
   80e98:	000866d8 	.word	0x000866d8

00080e9c <delayInit>:

#include "asf.h"
#include "Functions/DelayFunctions.h"

void delayInit(void)		/* Initializes the timer used for delays */
{
   80e9c:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);
   80e9e:	201b      	movs	r0, #27
   80ea0:	4b08      	ldr	r3, [pc, #32]	; (80ec4 <delayInit+0x28>)
   80ea2:	4798      	blx	r3
	tc_init(TC0,0,0);		 /* TC0, channel 0, TCLK1 och capturemode */
   80ea4:	4c08      	ldr	r4, [pc, #32]	; (80ec8 <delayInit+0x2c>)
   80ea6:	4620      	mov	r0, r4
   80ea8:	2100      	movs	r1, #0
   80eaa:	460a      	mov	r2, r1
   80eac:	4b07      	ldr	r3, [pc, #28]	; (80ecc <delayInit+0x30>)
   80eae:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   80eb0:	4620      	mov	r0, r4
   80eb2:	2100      	movs	r1, #0
   80eb4:	4b06      	ldr	r3, [pc, #24]	; (80ed0 <delayInit+0x34>)
   80eb6:	4798      	blx	r3
	tc_stop(TC0,0);			/* making sure the timer does not run  */
   80eb8:	4620      	mov	r0, r4
   80eba:	2100      	movs	r1, #0
   80ebc:	4b05      	ldr	r3, [pc, #20]	; (80ed4 <delayInit+0x38>)
   80ebe:	4798      	blx	r3
   80ec0:	bd10      	pop	{r4, pc}
   80ec2:	bf00      	nop
   80ec4:	00082a1d 	.word	0x00082a1d
   80ec8:	40080000 	.word	0x40080000
   80ecc:	00080aa9 	.word	0x00080aa9
   80ed0:	00080ac5 	.word	0x00080ac5
   80ed4:	00080ad5 	.word	0x00080ad5

00080ed8 <delayMicroseconds>:
}


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   80ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80eda:	4604      	mov	r4, r0
	tc_start(TC0,0);
   80edc:	4809      	ldr	r0, [pc, #36]	; (80f04 <delayMicroseconds+0x2c>)
   80ede:	2100      	movs	r1, #0
   80ee0:	4b09      	ldr	r3, [pc, #36]	; (80f08 <delayMicroseconds+0x30>)
   80ee2:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42); /* Only works in newere version of ASF */
   80ee4:	272a      	movs	r7, #42	; 0x2a
   80ee6:	fb07 f704 	mul.w	r7, r7, r4
   80eea:	4e06      	ldr	r6, [pc, #24]	; (80f04 <delayMicroseconds+0x2c>)
   80eec:	2500      	movs	r5, #0
   80eee:	4c07      	ldr	r4, [pc, #28]	; (80f0c <delayMicroseconds+0x34>)
   80ef0:	4630      	mov	r0, r6
   80ef2:	4629      	mov	r1, r5
   80ef4:	47a0      	blx	r4
   80ef6:	42b8      	cmp	r0, r7
   80ef8:	d3fa      	bcc.n	80ef0 <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   80efa:	4802      	ldr	r0, [pc, #8]	; (80f04 <delayMicroseconds+0x2c>)
   80efc:	2100      	movs	r1, #0
   80efe:	4b04      	ldr	r3, [pc, #16]	; (80f10 <delayMicroseconds+0x38>)
   80f00:	4798      	blx	r3
   80f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80f04:	40080000 	.word	0x40080000
   80f08:	00080acd 	.word	0x00080acd
   80f0c:	00080add 	.word	0x00080add
   80f10:	00080ad5 	.word	0x00080ad5

00080f14 <initMotor>:
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80f14:	4b04      	ldr	r3, [pc, #16]	; (80f28 <initMotor+0x14>)
   80f16:	2210      	movs	r2, #16
   80f18:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80f1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80f1e:	2220      	movs	r2, #32
   80f20:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80f22:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
   80f26:	4770      	bx	lr
   80f28:	400e1200 	.word	0x400e1200

00080f2c <pulseLeft>:
}




void pulseLeft(int p1){
   80f2c:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80f2e:	4c03      	ldr	r4, [pc, #12]	; (80f3c <pulseLeft+0x10>)
   80f30:	2510      	movs	r5, #16
   80f32:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(LEFT,HIGH);
	delayMicroseconds(p1);
   80f34:	4b02      	ldr	r3, [pc, #8]	; (80f40 <pulseLeft+0x14>)
   80f36:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80f38:	6365      	str	r5, [r4, #52]	; 0x34
   80f3a:	bd38      	pop	{r3, r4, r5, pc}
   80f3c:	400e1200 	.word	0x400e1200
   80f40:	00080ed9 	.word	0x00080ed9

00080f44 <pulseRight>:
	ioport_set_pin_level(LEFT,LOW);
}
void pulseRight(int p2){
   80f44:	b538      	push	{r3, r4, r5, lr}
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80f46:	4c03      	ldr	r4, [pc, #12]	; (80f54 <pulseRight+0x10>)
   80f48:	2520      	movs	r5, #32
   80f4a:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(RIGHT,HIGH);
	delayMicroseconds(p2);
   80f4c:	4b02      	ldr	r3, [pc, #8]	; (80f58 <pulseRight+0x14>)
   80f4e:	4798      	blx	r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80f50:	6365      	str	r5, [r4, #52]	; 0x34
   80f52:	bd38      	pop	{r3, r4, r5, pc}
   80f54:	400e1200 	.word	0x400e1200
   80f58:	00080ed9 	.word	0x00080ed9

00080f5c <moveForward>:
	ioport_set_pin_level(RIGHT,LOW);
}

void moveForward(int l,int r){
   80f5c:	b510      	push	{r4, lr}
   80f5e:	460c      	mov	r4, r1
	pulseLeft(l);
   80f60:	4b04      	ldr	r3, [pc, #16]	; (80f74 <moveForward+0x18>)
   80f62:	4798      	blx	r3
	pulseRight(r);
   80f64:	4620      	mov	r0, r4
   80f66:	4b04      	ldr	r3, [pc, #16]	; (80f78 <moveForward+0x1c>)
   80f68:	4798      	blx	r3
	delayMicroseconds(5250);
   80f6a:	f241 4082 	movw	r0, #5250	; 0x1482
   80f6e:	4b03      	ldr	r3, [pc, #12]	; (80f7c <moveForward+0x20>)
   80f70:	4798      	blx	r3
   80f72:	bd10      	pop	{r4, pc}
   80f74:	00080f2d 	.word	0x00080f2d
   80f78:	00080f45 	.word	0x00080f45
   80f7c:	00080ed9 	.word	0x00080ed9

00080f80 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80f80:	f100 0308 	add.w	r3, r0, #8
   80f84:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80f86:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80f8a:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80f8c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80f8e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80f90:	2300      	movs	r3, #0
   80f92:	6003      	str	r3, [r0, #0]
   80f94:	4770      	bx	lr
   80f96:	bf00      	nop

00080f98 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80f98:	2300      	movs	r3, #0
   80f9a:	6103      	str	r3, [r0, #16]
   80f9c:	4770      	bx	lr
   80f9e:	bf00      	nop

00080fa0 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80fa0:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80fa2:	685a      	ldr	r2, [r3, #4]
   80fa4:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80fa6:	6842      	ldr	r2, [r0, #4]
   80fa8:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80faa:	685a      	ldr	r2, [r3, #4]
   80fac:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80fae:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80fb0:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80fb2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80fb4:	6803      	ldr	r3, [r0, #0]
   80fb6:	3301      	adds	r3, #1
   80fb8:	6003      	str	r3, [r0, #0]
   80fba:	4770      	bx	lr

00080fbc <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80fbc:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80fbe:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80fc0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80fc4:	429c      	cmp	r4, r3
   80fc6:	d101      	bne.n	80fcc <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80fc8:	6903      	ldr	r3, [r0, #16]
   80fca:	e00c      	b.n	80fe6 <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80fcc:	f100 0308 	add.w	r3, r0, #8
   80fd0:	68c2      	ldr	r2, [r0, #12]
   80fd2:	8812      	ldrh	r2, [r2, #0]
   80fd4:	b292      	uxth	r2, r2
   80fd6:	4294      	cmp	r4, r2
   80fd8:	d305      	bcc.n	80fe6 <vListInsert+0x2a>
   80fda:	685b      	ldr	r3, [r3, #4]
   80fdc:	685a      	ldr	r2, [r3, #4]
   80fde:	8812      	ldrh	r2, [r2, #0]
   80fe0:	b292      	uxth	r2, r2
   80fe2:	4294      	cmp	r4, r2
   80fe4:	d2f9      	bcs.n	80fda <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80fe6:	685a      	ldr	r2, [r3, #4]
   80fe8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80fea:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80fec:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80fee:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80ff0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80ff2:	6803      	ldr	r3, [r0, #0]
   80ff4:	3301      	adds	r3, #1
   80ff6:	6003      	str	r3, [r0, #0]
}
   80ff8:	f85d 4b04 	ldr.w	r4, [sp], #4
   80ffc:	4770      	bx	lr
   80ffe:	bf00      	nop

00081000 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81000:	6843      	ldr	r3, [r0, #4]
   81002:	6882      	ldr	r2, [r0, #8]
   81004:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   81006:	6883      	ldr	r3, [r0, #8]
   81008:	6842      	ldr	r2, [r0, #4]
   8100a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   8100c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8100e:	685a      	ldr	r2, [r3, #4]
   81010:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81012:	bf04      	itt	eq
   81014:	6882      	ldreq	r2, [r0, #8]
   81016:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81018:	2200      	movs	r2, #0
   8101a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   8101c:	681a      	ldr	r2, [r3, #0]
   8101e:	3a01      	subs	r2, #1
   81020:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   81022:	6818      	ldr	r0, [r3, #0]
}
   81024:	4770      	bx	lr
   81026:	bf00      	nop

00081028 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   81028:	4803      	ldr	r0, [pc, #12]	; (81038 <prvPortStartFirstTask+0x10>)
   8102a:	6800      	ldr	r0, [r0, #0]
   8102c:	6800      	ldr	r0, [r0, #0]
   8102e:	f380 8808 	msr	MSP, r0
   81032:	b662      	cpsie	i
   81034:	df00      	svc	0
   81036:	bf00      	nop
   81038:	e000ed08 	.word	0xe000ed08

0008103c <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   8103c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   81040:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   81044:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   81048:	2300      	movs	r3, #0
   8104a:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   8104e:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   81052:	3840      	subs	r0, #64	; 0x40
   81054:	4770      	bx	lr
   81056:	bf00      	nop

00081058 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   81058:	4b06      	ldr	r3, [pc, #24]	; (81074 <pxCurrentTCBConst2>)
   8105a:	6819      	ldr	r1, [r3, #0]
   8105c:	6808      	ldr	r0, [r1, #0]
   8105e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81062:	f380 8809 	msr	PSP, r0
   81066:	f04f 0000 	mov.w	r0, #0
   8106a:	f380 8811 	msr	BASEPRI, r0
   8106e:	f04e 0e0d 	orr.w	lr, lr, #13
   81072:	4770      	bx	lr

00081074 <pxCurrentTCBConst2>:
   81074:	20078c08 	.word	0x20078c08

00081078 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81078:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8107c:	4b01      	ldr	r3, [pc, #4]	; (81084 <vPortYieldFromISR+0xc>)
   8107e:	601a      	str	r2, [r3, #0]
   81080:	4770      	bx	lr
   81082:	bf00      	nop
   81084:	e000ed04 	.word	0xe000ed04

00081088 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81088:	f3ef 8011 	mrs	r0, BASEPRI
   8108c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81090:	f381 8811 	msr	BASEPRI, r1
   81094:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   81096:	2000      	movs	r0, #0

00081098 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81098:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   8109a:	4b03      	ldr	r3, [pc, #12]	; (810a8 <vPortEnterCritical+0x10>)
   8109c:	4798      	blx	r3
	uxCriticalNesting++;
   8109e:	4b03      	ldr	r3, [pc, #12]	; (810ac <vPortEnterCritical+0x14>)
   810a0:	681a      	ldr	r2, [r3, #0]
   810a2:	3201      	adds	r2, #1
   810a4:	601a      	str	r2, [r3, #0]
   810a6:	bd08      	pop	{r3, pc}
   810a8:	00081089 	.word	0x00081089
   810ac:	20070188 	.word	0x20070188

000810b0 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   810b0:	f380 8811 	msr	BASEPRI, r0
   810b4:	4770      	bx	lr
   810b6:	bf00      	nop

000810b8 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   810b8:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   810ba:	4a04      	ldr	r2, [pc, #16]	; (810cc <vPortExitCritical+0x14>)
   810bc:	6813      	ldr	r3, [r2, #0]
   810be:	3b01      	subs	r3, #1
   810c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   810c2:	b913      	cbnz	r3, 810ca <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   810c4:	2000      	movs	r0, #0
   810c6:	4b02      	ldr	r3, [pc, #8]	; (810d0 <vPortExitCritical+0x18>)
   810c8:	4798      	blx	r3
   810ca:	bd08      	pop	{r3, pc}
   810cc:	20070188 	.word	0x20070188
   810d0:	000810b1 	.word	0x000810b1

000810d4 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   810d4:	f3ef 8009 	mrs	r0, PSP
   810d8:	4b0c      	ldr	r3, [pc, #48]	; (8110c <pxCurrentTCBConst>)
   810da:	681a      	ldr	r2, [r3, #0]
   810dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   810e0:	6010      	str	r0, [r2, #0]
   810e2:	e92d 4008 	stmdb	sp!, {r3, lr}
   810e6:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   810ea:	f380 8811 	msr	BASEPRI, r0
   810ee:	f000 fec5 	bl	81e7c <vTaskSwitchContext>
   810f2:	f04f 0000 	mov.w	r0, #0
   810f6:	f380 8811 	msr	BASEPRI, r0
   810fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   810fe:	6819      	ldr	r1, [r3, #0]
   81100:	6808      	ldr	r0, [r1, #0]
   81102:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81106:	f380 8809 	msr	PSP, r0
   8110a:	4770      	bx	lr

0008110c <pxCurrentTCBConst>:
   8110c:	20078c08 	.word	0x20078c08

00081110 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   81110:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81112:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81116:	4b05      	ldr	r3, [pc, #20]	; (8112c <SysTick_Handler+0x1c>)
   81118:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   8111a:	4b05      	ldr	r3, [pc, #20]	; (81130 <SysTick_Handler+0x20>)
   8111c:	4798      	blx	r3
	{
		vTaskIncrementTick();
   8111e:	4b05      	ldr	r3, [pc, #20]	; (81134 <SysTick_Handler+0x24>)
   81120:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   81122:	2000      	movs	r0, #0
   81124:	4b04      	ldr	r3, [pc, #16]	; (81138 <SysTick_Handler+0x28>)
   81126:	4798      	blx	r3
   81128:	bd08      	pop	{r3, pc}
   8112a:	bf00      	nop
   8112c:	e000ed04 	.word	0xe000ed04
   81130:	00081089 	.word	0x00081089
   81134:	00081b2d 	.word	0x00081b2d
   81138:	000810b1 	.word	0x000810b1

0008113c <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   8113c:	4a03      	ldr	r2, [pc, #12]	; (8114c <vPortSetupTimerInterrupt+0x10>)
   8113e:	4b04      	ldr	r3, [pc, #16]	; (81150 <vPortSetupTimerInterrupt+0x14>)
   81140:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   81142:	2207      	movs	r2, #7
   81144:	3b04      	subs	r3, #4
   81146:	601a      	str	r2, [r3, #0]
   81148:	4770      	bx	lr
   8114a:	bf00      	nop
   8114c:	0001481f 	.word	0x0001481f
   81150:	e000e014 	.word	0xe000e014

00081154 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   81154:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   81156:	4b09      	ldr	r3, [pc, #36]	; (8117c <xPortStartScheduler+0x28>)
   81158:	681a      	ldr	r2, [r3, #0]
   8115a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   8115e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   81160:	681a      	ldr	r2, [r3, #0]
   81162:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   81166:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   81168:	4b05      	ldr	r3, [pc, #20]	; (81180 <xPortStartScheduler+0x2c>)
   8116a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   8116c:	2400      	movs	r4, #0
   8116e:	4b05      	ldr	r3, [pc, #20]	; (81184 <xPortStartScheduler+0x30>)
   81170:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   81172:	4b05      	ldr	r3, [pc, #20]	; (81188 <xPortStartScheduler+0x34>)
   81174:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   81176:	4620      	mov	r0, r4
   81178:	bd10      	pop	{r4, pc}
   8117a:	bf00      	nop
   8117c:	e000ed20 	.word	0xe000ed20
   81180:	0008113d 	.word	0x0008113d
   81184:	20070188 	.word	0x20070188
   81188:	00081029 	.word	0x00081029

0008118c <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   8118c:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   8118e:	4a13      	ldr	r2, [pc, #76]	; (811dc <prvInsertBlockIntoFreeList+0x50>)
   81190:	6813      	ldr	r3, [r2, #0]
   81192:	4283      	cmp	r3, r0
   81194:	d201      	bcs.n	8119a <prvInsertBlockIntoFreeList+0xe>
   81196:	461a      	mov	r2, r3
   81198:	e7fa      	b.n	81190 <prvInsertBlockIntoFreeList+0x4>
   8119a:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   8119c:	6854      	ldr	r4, [r2, #4]
   8119e:	1915      	adds	r5, r2, r4
   811a0:	4285      	cmp	r5, r0
   811a2:	d103      	bne.n	811ac <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   811a4:	6868      	ldr	r0, [r5, #4]
   811a6:	4404      	add	r4, r0
   811a8:	6054      	str	r4, [r2, #4]
   811aa:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   811ac:	6842      	ldr	r2, [r0, #4]
   811ae:	1884      	adds	r4, r0, r2
   811b0:	42a3      	cmp	r3, r4
   811b2:	d10c      	bne.n	811ce <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   811b4:	4c0a      	ldr	r4, [pc, #40]	; (811e0 <prvInsertBlockIntoFreeList+0x54>)
   811b6:	6824      	ldr	r4, [r4, #0]
   811b8:	429c      	cmp	r4, r3
   811ba:	d006      	beq.n	811ca <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   811bc:	685b      	ldr	r3, [r3, #4]
   811be:	441a      	add	r2, r3
   811c0:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   811c2:	680b      	ldr	r3, [r1, #0]
   811c4:	681b      	ldr	r3, [r3, #0]
   811c6:	6003      	str	r3, [r0, #0]
   811c8:	e002      	b.n	811d0 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   811ca:	6003      	str	r3, [r0, #0]
   811cc:	e000      	b.n	811d0 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   811ce:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   811d0:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   811d2:	bf18      	it	ne
   811d4:	6008      	strne	r0, [r1, #0]
	}
}
   811d6:	bc30      	pop	{r4, r5}
   811d8:	4770      	bx	lr
   811da:	bf00      	nop
   811dc:	20078ae4 	.word	0x20078ae4
   811e0:	20078ae0 	.word	0x20078ae0

000811e4 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   811e4:	b538      	push	{r3, r4, r5, lr}
   811e6:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   811e8:	4b28      	ldr	r3, [pc, #160]	; (8128c <pvPortMalloc+0xa8>)
   811ea:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   811ec:	4b28      	ldr	r3, [pc, #160]	; (81290 <pvPortMalloc+0xac>)
   811ee:	681b      	ldr	r3, [r3, #0]
   811f0:	b99b      	cbnz	r3, 8121a <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   811f2:	4a28      	ldr	r2, [pc, #160]	; (81294 <pvPortMalloc+0xb0>)
   811f4:	4b28      	ldr	r3, [pc, #160]	; (81298 <pvPortMalloc+0xb4>)
   811f6:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   811f8:	2100      	movs	r1, #0
   811fa:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   811fc:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   81200:	1898      	adds	r0, r3, r2
   81202:	4d23      	ldr	r5, [pc, #140]	; (81290 <pvPortMalloc+0xac>)
   81204:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   81206:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   8120a:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   8120c:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   8120e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81210:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   81212:	4b22      	ldr	r3, [pc, #136]	; (8129c <pvPortMalloc+0xb8>)
   81214:	681a      	ldr	r2, [r3, #0]
   81216:	3a10      	subs	r2, #16
   81218:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   8121a:	2c00      	cmp	r4, #0
   8121c:	d02d      	beq.n	8127a <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   8121e:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   81222:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81226:	bf1c      	itt	ne
   81228:	f022 0207 	bicne.w	r2, r2, #7
   8122c:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   8122e:	1e51      	subs	r1, r2, #1
   81230:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   81234:	4299      	cmp	r1, r3
   81236:	d822      	bhi.n	8127e <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   81238:	4916      	ldr	r1, [pc, #88]	; (81294 <pvPortMalloc+0xb0>)
   8123a:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   8123c:	6863      	ldr	r3, [r4, #4]
   8123e:	429a      	cmp	r2, r3
   81240:	d904      	bls.n	8124c <pvPortMalloc+0x68>
   81242:	6823      	ldr	r3, [r4, #0]
   81244:	b113      	cbz	r3, 8124c <pvPortMalloc+0x68>
   81246:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   81248:	461c      	mov	r4, r3
   8124a:	e7f7      	b.n	8123c <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   8124c:	4b10      	ldr	r3, [pc, #64]	; (81290 <pvPortMalloc+0xac>)
   8124e:	681b      	ldr	r3, [r3, #0]
   81250:	429c      	cmp	r4, r3
   81252:	d016      	beq.n	81282 <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   81254:	680d      	ldr	r5, [r1, #0]
   81256:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   81258:	6823      	ldr	r3, [r4, #0]
   8125a:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   8125c:	6863      	ldr	r3, [r4, #4]
   8125e:	1a9b      	subs	r3, r3, r2
   81260:	2b20      	cmp	r3, #32
   81262:	d904      	bls.n	8126e <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   81264:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81266:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   81268:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   8126a:	4b0d      	ldr	r3, [pc, #52]	; (812a0 <pvPortMalloc+0xbc>)
   8126c:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   8126e:	4b0b      	ldr	r3, [pc, #44]	; (8129c <pvPortMalloc+0xb8>)
   81270:	681a      	ldr	r2, [r3, #0]
   81272:	6861      	ldr	r1, [r4, #4]
   81274:	1a52      	subs	r2, r2, r1
   81276:	601a      	str	r2, [r3, #0]
   81278:	e004      	b.n	81284 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   8127a:	2500      	movs	r5, #0
   8127c:	e002      	b.n	81284 <pvPortMalloc+0xa0>
   8127e:	2500      	movs	r5, #0
   81280:	e000      	b.n	81284 <pvPortMalloc+0xa0>
   81282:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   81284:	4b07      	ldr	r3, [pc, #28]	; (812a4 <pvPortMalloc+0xc0>)
   81286:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   81288:	4628      	mov	r0, r5
   8128a:	bd38      	pop	{r3, r4, r5, pc}
   8128c:	00081afd 	.word	0x00081afd
   81290:	20078ae0 	.word	0x20078ae0
   81294:	20078ae4 	.word	0x20078ae4
   81298:	20070ae0 	.word	0x20070ae0
   8129c:	2007018c 	.word	0x2007018c
   812a0:	0008118d 	.word	0x0008118d
   812a4:	00081c59 	.word	0x00081c59

000812a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   812a8:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   812aa:	4604      	mov	r4, r0
   812ac:	b168      	cbz	r0, 812ca <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   812ae:	4b07      	ldr	r3, [pc, #28]	; (812cc <vPortFree+0x24>)
   812b0:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   812b2:	4b07      	ldr	r3, [pc, #28]	; (812d0 <vPortFree+0x28>)
   812b4:	6819      	ldr	r1, [r3, #0]
   812b6:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   812ba:	440a      	add	r2, r1
   812bc:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   812be:	f1a4 0010 	sub.w	r0, r4, #16
   812c2:	4b04      	ldr	r3, [pc, #16]	; (812d4 <vPortFree+0x2c>)
   812c4:	4798      	blx	r3
		}
		xTaskResumeAll();
   812c6:	4b04      	ldr	r3, [pc, #16]	; (812d8 <vPortFree+0x30>)
   812c8:	4798      	blx	r3
   812ca:	bd10      	pop	{r4, pc}
   812cc:	00081afd 	.word	0x00081afd
   812d0:	2007018c 	.word	0x2007018c
   812d4:	0008118d 	.word	0x0008118d
   812d8:	00081c59 	.word	0x00081c59

000812dc <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   812dc:	b510      	push	{r4, lr}
   812de:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   812e0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   812e2:	b93b      	cbnz	r3, 812f4 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   812e4:	6803      	ldr	r3, [r0, #0]
   812e6:	bb1b      	cbnz	r3, 81330 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   812e8:	6840      	ldr	r0, [r0, #4]
   812ea:	4b13      	ldr	r3, [pc, #76]	; (81338 <prvCopyDataToQueue+0x5c>)
   812ec:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   812ee:	2300      	movs	r3, #0
   812f0:	6063      	str	r3, [r4, #4]
   812f2:	e01d      	b.n	81330 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   812f4:	b96a      	cbnz	r2, 81312 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   812f6:	6880      	ldr	r0, [r0, #8]
   812f8:	461a      	mov	r2, r3
   812fa:	4b10      	ldr	r3, [pc, #64]	; (8133c <prvCopyDataToQueue+0x60>)
   812fc:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   812fe:	68a2      	ldr	r2, [r4, #8]
   81300:	6c23      	ldr	r3, [r4, #64]	; 0x40
   81302:	4413      	add	r3, r2
   81304:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   81306:	6862      	ldr	r2, [r4, #4]
   81308:	4293      	cmp	r3, r2
   8130a:	d311      	bcc.n	81330 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   8130c:	6823      	ldr	r3, [r4, #0]
   8130e:	60a3      	str	r3, [r4, #8]
   81310:	e00e      	b.n	81330 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81312:	68c0      	ldr	r0, [r0, #12]
   81314:	461a      	mov	r2, r3
   81316:	4b09      	ldr	r3, [pc, #36]	; (8133c <prvCopyDataToQueue+0x60>)
   81318:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   8131a:	6c22      	ldr	r2, [r4, #64]	; 0x40
   8131c:	4252      	negs	r2, r2
   8131e:	68e3      	ldr	r3, [r4, #12]
   81320:	4413      	add	r3, r2
   81322:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   81324:	6821      	ldr	r1, [r4, #0]
   81326:	428b      	cmp	r3, r1
   81328:	d202      	bcs.n	81330 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   8132a:	6863      	ldr	r3, [r4, #4]
   8132c:	441a      	add	r2, r3
   8132e:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   81330:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81332:	3301      	adds	r3, #1
   81334:	63a3      	str	r3, [r4, #56]	; 0x38
   81336:	bd10      	pop	{r4, pc}
   81338:	000821a5 	.word	0x000821a5
   8133c:	000835e5 	.word	0x000835e5

00081340 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   81340:	b538      	push	{r3, r4, r5, lr}
   81342:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   81344:	6805      	ldr	r5, [r0, #0]
   81346:	b15d      	cbz	r5, 81360 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   81348:	6c02      	ldr	r2, [r0, #64]	; 0x40
   8134a:	68c4      	ldr	r4, [r0, #12]
   8134c:	4414      	add	r4, r2
   8134e:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   81350:	6840      	ldr	r0, [r0, #4]
   81352:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   81354:	bf28      	it	cs
   81356:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   81358:	4608      	mov	r0, r1
   8135a:	68d9      	ldr	r1, [r3, #12]
   8135c:	4b01      	ldr	r3, [pc, #4]	; (81364 <prvCopyDataFromQueue+0x24>)
   8135e:	4798      	blx	r3
   81360:	bd38      	pop	{r3, r4, r5, pc}
   81362:	bf00      	nop
   81364:	000835e5 	.word	0x000835e5

00081368 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   81368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8136a:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   8136c:	4b1d      	ldr	r3, [pc, #116]	; (813e4 <prvUnlockQueue+0x7c>)
   8136e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81370:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81372:	2b00      	cmp	r3, #0
   81374:	dd12      	ble.n	8139c <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81376:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81378:	b183      	cbz	r3, 8139c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8137a:	f104 0624 	add.w	r6, r4, #36	; 0x24
   8137e:	4d1a      	ldr	r5, [pc, #104]	; (813e8 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81380:	4f1a      	ldr	r7, [pc, #104]	; (813ec <prvUnlockQueue+0x84>)
   81382:	e001      	b.n	81388 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81384:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81386:	b14b      	cbz	r3, 8139c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81388:	4630      	mov	r0, r6
   8138a:	47a8      	blx	r5
   8138c:	b100      	cbz	r0, 81390 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8138e:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   81390:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81392:	3b01      	subs	r3, #1
   81394:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81396:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81398:	2b00      	cmp	r3, #0
   8139a:	dcf3      	bgt.n	81384 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   8139c:	f04f 33ff 	mov.w	r3, #4294967295
   813a0:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   813a2:	4b13      	ldr	r3, [pc, #76]	; (813f0 <prvUnlockQueue+0x88>)
   813a4:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   813a6:	4b0f      	ldr	r3, [pc, #60]	; (813e4 <prvUnlockQueue+0x7c>)
   813a8:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   813aa:	6c63      	ldr	r3, [r4, #68]	; 0x44
   813ac:	2b00      	cmp	r3, #0
   813ae:	dd12      	ble.n	813d6 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   813b0:	6923      	ldr	r3, [r4, #16]
   813b2:	b183      	cbz	r3, 813d6 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   813b4:	f104 0610 	add.w	r6, r4, #16
   813b8:	4d0b      	ldr	r5, [pc, #44]	; (813e8 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   813ba:	4f0c      	ldr	r7, [pc, #48]	; (813ec <prvUnlockQueue+0x84>)
   813bc:	e001      	b.n	813c2 <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   813be:	6923      	ldr	r3, [r4, #16]
   813c0:	b14b      	cbz	r3, 813d6 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   813c2:	4630      	mov	r0, r6
   813c4:	47a8      	blx	r5
   813c6:	b100      	cbz	r0, 813ca <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   813c8:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   813ca:	6c63      	ldr	r3, [r4, #68]	; 0x44
   813cc:	3b01      	subs	r3, #1
   813ce:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   813d0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   813d2:	2b00      	cmp	r3, #0
   813d4:	dcf3      	bgt.n	813be <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   813d6:	f04f 33ff 	mov.w	r3, #4294967295
   813da:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   813dc:	4b04      	ldr	r3, [pc, #16]	; (813f0 <prvUnlockQueue+0x88>)
   813de:	4798      	blx	r3
   813e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   813e2:	bf00      	nop
   813e4:	00081099 	.word	0x00081099
   813e8:	00081fb9 	.word	0x00081fb9
   813ec:	000820f1 	.word	0x000820f1
   813f0:	000810b9 	.word	0x000810b9

000813f4 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   813f4:	b538      	push	{r3, r4, r5, lr}
   813f6:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   813f8:	4604      	mov	r4, r0
   813fa:	b918      	cbnz	r0, 81404 <xQueueGenericReset+0x10>
   813fc:	4b16      	ldr	r3, [pc, #88]	; (81458 <xQueueGenericReset+0x64>)
   813fe:	4798      	blx	r3
   81400:	bf00      	nop
   81402:	e7fd      	b.n	81400 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   81404:	4b15      	ldr	r3, [pc, #84]	; (8145c <xQueueGenericReset+0x68>)
   81406:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81408:	6823      	ldr	r3, [r4, #0]
   8140a:	6c22      	ldr	r2, [r4, #64]	; 0x40
   8140c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   8140e:	fb00 f002 	mul.w	r0, r0, r2
   81412:	1819      	adds	r1, r3, r0
   81414:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81416:	2100      	movs	r1, #0
   81418:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   8141a:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   8141c:	1a82      	subs	r2, r0, r2
   8141e:	4413      	add	r3, r2
   81420:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   81422:	f04f 33ff 	mov.w	r3, #4294967295
   81426:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81428:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   8142a:	b955      	cbnz	r5, 81442 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8142c:	6923      	ldr	r3, [r4, #16]
   8142e:	b17b      	cbz	r3, 81450 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81430:	f104 0010 	add.w	r0, r4, #16
   81434:	4b0a      	ldr	r3, [pc, #40]	; (81460 <xQueueGenericReset+0x6c>)
   81436:	4798      	blx	r3
   81438:	2801      	cmp	r0, #1
   8143a:	d109      	bne.n	81450 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   8143c:	4b09      	ldr	r3, [pc, #36]	; (81464 <xQueueGenericReset+0x70>)
   8143e:	4798      	blx	r3
   81440:	e006      	b.n	81450 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   81442:	f104 0010 	add.w	r0, r4, #16
   81446:	4d08      	ldr	r5, [pc, #32]	; (81468 <xQueueGenericReset+0x74>)
   81448:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   8144a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8144e:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   81450:	4b06      	ldr	r3, [pc, #24]	; (8146c <xQueueGenericReset+0x78>)
   81452:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   81454:	2001      	movs	r0, #1
   81456:	bd38      	pop	{r3, r4, r5, pc}
   81458:	00081089 	.word	0x00081089
   8145c:	00081099 	.word	0x00081099
   81460:	00081fb9 	.word	0x00081fb9
   81464:	00081079 	.word	0x00081079
   81468:	00080f81 	.word	0x00080f81
   8146c:	000810b9 	.word	0x000810b9

00081470 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   81470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81472:	460d      	mov	r5, r1
   81474:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   81476:	4606      	mov	r6, r0
   81478:	b188      	cbz	r0, 8149e <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   8147a:	2050      	movs	r0, #80	; 0x50
   8147c:	4b0e      	ldr	r3, [pc, #56]	; (814b8 <xQueueGenericCreate+0x48>)
   8147e:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81480:	4604      	mov	r4, r0
   81482:	b160      	cbz	r0, 8149e <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   81484:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81488:	3001      	adds	r0, #1
   8148a:	4b0b      	ldr	r3, [pc, #44]	; (814b8 <xQueueGenericCreate+0x48>)
   8148c:	4798      	blx	r3
   8148e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81490:	b940      	cbnz	r0, 814a4 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   81492:	4620      	mov	r0, r4
   81494:	4b09      	ldr	r3, [pc, #36]	; (814bc <xQueueGenericCreate+0x4c>)
   81496:	4798      	blx	r3
   81498:	e001      	b.n	8149e <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   8149a:	bf00      	nop
   8149c:	e7fd      	b.n	8149a <xQueueGenericCreate+0x2a>
   8149e:	4b08      	ldr	r3, [pc, #32]	; (814c0 <xQueueGenericCreate+0x50>)
   814a0:	4798      	blx	r3
   814a2:	e7fa      	b.n	8149a <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   814a4:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   814a6:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   814a8:	4620      	mov	r0, r4
   814aa:	2101      	movs	r1, #1
   814ac:	4b05      	ldr	r3, [pc, #20]	; (814c4 <xQueueGenericCreate+0x54>)
   814ae:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   814b0:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   814b4:	4620      	mov	r0, r4
   814b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   814b8:	000811e5 	.word	0x000811e5
   814bc:	000812a9 	.word	0x000812a9
   814c0:	00081089 	.word	0x00081089
   814c4:	000813f5 	.word	0x000813f5

000814c8 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   814c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   814cc:	b085      	sub	sp, #20
   814ce:	468a      	mov	sl, r1
   814d0:	469b      	mov	fp, r3
   814d2:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   814d6:	4604      	mov	r4, r0
   814d8:	b918      	cbnz	r0, 814e2 <xQueueGenericSend+0x1a>
   814da:	4b38      	ldr	r3, [pc, #224]	; (815bc <xQueueGenericSend+0xf4>)
   814dc:	4798      	blx	r3
   814de:	bf00      	nop
   814e0:	e7fd      	b.n	814de <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   814e2:	b909      	cbnz	r1, 814e8 <xQueueGenericSend+0x20>
   814e4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   814e6:	b91b      	cbnz	r3, 814f0 <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   814e8:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   814ea:	4e35      	ldr	r6, [pc, #212]	; (815c0 <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   814ec:	4d35      	ldr	r5, [pc, #212]	; (815c4 <xQueueGenericSend+0xfc>)
   814ee:	e003      	b.n	814f8 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   814f0:	4b32      	ldr	r3, [pc, #200]	; (815bc <xQueueGenericSend+0xf4>)
   814f2:	4798      	blx	r3
   814f4:	bf00      	nop
   814f6:	e7fd      	b.n	814f4 <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   814f8:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   814fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   814fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   814fe:	429a      	cmp	r2, r3
   81500:	d212      	bcs.n	81528 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81502:	4620      	mov	r0, r4
   81504:	4651      	mov	r1, sl
   81506:	465a      	mov	r2, fp
   81508:	4b2f      	ldr	r3, [pc, #188]	; (815c8 <xQueueGenericSend+0x100>)
   8150a:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8150c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8150e:	b13b      	cbz	r3, 81520 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81510:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81514:	4b2d      	ldr	r3, [pc, #180]	; (815cc <xQueueGenericSend+0x104>)
   81516:	4798      	blx	r3
   81518:	2801      	cmp	r0, #1
   8151a:	d101      	bne.n	81520 <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   8151c:	4b2c      	ldr	r3, [pc, #176]	; (815d0 <xQueueGenericSend+0x108>)
   8151e:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   81520:	4b28      	ldr	r3, [pc, #160]	; (815c4 <xQueueGenericSend+0xfc>)
   81522:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   81524:	2001      	movs	r0, #1
   81526:	e046      	b.n	815b6 <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81528:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   8152c:	b91b      	cbnz	r3, 81536 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8152e:	4b25      	ldr	r3, [pc, #148]	; (815c4 <xQueueGenericSend+0xfc>)
   81530:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   81532:	2000      	movs	r0, #0
   81534:	e03f      	b.n	815b6 <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   81536:	b91f      	cbnz	r7, 81540 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81538:	a802      	add	r0, sp, #8
   8153a:	4b26      	ldr	r3, [pc, #152]	; (815d4 <xQueueGenericSend+0x10c>)
   8153c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   8153e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81540:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81542:	4b25      	ldr	r3, [pc, #148]	; (815d8 <xQueueGenericSend+0x110>)
   81544:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81546:	47b0      	blx	r6
   81548:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8154a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8154e:	bf04      	itt	eq
   81550:	2300      	moveq	r3, #0
   81552:	6463      	streq	r3, [r4, #68]	; 0x44
   81554:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81556:	f1b3 3fff 	cmp.w	r3, #4294967295
   8155a:	bf04      	itt	eq
   8155c:	2300      	moveq	r3, #0
   8155e:	64a3      	streq	r3, [r4, #72]	; 0x48
   81560:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81562:	a802      	add	r0, sp, #8
   81564:	f10d 0106 	add.w	r1, sp, #6
   81568:	4b1c      	ldr	r3, [pc, #112]	; (815dc <xQueueGenericSend+0x114>)
   8156a:	4798      	blx	r3
   8156c:	b9e8      	cbnz	r0, 815aa <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   8156e:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   81570:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   81574:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   81578:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   8157a:	45c1      	cmp	r9, r8
   8157c:	d10f      	bne.n	8159e <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   8157e:	f104 0010 	add.w	r0, r4, #16
   81582:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   81586:	4b16      	ldr	r3, [pc, #88]	; (815e0 <xQueueGenericSend+0x118>)
   81588:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   8158a:	4620      	mov	r0, r4
   8158c:	4b15      	ldr	r3, [pc, #84]	; (815e4 <xQueueGenericSend+0x11c>)
   8158e:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   81590:	4b15      	ldr	r3, [pc, #84]	; (815e8 <xQueueGenericSend+0x120>)
   81592:	4798      	blx	r3
   81594:	2800      	cmp	r0, #0
   81596:	d1af      	bne.n	814f8 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   81598:	4b0d      	ldr	r3, [pc, #52]	; (815d0 <xQueueGenericSend+0x108>)
   8159a:	4798      	blx	r3
   8159c:	e7ac      	b.n	814f8 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8159e:	4620      	mov	r0, r4
   815a0:	4b10      	ldr	r3, [pc, #64]	; (815e4 <xQueueGenericSend+0x11c>)
   815a2:	4798      	blx	r3
				( void ) xTaskResumeAll();
   815a4:	4b10      	ldr	r3, [pc, #64]	; (815e8 <xQueueGenericSend+0x120>)
   815a6:	4798      	blx	r3
   815a8:	e7a6      	b.n	814f8 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   815aa:	4620      	mov	r0, r4
   815ac:	4b0d      	ldr	r3, [pc, #52]	; (815e4 <xQueueGenericSend+0x11c>)
   815ae:	4798      	blx	r3
			( void ) xTaskResumeAll();
   815b0:	4b0d      	ldr	r3, [pc, #52]	; (815e8 <xQueueGenericSend+0x120>)
   815b2:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   815b4:	2000      	movs	r0, #0
		}
	}
}
   815b6:	b005      	add	sp, #20
   815b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815bc:	00081089 	.word	0x00081089
   815c0:	00081099 	.word	0x00081099
   815c4:	000810b9 	.word	0x000810b9
   815c8:	000812dd 	.word	0x000812dd
   815cc:	00081fb9 	.word	0x00081fb9
   815d0:	00081079 	.word	0x00081079
   815d4:	0008203d 	.word	0x0008203d
   815d8:	00081afd 	.word	0x00081afd
   815dc:	00082065 	.word	0x00082065
   815e0:	00081f0d 	.word	0x00081f0d
   815e4:	00081369 	.word	0x00081369
   815e8:	00081c59 	.word	0x00081c59

000815ec <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   815ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   815f0:	460e      	mov	r6, r1
   815f2:	4615      	mov	r5, r2
   815f4:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   815f6:	4604      	mov	r4, r0
   815f8:	b918      	cbnz	r0, 81602 <xQueueGenericSendFromISR+0x16>
   815fa:	4b1c      	ldr	r3, [pc, #112]	; (8166c <xQueueGenericSendFromISR+0x80>)
   815fc:	4798      	blx	r3
   815fe:	bf00      	nop
   81600:	e7fd      	b.n	815fe <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81602:	b929      	cbnz	r1, 81610 <xQueueGenericSendFromISR+0x24>
   81604:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81606:	b11b      	cbz	r3, 81610 <xQueueGenericSendFromISR+0x24>
   81608:	4b18      	ldr	r3, [pc, #96]	; (8166c <xQueueGenericSendFromISR+0x80>)
   8160a:	4798      	blx	r3
   8160c:	bf00      	nop
   8160e:	e7fd      	b.n	8160c <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81610:	4b16      	ldr	r3, [pc, #88]	; (8166c <xQueueGenericSendFromISR+0x80>)
   81612:	4798      	blx	r3
   81614:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81616:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81618:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8161a:	429a      	cmp	r2, r3
   8161c:	d218      	bcs.n	81650 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8161e:	4620      	mov	r0, r4
   81620:	4631      	mov	r1, r6
   81622:	4642      	mov	r2, r8
   81624:	4b12      	ldr	r3, [pc, #72]	; (81670 <xQueueGenericSendFromISR+0x84>)
   81626:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81628:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8162a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8162e:	d10a      	bne.n	81646 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81630:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81632:	b17b      	cbz	r3, 81654 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81634:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81638:	4b0e      	ldr	r3, [pc, #56]	; (81674 <xQueueGenericSendFromISR+0x88>)
   8163a:	4798      	blx	r3
   8163c:	b160      	cbz	r0, 81658 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   8163e:	b16d      	cbz	r5, 8165c <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81640:	2401      	movs	r4, #1
   81642:	602c      	str	r4, [r5, #0]
   81644:	e00b      	b.n	8165e <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   81646:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81648:	3301      	adds	r3, #1
   8164a:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   8164c:	2401      	movs	r4, #1
   8164e:	e006      	b.n	8165e <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   81650:	2400      	movs	r4, #0
   81652:	e004      	b.n	8165e <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   81654:	2401      	movs	r4, #1
   81656:	e002      	b.n	8165e <xQueueGenericSendFromISR+0x72>
   81658:	2401      	movs	r4, #1
   8165a:	e000      	b.n	8165e <xQueueGenericSendFromISR+0x72>
   8165c:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   8165e:	4638      	mov	r0, r7
   81660:	4b05      	ldr	r3, [pc, #20]	; (81678 <xQueueGenericSendFromISR+0x8c>)
   81662:	4798      	blx	r3

	return xReturn;
}
   81664:	4620      	mov	r0, r4
   81666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8166a:	bf00      	nop
   8166c:	00081089 	.word	0x00081089
   81670:	000812dd 	.word	0x000812dd
   81674:	00081fb9 	.word	0x00081fb9
   81678:	000810b1 	.word	0x000810b1

0008167c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   8167c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81680:	b085      	sub	sp, #20
   81682:	4689      	mov	r9, r1
   81684:	469a      	mov	sl, r3
   81686:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   8168a:	4604      	mov	r4, r0
   8168c:	b918      	cbnz	r0, 81696 <xQueueGenericReceive+0x1a>
   8168e:	4b46      	ldr	r3, [pc, #280]	; (817a8 <xQueueGenericReceive+0x12c>)
   81690:	4798      	blx	r3
   81692:	bf00      	nop
   81694:	e7fd      	b.n	81692 <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81696:	b909      	cbnz	r1, 8169c <xQueueGenericReceive+0x20>
   81698:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8169a:	b92b      	cbnz	r3, 816a8 <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   8169c:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   8169e:	4e43      	ldr	r6, [pc, #268]	; (817ac <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   816a0:	f8df b138 	ldr.w	fp, [pc, #312]	; 817dc <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   816a4:	4d42      	ldr	r5, [pc, #264]	; (817b0 <xQueueGenericReceive+0x134>)
   816a6:	e003      	b.n	816b0 <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   816a8:	4b3f      	ldr	r3, [pc, #252]	; (817a8 <xQueueGenericReceive+0x12c>)
   816aa:	4798      	blx	r3
   816ac:	bf00      	nop
   816ae:	e7fd      	b.n	816ac <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   816b0:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   816b2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   816b4:	2b00      	cmp	r3, #0
   816b6:	d028      	beq.n	8170a <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   816b8:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   816ba:	4620      	mov	r0, r4
   816bc:	4649      	mov	r1, r9
   816be:	4b3d      	ldr	r3, [pc, #244]	; (817b4 <xQueueGenericReceive+0x138>)
   816c0:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   816c2:	f1ba 0f00 	cmp.w	sl, #0
   816c6:	d112      	bne.n	816ee <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   816c8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   816ca:	3b01      	subs	r3, #1
   816cc:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   816ce:	6823      	ldr	r3, [r4, #0]
   816d0:	b913      	cbnz	r3, 816d8 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   816d2:	4b39      	ldr	r3, [pc, #228]	; (817b8 <xQueueGenericReceive+0x13c>)
   816d4:	4798      	blx	r3
   816d6:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   816d8:	6923      	ldr	r3, [r4, #16]
   816da:	b193      	cbz	r3, 81702 <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   816dc:	f104 0010 	add.w	r0, r4, #16
   816e0:	4b36      	ldr	r3, [pc, #216]	; (817bc <xQueueGenericReceive+0x140>)
   816e2:	4798      	blx	r3
   816e4:	2801      	cmp	r0, #1
   816e6:	d10c      	bne.n	81702 <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   816e8:	4b35      	ldr	r3, [pc, #212]	; (817c0 <xQueueGenericReceive+0x144>)
   816ea:	4798      	blx	r3
   816ec:	e009      	b.n	81702 <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   816ee:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   816f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   816f2:	b133      	cbz	r3, 81702 <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   816f4:	f104 0024 	add.w	r0, r4, #36	; 0x24
   816f8:	4b30      	ldr	r3, [pc, #192]	; (817bc <xQueueGenericReceive+0x140>)
   816fa:	4798      	blx	r3
   816fc:	b108      	cbz	r0, 81702 <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   816fe:	4b30      	ldr	r3, [pc, #192]	; (817c0 <xQueueGenericReceive+0x144>)
   81700:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   81702:	4b2b      	ldr	r3, [pc, #172]	; (817b0 <xQueueGenericReceive+0x134>)
   81704:	4798      	blx	r3
				return pdPASS;
   81706:	2001      	movs	r0, #1
   81708:	e04b      	b.n	817a2 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8170a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   8170e:	b91b      	cbnz	r3, 81718 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81710:	4b27      	ldr	r3, [pc, #156]	; (817b0 <xQueueGenericReceive+0x134>)
   81712:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81714:	2000      	movs	r0, #0
   81716:	e044      	b.n	817a2 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   81718:	b917      	cbnz	r7, 81720 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8171a:	a802      	add	r0, sp, #8
   8171c:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   8171e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81720:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81722:	4b28      	ldr	r3, [pc, #160]	; (817c4 <xQueueGenericReceive+0x148>)
   81724:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81726:	47b0      	blx	r6
   81728:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8172a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8172e:	bf04      	itt	eq
   81730:	2300      	moveq	r3, #0
   81732:	6463      	streq	r3, [r4, #68]	; 0x44
   81734:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81736:	f1b3 3fff 	cmp.w	r3, #4294967295
   8173a:	bf04      	itt	eq
   8173c:	2300      	moveq	r3, #0
   8173e:	64a3      	streq	r3, [r4, #72]	; 0x48
   81740:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81742:	a802      	add	r0, sp, #8
   81744:	f10d 0106 	add.w	r1, sp, #6
   81748:	4b1f      	ldr	r3, [pc, #124]	; (817c8 <xQueueGenericReceive+0x14c>)
   8174a:	4798      	blx	r3
   8174c:	bb18      	cbnz	r0, 81796 <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   8174e:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   81750:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   81754:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   81756:	f1b8 0f00 	cmp.w	r8, #0
   8175a:	d116      	bne.n	8178a <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8175c:	6823      	ldr	r3, [r4, #0]
   8175e:	b923      	cbnz	r3, 8176a <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   81760:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   81762:	6860      	ldr	r0, [r4, #4]
   81764:	4b19      	ldr	r3, [pc, #100]	; (817cc <xQueueGenericReceive+0x150>)
   81766:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   81768:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8176a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8176e:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   81772:	4b17      	ldr	r3, [pc, #92]	; (817d0 <xQueueGenericReceive+0x154>)
   81774:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   81776:	4620      	mov	r0, r4
   81778:	4b16      	ldr	r3, [pc, #88]	; (817d4 <xQueueGenericReceive+0x158>)
   8177a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   8177c:	4b16      	ldr	r3, [pc, #88]	; (817d8 <xQueueGenericReceive+0x15c>)
   8177e:	4798      	blx	r3
   81780:	2800      	cmp	r0, #0
   81782:	d195      	bne.n	816b0 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   81784:	4b0e      	ldr	r3, [pc, #56]	; (817c0 <xQueueGenericReceive+0x144>)
   81786:	4798      	blx	r3
   81788:	e792      	b.n	816b0 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8178a:	4620      	mov	r0, r4
   8178c:	4b11      	ldr	r3, [pc, #68]	; (817d4 <xQueueGenericReceive+0x158>)
   8178e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81790:	4b11      	ldr	r3, [pc, #68]	; (817d8 <xQueueGenericReceive+0x15c>)
   81792:	4798      	blx	r3
   81794:	e78c      	b.n	816b0 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   81796:	4620      	mov	r0, r4
   81798:	4b0e      	ldr	r3, [pc, #56]	; (817d4 <xQueueGenericReceive+0x158>)
   8179a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   8179c:	4b0e      	ldr	r3, [pc, #56]	; (817d8 <xQueueGenericReceive+0x15c>)
   8179e:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   817a0:	2000      	movs	r0, #0
		}
	}
}
   817a2:	b005      	add	sp, #20
   817a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   817a8:	00081089 	.word	0x00081089
   817ac:	00081099 	.word	0x00081099
   817b0:	000810b9 	.word	0x000810b9
   817b4:	00081341 	.word	0x00081341
   817b8:	000820fd 	.word	0x000820fd
   817bc:	00081fb9 	.word	0x00081fb9
   817c0:	00081079 	.word	0x00081079
   817c4:	00081afd 	.word	0x00081afd
   817c8:	00082065 	.word	0x00082065
   817cc:	00082129 	.word	0x00082129
   817d0:	00081f0d 	.word	0x00081f0d
   817d4:	00081369 	.word	0x00081369
   817d8:	00081c59 	.word	0x00081c59
   817dc:	0008203d 	.word	0x0008203d

000817e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   817e0:	b538      	push	{r3, r4, r5, lr}
   817e2:	4604      	mov	r4, r0
   817e4:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   817e6:	4b0d      	ldr	r3, [pc, #52]	; (8181c <vQueueWaitForMessageRestricted+0x3c>)
   817e8:	4798      	blx	r3
   817ea:	6c63      	ldr	r3, [r4, #68]	; 0x44
   817ec:	f1b3 3fff 	cmp.w	r3, #4294967295
   817f0:	bf04      	itt	eq
   817f2:	2300      	moveq	r3, #0
   817f4:	6463      	streq	r3, [r4, #68]	; 0x44
   817f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   817f8:	f1b3 3fff 	cmp.w	r3, #4294967295
   817fc:	bf04      	itt	eq
   817fe:	2300      	moveq	r3, #0
   81800:	64a3      	streq	r3, [r4, #72]	; 0x48
   81802:	4b07      	ldr	r3, [pc, #28]	; (81820 <vQueueWaitForMessageRestricted+0x40>)
   81804:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   81806:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81808:	b923      	cbnz	r3, 81814 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8180a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8180e:	4629      	mov	r1, r5
   81810:	4b04      	ldr	r3, [pc, #16]	; (81824 <vQueueWaitForMessageRestricted+0x44>)
   81812:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   81814:	4620      	mov	r0, r4
   81816:	4b04      	ldr	r3, [pc, #16]	; (81828 <vQueueWaitForMessageRestricted+0x48>)
   81818:	4798      	blx	r3
   8181a:	bd38      	pop	{r3, r4, r5, pc}
   8181c:	00081099 	.word	0x00081099
   81820:	000810b9 	.word	0x000810b9
   81824:	00081f71 	.word	0x00081f71
   81828:	00081369 	.word	0x00081369

0008182c <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   8182c:	b510      	push	{r4, lr}
   8182e:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   81830:	4b0f      	ldr	r3, [pc, #60]	; (81870 <prvAddCurrentTaskToDelayedList+0x44>)
   81832:	681b      	ldr	r3, [r3, #0]
   81834:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   81836:	4b0f      	ldr	r3, [pc, #60]	; (81874 <prvAddCurrentTaskToDelayedList+0x48>)
   81838:	881b      	ldrh	r3, [r3, #0]
   8183a:	b29b      	uxth	r3, r3
   8183c:	4298      	cmp	r0, r3
   8183e:	d207      	bcs.n	81850 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81840:	4b0d      	ldr	r3, [pc, #52]	; (81878 <prvAddCurrentTaskToDelayedList+0x4c>)
   81842:	6818      	ldr	r0, [r3, #0]
   81844:	4b0a      	ldr	r3, [pc, #40]	; (81870 <prvAddCurrentTaskToDelayedList+0x44>)
   81846:	6819      	ldr	r1, [r3, #0]
   81848:	3104      	adds	r1, #4
   8184a:	4b0c      	ldr	r3, [pc, #48]	; (8187c <prvAddCurrentTaskToDelayedList+0x50>)
   8184c:	4798      	blx	r3
   8184e:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81850:	4b0b      	ldr	r3, [pc, #44]	; (81880 <prvAddCurrentTaskToDelayedList+0x54>)
   81852:	6818      	ldr	r0, [r3, #0]
   81854:	4b06      	ldr	r3, [pc, #24]	; (81870 <prvAddCurrentTaskToDelayedList+0x44>)
   81856:	6819      	ldr	r1, [r3, #0]
   81858:	3104      	adds	r1, #4
   8185a:	4b08      	ldr	r3, [pc, #32]	; (8187c <prvAddCurrentTaskToDelayedList+0x50>)
   8185c:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   8185e:	4b09      	ldr	r3, [pc, #36]	; (81884 <prvAddCurrentTaskToDelayedList+0x58>)
   81860:	881b      	ldrh	r3, [r3, #0]
   81862:	b29b      	uxth	r3, r3
   81864:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   81866:	bf3c      	itt	cc
   81868:	4b06      	ldrcc	r3, [pc, #24]	; (81884 <prvAddCurrentTaskToDelayedList+0x58>)
   8186a:	801c      	strhcc	r4, [r3, #0]
   8186c:	bd10      	pop	{r4, pc}
   8186e:	bf00      	nop
   81870:	20078c08 	.word	0x20078c08
   81874:	20078c24 	.word	0x20078c24
   81878:	20078c28 	.word	0x20078c28
   8187c:	00080fbd 	.word	0x00080fbd
   81880:	20078b04 	.word	0x20078b04
   81884:	20070190 	.word	0x20070190

00081888 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   81888:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8188c:	460e      	mov	r6, r1
   8188e:	4617      	mov	r7, r2
   81890:	469a      	mov	sl, r3
   81892:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   81894:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   81898:	4681      	mov	r9, r0
   8189a:	b918      	cbnz	r0, 818a4 <xTaskGenericCreate+0x1c>
   8189c:	4b62      	ldr	r3, [pc, #392]	; (81a28 <xTaskGenericCreate+0x1a0>)
   8189e:	4798      	blx	r3
   818a0:	bf00      	nop
   818a2:	e7fd      	b.n	818a0 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   818a4:	2d09      	cmp	r5, #9
   818a6:	d903      	bls.n	818b0 <xTaskGenericCreate+0x28>
   818a8:	4b5f      	ldr	r3, [pc, #380]	; (81a28 <xTaskGenericCreate+0x1a0>)
   818aa:	4798      	blx	r3
   818ac:	bf00      	nop
   818ae:	e7fd      	b.n	818ac <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   818b0:	2050      	movs	r0, #80	; 0x50
   818b2:	4b5e      	ldr	r3, [pc, #376]	; (81a2c <xTaskGenericCreate+0x1a4>)
   818b4:	4798      	blx	r3

	if( pxNewTCB != NULL )
   818b6:	4604      	mov	r4, r0
   818b8:	2800      	cmp	r0, #0
   818ba:	f000 80b1 	beq.w	81a20 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   818be:	f1b8 0f00 	cmp.w	r8, #0
   818c2:	f040 80a9 	bne.w	81a18 <xTaskGenericCreate+0x190>
   818c6:	00b8      	lsls	r0, r7, #2
   818c8:	4b58      	ldr	r3, [pc, #352]	; (81a2c <xTaskGenericCreate+0x1a4>)
   818ca:	4798      	blx	r3
   818cc:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   818ce:	b918      	cbnz	r0, 818d8 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   818d0:	4620      	mov	r0, r4
   818d2:	4b57      	ldr	r3, [pc, #348]	; (81a30 <xTaskGenericCreate+0x1a8>)
   818d4:	4798      	blx	r3
   818d6:	e0a3      	b.n	81a20 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   818d8:	21a5      	movs	r1, #165	; 0xa5
   818da:	00ba      	lsls	r2, r7, #2
   818dc:	4b55      	ldr	r3, [pc, #340]	; (81a34 <xTaskGenericCreate+0x1ac>)
   818de:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   818e0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   818e4:	3f01      	subs	r7, #1
   818e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
   818e8:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   818ec:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   818f0:	f104 0034 	add.w	r0, r4, #52	; 0x34
   818f4:	4631      	mov	r1, r6
   818f6:	2210      	movs	r2, #16
   818f8:	4b4f      	ldr	r3, [pc, #316]	; (81a38 <xTaskGenericCreate+0x1b0>)
   818fa:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   818fc:	2300      	movs	r3, #0
   818fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   81902:	2d09      	cmp	r5, #9
   81904:	bf34      	ite	cc
   81906:	462e      	movcc	r6, r5
   81908:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   8190a:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   8190c:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   8190e:	1d27      	adds	r7, r4, #4
   81910:	4638      	mov	r0, r7
   81912:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81a84 <xTaskGenericCreate+0x1fc>
   81916:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81918:	f104 0018 	add.w	r0, r4, #24
   8191c:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   8191e:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   81920:	f1c6 060a 	rsb	r6, r6, #10
   81924:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   81926:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   81928:	4658      	mov	r0, fp
   8192a:	4649      	mov	r1, r9
   8192c:	4652      	mov	r2, sl
   8192e:	4b43      	ldr	r3, [pc, #268]	; (81a3c <xTaskGenericCreate+0x1b4>)
   81930:	4798      	blx	r3
   81932:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   81934:	f010 0f07 	tst.w	r0, #7
   81938:	d003      	beq.n	81942 <xTaskGenericCreate+0xba>
   8193a:	4b3b      	ldr	r3, [pc, #236]	; (81a28 <xTaskGenericCreate+0x1a0>)
   8193c:	4798      	blx	r3
   8193e:	bf00      	nop
   81940:	e7fd      	b.n	8193e <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   81942:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   81944:	b103      	cbz	r3, 81948 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   81946:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   81948:	4b3d      	ldr	r3, [pc, #244]	; (81a40 <xTaskGenericCreate+0x1b8>)
   8194a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   8194c:	4b3d      	ldr	r3, [pc, #244]	; (81a44 <xTaskGenericCreate+0x1bc>)
   8194e:	681a      	ldr	r2, [r3, #0]
   81950:	3201      	adds	r2, #1
   81952:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   81954:	4b3c      	ldr	r3, [pc, #240]	; (81a48 <xTaskGenericCreate+0x1c0>)
   81956:	681b      	ldr	r3, [r3, #0]
   81958:	bb2b      	cbnz	r3, 819a6 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   8195a:	4b3b      	ldr	r3, [pc, #236]	; (81a48 <xTaskGenericCreate+0x1c0>)
   8195c:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   8195e:	4b39      	ldr	r3, [pc, #228]	; (81a44 <xTaskGenericCreate+0x1bc>)
   81960:	681b      	ldr	r3, [r3, #0]
   81962:	2b01      	cmp	r3, #1
   81964:	d129      	bne.n	819ba <xTaskGenericCreate+0x132>
   81966:	4e39      	ldr	r6, [pc, #228]	; (81a4c <xTaskGenericCreate+0x1c4>)
   81968:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   8196c:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 81a50 <xTaskGenericCreate+0x1c8>
   81970:	4630      	mov	r0, r6
   81972:	47c0      	blx	r8
   81974:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   81976:	454e      	cmp	r6, r9
   81978:	d1fa      	bne.n	81970 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   8197a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 81a88 <xTaskGenericCreate+0x200>
   8197e:	4648      	mov	r0, r9
   81980:	4e33      	ldr	r6, [pc, #204]	; (81a50 <xTaskGenericCreate+0x1c8>)
   81982:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   81984:	f8df 8104 	ldr.w	r8, [pc, #260]	; 81a8c <xTaskGenericCreate+0x204>
   81988:	4640      	mov	r0, r8
   8198a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   8198c:	4831      	ldr	r0, [pc, #196]	; (81a54 <xTaskGenericCreate+0x1cc>)
   8198e:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   81990:	4831      	ldr	r0, [pc, #196]	; (81a58 <xTaskGenericCreate+0x1d0>)
   81992:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   81994:	4831      	ldr	r0, [pc, #196]	; (81a5c <xTaskGenericCreate+0x1d4>)
   81996:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   81998:	4b31      	ldr	r3, [pc, #196]	; (81a60 <xTaskGenericCreate+0x1d8>)
   8199a:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   8199e:	4b31      	ldr	r3, [pc, #196]	; (81a64 <xTaskGenericCreate+0x1dc>)
   819a0:	f8c3 8000 	str.w	r8, [r3]
   819a4:	e009      	b.n	819ba <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   819a6:	4b30      	ldr	r3, [pc, #192]	; (81a68 <xTaskGenericCreate+0x1e0>)
   819a8:	681b      	ldr	r3, [r3, #0]
   819aa:	b933      	cbnz	r3, 819ba <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   819ac:	4b26      	ldr	r3, [pc, #152]	; (81a48 <xTaskGenericCreate+0x1c0>)
   819ae:	681b      	ldr	r3, [r3, #0]
   819b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   819b2:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   819b4:	bf24      	itt	cs
   819b6:	4b24      	ldrcs	r3, [pc, #144]	; (81a48 <xTaskGenericCreate+0x1c0>)
   819b8:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   819ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   819bc:	4a2b      	ldr	r2, [pc, #172]	; (81a6c <xTaskGenericCreate+0x1e4>)
   819be:	6812      	ldr	r2, [r2, #0]
   819c0:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   819c2:	bf84      	itt	hi
   819c4:	4a29      	ldrhi	r2, [pc, #164]	; (81a6c <xTaskGenericCreate+0x1e4>)
   819c6:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   819c8:	4a29      	ldr	r2, [pc, #164]	; (81a70 <xTaskGenericCreate+0x1e8>)
   819ca:	6811      	ldr	r1, [r2, #0]
   819cc:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   819ce:	3101      	adds	r1, #1
   819d0:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   819d2:	4a28      	ldr	r2, [pc, #160]	; (81a74 <xTaskGenericCreate+0x1ec>)
   819d4:	6812      	ldr	r2, [r2, #0]
   819d6:	4293      	cmp	r3, r2
   819d8:	bf84      	itt	hi
   819da:	4a26      	ldrhi	r2, [pc, #152]	; (81a74 <xTaskGenericCreate+0x1ec>)
   819dc:	6013      	strhi	r3, [r2, #0]
   819de:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   819e2:	481a      	ldr	r0, [pc, #104]	; (81a4c <xTaskGenericCreate+0x1c4>)
   819e4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   819e8:	4639      	mov	r1, r7
   819ea:	4b23      	ldr	r3, [pc, #140]	; (81a78 <xTaskGenericCreate+0x1f0>)
   819ec:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   819ee:	4b23      	ldr	r3, [pc, #140]	; (81a7c <xTaskGenericCreate+0x1f4>)
   819f0:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   819f2:	4b1d      	ldr	r3, [pc, #116]	; (81a68 <xTaskGenericCreate+0x1e0>)
   819f4:	681b      	ldr	r3, [r3, #0]
   819f6:	b14b      	cbz	r3, 81a0c <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   819f8:	4b13      	ldr	r3, [pc, #76]	; (81a48 <xTaskGenericCreate+0x1c0>)
   819fa:	681b      	ldr	r3, [r3, #0]
   819fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   819fe:	429d      	cmp	r5, r3
   81a00:	d907      	bls.n	81a12 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   81a02:	4b1f      	ldr	r3, [pc, #124]	; (81a80 <xTaskGenericCreate+0x1f8>)
   81a04:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81a06:	2001      	movs	r0, #1
   81a08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a0c:	2001      	movs	r0, #1
   81a0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a12:	2001      	movs	r0, #1
   81a14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81a18:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81a1c:	4640      	mov	r0, r8
   81a1e:	e75b      	b.n	818d8 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   81a20:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   81a24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a28:	00081089 	.word	0x00081089
   81a2c:	000811e5 	.word	0x000811e5
   81a30:	000812a9 	.word	0x000812a9
   81a34:	000836d1 	.word	0x000836d1
   81a38:	000838d5 	.word	0x000838d5
   81a3c:	0008103d 	.word	0x0008103d
   81a40:	00081099 	.word	0x00081099
   81a44:	20078c48 	.word	0x20078c48
   81a48:	20078c08 	.word	0x20078c08
   81a4c:	20078b3c 	.word	0x20078b3c
   81a50:	00080f81 	.word	0x00080f81
   81a54:	20078c0c 	.word	0x20078c0c
   81a58:	20078b10 	.word	0x20078b10
   81a5c:	20078af0 	.word	0x20078af0
   81a60:	20078b04 	.word	0x20078b04
   81a64:	20078c28 	.word	0x20078c28
   81a68:	20078b08 	.word	0x20078b08
   81a6c:	20078c4c 	.word	0x20078c4c
   81a70:	20078c2c 	.word	0x20078c2c
   81a74:	20078b38 	.word	0x20078b38
   81a78:	00080fa1 	.word	0x00080fa1
   81a7c:	000810b9 	.word	0x000810b9
   81a80:	00081079 	.word	0x00081079
   81a84:	00080f99 	.word	0x00080f99
   81a88:	20078c30 	.word	0x20078c30
   81a8c:	20078b24 	.word	0x20078b24

00081a90 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   81a90:	b510      	push	{r4, lr}
   81a92:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81a94:	2300      	movs	r3, #0
   81a96:	9300      	str	r3, [sp, #0]
   81a98:	9301      	str	r3, [sp, #4]
   81a9a:	9302      	str	r3, [sp, #8]
   81a9c:	9303      	str	r3, [sp, #12]
   81a9e:	480f      	ldr	r0, [pc, #60]	; (81adc <vTaskStartScheduler+0x4c>)
   81aa0:	490f      	ldr	r1, [pc, #60]	; (81ae0 <vTaskStartScheduler+0x50>)
   81aa2:	f44f 7280 	mov.w	r2, #256	; 0x100
   81aa6:	4c0f      	ldr	r4, [pc, #60]	; (81ae4 <vTaskStartScheduler+0x54>)
   81aa8:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   81aaa:	2801      	cmp	r0, #1
   81aac:	d10e      	bne.n	81acc <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   81aae:	4b0e      	ldr	r3, [pc, #56]	; (81ae8 <vTaskStartScheduler+0x58>)
   81ab0:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   81ab2:	2801      	cmp	r0, #1
   81ab4:	d10a      	bne.n	81acc <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   81ab6:	4b0d      	ldr	r3, [pc, #52]	; (81aec <vTaskStartScheduler+0x5c>)
   81ab8:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81aba:	2201      	movs	r2, #1
   81abc:	4b0c      	ldr	r3, [pc, #48]	; (81af0 <vTaskStartScheduler+0x60>)
   81abe:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81ac0:	2200      	movs	r2, #0
   81ac2:	4b0c      	ldr	r3, [pc, #48]	; (81af4 <vTaskStartScheduler+0x64>)
   81ac4:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   81ac6:	4b0c      	ldr	r3, [pc, #48]	; (81af8 <vTaskStartScheduler+0x68>)
   81ac8:	4798      	blx	r3
   81aca:	e004      	b.n	81ad6 <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   81acc:	b918      	cbnz	r0, 81ad6 <vTaskStartScheduler+0x46>
   81ace:	4b07      	ldr	r3, [pc, #28]	; (81aec <vTaskStartScheduler+0x5c>)
   81ad0:	4798      	blx	r3
   81ad2:	bf00      	nop
   81ad4:	e7fd      	b.n	81ad2 <vTaskStartScheduler+0x42>
}
   81ad6:	b004      	add	sp, #16
   81ad8:	bd10      	pop	{r4, pc}
   81ada:	bf00      	nop
   81adc:	00081df9 	.word	0x00081df9
   81ae0:	000866f8 	.word	0x000866f8
   81ae4:	00081889 	.word	0x00081889
   81ae8:	000822a1 	.word	0x000822a1
   81aec:	00081089 	.word	0x00081089
   81af0:	20078b08 	.word	0x20078b08
   81af4:	20078c24 	.word	0x20078c24
   81af8:	00081155 	.word	0x00081155

00081afc <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   81afc:	4b02      	ldr	r3, [pc, #8]	; (81b08 <vTaskSuspendAll+0xc>)
   81afe:	681a      	ldr	r2, [r3, #0]
   81b00:	3201      	adds	r2, #1
   81b02:	601a      	str	r2, [r3, #0]
   81b04:	4770      	bx	lr
   81b06:	bf00      	nop
   81b08:	20078c04 	.word	0x20078c04

00081b0c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   81b0c:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   81b0e:	4b04      	ldr	r3, [pc, #16]	; (81b20 <xTaskGetTickCount+0x14>)
   81b10:	4798      	blx	r3
	{
		xTicks = xTickCount;
   81b12:	4b04      	ldr	r3, [pc, #16]	; (81b24 <xTaskGetTickCount+0x18>)
   81b14:	881c      	ldrh	r4, [r3, #0]
   81b16:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81b18:	4b03      	ldr	r3, [pc, #12]	; (81b28 <xTaskGetTickCount+0x1c>)
   81b1a:	4798      	blx	r3

	return xTicks;
}
   81b1c:	4620      	mov	r0, r4
   81b1e:	bd10      	pop	{r4, pc}
   81b20:	00081099 	.word	0x00081099
   81b24:	20078c24 	.word	0x20078c24
   81b28:	000810b9 	.word	0x000810b9

00081b2c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   81b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81b30:	4b3d      	ldr	r3, [pc, #244]	; (81c28 <vTaskIncrementTick+0xfc>)
   81b32:	681b      	ldr	r3, [r3, #0]
   81b34:	2b00      	cmp	r3, #0
   81b36:	d171      	bne.n	81c1c <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   81b38:	4b3c      	ldr	r3, [pc, #240]	; (81c2c <vTaskIncrementTick+0x100>)
   81b3a:	881a      	ldrh	r2, [r3, #0]
   81b3c:	3201      	adds	r2, #1
   81b3e:	b292      	uxth	r2, r2
   81b40:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   81b42:	881b      	ldrh	r3, [r3, #0]
   81b44:	b29b      	uxth	r3, r3
   81b46:	bb03      	cbnz	r3, 81b8a <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   81b48:	4b39      	ldr	r3, [pc, #228]	; (81c30 <vTaskIncrementTick+0x104>)
   81b4a:	681b      	ldr	r3, [r3, #0]
   81b4c:	681b      	ldr	r3, [r3, #0]
   81b4e:	b11b      	cbz	r3, 81b58 <vTaskIncrementTick+0x2c>
   81b50:	4b38      	ldr	r3, [pc, #224]	; (81c34 <vTaskIncrementTick+0x108>)
   81b52:	4798      	blx	r3
   81b54:	bf00      	nop
   81b56:	e7fd      	b.n	81b54 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   81b58:	4b35      	ldr	r3, [pc, #212]	; (81c30 <vTaskIncrementTick+0x104>)
   81b5a:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   81b5c:	4a36      	ldr	r2, [pc, #216]	; (81c38 <vTaskIncrementTick+0x10c>)
   81b5e:	6810      	ldr	r0, [r2, #0]
   81b60:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   81b62:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81b64:	4a35      	ldr	r2, [pc, #212]	; (81c3c <vTaskIncrementTick+0x110>)
   81b66:	6811      	ldr	r1, [r2, #0]
   81b68:	3101      	adds	r1, #1
   81b6a:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81b6c:	681b      	ldr	r3, [r3, #0]
   81b6e:	681b      	ldr	r3, [r3, #0]
   81b70:	b923      	cbnz	r3, 81b7c <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   81b72:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81b76:	4b32      	ldr	r3, [pc, #200]	; (81c40 <vTaskIncrementTick+0x114>)
   81b78:	801a      	strh	r2, [r3, #0]
   81b7a:	e006      	b.n	81b8a <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   81b7c:	4b2c      	ldr	r3, [pc, #176]	; (81c30 <vTaskIncrementTick+0x104>)
   81b7e:	681b      	ldr	r3, [r3, #0]
   81b80:	68db      	ldr	r3, [r3, #12]
   81b82:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81b84:	889a      	ldrh	r2, [r3, #4]
   81b86:	4b2e      	ldr	r3, [pc, #184]	; (81c40 <vTaskIncrementTick+0x114>)
   81b88:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   81b8a:	4b28      	ldr	r3, [pc, #160]	; (81c2c <vTaskIncrementTick+0x100>)
   81b8c:	881a      	ldrh	r2, [r3, #0]
   81b8e:	b292      	uxth	r2, r2
   81b90:	4b2b      	ldr	r3, [pc, #172]	; (81c40 <vTaskIncrementTick+0x114>)
   81b92:	881b      	ldrh	r3, [r3, #0]
   81b94:	b29b      	uxth	r3, r3
   81b96:	429a      	cmp	r2, r3
   81b98:	d344      	bcc.n	81c24 <vTaskIncrementTick+0xf8>
   81b9a:	4b25      	ldr	r3, [pc, #148]	; (81c30 <vTaskIncrementTick+0x104>)
   81b9c:	681b      	ldr	r3, [r3, #0]
   81b9e:	681b      	ldr	r3, [r3, #0]
   81ba0:	b153      	cbz	r3, 81bb8 <vTaskIncrementTick+0x8c>
   81ba2:	4b23      	ldr	r3, [pc, #140]	; (81c30 <vTaskIncrementTick+0x104>)
   81ba4:	681b      	ldr	r3, [r3, #0]
   81ba6:	68db      	ldr	r3, [r3, #12]
   81ba8:	68dc      	ldr	r4, [r3, #12]
   81baa:	88a3      	ldrh	r3, [r4, #4]
   81bac:	4a1f      	ldr	r2, [pc, #124]	; (81c2c <vTaskIncrementTick+0x100>)
   81bae:	8812      	ldrh	r2, [r2, #0]
   81bb0:	b292      	uxth	r2, r2
   81bb2:	4293      	cmp	r3, r2
   81bb4:	d914      	bls.n	81be0 <vTaskIncrementTick+0xb4>
   81bb6:	e00f      	b.n	81bd8 <vTaskIncrementTick+0xac>
   81bb8:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81bbc:	4b20      	ldr	r3, [pc, #128]	; (81c40 <vTaskIncrementTick+0x114>)
   81bbe:	801a      	strh	r2, [r3, #0]
   81bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81bc4:	4b1a      	ldr	r3, [pc, #104]	; (81c30 <vTaskIncrementTick+0x104>)
   81bc6:	681b      	ldr	r3, [r3, #0]
   81bc8:	68db      	ldr	r3, [r3, #12]
   81bca:	68dc      	ldr	r4, [r3, #12]
   81bcc:	88a3      	ldrh	r3, [r4, #4]
   81bce:	4a17      	ldr	r2, [pc, #92]	; (81c2c <vTaskIncrementTick+0x100>)
   81bd0:	8812      	ldrh	r2, [r2, #0]
   81bd2:	b292      	uxth	r2, r2
   81bd4:	4293      	cmp	r3, r2
   81bd6:	d907      	bls.n	81be8 <vTaskIncrementTick+0xbc>
   81bd8:	4a19      	ldr	r2, [pc, #100]	; (81c40 <vTaskIncrementTick+0x114>)
   81bda:	8013      	strh	r3, [r2, #0]
   81bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81be0:	4e18      	ldr	r6, [pc, #96]	; (81c44 <vTaskIncrementTick+0x118>)
   81be2:	4f19      	ldr	r7, [pc, #100]	; (81c48 <vTaskIncrementTick+0x11c>)
   81be4:	f8df 806c 	ldr.w	r8, [pc, #108]	; 81c54 <vTaskIncrementTick+0x128>
   81be8:	1d25      	adds	r5, r4, #4
   81bea:	4628      	mov	r0, r5
   81bec:	47b0      	blx	r6
   81bee:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81bf0:	b113      	cbz	r3, 81bf8 <vTaskIncrementTick+0xcc>
   81bf2:	f104 0018 	add.w	r0, r4, #24
   81bf6:	47b0      	blx	r6
   81bf8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81bfa:	683a      	ldr	r2, [r7, #0]
   81bfc:	4293      	cmp	r3, r2
   81bfe:	bf88      	it	hi
   81c00:	603b      	strhi	r3, [r7, #0]
   81c02:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81c06:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81c0a:	4629      	mov	r1, r5
   81c0c:	4b0f      	ldr	r3, [pc, #60]	; (81c4c <vTaskIncrementTick+0x120>)
   81c0e:	4798      	blx	r3
   81c10:	4b07      	ldr	r3, [pc, #28]	; (81c30 <vTaskIncrementTick+0x104>)
   81c12:	681b      	ldr	r3, [r3, #0]
   81c14:	681b      	ldr	r3, [r3, #0]
   81c16:	2b00      	cmp	r3, #0
   81c18:	d1d4      	bne.n	81bc4 <vTaskIncrementTick+0x98>
   81c1a:	e7cd      	b.n	81bb8 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   81c1c:	4b0c      	ldr	r3, [pc, #48]	; (81c50 <vTaskIncrementTick+0x124>)
   81c1e:	681a      	ldr	r2, [r3, #0]
   81c20:	3201      	adds	r2, #1
   81c22:	601a      	str	r2, [r3, #0]
   81c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81c28:	20078c04 	.word	0x20078c04
   81c2c:	20078c24 	.word	0x20078c24
   81c30:	20078b04 	.word	0x20078b04
   81c34:	00081089 	.word	0x00081089
   81c38:	20078c28 	.word	0x20078c28
   81c3c:	20078c20 	.word	0x20078c20
   81c40:	20070190 	.word	0x20070190
   81c44:	00081001 	.word	0x00081001
   81c48:	20078b38 	.word	0x20078b38
   81c4c:	00080fa1 	.word	0x00080fa1
   81c50:	20078aec 	.word	0x20078aec
   81c54:	20078b3c 	.word	0x20078b3c

00081c58 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   81c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   81c5c:	4b31      	ldr	r3, [pc, #196]	; (81d24 <xTaskResumeAll+0xcc>)
   81c5e:	681b      	ldr	r3, [r3, #0]
   81c60:	b91b      	cbnz	r3, 81c6a <xTaskResumeAll+0x12>
   81c62:	4b31      	ldr	r3, [pc, #196]	; (81d28 <xTaskResumeAll+0xd0>)
   81c64:	4798      	blx	r3
   81c66:	bf00      	nop
   81c68:	e7fd      	b.n	81c66 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   81c6a:	4b30      	ldr	r3, [pc, #192]	; (81d2c <xTaskResumeAll+0xd4>)
   81c6c:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   81c6e:	4b2d      	ldr	r3, [pc, #180]	; (81d24 <xTaskResumeAll+0xcc>)
   81c70:	681a      	ldr	r2, [r3, #0]
   81c72:	3a01      	subs	r2, #1
   81c74:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81c76:	681b      	ldr	r3, [r3, #0]
   81c78:	2b00      	cmp	r3, #0
   81c7a:	d148      	bne.n	81d0e <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   81c7c:	4b2c      	ldr	r3, [pc, #176]	; (81d30 <xTaskResumeAll+0xd8>)
   81c7e:	681b      	ldr	r3, [r3, #0]
   81c80:	2b00      	cmp	r3, #0
   81c82:	d046      	beq.n	81d12 <xTaskResumeAll+0xba>
   81c84:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81c86:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 81d5c <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   81c8a:	4f2a      	ldr	r7, [pc, #168]	; (81d34 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   81c8c:	4e2a      	ldr	r6, [pc, #168]	; (81d38 <xTaskResumeAll+0xe0>)
   81c8e:	e01d      	b.n	81ccc <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81c90:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81c94:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81c96:	f104 0018 	add.w	r0, r4, #24
   81c9a:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81c9c:	f104 0904 	add.w	r9, r4, #4
   81ca0:	4648      	mov	r0, r9
   81ca2:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81ca4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81ca6:	6832      	ldr	r2, [r6, #0]
   81ca8:	4293      	cmp	r3, r2
   81caa:	bf88      	it	hi
   81cac:	6033      	strhi	r3, [r6, #0]
   81cae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81cb2:	4822      	ldr	r0, [pc, #136]	; (81d3c <xTaskResumeAll+0xe4>)
   81cb4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81cb8:	4649      	mov	r1, r9
   81cba:	4b21      	ldr	r3, [pc, #132]	; (81d40 <xTaskResumeAll+0xe8>)
   81cbc:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81cbe:	4b21      	ldr	r3, [pc, #132]	; (81d44 <xTaskResumeAll+0xec>)
   81cc0:	681b      	ldr	r3, [r3, #0]
   81cc2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81cc6:	429a      	cmp	r2, r3
   81cc8:	bf28      	it	cs
   81cca:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81ccc:	f8d8 3000 	ldr.w	r3, [r8]
   81cd0:	2b00      	cmp	r3, #0
   81cd2:	d1dd      	bne.n	81c90 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81cd4:	4b1c      	ldr	r3, [pc, #112]	; (81d48 <xTaskResumeAll+0xf0>)
   81cd6:	681b      	ldr	r3, [r3, #0]
   81cd8:	b163      	cbz	r3, 81cf4 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81cda:	4b1b      	ldr	r3, [pc, #108]	; (81d48 <xTaskResumeAll+0xf0>)
   81cdc:	681b      	ldr	r3, [r3, #0]
   81cde:	b17b      	cbz	r3, 81d00 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81ce0:	4d1a      	ldr	r5, [pc, #104]	; (81d4c <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   81ce2:	4c19      	ldr	r4, [pc, #100]	; (81d48 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81ce4:	47a8      	blx	r5
						--uxMissedTicks;
   81ce6:	6823      	ldr	r3, [r4, #0]
   81ce8:	3b01      	subs	r3, #1
   81cea:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81cec:	6823      	ldr	r3, [r4, #0]
   81cee:	2b00      	cmp	r3, #0
   81cf0:	d1f8      	bne.n	81ce4 <xTaskResumeAll+0x8c>
   81cf2:	e005      	b.n	81d00 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81cf4:	2d01      	cmp	r5, #1
   81cf6:	d003      	beq.n	81d00 <xTaskResumeAll+0xa8>
   81cf8:	4b15      	ldr	r3, [pc, #84]	; (81d50 <xTaskResumeAll+0xf8>)
   81cfa:	681b      	ldr	r3, [r3, #0]
   81cfc:	2b01      	cmp	r3, #1
   81cfe:	d10a      	bne.n	81d16 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81d00:	2200      	movs	r2, #0
   81d02:	4b13      	ldr	r3, [pc, #76]	; (81d50 <xTaskResumeAll+0xf8>)
   81d04:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81d06:	4b13      	ldr	r3, [pc, #76]	; (81d54 <xTaskResumeAll+0xfc>)
   81d08:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   81d0a:	2401      	movs	r4, #1
   81d0c:	e004      	b.n	81d18 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   81d0e:	2400      	movs	r4, #0
   81d10:	e002      	b.n	81d18 <xTaskResumeAll+0xc0>
   81d12:	2400      	movs	r4, #0
   81d14:	e000      	b.n	81d18 <xTaskResumeAll+0xc0>
   81d16:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81d18:	4b0f      	ldr	r3, [pc, #60]	; (81d58 <xTaskResumeAll+0x100>)
   81d1a:	4798      	blx	r3

	return xAlreadyYielded;
}
   81d1c:	4620      	mov	r0, r4
   81d1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81d22:	bf00      	nop
   81d24:	20078c04 	.word	0x20078c04
   81d28:	00081089 	.word	0x00081089
   81d2c:	00081099 	.word	0x00081099
   81d30:	20078c48 	.word	0x20078c48
   81d34:	00081001 	.word	0x00081001
   81d38:	20078b38 	.word	0x20078b38
   81d3c:	20078b3c 	.word	0x20078b3c
   81d40:	00080fa1 	.word	0x00080fa1
   81d44:	20078c08 	.word	0x20078c08
   81d48:	20078aec 	.word	0x20078aec
   81d4c:	00081b2d 	.word	0x00081b2d
   81d50:	20078c44 	.word	0x20078c44
   81d54:	00081079 	.word	0x00081079
   81d58:	000810b9 	.word	0x000810b9
   81d5c:	20078c0c 	.word	0x20078c0c

00081d60 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   81d60:	b538      	push	{r3, r4, r5, lr}
   81d62:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   81d64:	4605      	mov	r5, r0
   81d66:	b918      	cbnz	r0, 81d70 <vTaskDelayUntil+0x10>
   81d68:	4b1b      	ldr	r3, [pc, #108]	; (81dd8 <vTaskDelayUntil+0x78>)
   81d6a:	4798      	blx	r3
   81d6c:	bf00      	nop
   81d6e:	e7fd      	b.n	81d6c <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   81d70:	b919      	cbnz	r1, 81d7a <vTaskDelayUntil+0x1a>
   81d72:	4b19      	ldr	r3, [pc, #100]	; (81dd8 <vTaskDelayUntil+0x78>)
   81d74:	4798      	blx	r3
   81d76:	bf00      	nop
   81d78:	e7fd      	b.n	81d76 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   81d7a:	4b18      	ldr	r3, [pc, #96]	; (81ddc <vTaskDelayUntil+0x7c>)
   81d7c:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   81d7e:	882b      	ldrh	r3, [r5, #0]
   81d80:	441c      	add	r4, r3
   81d82:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   81d84:	4a16      	ldr	r2, [pc, #88]	; (81de0 <vTaskDelayUntil+0x80>)
   81d86:	8812      	ldrh	r2, [r2, #0]
   81d88:	b292      	uxth	r2, r2
   81d8a:	4293      	cmp	r3, r2
   81d8c:	d908      	bls.n	81da0 <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   81d8e:	42a3      	cmp	r3, r4
   81d90:	d91e      	bls.n	81dd0 <vTaskDelayUntil+0x70>
   81d92:	4b13      	ldr	r3, [pc, #76]	; (81de0 <vTaskDelayUntil+0x80>)
   81d94:	881b      	ldrh	r3, [r3, #0]
   81d96:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81d98:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   81d9a:	429c      	cmp	r4, r3
   81d9c:	d910      	bls.n	81dc0 <vTaskDelayUntil+0x60>
   81d9e:	e007      	b.n	81db0 <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   81da0:	42a3      	cmp	r3, r4
   81da2:	d813      	bhi.n	81dcc <vTaskDelayUntil+0x6c>
   81da4:	4b0e      	ldr	r3, [pc, #56]	; (81de0 <vTaskDelayUntil+0x80>)
   81da6:	881b      	ldrh	r3, [r3, #0]
   81da8:	b29b      	uxth	r3, r3
   81daa:	429c      	cmp	r4, r3
   81dac:	d80e      	bhi.n	81dcc <vTaskDelayUntil+0x6c>
   81dae:	e00f      	b.n	81dd0 <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81db0:	4b0c      	ldr	r3, [pc, #48]	; (81de4 <vTaskDelayUntil+0x84>)
   81db2:	6818      	ldr	r0, [r3, #0]
   81db4:	3004      	adds	r0, #4
   81db6:	4b0c      	ldr	r3, [pc, #48]	; (81de8 <vTaskDelayUntil+0x88>)
   81db8:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81dba:	4620      	mov	r0, r4
   81dbc:	4b0b      	ldr	r3, [pc, #44]	; (81dec <vTaskDelayUntil+0x8c>)
   81dbe:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81dc0:	4b0b      	ldr	r3, [pc, #44]	; (81df0 <vTaskDelayUntil+0x90>)
   81dc2:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81dc4:	b930      	cbnz	r0, 81dd4 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   81dc6:	4b0b      	ldr	r3, [pc, #44]	; (81df4 <vTaskDelayUntil+0x94>)
   81dc8:	4798      	blx	r3
   81dca:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81dcc:	802c      	strh	r4, [r5, #0]
   81dce:	e7ef      	b.n	81db0 <vTaskDelayUntil+0x50>
   81dd0:	802c      	strh	r4, [r5, #0]
   81dd2:	e7f5      	b.n	81dc0 <vTaskDelayUntil+0x60>
   81dd4:	bd38      	pop	{r3, r4, r5, pc}
   81dd6:	bf00      	nop
   81dd8:	00081089 	.word	0x00081089
   81ddc:	00081afd 	.word	0x00081afd
   81de0:	20078c24 	.word	0x20078c24
   81de4:	20078c08 	.word	0x20078c08
   81de8:	00081001 	.word	0x00081001
   81dec:	0008182d 	.word	0x0008182d
   81df0:	00081c59 	.word	0x00081c59
   81df4:	00081079 	.word	0x00081079

00081df8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   81df8:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81dfa:	4d15      	ldr	r5, [pc, #84]	; (81e50 <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81dfc:	4e15      	ldr	r6, [pc, #84]	; (81e54 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   81dfe:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81e78 <prvIdleTask+0x80>
   81e02:	e01c      	b.n	81e3e <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   81e04:	4b14      	ldr	r3, [pc, #80]	; (81e58 <prvIdleTask+0x60>)
   81e06:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   81e08:	4b14      	ldr	r3, [pc, #80]	; (81e5c <prvIdleTask+0x64>)
   81e0a:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   81e0c:	4b14      	ldr	r3, [pc, #80]	; (81e60 <prvIdleTask+0x68>)
   81e0e:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   81e10:	b1ac      	cbz	r4, 81e3e <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   81e12:	4b14      	ldr	r3, [pc, #80]	; (81e64 <prvIdleTask+0x6c>)
   81e14:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   81e16:	4b11      	ldr	r3, [pc, #68]	; (81e5c <prvIdleTask+0x64>)
   81e18:	68db      	ldr	r3, [r3, #12]
   81e1a:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   81e1c:	1d20      	adds	r0, r4, #4
   81e1e:	4b12      	ldr	r3, [pc, #72]	; (81e68 <prvIdleTask+0x70>)
   81e20:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   81e22:	4b12      	ldr	r3, [pc, #72]	; (81e6c <prvIdleTask+0x74>)
   81e24:	681a      	ldr	r2, [r3, #0]
   81e26:	3a01      	subs	r2, #1
   81e28:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   81e2a:	682b      	ldr	r3, [r5, #0]
   81e2c:	3b01      	subs	r3, #1
   81e2e:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   81e30:	4b0f      	ldr	r3, [pc, #60]	; (81e70 <prvIdleTask+0x78>)
   81e32:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81e34:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81e36:	4f0f      	ldr	r7, [pc, #60]	; (81e74 <prvIdleTask+0x7c>)
   81e38:	47b8      	blx	r7
		vPortFree( pxTCB );
   81e3a:	4620      	mov	r0, r4
   81e3c:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81e3e:	682b      	ldr	r3, [r5, #0]
   81e40:	2b00      	cmp	r3, #0
   81e42:	d1df      	bne.n	81e04 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81e44:	6833      	ldr	r3, [r6, #0]
   81e46:	2b01      	cmp	r3, #1
   81e48:	d9f9      	bls.n	81e3e <prvIdleTask+0x46>
			{
				taskYIELD();
   81e4a:	47c0      	blx	r8
   81e4c:	e7f7      	b.n	81e3e <prvIdleTask+0x46>
   81e4e:	bf00      	nop
   81e50:	20078b0c 	.word	0x20078b0c
   81e54:	20078b3c 	.word	0x20078b3c
   81e58:	00081afd 	.word	0x00081afd
   81e5c:	20078b10 	.word	0x20078b10
   81e60:	00081c59 	.word	0x00081c59
   81e64:	00081099 	.word	0x00081099
   81e68:	00081001 	.word	0x00081001
   81e6c:	20078c48 	.word	0x20078c48
   81e70:	000810b9 	.word	0x000810b9
   81e74:	000812a9 	.word	0x000812a9
   81e78:	00081079 	.word	0x00081079

00081e7c <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81e7c:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81e7e:	4b1d      	ldr	r3, [pc, #116]	; (81ef4 <vTaskSwitchContext+0x78>)
   81e80:	681b      	ldr	r3, [r3, #0]
   81e82:	b95b      	cbnz	r3, 81e9c <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81e84:	4b1c      	ldr	r3, [pc, #112]	; (81ef8 <vTaskSwitchContext+0x7c>)
   81e86:	681b      	ldr	r3, [r3, #0]
   81e88:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81e8c:	009b      	lsls	r3, r3, #2
   81e8e:	4a1b      	ldr	r2, [pc, #108]	; (81efc <vTaskSwitchContext+0x80>)
   81e90:	58d3      	ldr	r3, [r2, r3]
   81e92:	b9cb      	cbnz	r3, 81ec8 <vTaskSwitchContext+0x4c>
   81e94:	4b18      	ldr	r3, [pc, #96]	; (81ef8 <vTaskSwitchContext+0x7c>)
   81e96:	681b      	ldr	r3, [r3, #0]
   81e98:	b953      	cbnz	r3, 81eb0 <vTaskSwitchContext+0x34>
   81e9a:	e005      	b.n	81ea8 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81e9c:	2201      	movs	r2, #1
   81e9e:	4b18      	ldr	r3, [pc, #96]	; (81f00 <vTaskSwitchContext+0x84>)
   81ea0:	601a      	str	r2, [r3, #0]
   81ea2:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81ea4:	681a      	ldr	r2, [r3, #0]
   81ea6:	b92a      	cbnz	r2, 81eb4 <vTaskSwitchContext+0x38>
   81ea8:	4b16      	ldr	r3, [pc, #88]	; (81f04 <vTaskSwitchContext+0x88>)
   81eaa:	4798      	blx	r3
   81eac:	bf00      	nop
   81eae:	e7fd      	b.n	81eac <vTaskSwitchContext+0x30>
   81eb0:	4b11      	ldr	r3, [pc, #68]	; (81ef8 <vTaskSwitchContext+0x7c>)
   81eb2:	4912      	ldr	r1, [pc, #72]	; (81efc <vTaskSwitchContext+0x80>)
   81eb4:	681a      	ldr	r2, [r3, #0]
   81eb6:	3a01      	subs	r2, #1
   81eb8:	601a      	str	r2, [r3, #0]
   81eba:	681a      	ldr	r2, [r3, #0]
   81ebc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81ec0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81ec4:	2a00      	cmp	r2, #0
   81ec6:	d0ed      	beq.n	81ea4 <vTaskSwitchContext+0x28>
   81ec8:	4b0b      	ldr	r3, [pc, #44]	; (81ef8 <vTaskSwitchContext+0x7c>)
   81eca:	681b      	ldr	r3, [r3, #0]
   81ecc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81ed0:	4a0a      	ldr	r2, [pc, #40]	; (81efc <vTaskSwitchContext+0x80>)
   81ed2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81ed6:	685a      	ldr	r2, [r3, #4]
   81ed8:	6852      	ldr	r2, [r2, #4]
   81eda:	605a      	str	r2, [r3, #4]
   81edc:	f103 0108 	add.w	r1, r3, #8
   81ee0:	428a      	cmp	r2, r1
   81ee2:	bf04      	itt	eq
   81ee4:	6852      	ldreq	r2, [r2, #4]
   81ee6:	605a      	streq	r2, [r3, #4]
   81ee8:	685b      	ldr	r3, [r3, #4]
   81eea:	68da      	ldr	r2, [r3, #12]
   81eec:	4b06      	ldr	r3, [pc, #24]	; (81f08 <vTaskSwitchContext+0x8c>)
   81eee:	601a      	str	r2, [r3, #0]
   81ef0:	bd08      	pop	{r3, pc}
   81ef2:	bf00      	nop
   81ef4:	20078c04 	.word	0x20078c04
   81ef8:	20078b38 	.word	0x20078b38
   81efc:	20078b3c 	.word	0x20078b3c
   81f00:	20078c44 	.word	0x20078c44
   81f04:	00081089 	.word	0x00081089
   81f08:	20078c08 	.word	0x20078c08

00081f0c <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81f0c:	b538      	push	{r3, r4, r5, lr}
   81f0e:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81f10:	b918      	cbnz	r0, 81f1a <vTaskPlaceOnEventList+0xe>
   81f12:	4b0f      	ldr	r3, [pc, #60]	; (81f50 <vTaskPlaceOnEventList+0x44>)
   81f14:	4798      	blx	r3
   81f16:	bf00      	nop
   81f18:	e7fd      	b.n	81f16 <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81f1a:	4d0e      	ldr	r5, [pc, #56]	; (81f54 <vTaskPlaceOnEventList+0x48>)
   81f1c:	6829      	ldr	r1, [r5, #0]
   81f1e:	3118      	adds	r1, #24
   81f20:	4b0d      	ldr	r3, [pc, #52]	; (81f58 <vTaskPlaceOnEventList+0x4c>)
   81f22:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81f24:	6828      	ldr	r0, [r5, #0]
   81f26:	3004      	adds	r0, #4
   81f28:	4b0c      	ldr	r3, [pc, #48]	; (81f5c <vTaskPlaceOnEventList+0x50>)
   81f2a:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81f2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81f30:	429c      	cmp	r4, r3
   81f32:	d105      	bne.n	81f40 <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81f34:	6829      	ldr	r1, [r5, #0]
   81f36:	480a      	ldr	r0, [pc, #40]	; (81f60 <vTaskPlaceOnEventList+0x54>)
   81f38:	3104      	adds	r1, #4
   81f3a:	4b0a      	ldr	r3, [pc, #40]	; (81f64 <vTaskPlaceOnEventList+0x58>)
   81f3c:	4798      	blx	r3
   81f3e:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81f40:	4b09      	ldr	r3, [pc, #36]	; (81f68 <vTaskPlaceOnEventList+0x5c>)
   81f42:	8818      	ldrh	r0, [r3, #0]
   81f44:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81f46:	b280      	uxth	r0, r0
   81f48:	4b08      	ldr	r3, [pc, #32]	; (81f6c <vTaskPlaceOnEventList+0x60>)
   81f4a:	4798      	blx	r3
   81f4c:	bd38      	pop	{r3, r4, r5, pc}
   81f4e:	bf00      	nop
   81f50:	00081089 	.word	0x00081089
   81f54:	20078c08 	.word	0x20078c08
   81f58:	00080fbd 	.word	0x00080fbd
   81f5c:	00081001 	.word	0x00081001
   81f60:	20078af0 	.word	0x20078af0
   81f64:	00080fa1 	.word	0x00080fa1
   81f68:	20078c24 	.word	0x20078c24
   81f6c:	0008182d 	.word	0x0008182d

00081f70 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81f70:	b538      	push	{r3, r4, r5, lr}
   81f72:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81f74:	b918      	cbnz	r0, 81f7e <vTaskPlaceOnEventListRestricted+0xe>
   81f76:	4b0a      	ldr	r3, [pc, #40]	; (81fa0 <vTaskPlaceOnEventListRestricted+0x30>)
   81f78:	4798      	blx	r3
   81f7a:	bf00      	nop
   81f7c:	e7fd      	b.n	81f7a <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81f7e:	4c09      	ldr	r4, [pc, #36]	; (81fa4 <vTaskPlaceOnEventListRestricted+0x34>)
   81f80:	6821      	ldr	r1, [r4, #0]
   81f82:	3118      	adds	r1, #24
   81f84:	4b08      	ldr	r3, [pc, #32]	; (81fa8 <vTaskPlaceOnEventListRestricted+0x38>)
   81f86:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81f88:	6820      	ldr	r0, [r4, #0]
   81f8a:	3004      	adds	r0, #4
   81f8c:	4b07      	ldr	r3, [pc, #28]	; (81fac <vTaskPlaceOnEventListRestricted+0x3c>)
   81f8e:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81f90:	4b07      	ldr	r3, [pc, #28]	; (81fb0 <vTaskPlaceOnEventListRestricted+0x40>)
   81f92:	8818      	ldrh	r0, [r3, #0]
   81f94:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81f96:	b280      	uxth	r0, r0
   81f98:	4b06      	ldr	r3, [pc, #24]	; (81fb4 <vTaskPlaceOnEventListRestricted+0x44>)
   81f9a:	4798      	blx	r3
   81f9c:	bd38      	pop	{r3, r4, r5, pc}
   81f9e:	bf00      	nop
   81fa0:	00081089 	.word	0x00081089
   81fa4:	20078c08 	.word	0x20078c08
   81fa8:	00080fa1 	.word	0x00080fa1
   81fac:	00081001 	.word	0x00081001
   81fb0:	20078c24 	.word	0x20078c24
   81fb4:	0008182d 	.word	0x0008182d

00081fb8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81fb8:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81fba:	68c3      	ldr	r3, [r0, #12]
   81fbc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81fbe:	b91c      	cbnz	r4, 81fc8 <xTaskRemoveFromEventList+0x10>
   81fc0:	4b16      	ldr	r3, [pc, #88]	; (8201c <xTaskRemoveFromEventList+0x64>)
   81fc2:	4798      	blx	r3
   81fc4:	bf00      	nop
   81fc6:	e7fd      	b.n	81fc4 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81fc8:	f104 0518 	add.w	r5, r4, #24
   81fcc:	4628      	mov	r0, r5
   81fce:	4b14      	ldr	r3, [pc, #80]	; (82020 <xTaskRemoveFromEventList+0x68>)
   81fd0:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81fd2:	4b14      	ldr	r3, [pc, #80]	; (82024 <xTaskRemoveFromEventList+0x6c>)
   81fd4:	681b      	ldr	r3, [r3, #0]
   81fd6:	b99b      	cbnz	r3, 82000 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81fd8:	1d25      	adds	r5, r4, #4
   81fda:	4628      	mov	r0, r5
   81fdc:	4b10      	ldr	r3, [pc, #64]	; (82020 <xTaskRemoveFromEventList+0x68>)
   81fde:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81fe0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81fe2:	4a11      	ldr	r2, [pc, #68]	; (82028 <xTaskRemoveFromEventList+0x70>)
   81fe4:	6812      	ldr	r2, [r2, #0]
   81fe6:	4293      	cmp	r3, r2
   81fe8:	bf84      	itt	hi
   81fea:	4a0f      	ldrhi	r2, [pc, #60]	; (82028 <xTaskRemoveFromEventList+0x70>)
   81fec:	6013      	strhi	r3, [r2, #0]
   81fee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81ff2:	480e      	ldr	r0, [pc, #56]	; (8202c <xTaskRemoveFromEventList+0x74>)
   81ff4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81ff8:	4629      	mov	r1, r5
   81ffa:	4b0d      	ldr	r3, [pc, #52]	; (82030 <xTaskRemoveFromEventList+0x78>)
   81ffc:	4798      	blx	r3
   81ffe:	e003      	b.n	82008 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   82000:	480c      	ldr	r0, [pc, #48]	; (82034 <xTaskRemoveFromEventList+0x7c>)
   82002:	4629      	mov	r1, r5
   82004:	4b0a      	ldr	r3, [pc, #40]	; (82030 <xTaskRemoveFromEventList+0x78>)
   82006:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82008:	4b0b      	ldr	r3, [pc, #44]	; (82038 <xTaskRemoveFromEventList+0x80>)
   8200a:	681b      	ldr	r3, [r3, #0]
   8200c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8200e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   82010:	4298      	cmp	r0, r3
   82012:	bf34      	ite	cc
   82014:	2000      	movcc	r0, #0
   82016:	2001      	movcs	r0, #1
   82018:	bd38      	pop	{r3, r4, r5, pc}
   8201a:	bf00      	nop
   8201c:	00081089 	.word	0x00081089
   82020:	00081001 	.word	0x00081001
   82024:	20078c04 	.word	0x20078c04
   82028:	20078b38 	.word	0x20078b38
   8202c:	20078b3c 	.word	0x20078b3c
   82030:	00080fa1 	.word	0x00080fa1
   82034:	20078c0c 	.word	0x20078c0c
   82038:	20078c08 	.word	0x20078c08

0008203c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   8203c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   8203e:	b918      	cbnz	r0, 82048 <vTaskSetTimeOutState+0xc>
   82040:	4b05      	ldr	r3, [pc, #20]	; (82058 <vTaskSetTimeOutState+0x1c>)
   82042:	4798      	blx	r3
   82044:	bf00      	nop
   82046:	e7fd      	b.n	82044 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82048:	4a04      	ldr	r2, [pc, #16]	; (8205c <vTaskSetTimeOutState+0x20>)
   8204a:	6812      	ldr	r2, [r2, #0]
   8204c:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   8204e:	4a04      	ldr	r2, [pc, #16]	; (82060 <vTaskSetTimeOutState+0x24>)
   82050:	8812      	ldrh	r2, [r2, #0]
   82052:	8082      	strh	r2, [r0, #4]
   82054:	bd08      	pop	{r3, pc}
   82056:	bf00      	nop
   82058:	00081089 	.word	0x00081089
   8205c:	20078c20 	.word	0x20078c20
   82060:	20078c24 	.word	0x20078c24

00082064 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   82064:	b538      	push	{r3, r4, r5, lr}
   82066:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   82068:	4604      	mov	r4, r0
   8206a:	b918      	cbnz	r0, 82074 <xTaskCheckForTimeOut+0x10>
   8206c:	4b1a      	ldr	r3, [pc, #104]	; (820d8 <xTaskCheckForTimeOut+0x74>)
   8206e:	4798      	blx	r3
   82070:	bf00      	nop
   82072:	e7fd      	b.n	82070 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   82074:	b919      	cbnz	r1, 8207e <xTaskCheckForTimeOut+0x1a>
   82076:	4b18      	ldr	r3, [pc, #96]	; (820d8 <xTaskCheckForTimeOut+0x74>)
   82078:	4798      	blx	r3
   8207a:	bf00      	nop
   8207c:	e7fd      	b.n	8207a <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   8207e:	4b17      	ldr	r3, [pc, #92]	; (820dc <xTaskCheckForTimeOut+0x78>)
   82080:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   82082:	882b      	ldrh	r3, [r5, #0]
   82084:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82088:	4293      	cmp	r3, r2
   8208a:	d01c      	beq.n	820c6 <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   8208c:	4a14      	ldr	r2, [pc, #80]	; (820e0 <xTaskCheckForTimeOut+0x7c>)
   8208e:	6811      	ldr	r1, [r2, #0]
   82090:	6822      	ldr	r2, [r4, #0]
   82092:	428a      	cmp	r2, r1
   82094:	d005      	beq.n	820a2 <xTaskCheckForTimeOut+0x3e>
   82096:	4a13      	ldr	r2, [pc, #76]	; (820e4 <xTaskCheckForTimeOut+0x80>)
   82098:	8812      	ldrh	r2, [r2, #0]
   8209a:	b292      	uxth	r2, r2
   8209c:	88a1      	ldrh	r1, [r4, #4]
   8209e:	4291      	cmp	r1, r2
   820a0:	d913      	bls.n	820ca <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   820a2:	4a10      	ldr	r2, [pc, #64]	; (820e4 <xTaskCheckForTimeOut+0x80>)
   820a4:	8811      	ldrh	r1, [r2, #0]
   820a6:	88a2      	ldrh	r2, [r4, #4]
   820a8:	1a89      	subs	r1, r1, r2
   820aa:	b289      	uxth	r1, r1
   820ac:	428b      	cmp	r3, r1
   820ae:	d90e      	bls.n	820ce <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   820b0:	490c      	ldr	r1, [pc, #48]	; (820e4 <xTaskCheckForTimeOut+0x80>)
   820b2:	8809      	ldrh	r1, [r1, #0]
   820b4:	b289      	uxth	r1, r1
   820b6:	1a52      	subs	r2, r2, r1
   820b8:	4413      	add	r3, r2
   820ba:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   820bc:	4620      	mov	r0, r4
   820be:	4b0a      	ldr	r3, [pc, #40]	; (820e8 <xTaskCheckForTimeOut+0x84>)
   820c0:	4798      	blx	r3
			xReturn = pdFALSE;
   820c2:	2400      	movs	r4, #0
   820c4:	e004      	b.n	820d0 <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   820c6:	2400      	movs	r4, #0
   820c8:	e002      	b.n	820d0 <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   820ca:	2401      	movs	r4, #1
   820cc:	e000      	b.n	820d0 <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   820ce:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   820d0:	4b06      	ldr	r3, [pc, #24]	; (820ec <xTaskCheckForTimeOut+0x88>)
   820d2:	4798      	blx	r3

	return xReturn;
}
   820d4:	4620      	mov	r0, r4
   820d6:	bd38      	pop	{r3, r4, r5, pc}
   820d8:	00081089 	.word	0x00081089
   820dc:	00081099 	.word	0x00081099
   820e0:	20078c20 	.word	0x20078c20
   820e4:	20078c24 	.word	0x20078c24
   820e8:	0008203d 	.word	0x0008203d
   820ec:	000810b9 	.word	0x000810b9

000820f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   820f0:	2201      	movs	r2, #1
   820f2:	4b01      	ldr	r3, [pc, #4]	; (820f8 <vTaskMissedYield+0x8>)
   820f4:	601a      	str	r2, [r3, #0]
   820f6:	4770      	bx	lr
   820f8:	20078c44 	.word	0x20078c44

000820fc <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   820fc:	4b01      	ldr	r3, [pc, #4]	; (82104 <xTaskGetCurrentTaskHandle+0x8>)
   820fe:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82100:	4770      	bx	lr
   82102:	bf00      	nop
   82104:	20078c08 	.word	0x20078c08

00082108 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   82108:	4b05      	ldr	r3, [pc, #20]	; (82120 <xTaskGetSchedulerState+0x18>)
   8210a:	681b      	ldr	r3, [r3, #0]
   8210c:	b133      	cbz	r3, 8211c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8210e:	4b05      	ldr	r3, [pc, #20]	; (82124 <xTaskGetSchedulerState+0x1c>)
   82110:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   82112:	2b00      	cmp	r3, #0
   82114:	bf14      	ite	ne
   82116:	2002      	movne	r0, #2
   82118:	2001      	moveq	r0, #1
   8211a:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   8211c:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   8211e:	4770      	bx	lr
   82120:	20078b08 	.word	0x20078b08
   82124:	20078c04 	.word	0x20078c04

00082128 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   82128:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   8212a:	4604      	mov	r4, r0
   8212c:	2800      	cmp	r0, #0
   8212e:	d02e      	beq.n	8218e <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82130:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   82132:	4a17      	ldr	r2, [pc, #92]	; (82190 <vTaskPriorityInherit+0x68>)
   82134:	6812      	ldr	r2, [r2, #0]
   82136:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82138:	4293      	cmp	r3, r2
   8213a:	d228      	bcs.n	8218e <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   8213c:	4a14      	ldr	r2, [pc, #80]	; (82190 <vTaskPriorityInherit+0x68>)
   8213e:	6812      	ldr	r2, [r2, #0]
   82140:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82142:	f1c2 020a 	rsb	r2, r2, #10
   82146:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   82148:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8214c:	4a11      	ldr	r2, [pc, #68]	; (82194 <vTaskPriorityInherit+0x6c>)
   8214e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82152:	6942      	ldr	r2, [r0, #20]
   82154:	429a      	cmp	r2, r3
   82156:	d116      	bne.n	82186 <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82158:	1d05      	adds	r5, r0, #4
   8215a:	4628      	mov	r0, r5
   8215c:	4b0e      	ldr	r3, [pc, #56]	; (82198 <vTaskPriorityInherit+0x70>)
   8215e:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82160:	4b0b      	ldr	r3, [pc, #44]	; (82190 <vTaskPriorityInherit+0x68>)
   82162:	681b      	ldr	r3, [r3, #0]
   82164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82166:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   82168:	4a0c      	ldr	r2, [pc, #48]	; (8219c <vTaskPriorityInherit+0x74>)
   8216a:	6812      	ldr	r2, [r2, #0]
   8216c:	4293      	cmp	r3, r2
   8216e:	bf84      	itt	hi
   82170:	4a0a      	ldrhi	r2, [pc, #40]	; (8219c <vTaskPriorityInherit+0x74>)
   82172:	6013      	strhi	r3, [r2, #0]
   82174:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82178:	4806      	ldr	r0, [pc, #24]	; (82194 <vTaskPriorityInherit+0x6c>)
   8217a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8217e:	4629      	mov	r1, r5
   82180:	4b07      	ldr	r3, [pc, #28]	; (821a0 <vTaskPriorityInherit+0x78>)
   82182:	4798      	blx	r3
   82184:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82186:	4b02      	ldr	r3, [pc, #8]	; (82190 <vTaskPriorityInherit+0x68>)
   82188:	681b      	ldr	r3, [r3, #0]
   8218a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8218c:	62c3      	str	r3, [r0, #44]	; 0x2c
   8218e:	bd38      	pop	{r3, r4, r5, pc}
   82190:	20078c08 	.word	0x20078c08
   82194:	20078b3c 	.word	0x20078b3c
   82198:	00081001 	.word	0x00081001
   8219c:	20078b38 	.word	0x20078b38
   821a0:	00080fa1 	.word	0x00080fa1

000821a4 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   821a4:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   821a6:	4604      	mov	r4, r0
   821a8:	b1d0      	cbz	r0, 821e0 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   821aa:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   821ac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   821ae:	429a      	cmp	r2, r3
   821b0:	d016      	beq.n	821e0 <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   821b2:	1d05      	adds	r5, r0, #4
   821b4:	4628      	mov	r0, r5
   821b6:	4b0b      	ldr	r3, [pc, #44]	; (821e4 <vTaskPriorityDisinherit+0x40>)
   821b8:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   821ba:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   821bc:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   821be:	f1c3 020a 	rsb	r2, r3, #10
   821c2:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   821c4:	4a08      	ldr	r2, [pc, #32]	; (821e8 <vTaskPriorityDisinherit+0x44>)
   821c6:	6812      	ldr	r2, [r2, #0]
   821c8:	4293      	cmp	r3, r2
   821ca:	bf84      	itt	hi
   821cc:	4a06      	ldrhi	r2, [pc, #24]	; (821e8 <vTaskPriorityDisinherit+0x44>)
   821ce:	6013      	strhi	r3, [r2, #0]
   821d0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   821d4:	4805      	ldr	r0, [pc, #20]	; (821ec <vTaskPriorityDisinherit+0x48>)
   821d6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   821da:	4629      	mov	r1, r5
   821dc:	4b04      	ldr	r3, [pc, #16]	; (821f0 <vTaskPriorityDisinherit+0x4c>)
   821de:	4798      	blx	r3
   821e0:	bd38      	pop	{r3, r4, r5, pc}
   821e2:	bf00      	nop
   821e4:	00081001 	.word	0x00081001
   821e8:	20078b38 	.word	0x20078b38
   821ec:	20078b3c 	.word	0x20078b3c
   821f0:	00080fa1 	.word	0x00080fa1

000821f4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   821f4:	b510      	push	{r4, lr}
   821f6:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   821f8:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   821fa:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   821fc:	4291      	cmp	r1, r2
   821fe:	d80b      	bhi.n	82218 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82200:	1ad3      	subs	r3, r2, r3
   82202:	8b01      	ldrh	r1, [r0, #24]
   82204:	b29b      	uxth	r3, r3
   82206:	4299      	cmp	r1, r3
   82208:	d911      	bls.n	8222e <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   8220a:	4b0b      	ldr	r3, [pc, #44]	; (82238 <prvInsertTimerInActiveList+0x44>)
   8220c:	6818      	ldr	r0, [r3, #0]
   8220e:	1d21      	adds	r1, r4, #4
   82210:	4b0a      	ldr	r3, [pc, #40]	; (8223c <prvInsertTimerInActiveList+0x48>)
   82212:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82214:	2000      	movs	r0, #0
   82216:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   82218:	429a      	cmp	r2, r3
   8221a:	d201      	bcs.n	82220 <prvInsertTimerInActiveList+0x2c>
   8221c:	4299      	cmp	r1, r3
   8221e:	d208      	bcs.n	82232 <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82220:	4b07      	ldr	r3, [pc, #28]	; (82240 <prvInsertTimerInActiveList+0x4c>)
   82222:	6818      	ldr	r0, [r3, #0]
   82224:	1d21      	adds	r1, r4, #4
   82226:	4b05      	ldr	r3, [pc, #20]	; (8223c <prvInsertTimerInActiveList+0x48>)
   82228:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   8222a:	2000      	movs	r0, #0
   8222c:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   8222e:	2001      	movs	r0, #1
   82230:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   82232:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   82234:	bd10      	pop	{r4, pc}
   82236:	bf00      	nop
   82238:	20078c84 	.word	0x20078c84
   8223c:	00080fbd 	.word	0x00080fbd
   82240:	20078c50 	.word	0x20078c50

00082244 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   82244:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   82246:	4b0d      	ldr	r3, [pc, #52]	; (8227c <prvCheckForValidListAndQueue+0x38>)
   82248:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   8224a:	4b0d      	ldr	r3, [pc, #52]	; (82280 <prvCheckForValidListAndQueue+0x3c>)
   8224c:	681b      	ldr	r3, [r3, #0]
   8224e:	b98b      	cbnz	r3, 82274 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   82250:	4d0c      	ldr	r5, [pc, #48]	; (82284 <prvCheckForValidListAndQueue+0x40>)
   82252:	4628      	mov	r0, r5
   82254:	4e0c      	ldr	r6, [pc, #48]	; (82288 <prvCheckForValidListAndQueue+0x44>)
   82256:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   82258:	4c0c      	ldr	r4, [pc, #48]	; (8228c <prvCheckForValidListAndQueue+0x48>)
   8225a:	4620      	mov	r0, r4
   8225c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   8225e:	4b0c      	ldr	r3, [pc, #48]	; (82290 <prvCheckForValidListAndQueue+0x4c>)
   82260:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   82262:	4b0c      	ldr	r3, [pc, #48]	; (82294 <prvCheckForValidListAndQueue+0x50>)
   82264:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   82266:	2005      	movs	r0, #5
   82268:	210c      	movs	r1, #12
   8226a:	2200      	movs	r2, #0
   8226c:	4b0a      	ldr	r3, [pc, #40]	; (82298 <prvCheckForValidListAndQueue+0x54>)
   8226e:	4798      	blx	r3
   82270:	4b03      	ldr	r3, [pc, #12]	; (82280 <prvCheckForValidListAndQueue+0x3c>)
   82272:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   82274:	4b09      	ldr	r3, [pc, #36]	; (8229c <prvCheckForValidListAndQueue+0x58>)
   82276:	4798      	blx	r3
   82278:	bd70      	pop	{r4, r5, r6, pc}
   8227a:	bf00      	nop
   8227c:	00081099 	.word	0x00081099
   82280:	20078c80 	.word	0x20078c80
   82284:	20078c54 	.word	0x20078c54
   82288:	00080f81 	.word	0x00080f81
   8228c:	20078c68 	.word	0x20078c68
   82290:	20078c50 	.word	0x20078c50
   82294:	20078c84 	.word	0x20078c84
   82298:	00081471 	.word	0x00081471
   8229c:	000810b9 	.word	0x000810b9

000822a0 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   822a0:	b510      	push	{r4, lr}
   822a2:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   822a4:	4b0b      	ldr	r3, [pc, #44]	; (822d4 <xTimerCreateTimerTask+0x34>)
   822a6:	4798      	blx	r3

	if( xTimerQueue != NULL )
   822a8:	4b0b      	ldr	r3, [pc, #44]	; (822d8 <xTimerCreateTimerTask+0x38>)
   822aa:	681b      	ldr	r3, [r3, #0]
   822ac:	b163      	cbz	r3, 822c8 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   822ae:	2309      	movs	r3, #9
   822b0:	9300      	str	r3, [sp, #0]
   822b2:	2300      	movs	r3, #0
   822b4:	9301      	str	r3, [sp, #4]
   822b6:	9302      	str	r3, [sp, #8]
   822b8:	9303      	str	r3, [sp, #12]
   822ba:	4808      	ldr	r0, [pc, #32]	; (822dc <xTimerCreateTimerTask+0x3c>)
   822bc:	4908      	ldr	r1, [pc, #32]	; (822e0 <xTimerCreateTimerTask+0x40>)
   822be:	f44f 7200 	mov.w	r2, #512	; 0x200
   822c2:	4c08      	ldr	r4, [pc, #32]	; (822e4 <xTimerCreateTimerTask+0x44>)
   822c4:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   822c6:	b918      	cbnz	r0, 822d0 <xTimerCreateTimerTask+0x30>
   822c8:	4b07      	ldr	r3, [pc, #28]	; (822e8 <xTimerCreateTimerTask+0x48>)
   822ca:	4798      	blx	r3
   822cc:	bf00      	nop
   822ce:	e7fd      	b.n	822cc <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   822d0:	b004      	add	sp, #16
   822d2:	bd10      	pop	{r4, pc}
   822d4:	00082245 	.word	0x00082245
   822d8:	20078c80 	.word	0x20078c80
   822dc:	00082401 	.word	0x00082401
   822e0:	00086700 	.word	0x00086700
   822e4:	00081889 	.word	0x00081889
   822e8:	00081089 	.word	0x00081089

000822ec <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   822ec:	b510      	push	{r4, lr}
   822ee:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   822f0:	4c10      	ldr	r4, [pc, #64]	; (82334 <xTimerGenericCommand+0x48>)
   822f2:	6824      	ldr	r4, [r4, #0]
   822f4:	b1d4      	cbz	r4, 8232c <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   822f6:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   822f8:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   822fc:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   822fe:	b973      	cbnz	r3, 8231e <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82300:	4b0d      	ldr	r3, [pc, #52]	; (82338 <xTimerGenericCommand+0x4c>)
   82302:	4798      	blx	r3
   82304:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   82306:	4b0b      	ldr	r3, [pc, #44]	; (82334 <xTimerGenericCommand+0x48>)
   82308:	6818      	ldr	r0, [r3, #0]
   8230a:	a901      	add	r1, sp, #4
   8230c:	bf07      	ittee	eq
   8230e:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   82312:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   82314:	2200      	movne	r2, #0
   82316:	4613      	movne	r3, r2
   82318:	4c08      	ldr	r4, [pc, #32]	; (8233c <xTimerGenericCommand+0x50>)
   8231a:	47a0      	blx	r4
   8231c:	e007      	b.n	8232e <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   8231e:	4620      	mov	r0, r4
   82320:	a901      	add	r1, sp, #4
   82322:	461a      	mov	r2, r3
   82324:	2300      	movs	r3, #0
   82326:	4c06      	ldr	r4, [pc, #24]	; (82340 <xTimerGenericCommand+0x54>)
   82328:	47a0      	blx	r4
   8232a:	e000      	b.n	8232e <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   8232c:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   8232e:	b004      	add	sp, #16
   82330:	bd10      	pop	{r4, pc}
   82332:	bf00      	nop
   82334:	20078c80 	.word	0x20078c80
   82338:	00082109 	.word	0x00082109
   8233c:	000814c9 	.word	0x000814c9
   82340:	000815ed 	.word	0x000815ed

00082344 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   82344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82348:	b082      	sub	sp, #8
   8234a:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   8234c:	4b24      	ldr	r3, [pc, #144]	; (823e0 <prvSampleTimeNow+0x9c>)
   8234e:	4798      	blx	r3
   82350:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82352:	4b24      	ldr	r3, [pc, #144]	; (823e4 <prvSampleTimeNow+0xa0>)
   82354:	881b      	ldrh	r3, [r3, #0]
   82356:	4283      	cmp	r3, r0
   82358:	d937      	bls.n	823ca <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8235a:	4e23      	ldr	r6, [pc, #140]	; (823e8 <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8235c:	4f23      	ldr	r7, [pc, #140]	; (823ec <prvSampleTimeNow+0xa8>)
   8235e:	e027      	b.n	823b0 <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82360:	68da      	ldr	r2, [r3, #12]
   82362:	f8b2 a000 	ldrh.w	sl, [r2]
   82366:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   8236a:	68db      	ldr	r3, [r3, #12]
   8236c:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8236e:	1d25      	adds	r5, r4, #4
   82370:	4628      	mov	r0, r5
   82372:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82374:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82376:	4620      	mov	r0, r4
   82378:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8237a:	69e3      	ldr	r3, [r4, #28]
   8237c:	2b01      	cmp	r3, #1
   8237e:	d117      	bne.n	823b0 <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   82380:	8b23      	ldrh	r3, [r4, #24]
   82382:	4453      	add	r3, sl
   82384:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   82386:	4553      	cmp	r3, sl
   82388:	d906      	bls.n	82398 <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   8238a:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   8238c:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   8238e:	6830      	ldr	r0, [r6, #0]
   82390:	4629      	mov	r1, r5
   82392:	4b17      	ldr	r3, [pc, #92]	; (823f0 <prvSampleTimeNow+0xac>)
   82394:	4798      	blx	r3
   82396:	e00b      	b.n	823b0 <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82398:	2300      	movs	r3, #0
   8239a:	9300      	str	r3, [sp, #0]
   8239c:	4620      	mov	r0, r4
   8239e:	4619      	mov	r1, r3
   823a0:	4652      	mov	r2, sl
   823a2:	4c14      	ldr	r4, [pc, #80]	; (823f4 <prvSampleTimeNow+0xb0>)
   823a4:	47a0      	blx	r4
				configASSERT( xResult );
   823a6:	b918      	cbnz	r0, 823b0 <prvSampleTimeNow+0x6c>
   823a8:	4b13      	ldr	r3, [pc, #76]	; (823f8 <prvSampleTimeNow+0xb4>)
   823aa:	4798      	blx	r3
   823ac:	bf00      	nop
   823ae:	e7fd      	b.n	823ac <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   823b0:	6833      	ldr	r3, [r6, #0]
   823b2:	681a      	ldr	r2, [r3, #0]
   823b4:	2a00      	cmp	r2, #0
   823b6:	d1d3      	bne.n	82360 <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   823b8:	4a10      	ldr	r2, [pc, #64]	; (823fc <prvSampleTimeNow+0xb8>)
   823ba:	6811      	ldr	r1, [r2, #0]
   823bc:	480a      	ldr	r0, [pc, #40]	; (823e8 <prvSampleTimeNow+0xa4>)
   823be:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   823c0:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   823c2:	2301      	movs	r3, #1
   823c4:	f8c9 3000 	str.w	r3, [r9]
   823c8:	e002      	b.n	823d0 <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   823ca:	2300      	movs	r3, #0
   823cc:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   823d0:	4b04      	ldr	r3, [pc, #16]	; (823e4 <prvSampleTimeNow+0xa0>)
   823d2:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   823d6:	4640      	mov	r0, r8
   823d8:	b002      	add	sp, #8
   823da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   823de:	bf00      	nop
   823e0:	00081b0d 	.word	0x00081b0d
   823e4:	20078c7c 	.word	0x20078c7c
   823e8:	20078c50 	.word	0x20078c50
   823ec:	00081001 	.word	0x00081001
   823f0:	00080fbd 	.word	0x00080fbd
   823f4:	000822ed 	.word	0x000822ed
   823f8:	00081089 	.word	0x00081089
   823fc:	20078c84 	.word	0x20078c84

00082400 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   82400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82404:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82406:	4d51      	ldr	r5, [pc, #324]	; (8254c <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82408:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8257c <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   8240c:	4b50      	ldr	r3, [pc, #320]	; (82550 <prvTimerTask+0x150>)
   8240e:	681b      	ldr	r3, [r3, #0]
   82410:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   82412:	2a00      	cmp	r2, #0
   82414:	f000 8090 	beq.w	82538 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82418:	68db      	ldr	r3, [r3, #12]
   8241a:	881e      	ldrh	r6, [r3, #0]
   8241c:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   8241e:	4b4d      	ldr	r3, [pc, #308]	; (82554 <prvTimerTask+0x154>)
   82420:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82422:	a803      	add	r0, sp, #12
   82424:	4b4c      	ldr	r3, [pc, #304]	; (82558 <prvTimerTask+0x158>)
   82426:	4798      	blx	r3
   82428:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   8242a:	9b03      	ldr	r3, [sp, #12]
   8242c:	2b00      	cmp	r3, #0
   8242e:	d132      	bne.n	82496 <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   82430:	4286      	cmp	r6, r0
   82432:	d825      	bhi.n	82480 <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   82434:	4b49      	ldr	r3, [pc, #292]	; (8255c <prvTimerTask+0x15c>)
   82436:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82438:	4b45      	ldr	r3, [pc, #276]	; (82550 <prvTimerTask+0x150>)
   8243a:	681b      	ldr	r3, [r3, #0]
   8243c:	68db      	ldr	r3, [r3, #12]
   8243e:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82440:	1d20      	adds	r0, r4, #4
   82442:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82444:	69e3      	ldr	r3, [r4, #28]
   82446:	2b01      	cmp	r3, #1
   82448:	d115      	bne.n	82476 <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   8244a:	8b21      	ldrh	r1, [r4, #24]
   8244c:	4431      	add	r1, r6
   8244e:	4620      	mov	r0, r4
   82450:	b289      	uxth	r1, r1
   82452:	463a      	mov	r2, r7
   82454:	4633      	mov	r3, r6
   82456:	4f42      	ldr	r7, [pc, #264]	; (82560 <prvTimerTask+0x160>)
   82458:	47b8      	blx	r7
   8245a:	2801      	cmp	r0, #1
   8245c:	d10b      	bne.n	82476 <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   8245e:	2300      	movs	r3, #0
   82460:	9300      	str	r3, [sp, #0]
   82462:	4620      	mov	r0, r4
   82464:	4619      	mov	r1, r3
   82466:	4632      	mov	r2, r6
   82468:	4e3e      	ldr	r6, [pc, #248]	; (82564 <prvTimerTask+0x164>)
   8246a:	47b0      	blx	r6
			configASSERT( xResult );
   8246c:	b918      	cbnz	r0, 82476 <prvTimerTask+0x76>
   8246e:	4b3e      	ldr	r3, [pc, #248]	; (82568 <prvTimerTask+0x168>)
   82470:	4798      	blx	r3
   82472:	bf00      	nop
   82474:	e7fd      	b.n	82472 <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82476:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82478:	4620      	mov	r0, r4
   8247a:	4798      	blx	r3
   8247c:	e00d      	b.n	8249a <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   8247e:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82480:	1bf1      	subs	r1, r6, r7
   82482:	6828      	ldr	r0, [r5, #0]
   82484:	b289      	uxth	r1, r1
   82486:	4b39      	ldr	r3, [pc, #228]	; (8256c <prvTimerTask+0x16c>)
   82488:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   8248a:	4b34      	ldr	r3, [pc, #208]	; (8255c <prvTimerTask+0x15c>)
   8248c:	4798      	blx	r3
   8248e:	b920      	cbnz	r0, 8249a <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   82490:	4b37      	ldr	r3, [pc, #220]	; (82570 <prvTimerTask+0x170>)
   82492:	4798      	blx	r3
   82494:	e001      	b.n	8249a <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   82496:	4b31      	ldr	r3, [pc, #196]	; (8255c <prvTimerTask+0x15c>)
   82498:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   8249a:	a802      	add	r0, sp, #8
   8249c:	4b2e      	ldr	r3, [pc, #184]	; (82558 <prvTimerTask+0x158>)
   8249e:	4798      	blx	r3
   824a0:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   824a2:	4e34      	ldr	r6, [pc, #208]	; (82574 <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   824a4:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 82560 <prvTimerTask+0x160>
   824a8:	e03e      	b.n	82528 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   824aa:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   824ac:	b11c      	cbz	r4, 824b6 <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   824ae:	6961      	ldr	r1, [r4, #20]
   824b0:	b109      	cbz	r1, 824b6 <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   824b2:	1d20      	adds	r0, r4, #4
   824b4:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   824b6:	9903      	ldr	r1, [sp, #12]
   824b8:	2902      	cmp	r1, #2
   824ba:	d023      	beq.n	82504 <prvTimerTask+0x104>
   824bc:	2903      	cmp	r1, #3
   824be:	d030      	beq.n	82522 <prvTimerTask+0x122>
   824c0:	2900      	cmp	r1, #0
   824c2:	d131      	bne.n	82528 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   824c4:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   824c8:	8b21      	ldrh	r1, [r4, #24]
   824ca:	4419      	add	r1, r3
   824cc:	4620      	mov	r0, r4
   824ce:	b289      	uxth	r1, r1
   824d0:	463a      	mov	r2, r7
   824d2:	47c8      	blx	r9
   824d4:	2801      	cmp	r0, #1
   824d6:	d127      	bne.n	82528 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   824d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   824da:	4620      	mov	r0, r4
   824dc:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   824de:	69e3      	ldr	r3, [r4, #28]
   824e0:	2b01      	cmp	r3, #1
   824e2:	d121      	bne.n	82528 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   824e4:	8b22      	ldrh	r2, [r4, #24]
   824e6:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   824ea:	441a      	add	r2, r3
   824ec:	2300      	movs	r3, #0
   824ee:	9300      	str	r3, [sp, #0]
   824f0:	4620      	mov	r0, r4
   824f2:	4619      	mov	r1, r3
   824f4:	b292      	uxth	r2, r2
   824f6:	4c1b      	ldr	r4, [pc, #108]	; (82564 <prvTimerTask+0x164>)
   824f8:	47a0      	blx	r4
						configASSERT( xResult );
   824fa:	b9a8      	cbnz	r0, 82528 <prvTimerTask+0x128>
   824fc:	4b1a      	ldr	r3, [pc, #104]	; (82568 <prvTimerTask+0x168>)
   824fe:	4798      	blx	r3
   82500:	bf00      	nop
   82502:	e7fd      	b.n	82500 <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   82504:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82508:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   8250a:	b91b      	cbnz	r3, 82514 <prvTimerTask+0x114>
   8250c:	4b16      	ldr	r3, [pc, #88]	; (82568 <prvTimerTask+0x168>)
   8250e:	4798      	blx	r3
   82510:	bf00      	nop
   82512:	e7fd      	b.n	82510 <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82514:	18f9      	adds	r1, r7, r3
   82516:	4620      	mov	r0, r4
   82518:	b289      	uxth	r1, r1
   8251a:	463a      	mov	r2, r7
   8251c:	463b      	mov	r3, r7
   8251e:	47c8      	blx	r9
   82520:	e002      	b.n	82528 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   82522:	4620      	mov	r0, r4
   82524:	4b14      	ldr	r3, [pc, #80]	; (82578 <prvTimerTask+0x178>)
   82526:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82528:	6828      	ldr	r0, [r5, #0]
   8252a:	a903      	add	r1, sp, #12
   8252c:	2200      	movs	r2, #0
   8252e:	4613      	mov	r3, r2
   82530:	47b0      	blx	r6
   82532:	2800      	cmp	r0, #0
   82534:	d1b9      	bne.n	824aa <prvTimerTask+0xaa>
   82536:	e769      	b.n	8240c <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82538:	4b06      	ldr	r3, [pc, #24]	; (82554 <prvTimerTask+0x154>)
   8253a:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   8253c:	a803      	add	r0, sp, #12
   8253e:	4b06      	ldr	r3, [pc, #24]	; (82558 <prvTimerTask+0x158>)
   82540:	4798      	blx	r3
   82542:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82544:	9b03      	ldr	r3, [sp, #12]
   82546:	2b00      	cmp	r3, #0
   82548:	d099      	beq.n	8247e <prvTimerTask+0x7e>
   8254a:	e7a4      	b.n	82496 <prvTimerTask+0x96>
   8254c:	20078c80 	.word	0x20078c80
   82550:	20078c50 	.word	0x20078c50
   82554:	00081afd 	.word	0x00081afd
   82558:	00082345 	.word	0x00082345
   8255c:	00081c59 	.word	0x00081c59
   82560:	000821f5 	.word	0x000821f5
   82564:	000822ed 	.word	0x000822ed
   82568:	00081089 	.word	0x00081089
   8256c:	000817e1 	.word	0x000817e1
   82570:	00081079 	.word	0x00081079
   82574:	0008167d 	.word	0x0008167d
   82578:	000812a9 	.word	0x000812a9
   8257c:	00081001 	.word	0x00081001

00082580 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   82580:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   82582:	480e      	ldr	r0, [pc, #56]	; (825bc <sysclk_init+0x3c>)
   82584:	4b0e      	ldr	r3, [pc, #56]	; (825c0 <sysclk_init+0x40>)
   82586:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   82588:	2000      	movs	r0, #0
   8258a:	213e      	movs	r1, #62	; 0x3e
   8258c:	4b0d      	ldr	r3, [pc, #52]	; (825c4 <sysclk_init+0x44>)
   8258e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   82590:	4c0d      	ldr	r4, [pc, #52]	; (825c8 <sysclk_init+0x48>)
   82592:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82594:	2800      	cmp	r0, #0
   82596:	d0fc      	beq.n	82592 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82598:	4b0c      	ldr	r3, [pc, #48]	; (825cc <sysclk_init+0x4c>)
   8259a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8259c:	4a0c      	ldr	r2, [pc, #48]	; (825d0 <sysclk_init+0x50>)
   8259e:	4b0d      	ldr	r3, [pc, #52]	; (825d4 <sysclk_init+0x54>)
   825a0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   825a2:	4c0d      	ldr	r4, [pc, #52]	; (825d8 <sysclk_init+0x58>)
   825a4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   825a6:	2800      	cmp	r0, #0
   825a8:	d0fc      	beq.n	825a4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   825aa:	2010      	movs	r0, #16
   825ac:	4b0b      	ldr	r3, [pc, #44]	; (825dc <sysclk_init+0x5c>)
   825ae:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   825b0:	4b0b      	ldr	r3, [pc, #44]	; (825e0 <sysclk_init+0x60>)
   825b2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   825b4:	4801      	ldr	r0, [pc, #4]	; (825bc <sysclk_init+0x3c>)
   825b6:	4b02      	ldr	r3, [pc, #8]	; (825c0 <sysclk_init+0x40>)
   825b8:	4798      	blx	r3
   825ba:	bd10      	pop	{r4, pc}
   825bc:	0501bd00 	.word	0x0501bd00
   825c0:	200700b1 	.word	0x200700b1
   825c4:	00082999 	.word	0x00082999
   825c8:	000829ed 	.word	0x000829ed
   825cc:	000829fd 	.word	0x000829fd
   825d0:	200d3f01 	.word	0x200d3f01
   825d4:	400e0600 	.word	0x400e0600
   825d8:	00082a0d 	.word	0x00082a0d
   825dc:	00082935 	.word	0x00082935
   825e0:	00082b29 	.word	0x00082b29

000825e4 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   825e4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   825e6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   825ea:	4b1a      	ldr	r3, [pc, #104]	; (82654 <board_init+0x70>)
   825ec:	605a      	str	r2, [r3, #4]
   825ee:	200b      	movs	r0, #11
   825f0:	4c19      	ldr	r4, [pc, #100]	; (82658 <board_init+0x74>)
   825f2:	47a0      	blx	r4
   825f4:	200c      	movs	r0, #12
   825f6:	47a0      	blx	r4
   825f8:	200d      	movs	r0, #13
   825fa:	47a0      	blx	r4
   825fc:	200e      	movs	r0, #14
   825fe:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   82600:	203b      	movs	r0, #59	; 0x3b
   82602:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82606:	4c15      	ldr	r4, [pc, #84]	; (8265c <board_init+0x78>)
   82608:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8260a:	2055      	movs	r0, #85	; 0x55
   8260c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82610:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   82612:	2056      	movs	r0, #86	; 0x56
   82614:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   82618:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8261a:	2068      	movs	r0, #104	; 0x68
   8261c:	4910      	ldr	r1, [pc, #64]	; (82660 <board_init+0x7c>)
   8261e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   82620:	205c      	movs	r0, #92	; 0x5c
   82622:	4910      	ldr	r1, [pc, #64]	; (82664 <board_init+0x80>)
   82624:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   82626:	4810      	ldr	r0, [pc, #64]	; (82668 <board_init+0x84>)
   82628:	f44f 7140 	mov.w	r1, #768	; 0x300
   8262c:	4a0f      	ldr	r2, [pc, #60]	; (8266c <board_init+0x88>)
   8262e:	4b10      	ldr	r3, [pc, #64]	; (82670 <board_init+0x8c>)
   82630:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   82632:	2011      	movs	r0, #17
   82634:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82638:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   8263a:	2012      	movs	r0, #18
   8263c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82640:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   82642:	202b      	movs	r0, #43	; 0x2b
   82644:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82648:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8264a:	202a      	movs	r0, #42	; 0x2a
   8264c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82650:	47a0      	blx	r4
   82652:	bd10      	pop	{r4, pc}
   82654:	400e1a50 	.word	0x400e1a50
   82658:	00082a1d 	.word	0x00082a1d
   8265c:	00082719 	.word	0x00082719
   82660:	28000079 	.word	0x28000079
   82664:	28000001 	.word	0x28000001
   82668:	400e0e00 	.word	0x400e0e00
   8266c:	08000001 	.word	0x08000001
   82670:	000827ed 	.word	0x000827ed

00082674 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82674:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   82676:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8267a:	d016      	beq.n	826aa <pio_set_peripheral+0x36>
   8267c:	d804      	bhi.n	82688 <pio_set_peripheral+0x14>
   8267e:	b1c1      	cbz	r1, 826b2 <pio_set_peripheral+0x3e>
   82680:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82684:	d00a      	beq.n	8269c <pio_set_peripheral+0x28>
   82686:	e013      	b.n	826b0 <pio_set_peripheral+0x3c>
   82688:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8268c:	d011      	beq.n	826b2 <pio_set_peripheral+0x3e>
   8268e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82692:	d00e      	beq.n	826b2 <pio_set_peripheral+0x3e>
   82694:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82698:	d10a      	bne.n	826b0 <pio_set_peripheral+0x3c>
   8269a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8269c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8269e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   826a0:	400b      	ands	r3, r1
   826a2:	ea23 0302 	bic.w	r3, r3, r2
   826a6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   826a8:	e002      	b.n	826b0 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   826aa:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   826ac:	4313      	orrs	r3, r2
   826ae:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   826b0:	6042      	str	r2, [r0, #4]
   826b2:	4770      	bx	lr

000826b4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   826b4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   826b6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   826ba:	bf14      	ite	ne
   826bc:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   826be:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   826c0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   826c4:	bf14      	ite	ne
   826c6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   826c8:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   826ca:	f012 0f02 	tst.w	r2, #2
   826ce:	d002      	beq.n	826d6 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   826d0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   826d4:	e004      	b.n	826e0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   826d6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   826da:	bf18      	it	ne
   826dc:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   826e0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   826e2:	6001      	str	r1, [r0, #0]
   826e4:	4770      	bx	lr
   826e6:	bf00      	nop

000826e8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   826e8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   826ea:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   826ec:	9c01      	ldr	r4, [sp, #4]
   826ee:	b10c      	cbz	r4, 826f4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   826f0:	6641      	str	r1, [r0, #100]	; 0x64
   826f2:	e000      	b.n	826f6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   826f4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   826f6:	b10b      	cbz	r3, 826fc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   826f8:	6501      	str	r1, [r0, #80]	; 0x50
   826fa:	e000      	b.n	826fe <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   826fc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   826fe:	b10a      	cbz	r2, 82704 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   82700:	6301      	str	r1, [r0, #48]	; 0x30
   82702:	e000      	b.n	82706 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82704:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   82706:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82708:	6001      	str	r1, [r0, #0]
}
   8270a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8270e:	4770      	bx	lr

00082710 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   82710:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   82712:	4770      	bx	lr

00082714 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   82714:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82716:	4770      	bx	lr

00082718 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   82718:	b570      	push	{r4, r5, r6, lr}
   8271a:	b082      	sub	sp, #8
   8271c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8271e:	0944      	lsrs	r4, r0, #5
   82720:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82724:	f204 7407 	addw	r4, r4, #1799	; 0x707
   82728:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8272a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   8272e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82732:	d030      	beq.n	82796 <pio_configure_pin+0x7e>
   82734:	d806      	bhi.n	82744 <pio_configure_pin+0x2c>
   82736:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8273a:	d00a      	beq.n	82752 <pio_configure_pin+0x3a>
   8273c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82740:	d018      	beq.n	82774 <pio_configure_pin+0x5c>
   82742:	e049      	b.n	827d8 <pio_configure_pin+0xc0>
   82744:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82748:	d030      	beq.n	827ac <pio_configure_pin+0x94>
   8274a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8274e:	d02d      	beq.n	827ac <pio_configure_pin+0x94>
   82750:	e042      	b.n	827d8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82752:	f000 001f 	and.w	r0, r0, #31
   82756:	2401      	movs	r4, #1
   82758:	4084      	lsls	r4, r0
   8275a:	4630      	mov	r0, r6
   8275c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82760:	4622      	mov	r2, r4
   82762:	4b1f      	ldr	r3, [pc, #124]	; (827e0 <pio_configure_pin+0xc8>)
   82764:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82766:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8276a:	bf14      	ite	ne
   8276c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8276e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82770:	2001      	movs	r0, #1
   82772:	e032      	b.n	827da <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82774:	f000 001f 	and.w	r0, r0, #31
   82778:	2401      	movs	r4, #1
   8277a:	4084      	lsls	r4, r0
   8277c:	4630      	mov	r0, r6
   8277e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82782:	4622      	mov	r2, r4
   82784:	4b16      	ldr	r3, [pc, #88]	; (827e0 <pio_configure_pin+0xc8>)
   82786:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82788:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8278c:	bf14      	ite	ne
   8278e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82790:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82792:	2001      	movs	r0, #1
   82794:	e021      	b.n	827da <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   82796:	f000 011f 	and.w	r1, r0, #31
   8279a:	2401      	movs	r4, #1
   8279c:	4630      	mov	r0, r6
   8279e:	fa04 f101 	lsl.w	r1, r4, r1
   827a2:	462a      	mov	r2, r5
   827a4:	4b0f      	ldr	r3, [pc, #60]	; (827e4 <pio_configure_pin+0xcc>)
   827a6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   827a8:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   827aa:	e016      	b.n	827da <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   827ac:	f000 011f 	and.w	r1, r0, #31
   827b0:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   827b2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   827b6:	ea05 0304 	and.w	r3, r5, r4
   827ba:	9300      	str	r3, [sp, #0]
   827bc:	4630      	mov	r0, r6
   827be:	fa04 f101 	lsl.w	r1, r4, r1
   827c2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   827c6:	bf14      	ite	ne
   827c8:	2200      	movne	r2, #0
   827ca:	2201      	moveq	r2, #1
   827cc:	f3c5 0380 	ubfx	r3, r5, #2, #1
   827d0:	4d05      	ldr	r5, [pc, #20]	; (827e8 <pio_configure_pin+0xd0>)
   827d2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   827d4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   827d6:	e000      	b.n	827da <pio_configure_pin+0xc2>

	default:
		return 0;
   827d8:	2000      	movs	r0, #0
	}

	return 1;
}
   827da:	b002      	add	sp, #8
   827dc:	bd70      	pop	{r4, r5, r6, pc}
   827de:	bf00      	nop
   827e0:	00082675 	.word	0x00082675
   827e4:	000826b5 	.word	0x000826b5
   827e8:	000826e9 	.word	0x000826e9

000827ec <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   827ec:	b5f0      	push	{r4, r5, r6, r7, lr}
   827ee:	b083      	sub	sp, #12
   827f0:	4607      	mov	r7, r0
   827f2:	460e      	mov	r6, r1
   827f4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   827f6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   827fa:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   827fe:	d026      	beq.n	8284e <pio_configure_pin_group+0x62>
   82800:	d806      	bhi.n	82810 <pio_configure_pin_group+0x24>
   82802:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82806:	d00a      	beq.n	8281e <pio_configure_pin_group+0x32>
   82808:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   8280c:	d013      	beq.n	82836 <pio_configure_pin_group+0x4a>
   8280e:	e034      	b.n	8287a <pio_configure_pin_group+0x8e>
   82810:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82814:	d01f      	beq.n	82856 <pio_configure_pin_group+0x6a>
   82816:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   8281a:	d01c      	beq.n	82856 <pio_configure_pin_group+0x6a>
   8281c:	e02d      	b.n	8287a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8281e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82822:	4632      	mov	r2, r6
   82824:	4b16      	ldr	r3, [pc, #88]	; (82880 <pio_configure_pin_group+0x94>)
   82826:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82828:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8282c:	bf14      	ite	ne
   8282e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82830:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82832:	2001      	movs	r0, #1
   82834:	e022      	b.n	8287c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   82836:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8283a:	4632      	mov	r2, r6
   8283c:	4b10      	ldr	r3, [pc, #64]	; (82880 <pio_configure_pin_group+0x94>)
   8283e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82840:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82844:	bf14      	ite	ne
   82846:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82848:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8284a:	2001      	movs	r0, #1
   8284c:	e016      	b.n	8287c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8284e:	4b0d      	ldr	r3, [pc, #52]	; (82884 <pio_configure_pin_group+0x98>)
   82850:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82852:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   82854:	e012      	b.n	8287c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82856:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8285a:	f005 0301 	and.w	r3, r5, #1
   8285e:	9300      	str	r3, [sp, #0]
   82860:	4638      	mov	r0, r7
   82862:	4631      	mov	r1, r6
   82864:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82868:	bf14      	ite	ne
   8286a:	2200      	movne	r2, #0
   8286c:	2201      	moveq	r2, #1
   8286e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82872:	4c05      	ldr	r4, [pc, #20]	; (82888 <pio_configure_pin_group+0x9c>)
   82874:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   82876:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   82878:	e000      	b.n	8287c <pio_configure_pin_group+0x90>

	default:
		return 0;
   8287a:	2000      	movs	r0, #0
	}

	return 1;
}
   8287c:	b003      	add	sp, #12
   8287e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82880:	00082675 	.word	0x00082675
   82884:	000826b5 	.word	0x000826b5
   82888:	000826e9 	.word	0x000826e9

0008288c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8288c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82890:	4604      	mov	r4, r0
   82892:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   82894:	4b10      	ldr	r3, [pc, #64]	; (828d8 <pio_handler_process+0x4c>)
   82896:	4798      	blx	r3
   82898:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8289a:	4620      	mov	r0, r4
   8289c:	4b0f      	ldr	r3, [pc, #60]	; (828dc <pio_handler_process+0x50>)
   8289e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   828a0:	4005      	ands	r5, r0
   828a2:	d017      	beq.n	828d4 <pio_handler_process+0x48>
   828a4:	4f0e      	ldr	r7, [pc, #56]	; (828e0 <pio_handler_process+0x54>)
   828a6:	f107 040c 	add.w	r4, r7, #12
   828aa:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   828ac:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   828b0:	42b3      	cmp	r3, r6
   828b2:	d10a      	bne.n	828ca <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   828b4:	f854 1c08 	ldr.w	r1, [r4, #-8]
   828b8:	4229      	tst	r1, r5
   828ba:	d006      	beq.n	828ca <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   828bc:	6823      	ldr	r3, [r4, #0]
   828be:	4630      	mov	r0, r6
   828c0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   828c2:	f854 3c08 	ldr.w	r3, [r4, #-8]
   828c6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   828ca:	42bc      	cmp	r4, r7
   828cc:	d002      	beq.n	828d4 <pio_handler_process+0x48>
   828ce:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   828d0:	2d00      	cmp	r5, #0
   828d2:	d1eb      	bne.n	828ac <pio_handler_process+0x20>
   828d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828d8:	00082711 	.word	0x00082711
   828dc:	00082715 	.word	0x00082715
   828e0:	20078c88 	.word	0x20078c88

000828e4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   828e4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   828e6:	4802      	ldr	r0, [pc, #8]	; (828f0 <PIOA_Handler+0xc>)
   828e8:	210b      	movs	r1, #11
   828ea:	4b02      	ldr	r3, [pc, #8]	; (828f4 <PIOA_Handler+0x10>)
   828ec:	4798      	blx	r3
   828ee:	bd08      	pop	{r3, pc}
   828f0:	400e0e00 	.word	0x400e0e00
   828f4:	0008288d 	.word	0x0008288d

000828f8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   828f8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   828fa:	4802      	ldr	r0, [pc, #8]	; (82904 <PIOB_Handler+0xc>)
   828fc:	210c      	movs	r1, #12
   828fe:	4b02      	ldr	r3, [pc, #8]	; (82908 <PIOB_Handler+0x10>)
   82900:	4798      	blx	r3
   82902:	bd08      	pop	{r3, pc}
   82904:	400e1000 	.word	0x400e1000
   82908:	0008288d 	.word	0x0008288d

0008290c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8290c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8290e:	4802      	ldr	r0, [pc, #8]	; (82918 <PIOC_Handler+0xc>)
   82910:	210d      	movs	r1, #13
   82912:	4b02      	ldr	r3, [pc, #8]	; (8291c <PIOC_Handler+0x10>)
   82914:	4798      	blx	r3
   82916:	bd08      	pop	{r3, pc}
   82918:	400e1200 	.word	0x400e1200
   8291c:	0008288d 	.word	0x0008288d

00082920 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82920:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82922:	4802      	ldr	r0, [pc, #8]	; (8292c <PIOD_Handler+0xc>)
   82924:	210e      	movs	r1, #14
   82926:	4b02      	ldr	r3, [pc, #8]	; (82930 <PIOD_Handler+0x10>)
   82928:	4798      	blx	r3
   8292a:	bd08      	pop	{r3, pc}
   8292c:	400e1400 	.word	0x400e1400
   82930:	0008288d 	.word	0x0008288d

00082934 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82934:	4b17      	ldr	r3, [pc, #92]	; (82994 <pmc_switch_mck_to_pllack+0x60>)
   82936:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82938:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8293c:	4310      	orrs	r0, r2
   8293e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82940:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82942:	f013 0f08 	tst.w	r3, #8
   82946:	d109      	bne.n	8295c <pmc_switch_mck_to_pllack+0x28>
   82948:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8294c:	4911      	ldr	r1, [pc, #68]	; (82994 <pmc_switch_mck_to_pllack+0x60>)
   8294e:	e001      	b.n	82954 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82950:	3b01      	subs	r3, #1
   82952:	d019      	beq.n	82988 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82954:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82956:	f012 0f08 	tst.w	r2, #8
   8295a:	d0f9      	beq.n	82950 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8295c:	4b0d      	ldr	r3, [pc, #52]	; (82994 <pmc_switch_mck_to_pllack+0x60>)
   8295e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82960:	f022 0203 	bic.w	r2, r2, #3
   82964:	f042 0202 	orr.w	r2, r2, #2
   82968:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8296a:	6e98      	ldr	r0, [r3, #104]	; 0x68
   8296c:	f010 0008 	ands.w	r0, r0, #8
   82970:	d10c      	bne.n	8298c <pmc_switch_mck_to_pllack+0x58>
   82972:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82976:	4907      	ldr	r1, [pc, #28]	; (82994 <pmc_switch_mck_to_pllack+0x60>)
   82978:	e001      	b.n	8297e <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8297a:	3b01      	subs	r3, #1
   8297c:	d008      	beq.n	82990 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8297e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82980:	f012 0f08 	tst.w	r2, #8
   82984:	d0f9      	beq.n	8297a <pmc_switch_mck_to_pllack+0x46>
   82986:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82988:	2001      	movs	r0, #1
   8298a:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   8298c:	2000      	movs	r0, #0
   8298e:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   82990:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   82992:	4770      	bx	lr
   82994:	400e0600 	.word	0x400e0600

00082998 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82998:	b138      	cbz	r0, 829aa <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8299a:	4911      	ldr	r1, [pc, #68]	; (829e0 <pmc_switch_mainck_to_xtal+0x48>)
   8299c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8299e:	4a11      	ldr	r2, [pc, #68]	; (829e4 <pmc_switch_mainck_to_xtal+0x4c>)
   829a0:	401a      	ands	r2, r3
   829a2:	4b11      	ldr	r3, [pc, #68]	; (829e8 <pmc_switch_mainck_to_xtal+0x50>)
   829a4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   829a6:	620b      	str	r3, [r1, #32]
   829a8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   829aa:	4a0d      	ldr	r2, [pc, #52]	; (829e0 <pmc_switch_mainck_to_xtal+0x48>)
   829ac:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   829ae:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   829b2:	f023 0303 	bic.w	r3, r3, #3
   829b6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   829ba:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   829be:	0209      	lsls	r1, r1, #8
   829c0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   829c2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   829c4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   829c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   829c8:	f013 0f01 	tst.w	r3, #1
   829cc:	d0fb      	beq.n	829c6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   829ce:	4a04      	ldr	r2, [pc, #16]	; (829e0 <pmc_switch_mainck_to_xtal+0x48>)
   829d0:	6a13      	ldr	r3, [r2, #32]
   829d2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   829d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   829da:	6213      	str	r3, [r2, #32]
   829dc:	4770      	bx	lr
   829de:	bf00      	nop
   829e0:	400e0600 	.word	0x400e0600
   829e4:	fec8fffc 	.word	0xfec8fffc
   829e8:	01370002 	.word	0x01370002

000829ec <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   829ec:	4b02      	ldr	r3, [pc, #8]	; (829f8 <pmc_osc_is_ready_mainck+0xc>)
   829ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   829f0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   829f4:	4770      	bx	lr
   829f6:	bf00      	nop
   829f8:	400e0600 	.word	0x400e0600

000829fc <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   829fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82a00:	4b01      	ldr	r3, [pc, #4]	; (82a08 <pmc_disable_pllack+0xc>)
   82a02:	629a      	str	r2, [r3, #40]	; 0x28
   82a04:	4770      	bx	lr
   82a06:	bf00      	nop
   82a08:	400e0600 	.word	0x400e0600

00082a0c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   82a0c:	4b02      	ldr	r3, [pc, #8]	; (82a18 <pmc_is_locked_pllack+0xc>)
   82a0e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82a10:	f000 0002 	and.w	r0, r0, #2
   82a14:	4770      	bx	lr
   82a16:	bf00      	nop
   82a18:	400e0600 	.word	0x400e0600

00082a1c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   82a1c:	282c      	cmp	r0, #44	; 0x2c
   82a1e:	d820      	bhi.n	82a62 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82a20:	281f      	cmp	r0, #31
   82a22:	d80d      	bhi.n	82a40 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82a24:	4b12      	ldr	r3, [pc, #72]	; (82a70 <pmc_enable_periph_clk+0x54>)
   82a26:	699a      	ldr	r2, [r3, #24]
   82a28:	2301      	movs	r3, #1
   82a2a:	4083      	lsls	r3, r0
   82a2c:	401a      	ands	r2, r3
   82a2e:	4293      	cmp	r3, r2
   82a30:	d019      	beq.n	82a66 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82a32:	2301      	movs	r3, #1
   82a34:	fa03 f000 	lsl.w	r0, r3, r0
   82a38:	4b0d      	ldr	r3, [pc, #52]	; (82a70 <pmc_enable_periph_clk+0x54>)
   82a3a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82a3c:	2000      	movs	r0, #0
   82a3e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82a40:	4b0b      	ldr	r3, [pc, #44]	; (82a70 <pmc_enable_periph_clk+0x54>)
   82a42:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   82a46:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82a48:	2301      	movs	r3, #1
   82a4a:	4083      	lsls	r3, r0
   82a4c:	401a      	ands	r2, r3
   82a4e:	4293      	cmp	r3, r2
   82a50:	d00b      	beq.n	82a6a <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   82a52:	2301      	movs	r3, #1
   82a54:	fa03 f000 	lsl.w	r0, r3, r0
   82a58:	4b05      	ldr	r3, [pc, #20]	; (82a70 <pmc_enable_periph_clk+0x54>)
   82a5a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   82a5e:	2000      	movs	r0, #0
   82a60:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   82a62:	2001      	movs	r0, #1
   82a64:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82a66:	2000      	movs	r0, #0
   82a68:	4770      	bx	lr
   82a6a:	2000      	movs	r0, #0
}
   82a6c:	4770      	bx	lr
   82a6e:	bf00      	nop
   82a70:	400e0600 	.word	0x400e0600

00082a74 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82a74:	e7fe      	b.n	82a74 <Dummy_Handler>
   82a76:	bf00      	nop

00082a78 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82a78:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   82a7a:	4b1e      	ldr	r3, [pc, #120]	; (82af4 <Reset_Handler+0x7c>)
   82a7c:	4a1e      	ldr	r2, [pc, #120]	; (82af8 <Reset_Handler+0x80>)
   82a7e:	429a      	cmp	r2, r3
   82a80:	d003      	beq.n	82a8a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   82a82:	4b1e      	ldr	r3, [pc, #120]	; (82afc <Reset_Handler+0x84>)
   82a84:	4a1b      	ldr	r2, [pc, #108]	; (82af4 <Reset_Handler+0x7c>)
   82a86:	429a      	cmp	r2, r3
   82a88:	d304      	bcc.n	82a94 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82a8a:	4b1d      	ldr	r3, [pc, #116]	; (82b00 <Reset_Handler+0x88>)
   82a8c:	4a1d      	ldr	r2, [pc, #116]	; (82b04 <Reset_Handler+0x8c>)
   82a8e:	429a      	cmp	r2, r3
   82a90:	d30f      	bcc.n	82ab2 <Reset_Handler+0x3a>
   82a92:	e01a      	b.n	82aca <Reset_Handler+0x52>
   82a94:	4b1c      	ldr	r3, [pc, #112]	; (82b08 <Reset_Handler+0x90>)
   82a96:	4c1d      	ldr	r4, [pc, #116]	; (82b0c <Reset_Handler+0x94>)
   82a98:	1ae4      	subs	r4, r4, r3
   82a9a:	f024 0403 	bic.w	r4, r4, #3
   82a9e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82aa0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   82aa2:	4814      	ldr	r0, [pc, #80]	; (82af4 <Reset_Handler+0x7c>)
   82aa4:	4914      	ldr	r1, [pc, #80]	; (82af8 <Reset_Handler+0x80>)
   82aa6:	585a      	ldr	r2, [r3, r1]
   82aa8:	501a      	str	r2, [r3, r0]
   82aaa:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82aac:	42a3      	cmp	r3, r4
   82aae:	d1fa      	bne.n	82aa6 <Reset_Handler+0x2e>
   82ab0:	e7eb      	b.n	82a8a <Reset_Handler+0x12>
   82ab2:	4b17      	ldr	r3, [pc, #92]	; (82b10 <Reset_Handler+0x98>)
   82ab4:	4917      	ldr	r1, [pc, #92]	; (82b14 <Reset_Handler+0x9c>)
   82ab6:	1ac9      	subs	r1, r1, r3
   82ab8:	f021 0103 	bic.w	r1, r1, #3
   82abc:	1d1a      	adds	r2, r3, #4
   82abe:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   82ac0:	2200      	movs	r2, #0
   82ac2:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82ac6:	428b      	cmp	r3, r1
   82ac8:	d1fb      	bne.n	82ac2 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82aca:	4a13      	ldr	r2, [pc, #76]	; (82b18 <Reset_Handler+0xa0>)
   82acc:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82ad0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82ad4:	4911      	ldr	r1, [pc, #68]	; (82b1c <Reset_Handler+0xa4>)
   82ad6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82ad8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82adc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82ae0:	d203      	bcs.n	82aea <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82ae2:	688a      	ldr	r2, [r1, #8]
   82ae4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82ae8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82aea:	4b0d      	ldr	r3, [pc, #52]	; (82b20 <Reset_Handler+0xa8>)
   82aec:	4798      	blx	r3

	/* Branch to main function */
	main();
   82aee:	4b0d      	ldr	r3, [pc, #52]	; (82b24 <Reset_Handler+0xac>)
   82af0:	4798      	blx	r3
   82af2:	e7fe      	b.n	82af2 <Reset_Handler+0x7a>
   82af4:	20070000 	.word	0x20070000
   82af8:	000867fc 	.word	0x000867fc
   82afc:	200709fc 	.word	0x200709fc
   82b00:	20078d60 	.word	0x20078d60
   82b04:	20070a00 	.word	0x20070a00
   82b08:	20070004 	.word	0x20070004
   82b0c:	200709ff 	.word	0x200709ff
   82b10:	200709fc 	.word	0x200709fc
   82b14:	20078d5b 	.word	0x20078d5b
   82b18:	00080000 	.word	0x00080000
   82b1c:	e000ed00 	.word	0xe000ed00
   82b20:	0008356d 	.word	0x0008356d
   82b24:	00082cb1 	.word	0x00082cb1

00082b28 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82b28:	4b3e      	ldr	r3, [pc, #248]	; (82c24 <SystemCoreClockUpdate+0xfc>)
   82b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82b2c:	f003 0303 	and.w	r3, r3, #3
   82b30:	2b03      	cmp	r3, #3
   82b32:	d85f      	bhi.n	82bf4 <SystemCoreClockUpdate+0xcc>
   82b34:	e8df f003 	tbb	[pc, r3]
   82b38:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82b3c:	4b3a      	ldr	r3, [pc, #232]	; (82c28 <SystemCoreClockUpdate+0x100>)
   82b3e:	695b      	ldr	r3, [r3, #20]
   82b40:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82b44:	bf14      	ite	ne
   82b46:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82b4a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82b4e:	4b37      	ldr	r3, [pc, #220]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82b50:	601a      	str	r2, [r3, #0]
   82b52:	e04f      	b.n	82bf4 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82b54:	4b33      	ldr	r3, [pc, #204]	; (82c24 <SystemCoreClockUpdate+0xfc>)
   82b56:	6a1b      	ldr	r3, [r3, #32]
   82b58:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82b5c:	d003      	beq.n	82b66 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82b5e:	4a34      	ldr	r2, [pc, #208]	; (82c30 <SystemCoreClockUpdate+0x108>)
   82b60:	4b32      	ldr	r3, [pc, #200]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82b62:	601a      	str	r2, [r3, #0]
   82b64:	e046      	b.n	82bf4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82b66:	4a33      	ldr	r2, [pc, #204]	; (82c34 <SystemCoreClockUpdate+0x10c>)
   82b68:	4b30      	ldr	r3, [pc, #192]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82b6a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82b6c:	4b2d      	ldr	r3, [pc, #180]	; (82c24 <SystemCoreClockUpdate+0xfc>)
   82b6e:	6a1b      	ldr	r3, [r3, #32]
   82b70:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82b74:	2b10      	cmp	r3, #16
   82b76:	d002      	beq.n	82b7e <SystemCoreClockUpdate+0x56>
   82b78:	2b20      	cmp	r3, #32
   82b7a:	d004      	beq.n	82b86 <SystemCoreClockUpdate+0x5e>
   82b7c:	e03a      	b.n	82bf4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82b7e:	4a2e      	ldr	r2, [pc, #184]	; (82c38 <SystemCoreClockUpdate+0x110>)
   82b80:	4b2a      	ldr	r3, [pc, #168]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82b82:	601a      	str	r2, [r3, #0]
				break;
   82b84:	e036      	b.n	82bf4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82b86:	4a2a      	ldr	r2, [pc, #168]	; (82c30 <SystemCoreClockUpdate+0x108>)
   82b88:	4b28      	ldr	r3, [pc, #160]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82b8a:	601a      	str	r2, [r3, #0]
				break;
   82b8c:	e032      	b.n	82bf4 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82b8e:	4b25      	ldr	r3, [pc, #148]	; (82c24 <SystemCoreClockUpdate+0xfc>)
   82b90:	6a1b      	ldr	r3, [r3, #32]
   82b92:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82b96:	d003      	beq.n	82ba0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82b98:	4a25      	ldr	r2, [pc, #148]	; (82c30 <SystemCoreClockUpdate+0x108>)
   82b9a:	4b24      	ldr	r3, [pc, #144]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82b9c:	601a      	str	r2, [r3, #0]
   82b9e:	e012      	b.n	82bc6 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82ba0:	4a24      	ldr	r2, [pc, #144]	; (82c34 <SystemCoreClockUpdate+0x10c>)
   82ba2:	4b22      	ldr	r3, [pc, #136]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82ba4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82ba6:	4b1f      	ldr	r3, [pc, #124]	; (82c24 <SystemCoreClockUpdate+0xfc>)
   82ba8:	6a1b      	ldr	r3, [r3, #32]
   82baa:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82bae:	2b10      	cmp	r3, #16
   82bb0:	d002      	beq.n	82bb8 <SystemCoreClockUpdate+0x90>
   82bb2:	2b20      	cmp	r3, #32
   82bb4:	d004      	beq.n	82bc0 <SystemCoreClockUpdate+0x98>
   82bb6:	e006      	b.n	82bc6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   82bb8:	4a1f      	ldr	r2, [pc, #124]	; (82c38 <SystemCoreClockUpdate+0x110>)
   82bba:	4b1c      	ldr	r3, [pc, #112]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82bbc:	601a      	str	r2, [r3, #0]
				break;
   82bbe:	e002      	b.n	82bc6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82bc0:	4a1b      	ldr	r2, [pc, #108]	; (82c30 <SystemCoreClockUpdate+0x108>)
   82bc2:	4b1a      	ldr	r3, [pc, #104]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82bc4:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   82bc6:	4b17      	ldr	r3, [pc, #92]	; (82c24 <SystemCoreClockUpdate+0xfc>)
   82bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82bca:	f003 0303 	and.w	r3, r3, #3
   82bce:	2b02      	cmp	r3, #2
   82bd0:	d10d      	bne.n	82bee <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82bd2:	4b14      	ldr	r3, [pc, #80]	; (82c24 <SystemCoreClockUpdate+0xfc>)
   82bd4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82bd6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82bd8:	4b14      	ldr	r3, [pc, #80]	; (82c2c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82bda:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82bde:	681a      	ldr	r2, [r3, #0]
   82be0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82be4:	b2c9      	uxtb	r1, r1
   82be6:	fbb2 f2f1 	udiv	r2, r2, r1
   82bea:	601a      	str	r2, [r3, #0]
   82bec:	e002      	b.n	82bf4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82bee:	4a13      	ldr	r2, [pc, #76]	; (82c3c <SystemCoreClockUpdate+0x114>)
   82bf0:	4b0e      	ldr	r3, [pc, #56]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82bf2:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82bf4:	4b0b      	ldr	r3, [pc, #44]	; (82c24 <SystemCoreClockUpdate+0xfc>)
   82bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82bf8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82bfc:	2b70      	cmp	r3, #112	; 0x70
   82bfe:	d107      	bne.n	82c10 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82c00:	4b0a      	ldr	r3, [pc, #40]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82c02:	681a      	ldr	r2, [r3, #0]
   82c04:	490e      	ldr	r1, [pc, #56]	; (82c40 <SystemCoreClockUpdate+0x118>)
   82c06:	fba1 0202 	umull	r0, r2, r1, r2
   82c0a:	0852      	lsrs	r2, r2, #1
   82c0c:	601a      	str	r2, [r3, #0]
   82c0e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82c10:	4b04      	ldr	r3, [pc, #16]	; (82c24 <SystemCoreClockUpdate+0xfc>)
   82c12:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82c14:	4b05      	ldr	r3, [pc, #20]	; (82c2c <SystemCoreClockUpdate+0x104>)
   82c16:	f3c1 1102 	ubfx	r1, r1, #4, #3
   82c1a:	681a      	ldr	r2, [r3, #0]
   82c1c:	40ca      	lsrs	r2, r1
   82c1e:	601a      	str	r2, [r3, #0]
   82c20:	4770      	bx	lr
   82c22:	bf00      	nop
   82c24:	400e0600 	.word	0x400e0600
   82c28:	400e1a10 	.word	0x400e1a10
   82c2c:	20070194 	.word	0x20070194
   82c30:	00b71b00 	.word	0x00b71b00
   82c34:	003d0900 	.word	0x003d0900
   82c38:	007a1200 	.word	0x007a1200
   82c3c:	0e4e1c00 	.word	0x0e4e1c00
   82c40:	aaaaaaab 	.word	0xaaaaaaab

00082c44 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82c44:	4b09      	ldr	r3, [pc, #36]	; (82c6c <_sbrk+0x28>)
   82c46:	681b      	ldr	r3, [r3, #0]
   82c48:	b913      	cbnz	r3, 82c50 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82c4a:	4a09      	ldr	r2, [pc, #36]	; (82c70 <_sbrk+0x2c>)
   82c4c:	4b07      	ldr	r3, [pc, #28]	; (82c6c <_sbrk+0x28>)
   82c4e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82c50:	4b06      	ldr	r3, [pc, #24]	; (82c6c <_sbrk+0x28>)
   82c52:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82c54:	181a      	adds	r2, r3, r0
   82c56:	4907      	ldr	r1, [pc, #28]	; (82c74 <_sbrk+0x30>)
   82c58:	4291      	cmp	r1, r2
   82c5a:	db04      	blt.n	82c66 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82c5c:	4610      	mov	r0, r2
   82c5e:	4a03      	ldr	r2, [pc, #12]	; (82c6c <_sbrk+0x28>)
   82c60:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82c62:	4618      	mov	r0, r3
   82c64:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82c66:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   82c6a:	4770      	bx	lr
   82c6c:	20078cf8 	.word	0x20078cf8
   82c70:	2007ad60 	.word	0x2007ad60
   82c74:	20087ffc 	.word	0x20087ffc

00082c78 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82c78:	f04f 30ff 	mov.w	r0, #4294967295
   82c7c:	4770      	bx	lr
   82c7e:	bf00      	nop

00082c80 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82c80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   82c84:	604b      	str	r3, [r1, #4]

	return 0;
}
   82c86:	2000      	movs	r0, #0
   82c88:	4770      	bx	lr
   82c8a:	bf00      	nop

00082c8c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   82c8c:	2001      	movs	r0, #1
   82c8e:	4770      	bx	lr

00082c90 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82c90:	2000      	movs	r0, #0
   82c92:	4770      	bx	lr

00082c94 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
   82c94:	b510      	push	{r4, lr}
   82c96:	200b      	movs	r0, #11
   82c98:	4c04      	ldr	r4, [pc, #16]	; (82cac <ioport_init+0x18>)
   82c9a:	47a0      	blx	r4
   82c9c:	200c      	movs	r0, #12
   82c9e:	47a0      	blx	r4
   82ca0:	200d      	movs	r0, #13
   82ca2:	47a0      	blx	r4
   82ca4:	200e      	movs	r0, #14
   82ca6:	47a0      	blx	r4
   82ca8:	bd10      	pop	{r4, pc}
   82caa:	bf00      	nop
   82cac:	00082a1d 	.word	0x00082a1d

00082cb0 <main>:
// }



int main (void)
{
   82cb0:	b510      	push	{r4, lr}
   82cb2:	b084      	sub	sp, #16
	board_init();
   82cb4:	4b20      	ldr	r3, [pc, #128]	; (82d38 <main+0x88>)
   82cb6:	4798      	blx	r3
	sysclk_init();
   82cb8:	4b20      	ldr	r3, [pc, #128]	; (82d3c <main+0x8c>)
   82cba:	4798      	blx	r3
	ioport_init();
   82cbc:	4c20      	ldr	r4, [pc, #128]	; (82d40 <main+0x90>)
   82cbe:	47a0      	blx	r4
	delayInit();
   82cc0:	4b20      	ldr	r3, [pc, #128]	; (82d44 <main+0x94>)
   82cc2:	4798      	blx	r3
	ioport_init();
   82cc4:	47a0      	blx	r4
	configure_console();
   82cc6:	4b20      	ldr	r3, [pc, #128]	; (82d48 <main+0x98>)
   82cc8:	4798      	blx	r3
	init_sensor();
   82cca:	4b20      	ldr	r3, [pc, #128]	; (82d4c <main+0x9c>)
   82ccc:	4798      	blx	r3
	initMotor();
   82cce:	4b20      	ldr	r3, [pc, #128]	; (82d50 <main+0xa0>)
   82cd0:	4798      	blx	r3
	init_twi_functions();
   82cd2:	4b20      	ldr	r3, [pc, #128]	; (82d54 <main+0xa4>)
   82cd4:	4798      	blx	r3
	na_sendstatus(SOCKETXY);			// hämtar info om strumpan
   82cd6:	2052      	movs	r0, #82	; 0x52
   82cd8:	4b1f      	ldr	r3, [pc, #124]	; (82d58 <main+0xa8>)
   82cda:	4798      	blx	r3
	pa_sendstatus(TWI_CMD_ARM_INIT,0);	// hämtar info om armen
   82cdc:	2020      	movs	r0, #32
   82cde:	2100      	movs	r1, #0
   82ce0:	4b1e      	ldr	r3, [pc, #120]	; (82d5c <main+0xac>)
   82ce2:	4798      	blx	r3
	//initDrive();
	//initRegulator();
				
	

	printf("\nInit ok");
   82ce4:	481e      	ldr	r0, [pc, #120]	; (82d60 <main+0xb0>)
   82ce6:	4b1f      	ldr	r3, [pc, #124]	; (82d64 <main+0xb4>)
   82ce8:	4798      	blx	r3
	

		
		if (xTaskCreate(task_Regulate, (const signed char * const) "REGULATOR", TASK_REGULATE_STACK_SIZE, NULL, TASK_REGULATE_STACK_PRIORITY, NULL) != pdPASS) {
   82cea:	2303      	movs	r3, #3
   82cec:	9300      	str	r3, [sp, #0]
   82cee:	2300      	movs	r3, #0
   82cf0:	9301      	str	r3, [sp, #4]
   82cf2:	9302      	str	r3, [sp, #8]
   82cf4:	9303      	str	r3, [sp, #12]
   82cf6:	481c      	ldr	r0, [pc, #112]	; (82d68 <main+0xb8>)
   82cf8:	491c      	ldr	r1, [pc, #112]	; (82d6c <main+0xbc>)
   82cfa:	f44f 7280 	mov.w	r2, #256	; 0x100
   82cfe:	4c1c      	ldr	r4, [pc, #112]	; (82d70 <main+0xc0>)
   82d00:	47a0      	blx	r4
   82d02:	2801      	cmp	r0, #1
   82d04:	d002      	beq.n	82d0c <main+0x5c>
			printf("Failed the Regulator Task\r\n");
   82d06:	481b      	ldr	r0, [pc, #108]	; (82d74 <main+0xc4>)
   82d08:	4b16      	ldr	r3, [pc, #88]	; (82d64 <main+0xb4>)
   82d0a:	4798      	blx	r3
		}
 		
		if (xTaskCreate(task_Navigation, (const signed char * const) "ULTRALJUD SENSOR", TASK_NAVIGATION_STACK_SIZE, NULL, TASK_NAVIGATION_STACK_PRIORITY, NULL) != pdPASS) {
   82d0c:	2305      	movs	r3, #5
   82d0e:	9300      	str	r3, [sp, #0]
   82d10:	2300      	movs	r3, #0
   82d12:	9301      	str	r3, [sp, #4]
   82d14:	9302      	str	r3, [sp, #8]
   82d16:	9303      	str	r3, [sp, #12]
   82d18:	4817      	ldr	r0, [pc, #92]	; (82d78 <main+0xc8>)
   82d1a:	4918      	ldr	r1, [pc, #96]	; (82d7c <main+0xcc>)
   82d1c:	f44f 7280 	mov.w	r2, #256	; 0x100
   82d20:	4c13      	ldr	r4, [pc, #76]	; (82d70 <main+0xc0>)
   82d22:	47a0      	blx	r4
   82d24:	2801      	cmp	r0, #1
   82d26:	d002      	beq.n	82d2e <main+0x7e>
			printf("Failed the UltraDistance Sensor Task\r\n");
   82d28:	4815      	ldr	r0, [pc, #84]	; (82d80 <main+0xd0>)
   82d2a:	4b0e      	ldr	r3, [pc, #56]	; (82d64 <main+0xb4>)
   82d2c:	4798      	blx	r3
		}
		
		
		vTaskStartScheduler();
   82d2e:	4b15      	ldr	r3, [pc, #84]	; (82d84 <main+0xd4>)
   82d30:	4798      	blx	r3
		
		

}
   82d32:	2000      	movs	r0, #0
   82d34:	b004      	add	sp, #16
   82d36:	bd10      	pop	{r4, pc}
   82d38:	000825e5 	.word	0x000825e5
   82d3c:	00082581 	.word	0x00082581
   82d40:	00082c95 	.word	0x00082c95
   82d44:	00080e9d 	.word	0x00080e9d
   82d48:	00080de1 	.word	0x00080de1
   82d4c:	000807b9 	.word	0x000807b9
   82d50:	00080f15 	.word	0x00080f15
   82d54:	00080149 	.word	0x00080149
   82d58:	0008029d 	.word	0x0008029d
   82d5c:	00080391 	.word	0x00080391
   82d60:	00086708 	.word	0x00086708
   82d64:	000835bd 	.word	0x000835bd
   82d68:	000808c5 	.word	0x000808c5
   82d6c:	00086714 	.word	0x00086714
   82d70:	00081889 	.word	0x00081889
   82d74:	00086720 	.word	0x00086720
   82d78:	000806b9 	.word	0x000806b9
   82d7c:	0008673c 	.word	0x0008673c
   82d80:	00086750 	.word	0x00086750
   82d84:	00081a91 	.word	0x00081a91

00082d88 <__aeabi_drsub>:
   82d88:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82d8c:	e002      	b.n	82d94 <__adddf3>
   82d8e:	bf00      	nop

00082d90 <__aeabi_dsub>:
   82d90:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082d94 <__adddf3>:
   82d94:	b530      	push	{r4, r5, lr}
   82d96:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82d9a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82d9e:	ea94 0f05 	teq	r4, r5
   82da2:	bf08      	it	eq
   82da4:	ea90 0f02 	teqeq	r0, r2
   82da8:	bf1f      	itttt	ne
   82daa:	ea54 0c00 	orrsne.w	ip, r4, r0
   82dae:	ea55 0c02 	orrsne.w	ip, r5, r2
   82db2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82db6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82dba:	f000 80e2 	beq.w	82f82 <__adddf3+0x1ee>
   82dbe:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82dc2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82dc6:	bfb8      	it	lt
   82dc8:	426d      	neglt	r5, r5
   82dca:	dd0c      	ble.n	82de6 <__adddf3+0x52>
   82dcc:	442c      	add	r4, r5
   82dce:	ea80 0202 	eor.w	r2, r0, r2
   82dd2:	ea81 0303 	eor.w	r3, r1, r3
   82dd6:	ea82 0000 	eor.w	r0, r2, r0
   82dda:	ea83 0101 	eor.w	r1, r3, r1
   82dde:	ea80 0202 	eor.w	r2, r0, r2
   82de2:	ea81 0303 	eor.w	r3, r1, r3
   82de6:	2d36      	cmp	r5, #54	; 0x36
   82de8:	bf88      	it	hi
   82dea:	bd30      	pophi	{r4, r5, pc}
   82dec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82df0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82df4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82df8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82dfc:	d002      	beq.n	82e04 <__adddf3+0x70>
   82dfe:	4240      	negs	r0, r0
   82e00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82e04:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82e08:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82e0c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82e10:	d002      	beq.n	82e18 <__adddf3+0x84>
   82e12:	4252      	negs	r2, r2
   82e14:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82e18:	ea94 0f05 	teq	r4, r5
   82e1c:	f000 80a7 	beq.w	82f6e <__adddf3+0x1da>
   82e20:	f1a4 0401 	sub.w	r4, r4, #1
   82e24:	f1d5 0e20 	rsbs	lr, r5, #32
   82e28:	db0d      	blt.n	82e46 <__adddf3+0xb2>
   82e2a:	fa02 fc0e 	lsl.w	ip, r2, lr
   82e2e:	fa22 f205 	lsr.w	r2, r2, r5
   82e32:	1880      	adds	r0, r0, r2
   82e34:	f141 0100 	adc.w	r1, r1, #0
   82e38:	fa03 f20e 	lsl.w	r2, r3, lr
   82e3c:	1880      	adds	r0, r0, r2
   82e3e:	fa43 f305 	asr.w	r3, r3, r5
   82e42:	4159      	adcs	r1, r3
   82e44:	e00e      	b.n	82e64 <__adddf3+0xd0>
   82e46:	f1a5 0520 	sub.w	r5, r5, #32
   82e4a:	f10e 0e20 	add.w	lr, lr, #32
   82e4e:	2a01      	cmp	r2, #1
   82e50:	fa03 fc0e 	lsl.w	ip, r3, lr
   82e54:	bf28      	it	cs
   82e56:	f04c 0c02 	orrcs.w	ip, ip, #2
   82e5a:	fa43 f305 	asr.w	r3, r3, r5
   82e5e:	18c0      	adds	r0, r0, r3
   82e60:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82e64:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82e68:	d507      	bpl.n	82e7a <__adddf3+0xe6>
   82e6a:	f04f 0e00 	mov.w	lr, #0
   82e6e:	f1dc 0c00 	rsbs	ip, ip, #0
   82e72:	eb7e 0000 	sbcs.w	r0, lr, r0
   82e76:	eb6e 0101 	sbc.w	r1, lr, r1
   82e7a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82e7e:	d31b      	bcc.n	82eb8 <__adddf3+0x124>
   82e80:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82e84:	d30c      	bcc.n	82ea0 <__adddf3+0x10c>
   82e86:	0849      	lsrs	r1, r1, #1
   82e88:	ea5f 0030 	movs.w	r0, r0, rrx
   82e8c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82e90:	f104 0401 	add.w	r4, r4, #1
   82e94:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82e98:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82e9c:	f080 809a 	bcs.w	82fd4 <__adddf3+0x240>
   82ea0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82ea4:	bf08      	it	eq
   82ea6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82eaa:	f150 0000 	adcs.w	r0, r0, #0
   82eae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82eb2:	ea41 0105 	orr.w	r1, r1, r5
   82eb6:	bd30      	pop	{r4, r5, pc}
   82eb8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82ebc:	4140      	adcs	r0, r0
   82ebe:	eb41 0101 	adc.w	r1, r1, r1
   82ec2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82ec6:	f1a4 0401 	sub.w	r4, r4, #1
   82eca:	d1e9      	bne.n	82ea0 <__adddf3+0x10c>
   82ecc:	f091 0f00 	teq	r1, #0
   82ed0:	bf04      	itt	eq
   82ed2:	4601      	moveq	r1, r0
   82ed4:	2000      	moveq	r0, #0
   82ed6:	fab1 f381 	clz	r3, r1
   82eda:	bf08      	it	eq
   82edc:	3320      	addeq	r3, #32
   82ede:	f1a3 030b 	sub.w	r3, r3, #11
   82ee2:	f1b3 0220 	subs.w	r2, r3, #32
   82ee6:	da0c      	bge.n	82f02 <__adddf3+0x16e>
   82ee8:	320c      	adds	r2, #12
   82eea:	dd08      	ble.n	82efe <__adddf3+0x16a>
   82eec:	f102 0c14 	add.w	ip, r2, #20
   82ef0:	f1c2 020c 	rsb	r2, r2, #12
   82ef4:	fa01 f00c 	lsl.w	r0, r1, ip
   82ef8:	fa21 f102 	lsr.w	r1, r1, r2
   82efc:	e00c      	b.n	82f18 <__adddf3+0x184>
   82efe:	f102 0214 	add.w	r2, r2, #20
   82f02:	bfd8      	it	le
   82f04:	f1c2 0c20 	rsble	ip, r2, #32
   82f08:	fa01 f102 	lsl.w	r1, r1, r2
   82f0c:	fa20 fc0c 	lsr.w	ip, r0, ip
   82f10:	bfdc      	itt	le
   82f12:	ea41 010c 	orrle.w	r1, r1, ip
   82f16:	4090      	lslle	r0, r2
   82f18:	1ae4      	subs	r4, r4, r3
   82f1a:	bfa2      	ittt	ge
   82f1c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82f20:	4329      	orrge	r1, r5
   82f22:	bd30      	popge	{r4, r5, pc}
   82f24:	ea6f 0404 	mvn.w	r4, r4
   82f28:	3c1f      	subs	r4, #31
   82f2a:	da1c      	bge.n	82f66 <__adddf3+0x1d2>
   82f2c:	340c      	adds	r4, #12
   82f2e:	dc0e      	bgt.n	82f4e <__adddf3+0x1ba>
   82f30:	f104 0414 	add.w	r4, r4, #20
   82f34:	f1c4 0220 	rsb	r2, r4, #32
   82f38:	fa20 f004 	lsr.w	r0, r0, r4
   82f3c:	fa01 f302 	lsl.w	r3, r1, r2
   82f40:	ea40 0003 	orr.w	r0, r0, r3
   82f44:	fa21 f304 	lsr.w	r3, r1, r4
   82f48:	ea45 0103 	orr.w	r1, r5, r3
   82f4c:	bd30      	pop	{r4, r5, pc}
   82f4e:	f1c4 040c 	rsb	r4, r4, #12
   82f52:	f1c4 0220 	rsb	r2, r4, #32
   82f56:	fa20 f002 	lsr.w	r0, r0, r2
   82f5a:	fa01 f304 	lsl.w	r3, r1, r4
   82f5e:	ea40 0003 	orr.w	r0, r0, r3
   82f62:	4629      	mov	r1, r5
   82f64:	bd30      	pop	{r4, r5, pc}
   82f66:	fa21 f004 	lsr.w	r0, r1, r4
   82f6a:	4629      	mov	r1, r5
   82f6c:	bd30      	pop	{r4, r5, pc}
   82f6e:	f094 0f00 	teq	r4, #0
   82f72:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82f76:	bf06      	itte	eq
   82f78:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82f7c:	3401      	addeq	r4, #1
   82f7e:	3d01      	subne	r5, #1
   82f80:	e74e      	b.n	82e20 <__adddf3+0x8c>
   82f82:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82f86:	bf18      	it	ne
   82f88:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82f8c:	d029      	beq.n	82fe2 <__adddf3+0x24e>
   82f8e:	ea94 0f05 	teq	r4, r5
   82f92:	bf08      	it	eq
   82f94:	ea90 0f02 	teqeq	r0, r2
   82f98:	d005      	beq.n	82fa6 <__adddf3+0x212>
   82f9a:	ea54 0c00 	orrs.w	ip, r4, r0
   82f9e:	bf04      	itt	eq
   82fa0:	4619      	moveq	r1, r3
   82fa2:	4610      	moveq	r0, r2
   82fa4:	bd30      	pop	{r4, r5, pc}
   82fa6:	ea91 0f03 	teq	r1, r3
   82faa:	bf1e      	ittt	ne
   82fac:	2100      	movne	r1, #0
   82fae:	2000      	movne	r0, #0
   82fb0:	bd30      	popne	{r4, r5, pc}
   82fb2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82fb6:	d105      	bne.n	82fc4 <__adddf3+0x230>
   82fb8:	0040      	lsls	r0, r0, #1
   82fba:	4149      	adcs	r1, r1
   82fbc:	bf28      	it	cs
   82fbe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82fc2:	bd30      	pop	{r4, r5, pc}
   82fc4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82fc8:	bf3c      	itt	cc
   82fca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82fce:	bd30      	popcc	{r4, r5, pc}
   82fd0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82fd4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82fd8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82fdc:	f04f 0000 	mov.w	r0, #0
   82fe0:	bd30      	pop	{r4, r5, pc}
   82fe2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82fe6:	bf1a      	itte	ne
   82fe8:	4619      	movne	r1, r3
   82fea:	4610      	movne	r0, r2
   82fec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82ff0:	bf1c      	itt	ne
   82ff2:	460b      	movne	r3, r1
   82ff4:	4602      	movne	r2, r0
   82ff6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82ffa:	bf06      	itte	eq
   82ffc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   83000:	ea91 0f03 	teqeq	r1, r3
   83004:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   83008:	bd30      	pop	{r4, r5, pc}
   8300a:	bf00      	nop

0008300c <__aeabi_ui2d>:
   8300c:	f090 0f00 	teq	r0, #0
   83010:	bf04      	itt	eq
   83012:	2100      	moveq	r1, #0
   83014:	4770      	bxeq	lr
   83016:	b530      	push	{r4, r5, lr}
   83018:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8301c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83020:	f04f 0500 	mov.w	r5, #0
   83024:	f04f 0100 	mov.w	r1, #0
   83028:	e750      	b.n	82ecc <__adddf3+0x138>
   8302a:	bf00      	nop

0008302c <__aeabi_i2d>:
   8302c:	f090 0f00 	teq	r0, #0
   83030:	bf04      	itt	eq
   83032:	2100      	moveq	r1, #0
   83034:	4770      	bxeq	lr
   83036:	b530      	push	{r4, r5, lr}
   83038:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8303c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83040:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   83044:	bf48      	it	mi
   83046:	4240      	negmi	r0, r0
   83048:	f04f 0100 	mov.w	r1, #0
   8304c:	e73e      	b.n	82ecc <__adddf3+0x138>
   8304e:	bf00      	nop

00083050 <__aeabi_f2d>:
   83050:	0042      	lsls	r2, r0, #1
   83052:	ea4f 01e2 	mov.w	r1, r2, asr #3
   83056:	ea4f 0131 	mov.w	r1, r1, rrx
   8305a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8305e:	bf1f      	itttt	ne
   83060:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   83064:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83068:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8306c:	4770      	bxne	lr
   8306e:	f092 0f00 	teq	r2, #0
   83072:	bf14      	ite	ne
   83074:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83078:	4770      	bxeq	lr
   8307a:	b530      	push	{r4, r5, lr}
   8307c:	f44f 7460 	mov.w	r4, #896	; 0x380
   83080:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83084:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83088:	e720      	b.n	82ecc <__adddf3+0x138>
   8308a:	bf00      	nop

0008308c <__aeabi_ul2d>:
   8308c:	ea50 0201 	orrs.w	r2, r0, r1
   83090:	bf08      	it	eq
   83092:	4770      	bxeq	lr
   83094:	b530      	push	{r4, r5, lr}
   83096:	f04f 0500 	mov.w	r5, #0
   8309a:	e00a      	b.n	830b2 <__aeabi_l2d+0x16>

0008309c <__aeabi_l2d>:
   8309c:	ea50 0201 	orrs.w	r2, r0, r1
   830a0:	bf08      	it	eq
   830a2:	4770      	bxeq	lr
   830a4:	b530      	push	{r4, r5, lr}
   830a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   830aa:	d502      	bpl.n	830b2 <__aeabi_l2d+0x16>
   830ac:	4240      	negs	r0, r0
   830ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   830b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   830b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   830ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   830be:	f43f aedc 	beq.w	82e7a <__adddf3+0xe6>
   830c2:	f04f 0203 	mov.w	r2, #3
   830c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   830ca:	bf18      	it	ne
   830cc:	3203      	addne	r2, #3
   830ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   830d2:	bf18      	it	ne
   830d4:	3203      	addne	r2, #3
   830d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   830da:	f1c2 0320 	rsb	r3, r2, #32
   830de:	fa00 fc03 	lsl.w	ip, r0, r3
   830e2:	fa20 f002 	lsr.w	r0, r0, r2
   830e6:	fa01 fe03 	lsl.w	lr, r1, r3
   830ea:	ea40 000e 	orr.w	r0, r0, lr
   830ee:	fa21 f102 	lsr.w	r1, r1, r2
   830f2:	4414      	add	r4, r2
   830f4:	e6c1      	b.n	82e7a <__adddf3+0xe6>
   830f6:	bf00      	nop

000830f8 <__aeabi_dmul>:
   830f8:	b570      	push	{r4, r5, r6, lr}
   830fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
   830fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83102:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83106:	bf1d      	ittte	ne
   83108:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8310c:	ea94 0f0c 	teqne	r4, ip
   83110:	ea95 0f0c 	teqne	r5, ip
   83114:	f000 f8de 	bleq	832d4 <__aeabi_dmul+0x1dc>
   83118:	442c      	add	r4, r5
   8311a:	ea81 0603 	eor.w	r6, r1, r3
   8311e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   83122:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   83126:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8312a:	bf18      	it	ne
   8312c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   83130:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83134:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83138:	d038      	beq.n	831ac <__aeabi_dmul+0xb4>
   8313a:	fba0 ce02 	umull	ip, lr, r0, r2
   8313e:	f04f 0500 	mov.w	r5, #0
   83142:	fbe1 e502 	umlal	lr, r5, r1, r2
   83146:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8314a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8314e:	f04f 0600 	mov.w	r6, #0
   83152:	fbe1 5603 	umlal	r5, r6, r1, r3
   83156:	f09c 0f00 	teq	ip, #0
   8315a:	bf18      	it	ne
   8315c:	f04e 0e01 	orrne.w	lr, lr, #1
   83160:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   83164:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   83168:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8316c:	d204      	bcs.n	83178 <__aeabi_dmul+0x80>
   8316e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   83172:	416d      	adcs	r5, r5
   83174:	eb46 0606 	adc.w	r6, r6, r6
   83178:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8317c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   83180:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   83184:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   83188:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8318c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83190:	bf88      	it	hi
   83192:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83196:	d81e      	bhi.n	831d6 <__aeabi_dmul+0xde>
   83198:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   8319c:	bf08      	it	eq
   8319e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   831a2:	f150 0000 	adcs.w	r0, r0, #0
   831a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   831aa:	bd70      	pop	{r4, r5, r6, pc}
   831ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   831b0:	ea46 0101 	orr.w	r1, r6, r1
   831b4:	ea40 0002 	orr.w	r0, r0, r2
   831b8:	ea81 0103 	eor.w	r1, r1, r3
   831bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   831c0:	bfc2      	ittt	gt
   831c2:	ebd4 050c 	rsbsgt	r5, r4, ip
   831c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   831ca:	bd70      	popgt	{r4, r5, r6, pc}
   831cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   831d0:	f04f 0e00 	mov.w	lr, #0
   831d4:	3c01      	subs	r4, #1
   831d6:	f300 80ab 	bgt.w	83330 <__aeabi_dmul+0x238>
   831da:	f114 0f36 	cmn.w	r4, #54	; 0x36
   831de:	bfde      	ittt	le
   831e0:	2000      	movle	r0, #0
   831e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   831e6:	bd70      	pople	{r4, r5, r6, pc}
   831e8:	f1c4 0400 	rsb	r4, r4, #0
   831ec:	3c20      	subs	r4, #32
   831ee:	da35      	bge.n	8325c <__aeabi_dmul+0x164>
   831f0:	340c      	adds	r4, #12
   831f2:	dc1b      	bgt.n	8322c <__aeabi_dmul+0x134>
   831f4:	f104 0414 	add.w	r4, r4, #20
   831f8:	f1c4 0520 	rsb	r5, r4, #32
   831fc:	fa00 f305 	lsl.w	r3, r0, r5
   83200:	fa20 f004 	lsr.w	r0, r0, r4
   83204:	fa01 f205 	lsl.w	r2, r1, r5
   83208:	ea40 0002 	orr.w	r0, r0, r2
   8320c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   83210:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83214:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83218:	fa21 f604 	lsr.w	r6, r1, r4
   8321c:	eb42 0106 	adc.w	r1, r2, r6
   83220:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83224:	bf08      	it	eq
   83226:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8322a:	bd70      	pop	{r4, r5, r6, pc}
   8322c:	f1c4 040c 	rsb	r4, r4, #12
   83230:	f1c4 0520 	rsb	r5, r4, #32
   83234:	fa00 f304 	lsl.w	r3, r0, r4
   83238:	fa20 f005 	lsr.w	r0, r0, r5
   8323c:	fa01 f204 	lsl.w	r2, r1, r4
   83240:	ea40 0002 	orr.w	r0, r0, r2
   83244:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83248:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8324c:	f141 0100 	adc.w	r1, r1, #0
   83250:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83254:	bf08      	it	eq
   83256:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8325a:	bd70      	pop	{r4, r5, r6, pc}
   8325c:	f1c4 0520 	rsb	r5, r4, #32
   83260:	fa00 f205 	lsl.w	r2, r0, r5
   83264:	ea4e 0e02 	orr.w	lr, lr, r2
   83268:	fa20 f304 	lsr.w	r3, r0, r4
   8326c:	fa01 f205 	lsl.w	r2, r1, r5
   83270:	ea43 0302 	orr.w	r3, r3, r2
   83274:	fa21 f004 	lsr.w	r0, r1, r4
   83278:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8327c:	fa21 f204 	lsr.w	r2, r1, r4
   83280:	ea20 0002 	bic.w	r0, r0, r2
   83284:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8328c:	bf08      	it	eq
   8328e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83292:	bd70      	pop	{r4, r5, r6, pc}
   83294:	f094 0f00 	teq	r4, #0
   83298:	d10f      	bne.n	832ba <__aeabi_dmul+0x1c2>
   8329a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8329e:	0040      	lsls	r0, r0, #1
   832a0:	eb41 0101 	adc.w	r1, r1, r1
   832a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   832a8:	bf08      	it	eq
   832aa:	3c01      	subeq	r4, #1
   832ac:	d0f7      	beq.n	8329e <__aeabi_dmul+0x1a6>
   832ae:	ea41 0106 	orr.w	r1, r1, r6
   832b2:	f095 0f00 	teq	r5, #0
   832b6:	bf18      	it	ne
   832b8:	4770      	bxne	lr
   832ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   832be:	0052      	lsls	r2, r2, #1
   832c0:	eb43 0303 	adc.w	r3, r3, r3
   832c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   832c8:	bf08      	it	eq
   832ca:	3d01      	subeq	r5, #1
   832cc:	d0f7      	beq.n	832be <__aeabi_dmul+0x1c6>
   832ce:	ea43 0306 	orr.w	r3, r3, r6
   832d2:	4770      	bx	lr
   832d4:	ea94 0f0c 	teq	r4, ip
   832d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   832dc:	bf18      	it	ne
   832de:	ea95 0f0c 	teqne	r5, ip
   832e2:	d00c      	beq.n	832fe <__aeabi_dmul+0x206>
   832e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   832e8:	bf18      	it	ne
   832ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   832ee:	d1d1      	bne.n	83294 <__aeabi_dmul+0x19c>
   832f0:	ea81 0103 	eor.w	r1, r1, r3
   832f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   832f8:	f04f 0000 	mov.w	r0, #0
   832fc:	bd70      	pop	{r4, r5, r6, pc}
   832fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83302:	bf06      	itte	eq
   83304:	4610      	moveq	r0, r2
   83306:	4619      	moveq	r1, r3
   83308:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8330c:	d019      	beq.n	83342 <__aeabi_dmul+0x24a>
   8330e:	ea94 0f0c 	teq	r4, ip
   83312:	d102      	bne.n	8331a <__aeabi_dmul+0x222>
   83314:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83318:	d113      	bne.n	83342 <__aeabi_dmul+0x24a>
   8331a:	ea95 0f0c 	teq	r5, ip
   8331e:	d105      	bne.n	8332c <__aeabi_dmul+0x234>
   83320:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   83324:	bf1c      	itt	ne
   83326:	4610      	movne	r0, r2
   83328:	4619      	movne	r1, r3
   8332a:	d10a      	bne.n	83342 <__aeabi_dmul+0x24a>
   8332c:	ea81 0103 	eor.w	r1, r1, r3
   83330:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83334:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83338:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8333c:	f04f 0000 	mov.w	r0, #0
   83340:	bd70      	pop	{r4, r5, r6, pc}
   83342:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83346:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8334a:	bd70      	pop	{r4, r5, r6, pc}

0008334c <__aeabi_ddiv>:
   8334c:	b570      	push	{r4, r5, r6, lr}
   8334e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83352:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83356:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8335a:	bf1d      	ittte	ne
   8335c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83360:	ea94 0f0c 	teqne	r4, ip
   83364:	ea95 0f0c 	teqne	r5, ip
   83368:	f000 f8a7 	bleq	834ba <__aeabi_ddiv+0x16e>
   8336c:	eba4 0405 	sub.w	r4, r4, r5
   83370:	ea81 0e03 	eor.w	lr, r1, r3
   83374:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83378:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8337c:	f000 8088 	beq.w	83490 <__aeabi_ddiv+0x144>
   83380:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83384:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83388:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8338c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   83390:	ea4f 2202 	mov.w	r2, r2, lsl #8
   83394:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83398:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8339c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   833a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   833a4:	429d      	cmp	r5, r3
   833a6:	bf08      	it	eq
   833a8:	4296      	cmpeq	r6, r2
   833aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   833ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
   833b2:	d202      	bcs.n	833ba <__aeabi_ddiv+0x6e>
   833b4:	085b      	lsrs	r3, r3, #1
   833b6:	ea4f 0232 	mov.w	r2, r2, rrx
   833ba:	1ab6      	subs	r6, r6, r2
   833bc:	eb65 0503 	sbc.w	r5, r5, r3
   833c0:	085b      	lsrs	r3, r3, #1
   833c2:	ea4f 0232 	mov.w	r2, r2, rrx
   833c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   833ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   833ce:	ebb6 0e02 	subs.w	lr, r6, r2
   833d2:	eb75 0e03 	sbcs.w	lr, r5, r3
   833d6:	bf22      	ittt	cs
   833d8:	1ab6      	subcs	r6, r6, r2
   833da:	4675      	movcs	r5, lr
   833dc:	ea40 000c 	orrcs.w	r0, r0, ip
   833e0:	085b      	lsrs	r3, r3, #1
   833e2:	ea4f 0232 	mov.w	r2, r2, rrx
   833e6:	ebb6 0e02 	subs.w	lr, r6, r2
   833ea:	eb75 0e03 	sbcs.w	lr, r5, r3
   833ee:	bf22      	ittt	cs
   833f0:	1ab6      	subcs	r6, r6, r2
   833f2:	4675      	movcs	r5, lr
   833f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   833f8:	085b      	lsrs	r3, r3, #1
   833fa:	ea4f 0232 	mov.w	r2, r2, rrx
   833fe:	ebb6 0e02 	subs.w	lr, r6, r2
   83402:	eb75 0e03 	sbcs.w	lr, r5, r3
   83406:	bf22      	ittt	cs
   83408:	1ab6      	subcs	r6, r6, r2
   8340a:	4675      	movcs	r5, lr
   8340c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83410:	085b      	lsrs	r3, r3, #1
   83412:	ea4f 0232 	mov.w	r2, r2, rrx
   83416:	ebb6 0e02 	subs.w	lr, r6, r2
   8341a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8341e:	bf22      	ittt	cs
   83420:	1ab6      	subcs	r6, r6, r2
   83422:	4675      	movcs	r5, lr
   83424:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83428:	ea55 0e06 	orrs.w	lr, r5, r6
   8342c:	d018      	beq.n	83460 <__aeabi_ddiv+0x114>
   8342e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   83432:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   83436:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8343a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8343e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   83442:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   83446:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8344a:	d1c0      	bne.n	833ce <__aeabi_ddiv+0x82>
   8344c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83450:	d10b      	bne.n	8346a <__aeabi_ddiv+0x11e>
   83452:	ea41 0100 	orr.w	r1, r1, r0
   83456:	f04f 0000 	mov.w	r0, #0
   8345a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8345e:	e7b6      	b.n	833ce <__aeabi_ddiv+0x82>
   83460:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83464:	bf04      	itt	eq
   83466:	4301      	orreq	r1, r0
   83468:	2000      	moveq	r0, #0
   8346a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8346e:	bf88      	it	hi
   83470:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83474:	f63f aeaf 	bhi.w	831d6 <__aeabi_dmul+0xde>
   83478:	ebb5 0c03 	subs.w	ip, r5, r3
   8347c:	bf04      	itt	eq
   8347e:	ebb6 0c02 	subseq.w	ip, r6, r2
   83482:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83486:	f150 0000 	adcs.w	r0, r0, #0
   8348a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8348e:	bd70      	pop	{r4, r5, r6, pc}
   83490:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   83494:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83498:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8349c:	bfc2      	ittt	gt
   8349e:	ebd4 050c 	rsbsgt	r5, r4, ip
   834a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   834a6:	bd70      	popgt	{r4, r5, r6, pc}
   834a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   834ac:	f04f 0e00 	mov.w	lr, #0
   834b0:	3c01      	subs	r4, #1
   834b2:	e690      	b.n	831d6 <__aeabi_dmul+0xde>
   834b4:	ea45 0e06 	orr.w	lr, r5, r6
   834b8:	e68d      	b.n	831d6 <__aeabi_dmul+0xde>
   834ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   834be:	ea94 0f0c 	teq	r4, ip
   834c2:	bf08      	it	eq
   834c4:	ea95 0f0c 	teqeq	r5, ip
   834c8:	f43f af3b 	beq.w	83342 <__aeabi_dmul+0x24a>
   834cc:	ea94 0f0c 	teq	r4, ip
   834d0:	d10a      	bne.n	834e8 <__aeabi_ddiv+0x19c>
   834d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   834d6:	f47f af34 	bne.w	83342 <__aeabi_dmul+0x24a>
   834da:	ea95 0f0c 	teq	r5, ip
   834de:	f47f af25 	bne.w	8332c <__aeabi_dmul+0x234>
   834e2:	4610      	mov	r0, r2
   834e4:	4619      	mov	r1, r3
   834e6:	e72c      	b.n	83342 <__aeabi_dmul+0x24a>
   834e8:	ea95 0f0c 	teq	r5, ip
   834ec:	d106      	bne.n	834fc <__aeabi_ddiv+0x1b0>
   834ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   834f2:	f43f aefd 	beq.w	832f0 <__aeabi_dmul+0x1f8>
   834f6:	4610      	mov	r0, r2
   834f8:	4619      	mov	r1, r3
   834fa:	e722      	b.n	83342 <__aeabi_dmul+0x24a>
   834fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83500:	bf18      	it	ne
   83502:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83506:	f47f aec5 	bne.w	83294 <__aeabi_dmul+0x19c>
   8350a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8350e:	f47f af0d 	bne.w	8332c <__aeabi_dmul+0x234>
   83512:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83516:	f47f aeeb 	bne.w	832f0 <__aeabi_dmul+0x1f8>
   8351a:	e712      	b.n	83342 <__aeabi_dmul+0x24a>

0008351c <__aeabi_d2iz>:
   8351c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   83520:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83524:	d215      	bcs.n	83552 <__aeabi_d2iz+0x36>
   83526:	d511      	bpl.n	8354c <__aeabi_d2iz+0x30>
   83528:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8352c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83530:	d912      	bls.n	83558 <__aeabi_d2iz+0x3c>
   83532:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83536:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8353a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8353e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83542:	fa23 f002 	lsr.w	r0, r3, r2
   83546:	bf18      	it	ne
   83548:	4240      	negne	r0, r0
   8354a:	4770      	bx	lr
   8354c:	f04f 0000 	mov.w	r0, #0
   83550:	4770      	bx	lr
   83552:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83556:	d105      	bne.n	83564 <__aeabi_d2iz+0x48>
   83558:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8355c:	bf08      	it	eq
   8355e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   83562:	4770      	bx	lr
   83564:	f04f 0000 	mov.w	r0, #0
   83568:	4770      	bx	lr
   8356a:	bf00      	nop

0008356c <__libc_init_array>:
   8356c:	b570      	push	{r4, r5, r6, lr}
   8356e:	4e0f      	ldr	r6, [pc, #60]	; (835ac <__libc_init_array+0x40>)
   83570:	4d0f      	ldr	r5, [pc, #60]	; (835b0 <__libc_init_array+0x44>)
   83572:	1b76      	subs	r6, r6, r5
   83574:	10b6      	asrs	r6, r6, #2
   83576:	d007      	beq.n	83588 <__libc_init_array+0x1c>
   83578:	3d04      	subs	r5, #4
   8357a:	2400      	movs	r4, #0
   8357c:	3401      	adds	r4, #1
   8357e:	f855 3f04 	ldr.w	r3, [r5, #4]!
   83582:	4798      	blx	r3
   83584:	42a6      	cmp	r6, r4
   83586:	d1f9      	bne.n	8357c <__libc_init_array+0x10>
   83588:	4e0a      	ldr	r6, [pc, #40]	; (835b4 <__libc_init_array+0x48>)
   8358a:	4d0b      	ldr	r5, [pc, #44]	; (835b8 <__libc_init_array+0x4c>)
   8358c:	f003 f920 	bl	867d0 <_init>
   83590:	1b76      	subs	r6, r6, r5
   83592:	10b6      	asrs	r6, r6, #2
   83594:	d008      	beq.n	835a8 <__libc_init_array+0x3c>
   83596:	3d04      	subs	r5, #4
   83598:	2400      	movs	r4, #0
   8359a:	3401      	adds	r4, #1
   8359c:	f855 3f04 	ldr.w	r3, [r5, #4]!
   835a0:	4798      	blx	r3
   835a2:	42a6      	cmp	r6, r4
   835a4:	d1f9      	bne.n	8359a <__libc_init_array+0x2e>
   835a6:	bd70      	pop	{r4, r5, r6, pc}
   835a8:	bd70      	pop	{r4, r5, r6, pc}
   835aa:	bf00      	nop
   835ac:	000867dc 	.word	0x000867dc
   835b0:	000867dc 	.word	0x000867dc
   835b4:	000867e4 	.word	0x000867e4
   835b8:	000867dc 	.word	0x000867dc

000835bc <iprintf>:
   835bc:	b40f      	push	{r0, r1, r2, r3}
   835be:	b510      	push	{r4, lr}
   835c0:	4b07      	ldr	r3, [pc, #28]	; (835e0 <iprintf+0x24>)
   835c2:	b082      	sub	sp, #8
   835c4:	ac04      	add	r4, sp, #16
   835c6:	f854 2b04 	ldr.w	r2, [r4], #4
   835ca:	6818      	ldr	r0, [r3, #0]
   835cc:	4623      	mov	r3, r4
   835ce:	6881      	ldr	r1, [r0, #8]
   835d0:	9401      	str	r4, [sp, #4]
   835d2:	f000 f9ed 	bl	839b0 <_vfiprintf_r>
   835d6:	b002      	add	sp, #8
   835d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   835dc:	b004      	add	sp, #16
   835de:	4770      	bx	lr
   835e0:	200705c0 	.word	0x200705c0

000835e4 <memcpy>:
   835e4:	4684      	mov	ip, r0
   835e6:	ea41 0300 	orr.w	r3, r1, r0
   835ea:	f013 0303 	ands.w	r3, r3, #3
   835ee:	d149      	bne.n	83684 <memcpy+0xa0>
   835f0:	3a40      	subs	r2, #64	; 0x40
   835f2:	d323      	bcc.n	8363c <memcpy+0x58>
   835f4:	680b      	ldr	r3, [r1, #0]
   835f6:	6003      	str	r3, [r0, #0]
   835f8:	684b      	ldr	r3, [r1, #4]
   835fa:	6043      	str	r3, [r0, #4]
   835fc:	688b      	ldr	r3, [r1, #8]
   835fe:	6083      	str	r3, [r0, #8]
   83600:	68cb      	ldr	r3, [r1, #12]
   83602:	60c3      	str	r3, [r0, #12]
   83604:	690b      	ldr	r3, [r1, #16]
   83606:	6103      	str	r3, [r0, #16]
   83608:	694b      	ldr	r3, [r1, #20]
   8360a:	6143      	str	r3, [r0, #20]
   8360c:	698b      	ldr	r3, [r1, #24]
   8360e:	6183      	str	r3, [r0, #24]
   83610:	69cb      	ldr	r3, [r1, #28]
   83612:	61c3      	str	r3, [r0, #28]
   83614:	6a0b      	ldr	r3, [r1, #32]
   83616:	6203      	str	r3, [r0, #32]
   83618:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   8361a:	6243      	str	r3, [r0, #36]	; 0x24
   8361c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8361e:	6283      	str	r3, [r0, #40]	; 0x28
   83620:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83622:	62c3      	str	r3, [r0, #44]	; 0x2c
   83624:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83626:	6303      	str	r3, [r0, #48]	; 0x30
   83628:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   8362a:	6343      	str	r3, [r0, #52]	; 0x34
   8362c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8362e:	6383      	str	r3, [r0, #56]	; 0x38
   83630:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83632:	63c3      	str	r3, [r0, #60]	; 0x3c
   83634:	3040      	adds	r0, #64	; 0x40
   83636:	3140      	adds	r1, #64	; 0x40
   83638:	3a40      	subs	r2, #64	; 0x40
   8363a:	d2db      	bcs.n	835f4 <memcpy+0x10>
   8363c:	3230      	adds	r2, #48	; 0x30
   8363e:	d30b      	bcc.n	83658 <memcpy+0x74>
   83640:	680b      	ldr	r3, [r1, #0]
   83642:	6003      	str	r3, [r0, #0]
   83644:	684b      	ldr	r3, [r1, #4]
   83646:	6043      	str	r3, [r0, #4]
   83648:	688b      	ldr	r3, [r1, #8]
   8364a:	6083      	str	r3, [r0, #8]
   8364c:	68cb      	ldr	r3, [r1, #12]
   8364e:	60c3      	str	r3, [r0, #12]
   83650:	3010      	adds	r0, #16
   83652:	3110      	adds	r1, #16
   83654:	3a10      	subs	r2, #16
   83656:	d2f3      	bcs.n	83640 <memcpy+0x5c>
   83658:	320c      	adds	r2, #12
   8365a:	d305      	bcc.n	83668 <memcpy+0x84>
   8365c:	f851 3b04 	ldr.w	r3, [r1], #4
   83660:	f840 3b04 	str.w	r3, [r0], #4
   83664:	3a04      	subs	r2, #4
   83666:	d2f9      	bcs.n	8365c <memcpy+0x78>
   83668:	3204      	adds	r2, #4
   8366a:	d008      	beq.n	8367e <memcpy+0x9a>
   8366c:	07d2      	lsls	r2, r2, #31
   8366e:	bf1c      	itt	ne
   83670:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83674:	f800 3b01 	strbne.w	r3, [r0], #1
   83678:	d301      	bcc.n	8367e <memcpy+0x9a>
   8367a:	880b      	ldrh	r3, [r1, #0]
   8367c:	8003      	strh	r3, [r0, #0]
   8367e:	4660      	mov	r0, ip
   83680:	4770      	bx	lr
   83682:	bf00      	nop
   83684:	2a08      	cmp	r2, #8
   83686:	d313      	bcc.n	836b0 <memcpy+0xcc>
   83688:	078b      	lsls	r3, r1, #30
   8368a:	d0b1      	beq.n	835f0 <memcpy+0xc>
   8368c:	f010 0303 	ands.w	r3, r0, #3
   83690:	d0ae      	beq.n	835f0 <memcpy+0xc>
   83692:	f1c3 0304 	rsb	r3, r3, #4
   83696:	1ad2      	subs	r2, r2, r3
   83698:	07db      	lsls	r3, r3, #31
   8369a:	bf1c      	itt	ne
   8369c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   836a0:	f800 3b01 	strbne.w	r3, [r0], #1
   836a4:	d3a4      	bcc.n	835f0 <memcpy+0xc>
   836a6:	f831 3b02 	ldrh.w	r3, [r1], #2
   836aa:	f820 3b02 	strh.w	r3, [r0], #2
   836ae:	e79f      	b.n	835f0 <memcpy+0xc>
   836b0:	3a04      	subs	r2, #4
   836b2:	d3d9      	bcc.n	83668 <memcpy+0x84>
   836b4:	3a01      	subs	r2, #1
   836b6:	f811 3b01 	ldrb.w	r3, [r1], #1
   836ba:	f800 3b01 	strb.w	r3, [r0], #1
   836be:	d2f9      	bcs.n	836b4 <memcpy+0xd0>
   836c0:	780b      	ldrb	r3, [r1, #0]
   836c2:	7003      	strb	r3, [r0, #0]
   836c4:	784b      	ldrb	r3, [r1, #1]
   836c6:	7043      	strb	r3, [r0, #1]
   836c8:	788b      	ldrb	r3, [r1, #2]
   836ca:	7083      	strb	r3, [r0, #2]
   836cc:	4660      	mov	r0, ip
   836ce:	4770      	bx	lr

000836d0 <memset>:
   836d0:	b4f0      	push	{r4, r5, r6, r7}
   836d2:	0784      	lsls	r4, r0, #30
   836d4:	d043      	beq.n	8375e <memset+0x8e>
   836d6:	1e54      	subs	r4, r2, #1
   836d8:	2a00      	cmp	r2, #0
   836da:	d03e      	beq.n	8375a <memset+0x8a>
   836dc:	b2cd      	uxtb	r5, r1
   836de:	4603      	mov	r3, r0
   836e0:	e003      	b.n	836ea <memset+0x1a>
   836e2:	1e62      	subs	r2, r4, #1
   836e4:	2c00      	cmp	r4, #0
   836e6:	d038      	beq.n	8375a <memset+0x8a>
   836e8:	4614      	mov	r4, r2
   836ea:	f803 5b01 	strb.w	r5, [r3], #1
   836ee:	079a      	lsls	r2, r3, #30
   836f0:	d1f7      	bne.n	836e2 <memset+0x12>
   836f2:	2c03      	cmp	r4, #3
   836f4:	d92a      	bls.n	8374c <memset+0x7c>
   836f6:	b2cd      	uxtb	r5, r1
   836f8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   836fc:	2c0f      	cmp	r4, #15
   836fe:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83702:	d915      	bls.n	83730 <memset+0x60>
   83704:	f1a4 0710 	sub.w	r7, r4, #16
   83708:	093f      	lsrs	r7, r7, #4
   8370a:	f103 0610 	add.w	r6, r3, #16
   8370e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   83712:	461a      	mov	r2, r3
   83714:	6015      	str	r5, [r2, #0]
   83716:	6055      	str	r5, [r2, #4]
   83718:	6095      	str	r5, [r2, #8]
   8371a:	60d5      	str	r5, [r2, #12]
   8371c:	3210      	adds	r2, #16
   8371e:	42b2      	cmp	r2, r6
   83720:	d1f8      	bne.n	83714 <memset+0x44>
   83722:	f004 040f 	and.w	r4, r4, #15
   83726:	3701      	adds	r7, #1
   83728:	2c03      	cmp	r4, #3
   8372a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   8372e:	d90d      	bls.n	8374c <memset+0x7c>
   83730:	461e      	mov	r6, r3
   83732:	4622      	mov	r2, r4
   83734:	3a04      	subs	r2, #4
   83736:	2a03      	cmp	r2, #3
   83738:	f846 5b04 	str.w	r5, [r6], #4
   8373c:	d8fa      	bhi.n	83734 <memset+0x64>
   8373e:	1f22      	subs	r2, r4, #4
   83740:	f022 0203 	bic.w	r2, r2, #3
   83744:	3204      	adds	r2, #4
   83746:	4413      	add	r3, r2
   83748:	f004 0403 	and.w	r4, r4, #3
   8374c:	b12c      	cbz	r4, 8375a <memset+0x8a>
   8374e:	b2c9      	uxtb	r1, r1
   83750:	441c      	add	r4, r3
   83752:	f803 1b01 	strb.w	r1, [r3], #1
   83756:	42a3      	cmp	r3, r4
   83758:	d1fb      	bne.n	83752 <memset+0x82>
   8375a:	bcf0      	pop	{r4, r5, r6, r7}
   8375c:	4770      	bx	lr
   8375e:	4614      	mov	r4, r2
   83760:	4603      	mov	r3, r0
   83762:	e7c6      	b.n	836f2 <memset+0x22>

00083764 <setbuf>:
   83764:	2900      	cmp	r1, #0
   83766:	bf0c      	ite	eq
   83768:	2202      	moveq	r2, #2
   8376a:	2200      	movne	r2, #0
   8376c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83770:	f000 b800 	b.w	83774 <setvbuf>

00083774 <setvbuf>:
   83774:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83778:	4d3c      	ldr	r5, [pc, #240]	; (8386c <setvbuf+0xf8>)
   8377a:	4604      	mov	r4, r0
   8377c:	682d      	ldr	r5, [r5, #0]
   8377e:	4688      	mov	r8, r1
   83780:	4616      	mov	r6, r2
   83782:	461f      	mov	r7, r3
   83784:	b115      	cbz	r5, 8378c <setvbuf+0x18>
   83786:	6bab      	ldr	r3, [r5, #56]	; 0x38
   83788:	2b00      	cmp	r3, #0
   8378a:	d04f      	beq.n	8382c <setvbuf+0xb8>
   8378c:	2e02      	cmp	r6, #2
   8378e:	d830      	bhi.n	837f2 <setvbuf+0x7e>
   83790:	2f00      	cmp	r7, #0
   83792:	db2e      	blt.n	837f2 <setvbuf+0x7e>
   83794:	4628      	mov	r0, r5
   83796:	4621      	mov	r1, r4
   83798:	f001 f888 	bl	848ac <_fflush_r>
   8379c:	89a3      	ldrh	r3, [r4, #12]
   8379e:	2200      	movs	r2, #0
   837a0:	6062      	str	r2, [r4, #4]
   837a2:	61a2      	str	r2, [r4, #24]
   837a4:	061a      	lsls	r2, r3, #24
   837a6:	d428      	bmi.n	837fa <setvbuf+0x86>
   837a8:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   837ac:	b29b      	uxth	r3, r3
   837ae:	2e02      	cmp	r6, #2
   837b0:	81a3      	strh	r3, [r4, #12]
   837b2:	d02d      	beq.n	83810 <setvbuf+0x9c>
   837b4:	f1b8 0f00 	cmp.w	r8, #0
   837b8:	d03c      	beq.n	83834 <setvbuf+0xc0>
   837ba:	2e01      	cmp	r6, #1
   837bc:	d013      	beq.n	837e6 <setvbuf+0x72>
   837be:	b29b      	uxth	r3, r3
   837c0:	f003 0008 	and.w	r0, r3, #8
   837c4:	4a2a      	ldr	r2, [pc, #168]	; (83870 <setvbuf+0xfc>)
   837c6:	b280      	uxth	r0, r0
   837c8:	63ea      	str	r2, [r5, #60]	; 0x3c
   837ca:	f8c4 8000 	str.w	r8, [r4]
   837ce:	f8c4 8010 	str.w	r8, [r4, #16]
   837d2:	6167      	str	r7, [r4, #20]
   837d4:	b178      	cbz	r0, 837f6 <setvbuf+0x82>
   837d6:	f013 0f03 	tst.w	r3, #3
   837da:	bf18      	it	ne
   837dc:	2700      	movne	r7, #0
   837de:	60a7      	str	r7, [r4, #8]
   837e0:	2000      	movs	r0, #0
   837e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   837e6:	f043 0301 	orr.w	r3, r3, #1
   837ea:	427a      	negs	r2, r7
   837ec:	81a3      	strh	r3, [r4, #12]
   837ee:	61a2      	str	r2, [r4, #24]
   837f0:	e7e5      	b.n	837be <setvbuf+0x4a>
   837f2:	f04f 30ff 	mov.w	r0, #4294967295
   837f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   837fa:	4628      	mov	r0, r5
   837fc:	6921      	ldr	r1, [r4, #16]
   837fe:	f001 f9b5 	bl	84b6c <_free_r>
   83802:	89a3      	ldrh	r3, [r4, #12]
   83804:	2e02      	cmp	r6, #2
   83806:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   8380a:	b29b      	uxth	r3, r3
   8380c:	81a3      	strh	r3, [r4, #12]
   8380e:	d1d1      	bne.n	837b4 <setvbuf+0x40>
   83810:	2000      	movs	r0, #0
   83812:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83816:	f043 0302 	orr.w	r3, r3, #2
   8381a:	2500      	movs	r5, #0
   8381c:	2101      	movs	r1, #1
   8381e:	81a3      	strh	r3, [r4, #12]
   83820:	60a5      	str	r5, [r4, #8]
   83822:	6022      	str	r2, [r4, #0]
   83824:	6122      	str	r2, [r4, #16]
   83826:	6161      	str	r1, [r4, #20]
   83828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8382c:	4628      	mov	r0, r5
   8382e:	f001 f859 	bl	848e4 <__sinit>
   83832:	e7ab      	b.n	8378c <setvbuf+0x18>
   83834:	2f00      	cmp	r7, #0
   83836:	bf08      	it	eq
   83838:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   8383c:	4638      	mov	r0, r7
   8383e:	f001 fc8b 	bl	85158 <malloc>
   83842:	4680      	mov	r8, r0
   83844:	b128      	cbz	r0, 83852 <setvbuf+0xde>
   83846:	89a3      	ldrh	r3, [r4, #12]
   83848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8384c:	b29b      	uxth	r3, r3
   8384e:	81a3      	strh	r3, [r4, #12]
   83850:	e7b3      	b.n	837ba <setvbuf+0x46>
   83852:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83856:	f001 fc7f 	bl	85158 <malloc>
   8385a:	4680      	mov	r8, r0
   8385c:	b918      	cbnz	r0, 83866 <setvbuf+0xf2>
   8385e:	89a3      	ldrh	r3, [r4, #12]
   83860:	f04f 30ff 	mov.w	r0, #4294967295
   83864:	e7d5      	b.n	83812 <setvbuf+0x9e>
   83866:	f44f 6780 	mov.w	r7, #1024	; 0x400
   8386a:	e7ec      	b.n	83846 <setvbuf+0xd2>
   8386c:	200705c0 	.word	0x200705c0
   83870:	000848d9 	.word	0x000848d9

00083874 <strlen>:
   83874:	f020 0103 	bic.w	r1, r0, #3
   83878:	f010 0003 	ands.w	r0, r0, #3
   8387c:	f1c0 0000 	rsb	r0, r0, #0
   83880:	f851 3b04 	ldr.w	r3, [r1], #4
   83884:	f100 0c04 	add.w	ip, r0, #4
   83888:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   8388c:	f06f 0200 	mvn.w	r2, #0
   83890:	bf1c      	itt	ne
   83892:	fa22 f20c 	lsrne.w	r2, r2, ip
   83896:	4313      	orrne	r3, r2
   83898:	f04f 0c01 	mov.w	ip, #1
   8389c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   838a0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   838a4:	eba3 020c 	sub.w	r2, r3, ip
   838a8:	ea22 0203 	bic.w	r2, r2, r3
   838ac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   838b0:	bf04      	itt	eq
   838b2:	f851 3b04 	ldreq.w	r3, [r1], #4
   838b6:	3004      	addeq	r0, #4
   838b8:	d0f4      	beq.n	838a4 <strlen+0x30>
   838ba:	f013 0fff 	tst.w	r3, #255	; 0xff
   838be:	bf1f      	itttt	ne
   838c0:	3001      	addne	r0, #1
   838c2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   838c6:	3001      	addne	r0, #1
   838c8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   838cc:	bf18      	it	ne
   838ce:	3001      	addne	r0, #1
   838d0:	4770      	bx	lr
   838d2:	bf00      	nop

000838d4 <strncpy>:
   838d4:	ea40 0301 	orr.w	r3, r0, r1
   838d8:	079b      	lsls	r3, r3, #30
   838da:	b470      	push	{r4, r5, r6}
   838dc:	d12a      	bne.n	83934 <strncpy+0x60>
   838de:	2a03      	cmp	r2, #3
   838e0:	d928      	bls.n	83934 <strncpy+0x60>
   838e2:	460c      	mov	r4, r1
   838e4:	4603      	mov	r3, r0
   838e6:	4621      	mov	r1, r4
   838e8:	f854 5b04 	ldr.w	r5, [r4], #4
   838ec:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   838f0:	ea26 0605 	bic.w	r6, r6, r5
   838f4:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   838f8:	d105      	bne.n	83906 <strncpy+0x32>
   838fa:	3a04      	subs	r2, #4
   838fc:	2a03      	cmp	r2, #3
   838fe:	f843 5b04 	str.w	r5, [r3], #4
   83902:	4621      	mov	r1, r4
   83904:	d8ef      	bhi.n	838e6 <strncpy+0x12>
   83906:	b19a      	cbz	r2, 83930 <strncpy+0x5c>
   83908:	780c      	ldrb	r4, [r1, #0]
   8390a:	3a01      	subs	r2, #1
   8390c:	701c      	strb	r4, [r3, #0]
   8390e:	3301      	adds	r3, #1
   83910:	b13c      	cbz	r4, 83922 <strncpy+0x4e>
   83912:	b16a      	cbz	r2, 83930 <strncpy+0x5c>
   83914:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   83918:	3a01      	subs	r2, #1
   8391a:	f803 4b01 	strb.w	r4, [r3], #1
   8391e:	2c00      	cmp	r4, #0
   83920:	d1f7      	bne.n	83912 <strncpy+0x3e>
   83922:	b12a      	cbz	r2, 83930 <strncpy+0x5c>
   83924:	441a      	add	r2, r3
   83926:	2100      	movs	r1, #0
   83928:	f803 1b01 	strb.w	r1, [r3], #1
   8392c:	4293      	cmp	r3, r2
   8392e:	d1fb      	bne.n	83928 <strncpy+0x54>
   83930:	bc70      	pop	{r4, r5, r6}
   83932:	4770      	bx	lr
   83934:	4603      	mov	r3, r0
   83936:	e7e6      	b.n	83906 <strncpy+0x32>

00083938 <__sprint_r.part.0>:
   83938:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   8393a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8393e:	049c      	lsls	r4, r3, #18
   83940:	460e      	mov	r6, r1
   83942:	4680      	mov	r8, r0
   83944:	4691      	mov	r9, r2
   83946:	d52a      	bpl.n	8399e <__sprint_r.part.0+0x66>
   83948:	6893      	ldr	r3, [r2, #8]
   8394a:	6812      	ldr	r2, [r2, #0]
   8394c:	f102 0a08 	add.w	sl, r2, #8
   83950:	b31b      	cbz	r3, 8399a <__sprint_r.part.0+0x62>
   83952:	e91a 00a0 	ldmdb	sl, {r5, r7}
   83956:	08bf      	lsrs	r7, r7, #2
   83958:	d017      	beq.n	8398a <__sprint_r.part.0+0x52>
   8395a:	3d04      	subs	r5, #4
   8395c:	2400      	movs	r4, #0
   8395e:	e001      	b.n	83964 <__sprint_r.part.0+0x2c>
   83960:	42a7      	cmp	r7, r4
   83962:	d010      	beq.n	83986 <__sprint_r.part.0+0x4e>
   83964:	4640      	mov	r0, r8
   83966:	f855 1f04 	ldr.w	r1, [r5, #4]!
   8396a:	4632      	mov	r2, r6
   8396c:	f001 f850 	bl	84a10 <_fputwc_r>
   83970:	1c43      	adds	r3, r0, #1
   83972:	f104 0401 	add.w	r4, r4, #1
   83976:	d1f3      	bne.n	83960 <__sprint_r.part.0+0x28>
   83978:	2300      	movs	r3, #0
   8397a:	f8c9 3008 	str.w	r3, [r9, #8]
   8397e:	f8c9 3004 	str.w	r3, [r9, #4]
   83982:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83986:	f8d9 3008 	ldr.w	r3, [r9, #8]
   8398a:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   8398e:	f8c9 3008 	str.w	r3, [r9, #8]
   83992:	f10a 0a08 	add.w	sl, sl, #8
   83996:	2b00      	cmp	r3, #0
   83998:	d1db      	bne.n	83952 <__sprint_r.part.0+0x1a>
   8399a:	2000      	movs	r0, #0
   8399c:	e7ec      	b.n	83978 <__sprint_r.part.0+0x40>
   8399e:	f001 f9b1 	bl	84d04 <__sfvwrite_r>
   839a2:	2300      	movs	r3, #0
   839a4:	f8c9 3008 	str.w	r3, [r9, #8]
   839a8:	f8c9 3004 	str.w	r3, [r9, #4]
   839ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000839b0 <_vfiprintf_r>:
   839b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   839b4:	b0b1      	sub	sp, #196	; 0xc4
   839b6:	461c      	mov	r4, r3
   839b8:	9102      	str	r1, [sp, #8]
   839ba:	4690      	mov	r8, r2
   839bc:	9308      	str	r3, [sp, #32]
   839be:	9006      	str	r0, [sp, #24]
   839c0:	b118      	cbz	r0, 839ca <_vfiprintf_r+0x1a>
   839c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   839c4:	2b00      	cmp	r3, #0
   839c6:	f000 80e8 	beq.w	83b9a <_vfiprintf_r+0x1ea>
   839ca:	9d02      	ldr	r5, [sp, #8]
   839cc:	89ab      	ldrh	r3, [r5, #12]
   839ce:	b29a      	uxth	r2, r3
   839d0:	0490      	lsls	r0, r2, #18
   839d2:	d407      	bmi.n	839e4 <_vfiprintf_r+0x34>
   839d4:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   839d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   839da:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   839de:	81ab      	strh	r3, [r5, #12]
   839e0:	b29a      	uxth	r2, r3
   839e2:	6669      	str	r1, [r5, #100]	; 0x64
   839e4:	0711      	lsls	r1, r2, #28
   839e6:	f140 80b7 	bpl.w	83b58 <_vfiprintf_r+0x1a8>
   839ea:	f8dd b008 	ldr.w	fp, [sp, #8]
   839ee:	f8db 3010 	ldr.w	r3, [fp, #16]
   839f2:	2b00      	cmp	r3, #0
   839f4:	f000 80b0 	beq.w	83b58 <_vfiprintf_r+0x1a8>
   839f8:	f002 021a 	and.w	r2, r2, #26
   839fc:	2a0a      	cmp	r2, #10
   839fe:	f000 80b7 	beq.w	83b70 <_vfiprintf_r+0x1c0>
   83a02:	2300      	movs	r3, #0
   83a04:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   83a08:	930a      	str	r3, [sp, #40]	; 0x28
   83a0a:	9315      	str	r3, [sp, #84]	; 0x54
   83a0c:	9314      	str	r3, [sp, #80]	; 0x50
   83a0e:	9309      	str	r3, [sp, #36]	; 0x24
   83a10:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   83a14:	464e      	mov	r6, r9
   83a16:	f898 3000 	ldrb.w	r3, [r8]
   83a1a:	2b00      	cmp	r3, #0
   83a1c:	f000 84c8 	beq.w	843b0 <_vfiprintf_r+0xa00>
   83a20:	2b25      	cmp	r3, #37	; 0x25
   83a22:	f000 84c5 	beq.w	843b0 <_vfiprintf_r+0xa00>
   83a26:	f108 0201 	add.w	r2, r8, #1
   83a2a:	e001      	b.n	83a30 <_vfiprintf_r+0x80>
   83a2c:	2b25      	cmp	r3, #37	; 0x25
   83a2e:	d004      	beq.n	83a3a <_vfiprintf_r+0x8a>
   83a30:	7813      	ldrb	r3, [r2, #0]
   83a32:	4614      	mov	r4, r2
   83a34:	3201      	adds	r2, #1
   83a36:	2b00      	cmp	r3, #0
   83a38:	d1f8      	bne.n	83a2c <_vfiprintf_r+0x7c>
   83a3a:	ebc8 0504 	rsb	r5, r8, r4
   83a3e:	b195      	cbz	r5, 83a66 <_vfiprintf_r+0xb6>
   83a40:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83a42:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83a44:	3301      	adds	r3, #1
   83a46:	442a      	add	r2, r5
   83a48:	2b07      	cmp	r3, #7
   83a4a:	f8c6 8000 	str.w	r8, [r6]
   83a4e:	6075      	str	r5, [r6, #4]
   83a50:	9215      	str	r2, [sp, #84]	; 0x54
   83a52:	9314      	str	r3, [sp, #80]	; 0x50
   83a54:	dd7b      	ble.n	83b4e <_vfiprintf_r+0x19e>
   83a56:	2a00      	cmp	r2, #0
   83a58:	f040 84d5 	bne.w	84406 <_vfiprintf_r+0xa56>
   83a5c:	9809      	ldr	r0, [sp, #36]	; 0x24
   83a5e:	9214      	str	r2, [sp, #80]	; 0x50
   83a60:	4428      	add	r0, r5
   83a62:	464e      	mov	r6, r9
   83a64:	9009      	str	r0, [sp, #36]	; 0x24
   83a66:	7823      	ldrb	r3, [r4, #0]
   83a68:	2b00      	cmp	r3, #0
   83a6a:	f000 83ed 	beq.w	84248 <_vfiprintf_r+0x898>
   83a6e:	2100      	movs	r1, #0
   83a70:	f04f 0200 	mov.w	r2, #0
   83a74:	f04f 3cff 	mov.w	ip, #4294967295
   83a78:	7863      	ldrb	r3, [r4, #1]
   83a7a:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   83a7e:	9104      	str	r1, [sp, #16]
   83a80:	468a      	mov	sl, r1
   83a82:	f104 0801 	add.w	r8, r4, #1
   83a86:	4608      	mov	r0, r1
   83a88:	4665      	mov	r5, ip
   83a8a:	f108 0801 	add.w	r8, r8, #1
   83a8e:	f1a3 0220 	sub.w	r2, r3, #32
   83a92:	2a58      	cmp	r2, #88	; 0x58
   83a94:	f200 82d9 	bhi.w	8404a <_vfiprintf_r+0x69a>
   83a98:	e8df f012 	tbh	[pc, r2, lsl #1]
   83a9c:	02d702cb 	.word	0x02d702cb
   83aa0:	02d202d7 	.word	0x02d202d7
   83aa4:	02d702d7 	.word	0x02d702d7
   83aa8:	02d702d7 	.word	0x02d702d7
   83aac:	02d702d7 	.word	0x02d702d7
   83ab0:	028f0282 	.word	0x028f0282
   83ab4:	008402d7 	.word	0x008402d7
   83ab8:	02d70293 	.word	0x02d70293
   83abc:	0196012b 	.word	0x0196012b
   83ac0:	01960196 	.word	0x01960196
   83ac4:	01960196 	.word	0x01960196
   83ac8:	01960196 	.word	0x01960196
   83acc:	01960196 	.word	0x01960196
   83ad0:	02d702d7 	.word	0x02d702d7
   83ad4:	02d702d7 	.word	0x02d702d7
   83ad8:	02d702d7 	.word	0x02d702d7
   83adc:	02d702d7 	.word	0x02d702d7
   83ae0:	02d702d7 	.word	0x02d702d7
   83ae4:	02d70130 	.word	0x02d70130
   83ae8:	02d702d7 	.word	0x02d702d7
   83aec:	02d702d7 	.word	0x02d702d7
   83af0:	02d702d7 	.word	0x02d702d7
   83af4:	02d702d7 	.word	0x02d702d7
   83af8:	017b02d7 	.word	0x017b02d7
   83afc:	02d702d7 	.word	0x02d702d7
   83b00:	02d702d7 	.word	0x02d702d7
   83b04:	01a402d7 	.word	0x01a402d7
   83b08:	02d702d7 	.word	0x02d702d7
   83b0c:	02d701bf 	.word	0x02d701bf
   83b10:	02d702d7 	.word	0x02d702d7
   83b14:	02d702d7 	.word	0x02d702d7
   83b18:	02d702d7 	.word	0x02d702d7
   83b1c:	02d702d7 	.word	0x02d702d7
   83b20:	01e402d7 	.word	0x01e402d7
   83b24:	02d701fa 	.word	0x02d701fa
   83b28:	02d702d7 	.word	0x02d702d7
   83b2c:	01fa0216 	.word	0x01fa0216
   83b30:	02d702d7 	.word	0x02d702d7
   83b34:	02d7021b 	.word	0x02d7021b
   83b38:	00890228 	.word	0x00890228
   83b3c:	027d0266 	.word	0x027d0266
   83b40:	023a02d7 	.word	0x023a02d7
   83b44:	011902d7 	.word	0x011902d7
   83b48:	02d702d7 	.word	0x02d702d7
   83b4c:	02af      	.short	0x02af
   83b4e:	3608      	adds	r6, #8
   83b50:	9809      	ldr	r0, [sp, #36]	; 0x24
   83b52:	4428      	add	r0, r5
   83b54:	9009      	str	r0, [sp, #36]	; 0x24
   83b56:	e786      	b.n	83a66 <_vfiprintf_r+0xb6>
   83b58:	9806      	ldr	r0, [sp, #24]
   83b5a:	9902      	ldr	r1, [sp, #8]
   83b5c:	f000 fd90 	bl	84680 <__swsetup_r>
   83b60:	b9b0      	cbnz	r0, 83b90 <_vfiprintf_r+0x1e0>
   83b62:	9d02      	ldr	r5, [sp, #8]
   83b64:	89aa      	ldrh	r2, [r5, #12]
   83b66:	f002 021a 	and.w	r2, r2, #26
   83b6a:	2a0a      	cmp	r2, #10
   83b6c:	f47f af49 	bne.w	83a02 <_vfiprintf_r+0x52>
   83b70:	f8dd b008 	ldr.w	fp, [sp, #8]
   83b74:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   83b78:	2b00      	cmp	r3, #0
   83b7a:	f6ff af42 	blt.w	83a02 <_vfiprintf_r+0x52>
   83b7e:	9806      	ldr	r0, [sp, #24]
   83b80:	4659      	mov	r1, fp
   83b82:	4642      	mov	r2, r8
   83b84:	4623      	mov	r3, r4
   83b86:	f000 fd3d 	bl	84604 <__sbprintf>
   83b8a:	b031      	add	sp, #196	; 0xc4
   83b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b90:	f04f 30ff 	mov.w	r0, #4294967295
   83b94:	b031      	add	sp, #196	; 0xc4
   83b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83b9a:	f000 fea3 	bl	848e4 <__sinit>
   83b9e:	e714      	b.n	839ca <_vfiprintf_r+0x1a>
   83ba0:	4240      	negs	r0, r0
   83ba2:	9308      	str	r3, [sp, #32]
   83ba4:	f04a 0a04 	orr.w	sl, sl, #4
   83ba8:	f898 3000 	ldrb.w	r3, [r8]
   83bac:	e76d      	b.n	83a8a <_vfiprintf_r+0xda>
   83bae:	f01a 0320 	ands.w	r3, sl, #32
   83bb2:	9004      	str	r0, [sp, #16]
   83bb4:	46ac      	mov	ip, r5
   83bb6:	f000 80f4 	beq.w	83da2 <_vfiprintf_r+0x3f2>
   83bba:	f8dd b020 	ldr.w	fp, [sp, #32]
   83bbe:	f10b 0307 	add.w	r3, fp, #7
   83bc2:	f023 0307 	bic.w	r3, r3, #7
   83bc6:	f103 0408 	add.w	r4, r3, #8
   83bca:	9408      	str	r4, [sp, #32]
   83bcc:	e9d3 4500 	ldrd	r4, r5, [r3]
   83bd0:	2300      	movs	r3, #0
   83bd2:	f04f 0000 	mov.w	r0, #0
   83bd6:	2100      	movs	r1, #0
   83bd8:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   83bdc:	f8cd c014 	str.w	ip, [sp, #20]
   83be0:	9107      	str	r1, [sp, #28]
   83be2:	f1bc 0f00 	cmp.w	ip, #0
   83be6:	bfa8      	it	ge
   83be8:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   83bec:	ea54 0205 	orrs.w	r2, r4, r5
   83bf0:	f040 80ad 	bne.w	83d4e <_vfiprintf_r+0x39e>
   83bf4:	f1bc 0f00 	cmp.w	ip, #0
   83bf8:	f040 80a9 	bne.w	83d4e <_vfiprintf_r+0x39e>
   83bfc:	2b00      	cmp	r3, #0
   83bfe:	f040 83c0 	bne.w	84382 <_vfiprintf_r+0x9d2>
   83c02:	f01a 0f01 	tst.w	sl, #1
   83c06:	f000 83bc 	beq.w	84382 <_vfiprintf_r+0x9d2>
   83c0a:	2330      	movs	r3, #48	; 0x30
   83c0c:	af30      	add	r7, sp, #192	; 0xc0
   83c0e:	f807 3d41 	strb.w	r3, [r7, #-65]!
   83c12:	ebc7 0409 	rsb	r4, r7, r9
   83c16:	9405      	str	r4, [sp, #20]
   83c18:	f8dd b014 	ldr.w	fp, [sp, #20]
   83c1c:	9c07      	ldr	r4, [sp, #28]
   83c1e:	45e3      	cmp	fp, ip
   83c20:	bfb8      	it	lt
   83c22:	46e3      	movlt	fp, ip
   83c24:	f8cd b00c 	str.w	fp, [sp, #12]
   83c28:	b11c      	cbz	r4, 83c32 <_vfiprintf_r+0x282>
   83c2a:	f10b 0b01 	add.w	fp, fp, #1
   83c2e:	f8cd b00c 	str.w	fp, [sp, #12]
   83c32:	f01a 0502 	ands.w	r5, sl, #2
   83c36:	9507      	str	r5, [sp, #28]
   83c38:	d005      	beq.n	83c46 <_vfiprintf_r+0x296>
   83c3a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83c3e:	f10b 0b02 	add.w	fp, fp, #2
   83c42:	f8cd b00c 	str.w	fp, [sp, #12]
   83c46:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   83c4a:	930b      	str	r3, [sp, #44]	; 0x2c
   83c4c:	f040 821b 	bne.w	84086 <_vfiprintf_r+0x6d6>
   83c50:	9d04      	ldr	r5, [sp, #16]
   83c52:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83c56:	ebcb 0405 	rsb	r4, fp, r5
   83c5a:	2c00      	cmp	r4, #0
   83c5c:	f340 8213 	ble.w	84086 <_vfiprintf_r+0x6d6>
   83c60:	2c10      	cmp	r4, #16
   83c62:	f340 8489 	ble.w	84578 <_vfiprintf_r+0xbc8>
   83c66:	4dbe      	ldr	r5, [pc, #760]	; (83f60 <_vfiprintf_r+0x5b0>)
   83c68:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83c6a:	462b      	mov	r3, r5
   83c6c:	9814      	ldr	r0, [sp, #80]	; 0x50
   83c6e:	4625      	mov	r5, r4
   83c70:	f04f 0b10 	mov.w	fp, #16
   83c74:	4664      	mov	r4, ip
   83c76:	46b4      	mov	ip, r6
   83c78:	461e      	mov	r6, r3
   83c7a:	e006      	b.n	83c8a <_vfiprintf_r+0x2da>
   83c7c:	1c83      	adds	r3, r0, #2
   83c7e:	f10c 0c08 	add.w	ip, ip, #8
   83c82:	4608      	mov	r0, r1
   83c84:	3d10      	subs	r5, #16
   83c86:	2d10      	cmp	r5, #16
   83c88:	dd11      	ble.n	83cae <_vfiprintf_r+0x2fe>
   83c8a:	1c41      	adds	r1, r0, #1
   83c8c:	3210      	adds	r2, #16
   83c8e:	2907      	cmp	r1, #7
   83c90:	9215      	str	r2, [sp, #84]	; 0x54
   83c92:	e88c 0840 	stmia.w	ip, {r6, fp}
   83c96:	9114      	str	r1, [sp, #80]	; 0x50
   83c98:	ddf0      	ble.n	83c7c <_vfiprintf_r+0x2cc>
   83c9a:	2a00      	cmp	r2, #0
   83c9c:	f040 81e6 	bne.w	8406c <_vfiprintf_r+0x6bc>
   83ca0:	3d10      	subs	r5, #16
   83ca2:	2d10      	cmp	r5, #16
   83ca4:	f04f 0301 	mov.w	r3, #1
   83ca8:	4610      	mov	r0, r2
   83caa:	46cc      	mov	ip, r9
   83cac:	dced      	bgt.n	83c8a <_vfiprintf_r+0x2da>
   83cae:	4631      	mov	r1, r6
   83cb0:	4666      	mov	r6, ip
   83cb2:	46a4      	mov	ip, r4
   83cb4:	462c      	mov	r4, r5
   83cb6:	460d      	mov	r5, r1
   83cb8:	4422      	add	r2, r4
   83cba:	2b07      	cmp	r3, #7
   83cbc:	9215      	str	r2, [sp, #84]	; 0x54
   83cbe:	6035      	str	r5, [r6, #0]
   83cc0:	6074      	str	r4, [r6, #4]
   83cc2:	9314      	str	r3, [sp, #80]	; 0x50
   83cc4:	f300 836d 	bgt.w	843a2 <_vfiprintf_r+0x9f2>
   83cc8:	3608      	adds	r6, #8
   83cca:	1c59      	adds	r1, r3, #1
   83ccc:	e1de      	b.n	8408c <_vfiprintf_r+0x6dc>
   83cce:	f01a 0f20 	tst.w	sl, #32
   83cd2:	9004      	str	r0, [sp, #16]
   83cd4:	46ac      	mov	ip, r5
   83cd6:	f000 808d 	beq.w	83df4 <_vfiprintf_r+0x444>
   83cda:	9d08      	ldr	r5, [sp, #32]
   83cdc:	1deb      	adds	r3, r5, #7
   83cde:	f023 0307 	bic.w	r3, r3, #7
   83ce2:	f103 0b08 	add.w	fp, r3, #8
   83ce6:	e9d3 4500 	ldrd	r4, r5, [r3]
   83cea:	f8cd b020 	str.w	fp, [sp, #32]
   83cee:	2301      	movs	r3, #1
   83cf0:	e76f      	b.n	83bd2 <_vfiprintf_r+0x222>
   83cf2:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   83cf6:	f898 3000 	ldrb.w	r3, [r8]
   83cfa:	e6c6      	b.n	83a8a <_vfiprintf_r+0xda>
   83cfc:	f04a 0a10 	orr.w	sl, sl, #16
   83d00:	f01a 0f20 	tst.w	sl, #32
   83d04:	9004      	str	r0, [sp, #16]
   83d06:	46ac      	mov	ip, r5
   83d08:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83d0c:	f000 80c8 	beq.w	83ea0 <_vfiprintf_r+0x4f0>
   83d10:	9c08      	ldr	r4, [sp, #32]
   83d12:	1de1      	adds	r1, r4, #7
   83d14:	f021 0107 	bic.w	r1, r1, #7
   83d18:	e9d1 2300 	ldrd	r2, r3, [r1]
   83d1c:	3108      	adds	r1, #8
   83d1e:	9108      	str	r1, [sp, #32]
   83d20:	4614      	mov	r4, r2
   83d22:	461d      	mov	r5, r3
   83d24:	2a00      	cmp	r2, #0
   83d26:	f173 0b00 	sbcs.w	fp, r3, #0
   83d2a:	f2c0 83ce 	blt.w	844ca <_vfiprintf_r+0xb1a>
   83d2e:	f1bc 0f00 	cmp.w	ip, #0
   83d32:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   83d36:	bfa8      	it	ge
   83d38:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   83d3c:	ea54 0205 	orrs.w	r2, r4, r5
   83d40:	9007      	str	r0, [sp, #28]
   83d42:	f8cd c014 	str.w	ip, [sp, #20]
   83d46:	f04f 0301 	mov.w	r3, #1
   83d4a:	f43f af53 	beq.w	83bf4 <_vfiprintf_r+0x244>
   83d4e:	2b01      	cmp	r3, #1
   83d50:	f000 8319 	beq.w	84386 <_vfiprintf_r+0x9d6>
   83d54:	2b02      	cmp	r3, #2
   83d56:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   83d5a:	f040 824c 	bne.w	841f6 <_vfiprintf_r+0x846>
   83d5e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   83d62:	4619      	mov	r1, r3
   83d64:	f004 000f 	and.w	r0, r4, #15
   83d68:	0922      	lsrs	r2, r4, #4
   83d6a:	f81b 0000 	ldrb.w	r0, [fp, r0]
   83d6e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   83d72:	092b      	lsrs	r3, r5, #4
   83d74:	7008      	strb	r0, [r1, #0]
   83d76:	ea52 0003 	orrs.w	r0, r2, r3
   83d7a:	460f      	mov	r7, r1
   83d7c:	4614      	mov	r4, r2
   83d7e:	461d      	mov	r5, r3
   83d80:	f101 31ff 	add.w	r1, r1, #4294967295
   83d84:	d1ee      	bne.n	83d64 <_vfiprintf_r+0x3b4>
   83d86:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   83d8a:	ebc7 0309 	rsb	r3, r7, r9
   83d8e:	9305      	str	r3, [sp, #20]
   83d90:	e742      	b.n	83c18 <_vfiprintf_r+0x268>
   83d92:	f04a 0a10 	orr.w	sl, sl, #16
   83d96:	f01a 0320 	ands.w	r3, sl, #32
   83d9a:	9004      	str	r0, [sp, #16]
   83d9c:	46ac      	mov	ip, r5
   83d9e:	f47f af0c 	bne.w	83bba <_vfiprintf_r+0x20a>
   83da2:	f01a 0210 	ands.w	r2, sl, #16
   83da6:	f040 8311 	bne.w	843cc <_vfiprintf_r+0xa1c>
   83daa:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   83dae:	f000 830d 	beq.w	843cc <_vfiprintf_r+0xa1c>
   83db2:	f8dd b020 	ldr.w	fp, [sp, #32]
   83db6:	4613      	mov	r3, r2
   83db8:	f8bb 4000 	ldrh.w	r4, [fp]
   83dbc:	f10b 0b04 	add.w	fp, fp, #4
   83dc0:	2500      	movs	r5, #0
   83dc2:	f8cd b020 	str.w	fp, [sp, #32]
   83dc6:	e704      	b.n	83bd2 <_vfiprintf_r+0x222>
   83dc8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83dcc:	2000      	movs	r0, #0
   83dce:	f818 3b01 	ldrb.w	r3, [r8], #1
   83dd2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   83dd6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   83dda:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83dde:	2a09      	cmp	r2, #9
   83de0:	d9f5      	bls.n	83dce <_vfiprintf_r+0x41e>
   83de2:	e654      	b.n	83a8e <_vfiprintf_r+0xde>
   83de4:	f04a 0a10 	orr.w	sl, sl, #16
   83de8:	f01a 0f20 	tst.w	sl, #32
   83dec:	9004      	str	r0, [sp, #16]
   83dee:	46ac      	mov	ip, r5
   83df0:	f47f af73 	bne.w	83cda <_vfiprintf_r+0x32a>
   83df4:	f01a 0f10 	tst.w	sl, #16
   83df8:	f040 82ef 	bne.w	843da <_vfiprintf_r+0xa2a>
   83dfc:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83e00:	f000 82eb 	beq.w	843da <_vfiprintf_r+0xa2a>
   83e04:	f8dd b020 	ldr.w	fp, [sp, #32]
   83e08:	2500      	movs	r5, #0
   83e0a:	f8bb 4000 	ldrh.w	r4, [fp]
   83e0e:	f10b 0b04 	add.w	fp, fp, #4
   83e12:	2301      	movs	r3, #1
   83e14:	f8cd b020 	str.w	fp, [sp, #32]
   83e18:	e6db      	b.n	83bd2 <_vfiprintf_r+0x222>
   83e1a:	46ac      	mov	ip, r5
   83e1c:	4d51      	ldr	r5, [pc, #324]	; (83f64 <_vfiprintf_r+0x5b4>)
   83e1e:	f01a 0f20 	tst.w	sl, #32
   83e22:	9004      	str	r0, [sp, #16]
   83e24:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83e28:	950a      	str	r5, [sp, #40]	; 0x28
   83e2a:	f000 80f0 	beq.w	8400e <_vfiprintf_r+0x65e>
   83e2e:	9d08      	ldr	r5, [sp, #32]
   83e30:	1dea      	adds	r2, r5, #7
   83e32:	f022 0207 	bic.w	r2, r2, #7
   83e36:	f102 0b08 	add.w	fp, r2, #8
   83e3a:	f8cd b020 	str.w	fp, [sp, #32]
   83e3e:	e9d2 4500 	ldrd	r4, r5, [r2]
   83e42:	f01a 0f01 	tst.w	sl, #1
   83e46:	f000 82aa 	beq.w	8439e <_vfiprintf_r+0x9ee>
   83e4a:	ea54 0b05 	orrs.w	fp, r4, r5
   83e4e:	f000 82a6 	beq.w	8439e <_vfiprintf_r+0x9ee>
   83e52:	2230      	movs	r2, #48	; 0x30
   83e54:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   83e58:	f04a 0a02 	orr.w	sl, sl, #2
   83e5c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83e60:	2302      	movs	r3, #2
   83e62:	e6b6      	b.n	83bd2 <_vfiprintf_r+0x222>
   83e64:	9b08      	ldr	r3, [sp, #32]
   83e66:	f8dd b020 	ldr.w	fp, [sp, #32]
   83e6a:	681b      	ldr	r3, [r3, #0]
   83e6c:	2401      	movs	r4, #1
   83e6e:	f04f 0500 	mov.w	r5, #0
   83e72:	f10b 0b04 	add.w	fp, fp, #4
   83e76:	9004      	str	r0, [sp, #16]
   83e78:	9403      	str	r4, [sp, #12]
   83e7a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83e7e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   83e82:	f8cd b020 	str.w	fp, [sp, #32]
   83e86:	9405      	str	r4, [sp, #20]
   83e88:	af16      	add	r7, sp, #88	; 0x58
   83e8a:	f04f 0c00 	mov.w	ip, #0
   83e8e:	e6d0      	b.n	83c32 <_vfiprintf_r+0x282>
   83e90:	f01a 0f20 	tst.w	sl, #32
   83e94:	9004      	str	r0, [sp, #16]
   83e96:	46ac      	mov	ip, r5
   83e98:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83e9c:	f47f af38 	bne.w	83d10 <_vfiprintf_r+0x360>
   83ea0:	f01a 0f10 	tst.w	sl, #16
   83ea4:	f040 82a7 	bne.w	843f6 <_vfiprintf_r+0xa46>
   83ea8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83eac:	f000 82a3 	beq.w	843f6 <_vfiprintf_r+0xa46>
   83eb0:	f8dd b020 	ldr.w	fp, [sp, #32]
   83eb4:	f9bb 4000 	ldrsh.w	r4, [fp]
   83eb8:	f10b 0b04 	add.w	fp, fp, #4
   83ebc:	17e5      	asrs	r5, r4, #31
   83ebe:	4622      	mov	r2, r4
   83ec0:	462b      	mov	r3, r5
   83ec2:	f8cd b020 	str.w	fp, [sp, #32]
   83ec6:	e72d      	b.n	83d24 <_vfiprintf_r+0x374>
   83ec8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   83ecc:	f898 3000 	ldrb.w	r3, [r8]
   83ed0:	e5db      	b.n	83a8a <_vfiprintf_r+0xda>
   83ed2:	f898 3000 	ldrb.w	r3, [r8]
   83ed6:	4642      	mov	r2, r8
   83ed8:	2b6c      	cmp	r3, #108	; 0x6c
   83eda:	bf03      	ittte	eq
   83edc:	f108 0801 	addeq.w	r8, r8, #1
   83ee0:	f04a 0a20 	orreq.w	sl, sl, #32
   83ee4:	7853      	ldrbeq	r3, [r2, #1]
   83ee6:	f04a 0a10 	orrne.w	sl, sl, #16
   83eea:	e5ce      	b.n	83a8a <_vfiprintf_r+0xda>
   83eec:	f01a 0f20 	tst.w	sl, #32
   83ef0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83ef4:	f000 82f7 	beq.w	844e6 <_vfiprintf_r+0xb36>
   83ef8:	9c08      	ldr	r4, [sp, #32]
   83efa:	6821      	ldr	r1, [r4, #0]
   83efc:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83efe:	17e5      	asrs	r5, r4, #31
   83f00:	462b      	mov	r3, r5
   83f02:	9d08      	ldr	r5, [sp, #32]
   83f04:	4622      	mov	r2, r4
   83f06:	3504      	adds	r5, #4
   83f08:	9508      	str	r5, [sp, #32]
   83f0a:	e9c1 2300 	strd	r2, r3, [r1]
   83f0e:	e582      	b.n	83a16 <_vfiprintf_r+0x66>
   83f10:	9c08      	ldr	r4, [sp, #32]
   83f12:	46ac      	mov	ip, r5
   83f14:	6827      	ldr	r7, [r4, #0]
   83f16:	f04f 0500 	mov.w	r5, #0
   83f1a:	9004      	str	r0, [sp, #16]
   83f1c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83f20:	3404      	adds	r4, #4
   83f22:	2f00      	cmp	r7, #0
   83f24:	f000 8332 	beq.w	8458c <_vfiprintf_r+0xbdc>
   83f28:	f1bc 0f00 	cmp.w	ip, #0
   83f2c:	4638      	mov	r0, r7
   83f2e:	f2c0 8307 	blt.w	84540 <_vfiprintf_r+0xb90>
   83f32:	4662      	mov	r2, ip
   83f34:	2100      	movs	r1, #0
   83f36:	f8cd c004 	str.w	ip, [sp, #4]
   83f3a:	f001 fbb1 	bl	856a0 <memchr>
   83f3e:	f8dd c004 	ldr.w	ip, [sp, #4]
   83f42:	2800      	cmp	r0, #0
   83f44:	f000 833a 	beq.w	845bc <_vfiprintf_r+0xc0c>
   83f48:	1bc0      	subs	r0, r0, r7
   83f4a:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   83f4e:	4560      	cmp	r0, ip
   83f50:	bfa8      	it	ge
   83f52:	4660      	movge	r0, ip
   83f54:	9005      	str	r0, [sp, #20]
   83f56:	9408      	str	r4, [sp, #32]
   83f58:	9507      	str	r5, [sp, #28]
   83f5a:	f04f 0c00 	mov.w	ip, #0
   83f5e:	e65b      	b.n	83c18 <_vfiprintf_r+0x268>
   83f60:	000867c0 	.word	0x000867c0
   83f64:	00086780 	.word	0x00086780
   83f68:	9b08      	ldr	r3, [sp, #32]
   83f6a:	f8dd b020 	ldr.w	fp, [sp, #32]
   83f6e:	9004      	str	r0, [sp, #16]
   83f70:	48b2      	ldr	r0, [pc, #712]	; (8423c <_vfiprintf_r+0x88c>)
   83f72:	681c      	ldr	r4, [r3, #0]
   83f74:	2230      	movs	r2, #48	; 0x30
   83f76:	2378      	movs	r3, #120	; 0x78
   83f78:	f10b 0b04 	add.w	fp, fp, #4
   83f7c:	46ac      	mov	ip, r5
   83f7e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   83f82:	f04a 0a02 	orr.w	sl, sl, #2
   83f86:	f8cd b020 	str.w	fp, [sp, #32]
   83f8a:	2500      	movs	r5, #0
   83f8c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   83f90:	900a      	str	r0, [sp, #40]	; 0x28
   83f92:	2302      	movs	r3, #2
   83f94:	e61d      	b.n	83bd2 <_vfiprintf_r+0x222>
   83f96:	f04a 0a20 	orr.w	sl, sl, #32
   83f9a:	f898 3000 	ldrb.w	r3, [r8]
   83f9e:	e574      	b.n	83a8a <_vfiprintf_r+0xda>
   83fa0:	f8dd b020 	ldr.w	fp, [sp, #32]
   83fa4:	f8db 0000 	ldr.w	r0, [fp]
   83fa8:	f10b 0304 	add.w	r3, fp, #4
   83fac:	2800      	cmp	r0, #0
   83fae:	f6ff adf7 	blt.w	83ba0 <_vfiprintf_r+0x1f0>
   83fb2:	9308      	str	r3, [sp, #32]
   83fb4:	f898 3000 	ldrb.w	r3, [r8]
   83fb8:	e567      	b.n	83a8a <_vfiprintf_r+0xda>
   83fba:	f898 3000 	ldrb.w	r3, [r8]
   83fbe:	212b      	movs	r1, #43	; 0x2b
   83fc0:	e563      	b.n	83a8a <_vfiprintf_r+0xda>
   83fc2:	f898 3000 	ldrb.w	r3, [r8]
   83fc6:	f108 0401 	add.w	r4, r8, #1
   83fca:	2b2a      	cmp	r3, #42	; 0x2a
   83fcc:	f000 8305 	beq.w	845da <_vfiprintf_r+0xc2a>
   83fd0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83fd4:	2a09      	cmp	r2, #9
   83fd6:	bf98      	it	ls
   83fd8:	2500      	movls	r5, #0
   83fda:	f200 82fa 	bhi.w	845d2 <_vfiprintf_r+0xc22>
   83fde:	f814 3b01 	ldrb.w	r3, [r4], #1
   83fe2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   83fe6:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   83fea:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83fee:	2a09      	cmp	r2, #9
   83ff0:	d9f5      	bls.n	83fde <_vfiprintf_r+0x62e>
   83ff2:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   83ff6:	46a0      	mov	r8, r4
   83ff8:	e549      	b.n	83a8e <_vfiprintf_r+0xde>
   83ffa:	4c90      	ldr	r4, [pc, #576]	; (8423c <_vfiprintf_r+0x88c>)
   83ffc:	f01a 0f20 	tst.w	sl, #32
   84000:	9004      	str	r0, [sp, #16]
   84002:	46ac      	mov	ip, r5
   84004:	940a      	str	r4, [sp, #40]	; 0x28
   84006:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8400a:	f47f af10 	bne.w	83e2e <_vfiprintf_r+0x47e>
   8400e:	f01a 0f10 	tst.w	sl, #16
   84012:	f040 81ea 	bne.w	843ea <_vfiprintf_r+0xa3a>
   84016:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8401a:	f000 81e6 	beq.w	843ea <_vfiprintf_r+0xa3a>
   8401e:	f8dd b020 	ldr.w	fp, [sp, #32]
   84022:	2500      	movs	r5, #0
   84024:	f8bb 4000 	ldrh.w	r4, [fp]
   84028:	f10b 0b04 	add.w	fp, fp, #4
   8402c:	f8cd b020 	str.w	fp, [sp, #32]
   84030:	e707      	b.n	83e42 <_vfiprintf_r+0x492>
   84032:	f898 3000 	ldrb.w	r3, [r8]
   84036:	2900      	cmp	r1, #0
   84038:	f47f ad27 	bne.w	83a8a <_vfiprintf_r+0xda>
   8403c:	2120      	movs	r1, #32
   8403e:	e524      	b.n	83a8a <_vfiprintf_r+0xda>
   84040:	f04a 0a01 	orr.w	sl, sl, #1
   84044:	f898 3000 	ldrb.w	r3, [r8]
   84048:	e51f      	b.n	83a8a <_vfiprintf_r+0xda>
   8404a:	9004      	str	r0, [sp, #16]
   8404c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84050:	2b00      	cmp	r3, #0
   84052:	f000 80f9 	beq.w	84248 <_vfiprintf_r+0x898>
   84056:	2501      	movs	r5, #1
   84058:	f04f 0b00 	mov.w	fp, #0
   8405c:	9503      	str	r5, [sp, #12]
   8405e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   84062:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   84066:	9505      	str	r5, [sp, #20]
   84068:	af16      	add	r7, sp, #88	; 0x58
   8406a:	e70e      	b.n	83e8a <_vfiprintf_r+0x4da>
   8406c:	9806      	ldr	r0, [sp, #24]
   8406e:	9902      	ldr	r1, [sp, #8]
   84070:	aa13      	add	r2, sp, #76	; 0x4c
   84072:	f7ff fc61 	bl	83938 <__sprint_r.part.0>
   84076:	2800      	cmp	r0, #0
   84078:	f040 80ed 	bne.w	84256 <_vfiprintf_r+0x8a6>
   8407c:	9814      	ldr	r0, [sp, #80]	; 0x50
   8407e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84080:	1c43      	adds	r3, r0, #1
   84082:	46cc      	mov	ip, r9
   84084:	e5fe      	b.n	83c84 <_vfiprintf_r+0x2d4>
   84086:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84088:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8408a:	1c59      	adds	r1, r3, #1
   8408c:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   84090:	b168      	cbz	r0, 840ae <_vfiprintf_r+0x6fe>
   84092:	3201      	adds	r2, #1
   84094:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   84098:	2301      	movs	r3, #1
   8409a:	2907      	cmp	r1, #7
   8409c:	9215      	str	r2, [sp, #84]	; 0x54
   8409e:	9114      	str	r1, [sp, #80]	; 0x50
   840a0:	e886 0009 	stmia.w	r6, {r0, r3}
   840a4:	f300 8160 	bgt.w	84368 <_vfiprintf_r+0x9b8>
   840a8:	460b      	mov	r3, r1
   840aa:	3608      	adds	r6, #8
   840ac:	3101      	adds	r1, #1
   840ae:	9c07      	ldr	r4, [sp, #28]
   840b0:	b164      	cbz	r4, 840cc <_vfiprintf_r+0x71c>
   840b2:	3202      	adds	r2, #2
   840b4:	a812      	add	r0, sp, #72	; 0x48
   840b6:	2302      	movs	r3, #2
   840b8:	2907      	cmp	r1, #7
   840ba:	9215      	str	r2, [sp, #84]	; 0x54
   840bc:	9114      	str	r1, [sp, #80]	; 0x50
   840be:	e886 0009 	stmia.w	r6, {r0, r3}
   840c2:	f300 8157 	bgt.w	84374 <_vfiprintf_r+0x9c4>
   840c6:	460b      	mov	r3, r1
   840c8:	3608      	adds	r6, #8
   840ca:	3101      	adds	r1, #1
   840cc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   840ce:	2d80      	cmp	r5, #128	; 0x80
   840d0:	f000 8101 	beq.w	842d6 <_vfiprintf_r+0x926>
   840d4:	9d05      	ldr	r5, [sp, #20]
   840d6:	ebc5 040c 	rsb	r4, r5, ip
   840da:	2c00      	cmp	r4, #0
   840dc:	dd2f      	ble.n	8413e <_vfiprintf_r+0x78e>
   840de:	2c10      	cmp	r4, #16
   840e0:	4d57      	ldr	r5, [pc, #348]	; (84240 <_vfiprintf_r+0x890>)
   840e2:	dd22      	ble.n	8412a <_vfiprintf_r+0x77a>
   840e4:	4630      	mov	r0, r6
   840e6:	f04f 0b10 	mov.w	fp, #16
   840ea:	462e      	mov	r6, r5
   840ec:	4625      	mov	r5, r4
   840ee:	9c06      	ldr	r4, [sp, #24]
   840f0:	e006      	b.n	84100 <_vfiprintf_r+0x750>
   840f2:	f103 0c02 	add.w	ip, r3, #2
   840f6:	3008      	adds	r0, #8
   840f8:	460b      	mov	r3, r1
   840fa:	3d10      	subs	r5, #16
   840fc:	2d10      	cmp	r5, #16
   840fe:	dd10      	ble.n	84122 <_vfiprintf_r+0x772>
   84100:	1c59      	adds	r1, r3, #1
   84102:	3210      	adds	r2, #16
   84104:	2907      	cmp	r1, #7
   84106:	9215      	str	r2, [sp, #84]	; 0x54
   84108:	e880 0840 	stmia.w	r0, {r6, fp}
   8410c:	9114      	str	r1, [sp, #80]	; 0x50
   8410e:	ddf0      	ble.n	840f2 <_vfiprintf_r+0x742>
   84110:	2a00      	cmp	r2, #0
   84112:	d163      	bne.n	841dc <_vfiprintf_r+0x82c>
   84114:	3d10      	subs	r5, #16
   84116:	2d10      	cmp	r5, #16
   84118:	f04f 0c01 	mov.w	ip, #1
   8411c:	4613      	mov	r3, r2
   8411e:	4648      	mov	r0, r9
   84120:	dcee      	bgt.n	84100 <_vfiprintf_r+0x750>
   84122:	462c      	mov	r4, r5
   84124:	4661      	mov	r1, ip
   84126:	4635      	mov	r5, r6
   84128:	4606      	mov	r6, r0
   8412a:	4422      	add	r2, r4
   8412c:	2907      	cmp	r1, #7
   8412e:	9215      	str	r2, [sp, #84]	; 0x54
   84130:	6035      	str	r5, [r6, #0]
   84132:	6074      	str	r4, [r6, #4]
   84134:	9114      	str	r1, [sp, #80]	; 0x50
   84136:	f300 80c1 	bgt.w	842bc <_vfiprintf_r+0x90c>
   8413a:	3608      	adds	r6, #8
   8413c:	3101      	adds	r1, #1
   8413e:	9d05      	ldr	r5, [sp, #20]
   84140:	2907      	cmp	r1, #7
   84142:	442a      	add	r2, r5
   84144:	9215      	str	r2, [sp, #84]	; 0x54
   84146:	6037      	str	r7, [r6, #0]
   84148:	6075      	str	r5, [r6, #4]
   8414a:	9114      	str	r1, [sp, #80]	; 0x50
   8414c:	f340 80c1 	ble.w	842d2 <_vfiprintf_r+0x922>
   84150:	2a00      	cmp	r2, #0
   84152:	f040 8130 	bne.w	843b6 <_vfiprintf_r+0xa06>
   84156:	9214      	str	r2, [sp, #80]	; 0x50
   84158:	464e      	mov	r6, r9
   8415a:	f01a 0f04 	tst.w	sl, #4
   8415e:	f000 808b 	beq.w	84278 <_vfiprintf_r+0x8c8>
   84162:	9d04      	ldr	r5, [sp, #16]
   84164:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84168:	ebcb 0405 	rsb	r4, fp, r5
   8416c:	2c00      	cmp	r4, #0
   8416e:	f340 8083 	ble.w	84278 <_vfiprintf_r+0x8c8>
   84172:	2c10      	cmp	r4, #16
   84174:	f340 821e 	ble.w	845b4 <_vfiprintf_r+0xc04>
   84178:	9914      	ldr	r1, [sp, #80]	; 0x50
   8417a:	4d32      	ldr	r5, [pc, #200]	; (84244 <_vfiprintf_r+0x894>)
   8417c:	2710      	movs	r7, #16
   8417e:	f8dd a018 	ldr.w	sl, [sp, #24]
   84182:	f8dd b008 	ldr.w	fp, [sp, #8]
   84186:	e005      	b.n	84194 <_vfiprintf_r+0x7e4>
   84188:	1c88      	adds	r0, r1, #2
   8418a:	3608      	adds	r6, #8
   8418c:	4619      	mov	r1, r3
   8418e:	3c10      	subs	r4, #16
   84190:	2c10      	cmp	r4, #16
   84192:	dd10      	ble.n	841b6 <_vfiprintf_r+0x806>
   84194:	1c4b      	adds	r3, r1, #1
   84196:	3210      	adds	r2, #16
   84198:	2b07      	cmp	r3, #7
   8419a:	9215      	str	r2, [sp, #84]	; 0x54
   8419c:	e886 00a0 	stmia.w	r6, {r5, r7}
   841a0:	9314      	str	r3, [sp, #80]	; 0x50
   841a2:	ddf1      	ble.n	84188 <_vfiprintf_r+0x7d8>
   841a4:	2a00      	cmp	r2, #0
   841a6:	d17d      	bne.n	842a4 <_vfiprintf_r+0x8f4>
   841a8:	3c10      	subs	r4, #16
   841aa:	2c10      	cmp	r4, #16
   841ac:	f04f 0001 	mov.w	r0, #1
   841b0:	4611      	mov	r1, r2
   841b2:	464e      	mov	r6, r9
   841b4:	dcee      	bgt.n	84194 <_vfiprintf_r+0x7e4>
   841b6:	4422      	add	r2, r4
   841b8:	2807      	cmp	r0, #7
   841ba:	9215      	str	r2, [sp, #84]	; 0x54
   841bc:	6035      	str	r5, [r6, #0]
   841be:	6074      	str	r4, [r6, #4]
   841c0:	9014      	str	r0, [sp, #80]	; 0x50
   841c2:	dd59      	ble.n	84278 <_vfiprintf_r+0x8c8>
   841c4:	2a00      	cmp	r2, #0
   841c6:	d14f      	bne.n	84268 <_vfiprintf_r+0x8b8>
   841c8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   841ca:	f8dd b00c 	ldr.w	fp, [sp, #12]
   841ce:	9d04      	ldr	r5, [sp, #16]
   841d0:	45ab      	cmp	fp, r5
   841d2:	bfac      	ite	ge
   841d4:	445c      	addge	r4, fp
   841d6:	1964      	addlt	r4, r4, r5
   841d8:	9409      	str	r4, [sp, #36]	; 0x24
   841da:	e05e      	b.n	8429a <_vfiprintf_r+0x8ea>
   841dc:	4620      	mov	r0, r4
   841de:	9902      	ldr	r1, [sp, #8]
   841e0:	aa13      	add	r2, sp, #76	; 0x4c
   841e2:	f7ff fba9 	bl	83938 <__sprint_r.part.0>
   841e6:	2800      	cmp	r0, #0
   841e8:	d135      	bne.n	84256 <_vfiprintf_r+0x8a6>
   841ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   841ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   841ee:	f103 0c01 	add.w	ip, r3, #1
   841f2:	4648      	mov	r0, r9
   841f4:	e781      	b.n	840fa <_vfiprintf_r+0x74a>
   841f6:	08e0      	lsrs	r0, r4, #3
   841f8:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   841fc:	f004 0207 	and.w	r2, r4, #7
   84200:	08e9      	lsrs	r1, r5, #3
   84202:	3230      	adds	r2, #48	; 0x30
   84204:	ea50 0b01 	orrs.w	fp, r0, r1
   84208:	461f      	mov	r7, r3
   8420a:	701a      	strb	r2, [r3, #0]
   8420c:	4604      	mov	r4, r0
   8420e:	460d      	mov	r5, r1
   84210:	f103 33ff 	add.w	r3, r3, #4294967295
   84214:	d1ef      	bne.n	841f6 <_vfiprintf_r+0x846>
   84216:	f01a 0f01 	tst.w	sl, #1
   8421a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   8421e:	4639      	mov	r1, r7
   84220:	f000 80b9 	beq.w	84396 <_vfiprintf_r+0x9e6>
   84224:	2a30      	cmp	r2, #48	; 0x30
   84226:	f43f acf4 	beq.w	83c12 <_vfiprintf_r+0x262>
   8422a:	461f      	mov	r7, r3
   8422c:	ebc7 0509 	rsb	r5, r7, r9
   84230:	2330      	movs	r3, #48	; 0x30
   84232:	9505      	str	r5, [sp, #20]
   84234:	f801 3c01 	strb.w	r3, [r1, #-1]
   84238:	e4ee      	b.n	83c18 <_vfiprintf_r+0x268>
   8423a:	bf00      	nop
   8423c:	00086794 	.word	0x00086794
   84240:	000867b0 	.word	0x000867b0
   84244:	000867c0 	.word	0x000867c0
   84248:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8424a:	b123      	cbz	r3, 84256 <_vfiprintf_r+0x8a6>
   8424c:	9806      	ldr	r0, [sp, #24]
   8424e:	9902      	ldr	r1, [sp, #8]
   84250:	aa13      	add	r2, sp, #76	; 0x4c
   84252:	f7ff fb71 	bl	83938 <__sprint_r.part.0>
   84256:	9c02      	ldr	r4, [sp, #8]
   84258:	89a3      	ldrh	r3, [r4, #12]
   8425a:	065b      	lsls	r3, r3, #25
   8425c:	f53f ac98 	bmi.w	83b90 <_vfiprintf_r+0x1e0>
   84260:	9809      	ldr	r0, [sp, #36]	; 0x24
   84262:	b031      	add	sp, #196	; 0xc4
   84264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84268:	9806      	ldr	r0, [sp, #24]
   8426a:	9902      	ldr	r1, [sp, #8]
   8426c:	aa13      	add	r2, sp, #76	; 0x4c
   8426e:	f7ff fb63 	bl	83938 <__sprint_r.part.0>
   84272:	2800      	cmp	r0, #0
   84274:	d1ef      	bne.n	84256 <_vfiprintf_r+0x8a6>
   84276:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84278:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8427a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8427e:	9d04      	ldr	r5, [sp, #16]
   84280:	45ab      	cmp	fp, r5
   84282:	bfac      	ite	ge
   84284:	445c      	addge	r4, fp
   84286:	1964      	addlt	r4, r4, r5
   84288:	9409      	str	r4, [sp, #36]	; 0x24
   8428a:	b132      	cbz	r2, 8429a <_vfiprintf_r+0x8ea>
   8428c:	9806      	ldr	r0, [sp, #24]
   8428e:	9902      	ldr	r1, [sp, #8]
   84290:	aa13      	add	r2, sp, #76	; 0x4c
   84292:	f7ff fb51 	bl	83938 <__sprint_r.part.0>
   84296:	2800      	cmp	r0, #0
   84298:	d1dd      	bne.n	84256 <_vfiprintf_r+0x8a6>
   8429a:	2000      	movs	r0, #0
   8429c:	9014      	str	r0, [sp, #80]	; 0x50
   8429e:	464e      	mov	r6, r9
   842a0:	f7ff bbb9 	b.w	83a16 <_vfiprintf_r+0x66>
   842a4:	4650      	mov	r0, sl
   842a6:	4659      	mov	r1, fp
   842a8:	aa13      	add	r2, sp, #76	; 0x4c
   842aa:	f7ff fb45 	bl	83938 <__sprint_r.part.0>
   842ae:	2800      	cmp	r0, #0
   842b0:	d1d1      	bne.n	84256 <_vfiprintf_r+0x8a6>
   842b2:	9914      	ldr	r1, [sp, #80]	; 0x50
   842b4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   842b6:	1c48      	adds	r0, r1, #1
   842b8:	464e      	mov	r6, r9
   842ba:	e768      	b.n	8418e <_vfiprintf_r+0x7de>
   842bc:	2a00      	cmp	r2, #0
   842be:	f040 80f7 	bne.w	844b0 <_vfiprintf_r+0xb00>
   842c2:	9c05      	ldr	r4, [sp, #20]
   842c4:	2301      	movs	r3, #1
   842c6:	9720      	str	r7, [sp, #128]	; 0x80
   842c8:	9421      	str	r4, [sp, #132]	; 0x84
   842ca:	9415      	str	r4, [sp, #84]	; 0x54
   842cc:	4622      	mov	r2, r4
   842ce:	9314      	str	r3, [sp, #80]	; 0x50
   842d0:	464e      	mov	r6, r9
   842d2:	3608      	adds	r6, #8
   842d4:	e741      	b.n	8415a <_vfiprintf_r+0x7aa>
   842d6:	9d04      	ldr	r5, [sp, #16]
   842d8:	f8dd b00c 	ldr.w	fp, [sp, #12]
   842dc:	ebcb 0405 	rsb	r4, fp, r5
   842e0:	2c00      	cmp	r4, #0
   842e2:	f77f aef7 	ble.w	840d4 <_vfiprintf_r+0x724>
   842e6:	2c10      	cmp	r4, #16
   842e8:	4da6      	ldr	r5, [pc, #664]	; (84584 <_vfiprintf_r+0xbd4>)
   842ea:	f340 8170 	ble.w	845ce <_vfiprintf_r+0xc1e>
   842ee:	4629      	mov	r1, r5
   842f0:	f04f 0b10 	mov.w	fp, #16
   842f4:	4625      	mov	r5, r4
   842f6:	4664      	mov	r4, ip
   842f8:	46b4      	mov	ip, r6
   842fa:	460e      	mov	r6, r1
   842fc:	e006      	b.n	8430c <_vfiprintf_r+0x95c>
   842fe:	1c98      	adds	r0, r3, #2
   84300:	f10c 0c08 	add.w	ip, ip, #8
   84304:	460b      	mov	r3, r1
   84306:	3d10      	subs	r5, #16
   84308:	2d10      	cmp	r5, #16
   8430a:	dd0f      	ble.n	8432c <_vfiprintf_r+0x97c>
   8430c:	1c59      	adds	r1, r3, #1
   8430e:	3210      	adds	r2, #16
   84310:	2907      	cmp	r1, #7
   84312:	9215      	str	r2, [sp, #84]	; 0x54
   84314:	e88c 0840 	stmia.w	ip, {r6, fp}
   84318:	9114      	str	r1, [sp, #80]	; 0x50
   8431a:	ddf0      	ble.n	842fe <_vfiprintf_r+0x94e>
   8431c:	b9ba      	cbnz	r2, 8434e <_vfiprintf_r+0x99e>
   8431e:	3d10      	subs	r5, #16
   84320:	2d10      	cmp	r5, #16
   84322:	f04f 0001 	mov.w	r0, #1
   84326:	4613      	mov	r3, r2
   84328:	46cc      	mov	ip, r9
   8432a:	dcef      	bgt.n	8430c <_vfiprintf_r+0x95c>
   8432c:	4633      	mov	r3, r6
   8432e:	4666      	mov	r6, ip
   84330:	46a4      	mov	ip, r4
   84332:	462c      	mov	r4, r5
   84334:	461d      	mov	r5, r3
   84336:	4422      	add	r2, r4
   84338:	2807      	cmp	r0, #7
   8433a:	9215      	str	r2, [sp, #84]	; 0x54
   8433c:	6035      	str	r5, [r6, #0]
   8433e:	6074      	str	r4, [r6, #4]
   84340:	9014      	str	r0, [sp, #80]	; 0x50
   84342:	f300 80af 	bgt.w	844a4 <_vfiprintf_r+0xaf4>
   84346:	3608      	adds	r6, #8
   84348:	1c41      	adds	r1, r0, #1
   8434a:	4603      	mov	r3, r0
   8434c:	e6c2      	b.n	840d4 <_vfiprintf_r+0x724>
   8434e:	9806      	ldr	r0, [sp, #24]
   84350:	9902      	ldr	r1, [sp, #8]
   84352:	aa13      	add	r2, sp, #76	; 0x4c
   84354:	f7ff faf0 	bl	83938 <__sprint_r.part.0>
   84358:	2800      	cmp	r0, #0
   8435a:	f47f af7c 	bne.w	84256 <_vfiprintf_r+0x8a6>
   8435e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84360:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84362:	1c58      	adds	r0, r3, #1
   84364:	46cc      	mov	ip, r9
   84366:	e7ce      	b.n	84306 <_vfiprintf_r+0x956>
   84368:	2a00      	cmp	r2, #0
   8436a:	d179      	bne.n	84460 <_vfiprintf_r+0xab0>
   8436c:	4619      	mov	r1, r3
   8436e:	464e      	mov	r6, r9
   84370:	4613      	mov	r3, r2
   84372:	e69c      	b.n	840ae <_vfiprintf_r+0x6fe>
   84374:	2a00      	cmp	r2, #0
   84376:	f040 8084 	bne.w	84482 <_vfiprintf_r+0xad2>
   8437a:	2101      	movs	r1, #1
   8437c:	4613      	mov	r3, r2
   8437e:	464e      	mov	r6, r9
   84380:	e6a4      	b.n	840cc <_vfiprintf_r+0x71c>
   84382:	464f      	mov	r7, r9
   84384:	e448      	b.n	83c18 <_vfiprintf_r+0x268>
   84386:	2d00      	cmp	r5, #0
   84388:	bf08      	it	eq
   8438a:	2c0a      	cmpeq	r4, #10
   8438c:	d246      	bcs.n	8441c <_vfiprintf_r+0xa6c>
   8438e:	3430      	adds	r4, #48	; 0x30
   84390:	af30      	add	r7, sp, #192	; 0xc0
   84392:	f807 4d41 	strb.w	r4, [r7, #-65]!
   84396:	ebc7 0309 	rsb	r3, r7, r9
   8439a:	9305      	str	r3, [sp, #20]
   8439c:	e43c      	b.n	83c18 <_vfiprintf_r+0x268>
   8439e:	2302      	movs	r3, #2
   843a0:	e417      	b.n	83bd2 <_vfiprintf_r+0x222>
   843a2:	2a00      	cmp	r2, #0
   843a4:	f040 80af 	bne.w	84506 <_vfiprintf_r+0xb56>
   843a8:	4613      	mov	r3, r2
   843aa:	2101      	movs	r1, #1
   843ac:	464e      	mov	r6, r9
   843ae:	e66d      	b.n	8408c <_vfiprintf_r+0x6dc>
   843b0:	4644      	mov	r4, r8
   843b2:	f7ff bb58 	b.w	83a66 <_vfiprintf_r+0xb6>
   843b6:	9806      	ldr	r0, [sp, #24]
   843b8:	9902      	ldr	r1, [sp, #8]
   843ba:	aa13      	add	r2, sp, #76	; 0x4c
   843bc:	f7ff fabc 	bl	83938 <__sprint_r.part.0>
   843c0:	2800      	cmp	r0, #0
   843c2:	f47f af48 	bne.w	84256 <_vfiprintf_r+0x8a6>
   843c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   843c8:	464e      	mov	r6, r9
   843ca:	e6c6      	b.n	8415a <_vfiprintf_r+0x7aa>
   843cc:	9d08      	ldr	r5, [sp, #32]
   843ce:	682c      	ldr	r4, [r5, #0]
   843d0:	3504      	adds	r5, #4
   843d2:	9508      	str	r5, [sp, #32]
   843d4:	2500      	movs	r5, #0
   843d6:	f7ff bbfc 	b.w	83bd2 <_vfiprintf_r+0x222>
   843da:	9d08      	ldr	r5, [sp, #32]
   843dc:	2301      	movs	r3, #1
   843de:	682c      	ldr	r4, [r5, #0]
   843e0:	3504      	adds	r5, #4
   843e2:	9508      	str	r5, [sp, #32]
   843e4:	2500      	movs	r5, #0
   843e6:	f7ff bbf4 	b.w	83bd2 <_vfiprintf_r+0x222>
   843ea:	9d08      	ldr	r5, [sp, #32]
   843ec:	682c      	ldr	r4, [r5, #0]
   843ee:	3504      	adds	r5, #4
   843f0:	9508      	str	r5, [sp, #32]
   843f2:	2500      	movs	r5, #0
   843f4:	e525      	b.n	83e42 <_vfiprintf_r+0x492>
   843f6:	9d08      	ldr	r5, [sp, #32]
   843f8:	682c      	ldr	r4, [r5, #0]
   843fa:	3504      	adds	r5, #4
   843fc:	9508      	str	r5, [sp, #32]
   843fe:	17e5      	asrs	r5, r4, #31
   84400:	4622      	mov	r2, r4
   84402:	462b      	mov	r3, r5
   84404:	e48e      	b.n	83d24 <_vfiprintf_r+0x374>
   84406:	9806      	ldr	r0, [sp, #24]
   84408:	9902      	ldr	r1, [sp, #8]
   8440a:	aa13      	add	r2, sp, #76	; 0x4c
   8440c:	f7ff fa94 	bl	83938 <__sprint_r.part.0>
   84410:	2800      	cmp	r0, #0
   84412:	f47f af20 	bne.w	84256 <_vfiprintf_r+0x8a6>
   84416:	464e      	mov	r6, r9
   84418:	f7ff bb9a 	b.w	83b50 <_vfiprintf_r+0x1a0>
   8441c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   84420:	9603      	str	r6, [sp, #12]
   84422:	465e      	mov	r6, fp
   84424:	46e3      	mov	fp, ip
   84426:	4620      	mov	r0, r4
   84428:	4629      	mov	r1, r5
   8442a:	220a      	movs	r2, #10
   8442c:	2300      	movs	r3, #0
   8442e:	f001 fdb9 	bl	85fa4 <__aeabi_uldivmod>
   84432:	3230      	adds	r2, #48	; 0x30
   84434:	7032      	strb	r2, [r6, #0]
   84436:	4620      	mov	r0, r4
   84438:	4629      	mov	r1, r5
   8443a:	220a      	movs	r2, #10
   8443c:	2300      	movs	r3, #0
   8443e:	f001 fdb1 	bl	85fa4 <__aeabi_uldivmod>
   84442:	4604      	mov	r4, r0
   84444:	460d      	mov	r5, r1
   84446:	ea54 0005 	orrs.w	r0, r4, r5
   8444a:	4637      	mov	r7, r6
   8444c:	f106 36ff 	add.w	r6, r6, #4294967295
   84450:	d1e9      	bne.n	84426 <_vfiprintf_r+0xa76>
   84452:	ebc7 0309 	rsb	r3, r7, r9
   84456:	46dc      	mov	ip, fp
   84458:	9e03      	ldr	r6, [sp, #12]
   8445a:	9305      	str	r3, [sp, #20]
   8445c:	f7ff bbdc 	b.w	83c18 <_vfiprintf_r+0x268>
   84460:	9806      	ldr	r0, [sp, #24]
   84462:	9902      	ldr	r1, [sp, #8]
   84464:	aa13      	add	r2, sp, #76	; 0x4c
   84466:	f8cd c004 	str.w	ip, [sp, #4]
   8446a:	f7ff fa65 	bl	83938 <__sprint_r.part.0>
   8446e:	f8dd c004 	ldr.w	ip, [sp, #4]
   84472:	2800      	cmp	r0, #0
   84474:	f47f aeef 	bne.w	84256 <_vfiprintf_r+0x8a6>
   84478:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8447a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8447c:	1c59      	adds	r1, r3, #1
   8447e:	464e      	mov	r6, r9
   84480:	e615      	b.n	840ae <_vfiprintf_r+0x6fe>
   84482:	9806      	ldr	r0, [sp, #24]
   84484:	9902      	ldr	r1, [sp, #8]
   84486:	aa13      	add	r2, sp, #76	; 0x4c
   84488:	f8cd c004 	str.w	ip, [sp, #4]
   8448c:	f7ff fa54 	bl	83938 <__sprint_r.part.0>
   84490:	f8dd c004 	ldr.w	ip, [sp, #4]
   84494:	2800      	cmp	r0, #0
   84496:	f47f aede 	bne.w	84256 <_vfiprintf_r+0x8a6>
   8449a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8449c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8449e:	1c59      	adds	r1, r3, #1
   844a0:	464e      	mov	r6, r9
   844a2:	e613      	b.n	840cc <_vfiprintf_r+0x71c>
   844a4:	2a00      	cmp	r2, #0
   844a6:	d156      	bne.n	84556 <_vfiprintf_r+0xba6>
   844a8:	2101      	movs	r1, #1
   844aa:	4613      	mov	r3, r2
   844ac:	464e      	mov	r6, r9
   844ae:	e611      	b.n	840d4 <_vfiprintf_r+0x724>
   844b0:	9806      	ldr	r0, [sp, #24]
   844b2:	9902      	ldr	r1, [sp, #8]
   844b4:	aa13      	add	r2, sp, #76	; 0x4c
   844b6:	f7ff fa3f 	bl	83938 <__sprint_r.part.0>
   844ba:	2800      	cmp	r0, #0
   844bc:	f47f aecb 	bne.w	84256 <_vfiprintf_r+0x8a6>
   844c0:	9914      	ldr	r1, [sp, #80]	; 0x50
   844c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   844c4:	3101      	adds	r1, #1
   844c6:	464e      	mov	r6, r9
   844c8:	e639      	b.n	8413e <_vfiprintf_r+0x78e>
   844ca:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   844ce:	4264      	negs	r4, r4
   844d0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   844d4:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   844d8:	f8cd b01c 	str.w	fp, [sp, #28]
   844dc:	f8cd c014 	str.w	ip, [sp, #20]
   844e0:	2301      	movs	r3, #1
   844e2:	f7ff bb7e 	b.w	83be2 <_vfiprintf_r+0x232>
   844e6:	f01a 0f10 	tst.w	sl, #16
   844ea:	d11d      	bne.n	84528 <_vfiprintf_r+0xb78>
   844ec:	f01a 0f40 	tst.w	sl, #64	; 0x40
   844f0:	d058      	beq.n	845a4 <_vfiprintf_r+0xbf4>
   844f2:	9d08      	ldr	r5, [sp, #32]
   844f4:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   844f8:	682b      	ldr	r3, [r5, #0]
   844fa:	3504      	adds	r5, #4
   844fc:	9508      	str	r5, [sp, #32]
   844fe:	f8a3 b000 	strh.w	fp, [r3]
   84502:	f7ff ba88 	b.w	83a16 <_vfiprintf_r+0x66>
   84506:	9806      	ldr	r0, [sp, #24]
   84508:	9902      	ldr	r1, [sp, #8]
   8450a:	aa13      	add	r2, sp, #76	; 0x4c
   8450c:	f8cd c004 	str.w	ip, [sp, #4]
   84510:	f7ff fa12 	bl	83938 <__sprint_r.part.0>
   84514:	f8dd c004 	ldr.w	ip, [sp, #4]
   84518:	2800      	cmp	r0, #0
   8451a:	f47f ae9c 	bne.w	84256 <_vfiprintf_r+0x8a6>
   8451e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84520:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84522:	1c59      	adds	r1, r3, #1
   84524:	464e      	mov	r6, r9
   84526:	e5b1      	b.n	8408c <_vfiprintf_r+0x6dc>
   84528:	f8dd b020 	ldr.w	fp, [sp, #32]
   8452c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8452e:	f8db 3000 	ldr.w	r3, [fp]
   84532:	f10b 0b04 	add.w	fp, fp, #4
   84536:	f8cd b020 	str.w	fp, [sp, #32]
   8453a:	601c      	str	r4, [r3, #0]
   8453c:	f7ff ba6b 	b.w	83a16 <_vfiprintf_r+0x66>
   84540:	9408      	str	r4, [sp, #32]
   84542:	f7ff f997 	bl	83874 <strlen>
   84546:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   8454a:	9005      	str	r0, [sp, #20]
   8454c:	9407      	str	r4, [sp, #28]
   8454e:	f04f 0c00 	mov.w	ip, #0
   84552:	f7ff bb61 	b.w	83c18 <_vfiprintf_r+0x268>
   84556:	9806      	ldr	r0, [sp, #24]
   84558:	9902      	ldr	r1, [sp, #8]
   8455a:	aa13      	add	r2, sp, #76	; 0x4c
   8455c:	f8cd c004 	str.w	ip, [sp, #4]
   84560:	f7ff f9ea 	bl	83938 <__sprint_r.part.0>
   84564:	f8dd c004 	ldr.w	ip, [sp, #4]
   84568:	2800      	cmp	r0, #0
   8456a:	f47f ae74 	bne.w	84256 <_vfiprintf_r+0x8a6>
   8456e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84570:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84572:	1c59      	adds	r1, r3, #1
   84574:	464e      	mov	r6, r9
   84576:	e5ad      	b.n	840d4 <_vfiprintf_r+0x724>
   84578:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8457a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8457c:	3301      	adds	r3, #1
   8457e:	4d02      	ldr	r5, [pc, #8]	; (84588 <_vfiprintf_r+0xbd8>)
   84580:	f7ff bb9a 	b.w	83cb8 <_vfiprintf_r+0x308>
   84584:	000867b0 	.word	0x000867b0
   84588:	000867c0 	.word	0x000867c0
   8458c:	f1bc 0f06 	cmp.w	ip, #6
   84590:	bf34      	ite	cc
   84592:	4663      	movcc	r3, ip
   84594:	2306      	movcs	r3, #6
   84596:	9408      	str	r4, [sp, #32]
   84598:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   8459c:	9305      	str	r3, [sp, #20]
   8459e:	9403      	str	r4, [sp, #12]
   845a0:	4f16      	ldr	r7, [pc, #88]	; (845fc <_vfiprintf_r+0xc4c>)
   845a2:	e472      	b.n	83e8a <_vfiprintf_r+0x4da>
   845a4:	9c08      	ldr	r4, [sp, #32]
   845a6:	9d09      	ldr	r5, [sp, #36]	; 0x24
   845a8:	6823      	ldr	r3, [r4, #0]
   845aa:	3404      	adds	r4, #4
   845ac:	9408      	str	r4, [sp, #32]
   845ae:	601d      	str	r5, [r3, #0]
   845b0:	f7ff ba31 	b.w	83a16 <_vfiprintf_r+0x66>
   845b4:	9814      	ldr	r0, [sp, #80]	; 0x50
   845b6:	4d12      	ldr	r5, [pc, #72]	; (84600 <_vfiprintf_r+0xc50>)
   845b8:	3001      	adds	r0, #1
   845ba:	e5fc      	b.n	841b6 <_vfiprintf_r+0x806>
   845bc:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   845c0:	f8cd c014 	str.w	ip, [sp, #20]
   845c4:	9507      	str	r5, [sp, #28]
   845c6:	9408      	str	r4, [sp, #32]
   845c8:	4684      	mov	ip, r0
   845ca:	f7ff bb25 	b.w	83c18 <_vfiprintf_r+0x268>
   845ce:	4608      	mov	r0, r1
   845d0:	e6b1      	b.n	84336 <_vfiprintf_r+0x986>
   845d2:	46a0      	mov	r8, r4
   845d4:	2500      	movs	r5, #0
   845d6:	f7ff ba5a 	b.w	83a8e <_vfiprintf_r+0xde>
   845da:	f8dd b020 	ldr.w	fp, [sp, #32]
   845de:	f898 3001 	ldrb.w	r3, [r8, #1]
   845e2:	f8db 5000 	ldr.w	r5, [fp]
   845e6:	f10b 0204 	add.w	r2, fp, #4
   845ea:	2d00      	cmp	r5, #0
   845ec:	9208      	str	r2, [sp, #32]
   845ee:	46a0      	mov	r8, r4
   845f0:	f6bf aa4b 	bge.w	83a8a <_vfiprintf_r+0xda>
   845f4:	f04f 35ff 	mov.w	r5, #4294967295
   845f8:	f7ff ba47 	b.w	83a8a <_vfiprintf_r+0xda>
   845fc:	000867a8 	.word	0x000867a8
   84600:	000867c0 	.word	0x000867c0

00084604 <__sbprintf>:
   84604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84608:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   8460a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   8460e:	4688      	mov	r8, r1
   84610:	9719      	str	r7, [sp, #100]	; 0x64
   84612:	f8d8 701c 	ldr.w	r7, [r8, #28]
   84616:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   8461a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   8461e:	9707      	str	r7, [sp, #28]
   84620:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   84624:	ac1a      	add	r4, sp, #104	; 0x68
   84626:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8462a:	f02a 0a02 	bic.w	sl, sl, #2
   8462e:	2600      	movs	r6, #0
   84630:	4669      	mov	r1, sp
   84632:	9400      	str	r4, [sp, #0]
   84634:	9404      	str	r4, [sp, #16]
   84636:	9502      	str	r5, [sp, #8]
   84638:	9505      	str	r5, [sp, #20]
   8463a:	f8ad a00c 	strh.w	sl, [sp, #12]
   8463e:	f8ad 900e 	strh.w	r9, [sp, #14]
   84642:	9709      	str	r7, [sp, #36]	; 0x24
   84644:	9606      	str	r6, [sp, #24]
   84646:	4605      	mov	r5, r0
   84648:	f7ff f9b2 	bl	839b0 <_vfiprintf_r>
   8464c:	1e04      	subs	r4, r0, #0
   8464e:	db07      	blt.n	84660 <__sbprintf+0x5c>
   84650:	4628      	mov	r0, r5
   84652:	4669      	mov	r1, sp
   84654:	f000 f92a 	bl	848ac <_fflush_r>
   84658:	42b0      	cmp	r0, r6
   8465a:	bf18      	it	ne
   8465c:	f04f 34ff 	movne.w	r4, #4294967295
   84660:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   84664:	065b      	lsls	r3, r3, #25
   84666:	d505      	bpl.n	84674 <__sbprintf+0x70>
   84668:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   8466c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84670:	f8a8 300c 	strh.w	r3, [r8, #12]
   84674:	4620      	mov	r0, r4
   84676:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   8467a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8467e:	bf00      	nop

00084680 <__swsetup_r>:
   84680:	4b2f      	ldr	r3, [pc, #188]	; (84740 <__swsetup_r+0xc0>)
   84682:	b570      	push	{r4, r5, r6, lr}
   84684:	4606      	mov	r6, r0
   84686:	6818      	ldr	r0, [r3, #0]
   84688:	460c      	mov	r4, r1
   8468a:	b110      	cbz	r0, 84692 <__swsetup_r+0x12>
   8468c:	6b82      	ldr	r2, [r0, #56]	; 0x38
   8468e:	2a00      	cmp	r2, #0
   84690:	d036      	beq.n	84700 <__swsetup_r+0x80>
   84692:	89a5      	ldrh	r5, [r4, #12]
   84694:	b2ab      	uxth	r3, r5
   84696:	0719      	lsls	r1, r3, #28
   84698:	d50c      	bpl.n	846b4 <__swsetup_r+0x34>
   8469a:	6922      	ldr	r2, [r4, #16]
   8469c:	b1aa      	cbz	r2, 846ca <__swsetup_r+0x4a>
   8469e:	f013 0101 	ands.w	r1, r3, #1
   846a2:	d01e      	beq.n	846e2 <__swsetup_r+0x62>
   846a4:	6963      	ldr	r3, [r4, #20]
   846a6:	2100      	movs	r1, #0
   846a8:	425b      	negs	r3, r3
   846aa:	61a3      	str	r3, [r4, #24]
   846ac:	60a1      	str	r1, [r4, #8]
   846ae:	b1f2      	cbz	r2, 846ee <__swsetup_r+0x6e>
   846b0:	2000      	movs	r0, #0
   846b2:	bd70      	pop	{r4, r5, r6, pc}
   846b4:	06da      	lsls	r2, r3, #27
   846b6:	d53a      	bpl.n	8472e <__swsetup_r+0xae>
   846b8:	075b      	lsls	r3, r3, #29
   846ba:	d424      	bmi.n	84706 <__swsetup_r+0x86>
   846bc:	6922      	ldr	r2, [r4, #16]
   846be:	f045 0308 	orr.w	r3, r5, #8
   846c2:	81a3      	strh	r3, [r4, #12]
   846c4:	b29b      	uxth	r3, r3
   846c6:	2a00      	cmp	r2, #0
   846c8:	d1e9      	bne.n	8469e <__swsetup_r+0x1e>
   846ca:	f403 7120 	and.w	r1, r3, #640	; 0x280
   846ce:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   846d2:	d0e4      	beq.n	8469e <__swsetup_r+0x1e>
   846d4:	4630      	mov	r0, r6
   846d6:	4621      	mov	r1, r4
   846d8:	f000 fcce 	bl	85078 <__smakebuf_r>
   846dc:	89a3      	ldrh	r3, [r4, #12]
   846de:	6922      	ldr	r2, [r4, #16]
   846e0:	e7dd      	b.n	8469e <__swsetup_r+0x1e>
   846e2:	0798      	lsls	r0, r3, #30
   846e4:	bf58      	it	pl
   846e6:	6961      	ldrpl	r1, [r4, #20]
   846e8:	60a1      	str	r1, [r4, #8]
   846ea:	2a00      	cmp	r2, #0
   846ec:	d1e0      	bne.n	846b0 <__swsetup_r+0x30>
   846ee:	89a3      	ldrh	r3, [r4, #12]
   846f0:	061a      	lsls	r2, r3, #24
   846f2:	d5dd      	bpl.n	846b0 <__swsetup_r+0x30>
   846f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   846f8:	81a3      	strh	r3, [r4, #12]
   846fa:	f04f 30ff 	mov.w	r0, #4294967295
   846fe:	bd70      	pop	{r4, r5, r6, pc}
   84700:	f000 f8f0 	bl	848e4 <__sinit>
   84704:	e7c5      	b.n	84692 <__swsetup_r+0x12>
   84706:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84708:	b149      	cbz	r1, 8471e <__swsetup_r+0x9e>
   8470a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8470e:	4299      	cmp	r1, r3
   84710:	d003      	beq.n	8471a <__swsetup_r+0x9a>
   84712:	4630      	mov	r0, r6
   84714:	f000 fa2a 	bl	84b6c <_free_r>
   84718:	89a5      	ldrh	r5, [r4, #12]
   8471a:	2300      	movs	r3, #0
   8471c:	6323      	str	r3, [r4, #48]	; 0x30
   8471e:	6922      	ldr	r2, [r4, #16]
   84720:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   84724:	2100      	movs	r1, #0
   84726:	b2ad      	uxth	r5, r5
   84728:	6022      	str	r2, [r4, #0]
   8472a:	6061      	str	r1, [r4, #4]
   8472c:	e7c7      	b.n	846be <__swsetup_r+0x3e>
   8472e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   84732:	2309      	movs	r3, #9
   84734:	6033      	str	r3, [r6, #0]
   84736:	f04f 30ff 	mov.w	r0, #4294967295
   8473a:	81a5      	strh	r5, [r4, #12]
   8473c:	bd70      	pop	{r4, r5, r6, pc}
   8473e:	bf00      	nop
   84740:	200705c0 	.word	0x200705c0

00084744 <register_fini>:
   84744:	4b02      	ldr	r3, [pc, #8]	; (84750 <register_fini+0xc>)
   84746:	b113      	cbz	r3, 8474e <register_fini+0xa>
   84748:	4802      	ldr	r0, [pc, #8]	; (84754 <register_fini+0x10>)
   8474a:	f000 b805 	b.w	84758 <atexit>
   8474e:	4770      	bx	lr
   84750:	00000000 	.word	0x00000000
   84754:	000849e1 	.word	0x000849e1

00084758 <atexit>:
   84758:	4601      	mov	r1, r0
   8475a:	2000      	movs	r0, #0
   8475c:	4602      	mov	r2, r0
   8475e:	4603      	mov	r3, r0
   84760:	f001 bb24 	b.w	85dac <__register_exitproc>

00084764 <__sflush_r>:
   84764:	898b      	ldrh	r3, [r1, #12]
   84766:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8476a:	b29a      	uxth	r2, r3
   8476c:	460d      	mov	r5, r1
   8476e:	0711      	lsls	r1, r2, #28
   84770:	4680      	mov	r8, r0
   84772:	d43c      	bmi.n	847ee <__sflush_r+0x8a>
   84774:	686a      	ldr	r2, [r5, #4]
   84776:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8477a:	2a00      	cmp	r2, #0
   8477c:	81ab      	strh	r3, [r5, #12]
   8477e:	dd59      	ble.n	84834 <__sflush_r+0xd0>
   84780:	6aac      	ldr	r4, [r5, #40]	; 0x28
   84782:	2c00      	cmp	r4, #0
   84784:	d04b      	beq.n	8481e <__sflush_r+0xba>
   84786:	b29b      	uxth	r3, r3
   84788:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   8478c:	2100      	movs	r1, #0
   8478e:	b292      	uxth	r2, r2
   84790:	f8d8 6000 	ldr.w	r6, [r8]
   84794:	f8c8 1000 	str.w	r1, [r8]
   84798:	2a00      	cmp	r2, #0
   8479a:	d04f      	beq.n	8483c <__sflush_r+0xd8>
   8479c:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8479e:	075f      	lsls	r7, r3, #29
   847a0:	d505      	bpl.n	847ae <__sflush_r+0x4a>
   847a2:	6869      	ldr	r1, [r5, #4]
   847a4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   847a6:	1a52      	subs	r2, r2, r1
   847a8:	b10b      	cbz	r3, 847ae <__sflush_r+0x4a>
   847aa:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   847ac:	1ad2      	subs	r2, r2, r3
   847ae:	4640      	mov	r0, r8
   847b0:	69e9      	ldr	r1, [r5, #28]
   847b2:	2300      	movs	r3, #0
   847b4:	47a0      	blx	r4
   847b6:	1c44      	adds	r4, r0, #1
   847b8:	d04a      	beq.n	84850 <__sflush_r+0xec>
   847ba:	89ab      	ldrh	r3, [r5, #12]
   847bc:	692a      	ldr	r2, [r5, #16]
   847be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   847c2:	b29b      	uxth	r3, r3
   847c4:	2100      	movs	r1, #0
   847c6:	602a      	str	r2, [r5, #0]
   847c8:	04da      	lsls	r2, r3, #19
   847ca:	81ab      	strh	r3, [r5, #12]
   847cc:	6069      	str	r1, [r5, #4]
   847ce:	d44c      	bmi.n	8486a <__sflush_r+0x106>
   847d0:	6b29      	ldr	r1, [r5, #48]	; 0x30
   847d2:	f8c8 6000 	str.w	r6, [r8]
   847d6:	b311      	cbz	r1, 8481e <__sflush_r+0xba>
   847d8:	f105 0340 	add.w	r3, r5, #64	; 0x40
   847dc:	4299      	cmp	r1, r3
   847de:	d002      	beq.n	847e6 <__sflush_r+0x82>
   847e0:	4640      	mov	r0, r8
   847e2:	f000 f9c3 	bl	84b6c <_free_r>
   847e6:	2000      	movs	r0, #0
   847e8:	6328      	str	r0, [r5, #48]	; 0x30
   847ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   847ee:	692e      	ldr	r6, [r5, #16]
   847f0:	b1ae      	cbz	r6, 8481e <__sflush_r+0xba>
   847f2:	0791      	lsls	r1, r2, #30
   847f4:	682c      	ldr	r4, [r5, #0]
   847f6:	bf0c      	ite	eq
   847f8:	696b      	ldreq	r3, [r5, #20]
   847fa:	2300      	movne	r3, #0
   847fc:	602e      	str	r6, [r5, #0]
   847fe:	1ba4      	subs	r4, r4, r6
   84800:	60ab      	str	r3, [r5, #8]
   84802:	e00a      	b.n	8481a <__sflush_r+0xb6>
   84804:	4632      	mov	r2, r6
   84806:	4623      	mov	r3, r4
   84808:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   8480a:	4640      	mov	r0, r8
   8480c:	69e9      	ldr	r1, [r5, #28]
   8480e:	47b8      	blx	r7
   84810:	2800      	cmp	r0, #0
   84812:	ebc0 0404 	rsb	r4, r0, r4
   84816:	4406      	add	r6, r0
   84818:	dd04      	ble.n	84824 <__sflush_r+0xc0>
   8481a:	2c00      	cmp	r4, #0
   8481c:	dcf2      	bgt.n	84804 <__sflush_r+0xa0>
   8481e:	2000      	movs	r0, #0
   84820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84824:	89ab      	ldrh	r3, [r5, #12]
   84826:	f04f 30ff 	mov.w	r0, #4294967295
   8482a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8482e:	81ab      	strh	r3, [r5, #12]
   84830:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84834:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   84836:	2a00      	cmp	r2, #0
   84838:	dca2      	bgt.n	84780 <__sflush_r+0x1c>
   8483a:	e7f0      	b.n	8481e <__sflush_r+0xba>
   8483c:	2301      	movs	r3, #1
   8483e:	4640      	mov	r0, r8
   84840:	69e9      	ldr	r1, [r5, #28]
   84842:	47a0      	blx	r4
   84844:	1c43      	adds	r3, r0, #1
   84846:	4602      	mov	r2, r0
   84848:	d01e      	beq.n	84888 <__sflush_r+0x124>
   8484a:	89ab      	ldrh	r3, [r5, #12]
   8484c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8484e:	e7a6      	b.n	8479e <__sflush_r+0x3a>
   84850:	f8d8 3000 	ldr.w	r3, [r8]
   84854:	b95b      	cbnz	r3, 8486e <__sflush_r+0x10a>
   84856:	89aa      	ldrh	r2, [r5, #12]
   84858:	6929      	ldr	r1, [r5, #16]
   8485a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   8485e:	b292      	uxth	r2, r2
   84860:	606b      	str	r3, [r5, #4]
   84862:	04d3      	lsls	r3, r2, #19
   84864:	81aa      	strh	r2, [r5, #12]
   84866:	6029      	str	r1, [r5, #0]
   84868:	d5b2      	bpl.n	847d0 <__sflush_r+0x6c>
   8486a:	6528      	str	r0, [r5, #80]	; 0x50
   8486c:	e7b0      	b.n	847d0 <__sflush_r+0x6c>
   8486e:	2b1d      	cmp	r3, #29
   84870:	d001      	beq.n	84876 <__sflush_r+0x112>
   84872:	2b16      	cmp	r3, #22
   84874:	d113      	bne.n	8489e <__sflush_r+0x13a>
   84876:	89a9      	ldrh	r1, [r5, #12]
   84878:	692b      	ldr	r3, [r5, #16]
   8487a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   8487e:	2200      	movs	r2, #0
   84880:	81a9      	strh	r1, [r5, #12]
   84882:	602b      	str	r3, [r5, #0]
   84884:	606a      	str	r2, [r5, #4]
   84886:	e7a3      	b.n	847d0 <__sflush_r+0x6c>
   84888:	f8d8 3000 	ldr.w	r3, [r8]
   8488c:	2b00      	cmp	r3, #0
   8488e:	d0dc      	beq.n	8484a <__sflush_r+0xe6>
   84890:	2b1d      	cmp	r3, #29
   84892:	d001      	beq.n	84898 <__sflush_r+0x134>
   84894:	2b16      	cmp	r3, #22
   84896:	d1c5      	bne.n	84824 <__sflush_r+0xc0>
   84898:	f8c8 6000 	str.w	r6, [r8]
   8489c:	e7bf      	b.n	8481e <__sflush_r+0xba>
   8489e:	89ab      	ldrh	r3, [r5, #12]
   848a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   848a4:	81ab      	strh	r3, [r5, #12]
   848a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   848aa:	bf00      	nop

000848ac <_fflush_r>:
   848ac:	b510      	push	{r4, lr}
   848ae:	4604      	mov	r4, r0
   848b0:	b082      	sub	sp, #8
   848b2:	b108      	cbz	r0, 848b8 <_fflush_r+0xc>
   848b4:	6b83      	ldr	r3, [r0, #56]	; 0x38
   848b6:	b153      	cbz	r3, 848ce <_fflush_r+0x22>
   848b8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   848bc:	b908      	cbnz	r0, 848c2 <_fflush_r+0x16>
   848be:	b002      	add	sp, #8
   848c0:	bd10      	pop	{r4, pc}
   848c2:	4620      	mov	r0, r4
   848c4:	b002      	add	sp, #8
   848c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   848ca:	f7ff bf4b 	b.w	84764 <__sflush_r>
   848ce:	9101      	str	r1, [sp, #4]
   848d0:	f000 f808 	bl	848e4 <__sinit>
   848d4:	9901      	ldr	r1, [sp, #4]
   848d6:	e7ef      	b.n	848b8 <_fflush_r+0xc>

000848d8 <_cleanup_r>:
   848d8:	4901      	ldr	r1, [pc, #4]	; (848e0 <_cleanup_r+0x8>)
   848da:	f000 bb9f 	b.w	8501c <_fwalk>
   848de:	bf00      	nop
   848e0:	00085ef9 	.word	0x00085ef9

000848e4 <__sinit>:
   848e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   848e8:	6b84      	ldr	r4, [r0, #56]	; 0x38
   848ea:	b083      	sub	sp, #12
   848ec:	4607      	mov	r7, r0
   848ee:	2c00      	cmp	r4, #0
   848f0:	d165      	bne.n	849be <__sinit+0xda>
   848f2:	687d      	ldr	r5, [r7, #4]
   848f4:	4833      	ldr	r0, [pc, #204]	; (849c4 <__sinit+0xe0>)
   848f6:	2304      	movs	r3, #4
   848f8:	2103      	movs	r1, #3
   848fa:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   848fe:	63f8      	str	r0, [r7, #60]	; 0x3c
   84900:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   84904:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   84908:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   8490c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84910:	81ab      	strh	r3, [r5, #12]
   84912:	602c      	str	r4, [r5, #0]
   84914:	606c      	str	r4, [r5, #4]
   84916:	60ac      	str	r4, [r5, #8]
   84918:	666c      	str	r4, [r5, #100]	; 0x64
   8491a:	81ec      	strh	r4, [r5, #14]
   8491c:	612c      	str	r4, [r5, #16]
   8491e:	616c      	str	r4, [r5, #20]
   84920:	61ac      	str	r4, [r5, #24]
   84922:	4621      	mov	r1, r4
   84924:	2208      	movs	r2, #8
   84926:	f7fe fed3 	bl	836d0 <memset>
   8492a:	f8df b09c 	ldr.w	fp, [pc, #156]	; 849c8 <__sinit+0xe4>
   8492e:	68be      	ldr	r6, [r7, #8]
   84930:	f8df a098 	ldr.w	sl, [pc, #152]	; 849cc <__sinit+0xe8>
   84934:	f8df 9098 	ldr.w	r9, [pc, #152]	; 849d0 <__sinit+0xec>
   84938:	f8df 8098 	ldr.w	r8, [pc, #152]	; 849d4 <__sinit+0xf0>
   8493c:	2301      	movs	r3, #1
   8493e:	2209      	movs	r2, #9
   84940:	61ed      	str	r5, [r5, #28]
   84942:	f8c5 b020 	str.w	fp, [r5, #32]
   84946:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   8494a:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8494e:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84952:	4621      	mov	r1, r4
   84954:	81f3      	strh	r3, [r6, #14]
   84956:	81b2      	strh	r2, [r6, #12]
   84958:	6034      	str	r4, [r6, #0]
   8495a:	6074      	str	r4, [r6, #4]
   8495c:	60b4      	str	r4, [r6, #8]
   8495e:	6674      	str	r4, [r6, #100]	; 0x64
   84960:	6134      	str	r4, [r6, #16]
   84962:	6174      	str	r4, [r6, #20]
   84964:	61b4      	str	r4, [r6, #24]
   84966:	2208      	movs	r2, #8
   84968:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   8496c:	9301      	str	r3, [sp, #4]
   8496e:	f7fe feaf 	bl	836d0 <memset>
   84972:	68fd      	ldr	r5, [r7, #12]
   84974:	2012      	movs	r0, #18
   84976:	2202      	movs	r2, #2
   84978:	61f6      	str	r6, [r6, #28]
   8497a:	f8c6 b020 	str.w	fp, [r6, #32]
   8497e:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   84982:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   84986:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   8498a:	4621      	mov	r1, r4
   8498c:	81a8      	strh	r0, [r5, #12]
   8498e:	81ea      	strh	r2, [r5, #14]
   84990:	602c      	str	r4, [r5, #0]
   84992:	606c      	str	r4, [r5, #4]
   84994:	60ac      	str	r4, [r5, #8]
   84996:	666c      	str	r4, [r5, #100]	; 0x64
   84998:	612c      	str	r4, [r5, #16]
   8499a:	616c      	str	r4, [r5, #20]
   8499c:	61ac      	str	r4, [r5, #24]
   8499e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   849a2:	2208      	movs	r2, #8
   849a4:	f7fe fe94 	bl	836d0 <memset>
   849a8:	9b01      	ldr	r3, [sp, #4]
   849aa:	61ed      	str	r5, [r5, #28]
   849ac:	f8c5 b020 	str.w	fp, [r5, #32]
   849b0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   849b4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   849b8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   849bc:	63bb      	str	r3, [r7, #56]	; 0x38
   849be:	b003      	add	sp, #12
   849c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849c4:	000848d9 	.word	0x000848d9
   849c8:	00085bed 	.word	0x00085bed
   849cc:	00085c11 	.word	0x00085c11
   849d0:	00085c49 	.word	0x00085c49
   849d4:	00085c69 	.word	0x00085c69

000849d8 <__sfp_lock_acquire>:
   849d8:	4770      	bx	lr
   849da:	bf00      	nop

000849dc <__sfp_lock_release>:
   849dc:	4770      	bx	lr
   849de:	bf00      	nop

000849e0 <__libc_fini_array>:
   849e0:	b538      	push	{r3, r4, r5, lr}
   849e2:	4d09      	ldr	r5, [pc, #36]	; (84a08 <__libc_fini_array+0x28>)
   849e4:	4c09      	ldr	r4, [pc, #36]	; (84a0c <__libc_fini_array+0x2c>)
   849e6:	1b64      	subs	r4, r4, r5
   849e8:	10a4      	asrs	r4, r4, #2
   849ea:	bf18      	it	ne
   849ec:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   849f0:	d005      	beq.n	849fe <__libc_fini_array+0x1e>
   849f2:	3c01      	subs	r4, #1
   849f4:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   849f8:	4798      	blx	r3
   849fa:	2c00      	cmp	r4, #0
   849fc:	d1f9      	bne.n	849f2 <__libc_fini_array+0x12>
   849fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84a02:	f001 beef 	b.w	867e4 <_fini>
   84a06:	bf00      	nop
   84a08:	000867f0 	.word	0x000867f0
   84a0c:	000867f4 	.word	0x000867f4

00084a10 <_fputwc_r>:
   84a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84a14:	8993      	ldrh	r3, [r2, #12]
   84a16:	460f      	mov	r7, r1
   84a18:	0499      	lsls	r1, r3, #18
   84a1a:	b082      	sub	sp, #8
   84a1c:	4614      	mov	r4, r2
   84a1e:	4680      	mov	r8, r0
   84a20:	d406      	bmi.n	84a30 <_fputwc_r+0x20>
   84a22:	6e52      	ldr	r2, [r2, #100]	; 0x64
   84a24:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84a28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84a2c:	81a3      	strh	r3, [r4, #12]
   84a2e:	6662      	str	r2, [r4, #100]	; 0x64
   84a30:	f000 fb1c 	bl	8506c <__locale_mb_cur_max>
   84a34:	2801      	cmp	r0, #1
   84a36:	d03e      	beq.n	84ab6 <_fputwc_r+0xa6>
   84a38:	463a      	mov	r2, r7
   84a3a:	4640      	mov	r0, r8
   84a3c:	a901      	add	r1, sp, #4
   84a3e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   84a42:	f001 f969 	bl	85d18 <_wcrtomb_r>
   84a46:	1c42      	adds	r2, r0, #1
   84a48:	4606      	mov	r6, r0
   84a4a:	d02d      	beq.n	84aa8 <_fputwc_r+0x98>
   84a4c:	2800      	cmp	r0, #0
   84a4e:	d03a      	beq.n	84ac6 <_fputwc_r+0xb6>
   84a50:	f89d 1004 	ldrb.w	r1, [sp, #4]
   84a54:	2500      	movs	r5, #0
   84a56:	e009      	b.n	84a6c <_fputwc_r+0x5c>
   84a58:	6823      	ldr	r3, [r4, #0]
   84a5a:	7019      	strb	r1, [r3, #0]
   84a5c:	6823      	ldr	r3, [r4, #0]
   84a5e:	3301      	adds	r3, #1
   84a60:	6023      	str	r3, [r4, #0]
   84a62:	3501      	adds	r5, #1
   84a64:	42b5      	cmp	r5, r6
   84a66:	d22e      	bcs.n	84ac6 <_fputwc_r+0xb6>
   84a68:	ab01      	add	r3, sp, #4
   84a6a:	5ce9      	ldrb	r1, [r5, r3]
   84a6c:	68a3      	ldr	r3, [r4, #8]
   84a6e:	3b01      	subs	r3, #1
   84a70:	2b00      	cmp	r3, #0
   84a72:	60a3      	str	r3, [r4, #8]
   84a74:	daf0      	bge.n	84a58 <_fputwc_r+0x48>
   84a76:	69a2      	ldr	r2, [r4, #24]
   84a78:	4293      	cmp	r3, r2
   84a7a:	db06      	blt.n	84a8a <_fputwc_r+0x7a>
   84a7c:	6823      	ldr	r3, [r4, #0]
   84a7e:	7019      	strb	r1, [r3, #0]
   84a80:	6823      	ldr	r3, [r4, #0]
   84a82:	7819      	ldrb	r1, [r3, #0]
   84a84:	3301      	adds	r3, #1
   84a86:	290a      	cmp	r1, #10
   84a88:	d1ea      	bne.n	84a60 <_fputwc_r+0x50>
   84a8a:	4640      	mov	r0, r8
   84a8c:	4622      	mov	r2, r4
   84a8e:	f001 f8ef 	bl	85c70 <__swbuf_r>
   84a92:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   84a96:	4258      	negs	r0, r3
   84a98:	4158      	adcs	r0, r3
   84a9a:	2800      	cmp	r0, #0
   84a9c:	d0e1      	beq.n	84a62 <_fputwc_r+0x52>
   84a9e:	f04f 30ff 	mov.w	r0, #4294967295
   84aa2:	b002      	add	sp, #8
   84aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84aa8:	89a3      	ldrh	r3, [r4, #12]
   84aaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84aae:	81a3      	strh	r3, [r4, #12]
   84ab0:	b002      	add	sp, #8
   84ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84ab6:	1e7b      	subs	r3, r7, #1
   84ab8:	2bfe      	cmp	r3, #254	; 0xfe
   84aba:	d8bd      	bhi.n	84a38 <_fputwc_r+0x28>
   84abc:	b2f9      	uxtb	r1, r7
   84abe:	4606      	mov	r6, r0
   84ac0:	f88d 1004 	strb.w	r1, [sp, #4]
   84ac4:	e7c6      	b.n	84a54 <_fputwc_r+0x44>
   84ac6:	4638      	mov	r0, r7
   84ac8:	b002      	add	sp, #8
   84aca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84ace:	bf00      	nop

00084ad0 <_malloc_trim_r>:
   84ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84ad2:	4d23      	ldr	r5, [pc, #140]	; (84b60 <_malloc_trim_r+0x90>)
   84ad4:	460f      	mov	r7, r1
   84ad6:	4604      	mov	r4, r0
   84ad8:	f000 fe92 	bl	85800 <__malloc_lock>
   84adc:	68ab      	ldr	r3, [r5, #8]
   84ade:	685e      	ldr	r6, [r3, #4]
   84ae0:	f026 0603 	bic.w	r6, r6, #3
   84ae4:	1bf1      	subs	r1, r6, r7
   84ae6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   84aea:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84aee:	f021 010f 	bic.w	r1, r1, #15
   84af2:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   84af6:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   84afa:	db07      	blt.n	84b0c <_malloc_trim_r+0x3c>
   84afc:	4620      	mov	r0, r4
   84afe:	2100      	movs	r1, #0
   84b00:	f001 f862 	bl	85bc8 <_sbrk_r>
   84b04:	68ab      	ldr	r3, [r5, #8]
   84b06:	4433      	add	r3, r6
   84b08:	4298      	cmp	r0, r3
   84b0a:	d004      	beq.n	84b16 <_malloc_trim_r+0x46>
   84b0c:	4620      	mov	r0, r4
   84b0e:	f000 fe79 	bl	85804 <__malloc_unlock>
   84b12:	2000      	movs	r0, #0
   84b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84b16:	4620      	mov	r0, r4
   84b18:	4279      	negs	r1, r7
   84b1a:	f001 f855 	bl	85bc8 <_sbrk_r>
   84b1e:	3001      	adds	r0, #1
   84b20:	d00d      	beq.n	84b3e <_malloc_trim_r+0x6e>
   84b22:	4b10      	ldr	r3, [pc, #64]	; (84b64 <_malloc_trim_r+0x94>)
   84b24:	68aa      	ldr	r2, [r5, #8]
   84b26:	6819      	ldr	r1, [r3, #0]
   84b28:	1bf6      	subs	r6, r6, r7
   84b2a:	f046 0601 	orr.w	r6, r6, #1
   84b2e:	4620      	mov	r0, r4
   84b30:	1bc9      	subs	r1, r1, r7
   84b32:	6056      	str	r6, [r2, #4]
   84b34:	6019      	str	r1, [r3, #0]
   84b36:	f000 fe65 	bl	85804 <__malloc_unlock>
   84b3a:	2001      	movs	r0, #1
   84b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84b3e:	4620      	mov	r0, r4
   84b40:	2100      	movs	r1, #0
   84b42:	f001 f841 	bl	85bc8 <_sbrk_r>
   84b46:	68ab      	ldr	r3, [r5, #8]
   84b48:	1ac2      	subs	r2, r0, r3
   84b4a:	2a0f      	cmp	r2, #15
   84b4c:	ddde      	ble.n	84b0c <_malloc_trim_r+0x3c>
   84b4e:	4d06      	ldr	r5, [pc, #24]	; (84b68 <_malloc_trim_r+0x98>)
   84b50:	4904      	ldr	r1, [pc, #16]	; (84b64 <_malloc_trim_r+0x94>)
   84b52:	682d      	ldr	r5, [r5, #0]
   84b54:	f042 0201 	orr.w	r2, r2, #1
   84b58:	1b40      	subs	r0, r0, r5
   84b5a:	605a      	str	r2, [r3, #4]
   84b5c:	6008      	str	r0, [r1, #0]
   84b5e:	e7d5      	b.n	84b0c <_malloc_trim_r+0x3c>
   84b60:	200705e8 	.word	0x200705e8
   84b64:	20078d08 	.word	0x20078d08
   84b68:	200709f4 	.word	0x200709f4

00084b6c <_free_r>:
   84b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84b70:	460d      	mov	r5, r1
   84b72:	4606      	mov	r6, r0
   84b74:	2900      	cmp	r1, #0
   84b76:	d055      	beq.n	84c24 <_free_r+0xb8>
   84b78:	f000 fe42 	bl	85800 <__malloc_lock>
   84b7c:	f855 1c04 	ldr.w	r1, [r5, #-4]
   84b80:	f8df c170 	ldr.w	ip, [pc, #368]	; 84cf4 <_free_r+0x188>
   84b84:	f1a5 0408 	sub.w	r4, r5, #8
   84b88:	f021 0301 	bic.w	r3, r1, #1
   84b8c:	18e2      	adds	r2, r4, r3
   84b8e:	f8dc 0008 	ldr.w	r0, [ip, #8]
   84b92:	6857      	ldr	r7, [r2, #4]
   84b94:	4290      	cmp	r0, r2
   84b96:	f027 0703 	bic.w	r7, r7, #3
   84b9a:	d068      	beq.n	84c6e <_free_r+0x102>
   84b9c:	f011 0101 	ands.w	r1, r1, #1
   84ba0:	6057      	str	r7, [r2, #4]
   84ba2:	d032      	beq.n	84c0a <_free_r+0x9e>
   84ba4:	2100      	movs	r1, #0
   84ba6:	19d0      	adds	r0, r2, r7
   84ba8:	6840      	ldr	r0, [r0, #4]
   84baa:	07c0      	lsls	r0, r0, #31
   84bac:	d406      	bmi.n	84bbc <_free_r+0x50>
   84bae:	443b      	add	r3, r7
   84bb0:	6890      	ldr	r0, [r2, #8]
   84bb2:	2900      	cmp	r1, #0
   84bb4:	d04d      	beq.n	84c52 <_free_r+0xe6>
   84bb6:	68d2      	ldr	r2, [r2, #12]
   84bb8:	60c2      	str	r2, [r0, #12]
   84bba:	6090      	str	r0, [r2, #8]
   84bbc:	f043 0201 	orr.w	r2, r3, #1
   84bc0:	6062      	str	r2, [r4, #4]
   84bc2:	50e3      	str	r3, [r4, r3]
   84bc4:	b9e1      	cbnz	r1, 84c00 <_free_r+0x94>
   84bc6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   84bca:	d32d      	bcc.n	84c28 <_free_r+0xbc>
   84bcc:	0a5a      	lsrs	r2, r3, #9
   84bce:	2a04      	cmp	r2, #4
   84bd0:	d869      	bhi.n	84ca6 <_free_r+0x13a>
   84bd2:	0998      	lsrs	r0, r3, #6
   84bd4:	3038      	adds	r0, #56	; 0x38
   84bd6:	0041      	lsls	r1, r0, #1
   84bd8:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   84bdc:	f8dc 2008 	ldr.w	r2, [ip, #8]
   84be0:	4944      	ldr	r1, [pc, #272]	; (84cf4 <_free_r+0x188>)
   84be2:	4562      	cmp	r2, ip
   84be4:	d065      	beq.n	84cb2 <_free_r+0x146>
   84be6:	6851      	ldr	r1, [r2, #4]
   84be8:	f021 0103 	bic.w	r1, r1, #3
   84bec:	428b      	cmp	r3, r1
   84bee:	d202      	bcs.n	84bf6 <_free_r+0x8a>
   84bf0:	6892      	ldr	r2, [r2, #8]
   84bf2:	4594      	cmp	ip, r2
   84bf4:	d1f7      	bne.n	84be6 <_free_r+0x7a>
   84bf6:	68d3      	ldr	r3, [r2, #12]
   84bf8:	60e3      	str	r3, [r4, #12]
   84bfa:	60a2      	str	r2, [r4, #8]
   84bfc:	609c      	str	r4, [r3, #8]
   84bfe:	60d4      	str	r4, [r2, #12]
   84c00:	4630      	mov	r0, r6
   84c02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84c06:	f000 bdfd 	b.w	85804 <__malloc_unlock>
   84c0a:	f855 5c08 	ldr.w	r5, [r5, #-8]
   84c0e:	f10c 0808 	add.w	r8, ip, #8
   84c12:	1b64      	subs	r4, r4, r5
   84c14:	68a0      	ldr	r0, [r4, #8]
   84c16:	442b      	add	r3, r5
   84c18:	4540      	cmp	r0, r8
   84c1a:	d042      	beq.n	84ca2 <_free_r+0x136>
   84c1c:	68e5      	ldr	r5, [r4, #12]
   84c1e:	60c5      	str	r5, [r0, #12]
   84c20:	60a8      	str	r0, [r5, #8]
   84c22:	e7c0      	b.n	84ba6 <_free_r+0x3a>
   84c24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c28:	08db      	lsrs	r3, r3, #3
   84c2a:	109a      	asrs	r2, r3, #2
   84c2c:	2001      	movs	r0, #1
   84c2e:	4090      	lsls	r0, r2
   84c30:	f8dc 1004 	ldr.w	r1, [ip, #4]
   84c34:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   84c38:	689a      	ldr	r2, [r3, #8]
   84c3a:	4301      	orrs	r1, r0
   84c3c:	60a2      	str	r2, [r4, #8]
   84c3e:	60e3      	str	r3, [r4, #12]
   84c40:	f8cc 1004 	str.w	r1, [ip, #4]
   84c44:	4630      	mov	r0, r6
   84c46:	609c      	str	r4, [r3, #8]
   84c48:	60d4      	str	r4, [r2, #12]
   84c4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84c4e:	f000 bdd9 	b.w	85804 <__malloc_unlock>
   84c52:	4d29      	ldr	r5, [pc, #164]	; (84cf8 <_free_r+0x18c>)
   84c54:	42a8      	cmp	r0, r5
   84c56:	d1ae      	bne.n	84bb6 <_free_r+0x4a>
   84c58:	f043 0201 	orr.w	r2, r3, #1
   84c5c:	f8cc 4014 	str.w	r4, [ip, #20]
   84c60:	f8cc 4010 	str.w	r4, [ip, #16]
   84c64:	60e0      	str	r0, [r4, #12]
   84c66:	60a0      	str	r0, [r4, #8]
   84c68:	6062      	str	r2, [r4, #4]
   84c6a:	50e3      	str	r3, [r4, r3]
   84c6c:	e7c8      	b.n	84c00 <_free_r+0x94>
   84c6e:	441f      	add	r7, r3
   84c70:	07cb      	lsls	r3, r1, #31
   84c72:	d407      	bmi.n	84c84 <_free_r+0x118>
   84c74:	f855 1c08 	ldr.w	r1, [r5, #-8]
   84c78:	1a64      	subs	r4, r4, r1
   84c7a:	68e3      	ldr	r3, [r4, #12]
   84c7c:	68a2      	ldr	r2, [r4, #8]
   84c7e:	440f      	add	r7, r1
   84c80:	60d3      	str	r3, [r2, #12]
   84c82:	609a      	str	r2, [r3, #8]
   84c84:	4b1d      	ldr	r3, [pc, #116]	; (84cfc <_free_r+0x190>)
   84c86:	f047 0201 	orr.w	r2, r7, #1
   84c8a:	681b      	ldr	r3, [r3, #0]
   84c8c:	6062      	str	r2, [r4, #4]
   84c8e:	429f      	cmp	r7, r3
   84c90:	f8cc 4008 	str.w	r4, [ip, #8]
   84c94:	d3b4      	bcc.n	84c00 <_free_r+0x94>
   84c96:	4b1a      	ldr	r3, [pc, #104]	; (84d00 <_free_r+0x194>)
   84c98:	4630      	mov	r0, r6
   84c9a:	6819      	ldr	r1, [r3, #0]
   84c9c:	f7ff ff18 	bl	84ad0 <_malloc_trim_r>
   84ca0:	e7ae      	b.n	84c00 <_free_r+0x94>
   84ca2:	2101      	movs	r1, #1
   84ca4:	e77f      	b.n	84ba6 <_free_r+0x3a>
   84ca6:	2a14      	cmp	r2, #20
   84ca8:	d80b      	bhi.n	84cc2 <_free_r+0x156>
   84caa:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   84cae:	0041      	lsls	r1, r0, #1
   84cb0:	e792      	b.n	84bd8 <_free_r+0x6c>
   84cb2:	1080      	asrs	r0, r0, #2
   84cb4:	2501      	movs	r5, #1
   84cb6:	4085      	lsls	r5, r0
   84cb8:	6848      	ldr	r0, [r1, #4]
   84cba:	4613      	mov	r3, r2
   84cbc:	4328      	orrs	r0, r5
   84cbe:	6048      	str	r0, [r1, #4]
   84cc0:	e79a      	b.n	84bf8 <_free_r+0x8c>
   84cc2:	2a54      	cmp	r2, #84	; 0x54
   84cc4:	d803      	bhi.n	84cce <_free_r+0x162>
   84cc6:	0b18      	lsrs	r0, r3, #12
   84cc8:	306e      	adds	r0, #110	; 0x6e
   84cca:	0041      	lsls	r1, r0, #1
   84ccc:	e784      	b.n	84bd8 <_free_r+0x6c>
   84cce:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84cd2:	d803      	bhi.n	84cdc <_free_r+0x170>
   84cd4:	0bd8      	lsrs	r0, r3, #15
   84cd6:	3077      	adds	r0, #119	; 0x77
   84cd8:	0041      	lsls	r1, r0, #1
   84cda:	e77d      	b.n	84bd8 <_free_r+0x6c>
   84cdc:	f240 5154 	movw	r1, #1364	; 0x554
   84ce0:	428a      	cmp	r2, r1
   84ce2:	d803      	bhi.n	84cec <_free_r+0x180>
   84ce4:	0c98      	lsrs	r0, r3, #18
   84ce6:	307c      	adds	r0, #124	; 0x7c
   84ce8:	0041      	lsls	r1, r0, #1
   84cea:	e775      	b.n	84bd8 <_free_r+0x6c>
   84cec:	21fc      	movs	r1, #252	; 0xfc
   84cee:	207e      	movs	r0, #126	; 0x7e
   84cf0:	e772      	b.n	84bd8 <_free_r+0x6c>
   84cf2:	bf00      	nop
   84cf4:	200705e8 	.word	0x200705e8
   84cf8:	200705f0 	.word	0x200705f0
   84cfc:	200709f0 	.word	0x200709f0
   84d00:	20078d04 	.word	0x20078d04

00084d04 <__sfvwrite_r>:
   84d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84d08:	6893      	ldr	r3, [r2, #8]
   84d0a:	b083      	sub	sp, #12
   84d0c:	4616      	mov	r6, r2
   84d0e:	4681      	mov	r9, r0
   84d10:	460c      	mov	r4, r1
   84d12:	b32b      	cbz	r3, 84d60 <__sfvwrite_r+0x5c>
   84d14:	898b      	ldrh	r3, [r1, #12]
   84d16:	0719      	lsls	r1, r3, #28
   84d18:	d526      	bpl.n	84d68 <__sfvwrite_r+0x64>
   84d1a:	6922      	ldr	r2, [r4, #16]
   84d1c:	b322      	cbz	r2, 84d68 <__sfvwrite_r+0x64>
   84d1e:	f003 0202 	and.w	r2, r3, #2
   84d22:	b292      	uxth	r2, r2
   84d24:	6835      	ldr	r5, [r6, #0]
   84d26:	2a00      	cmp	r2, #0
   84d28:	d02c      	beq.n	84d84 <__sfvwrite_r+0x80>
   84d2a:	f04f 0a00 	mov.w	sl, #0
   84d2e:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 85018 <__sfvwrite_r+0x314>
   84d32:	46d0      	mov	r8, sl
   84d34:	45d8      	cmp	r8, fp
   84d36:	bf34      	ite	cc
   84d38:	4643      	movcc	r3, r8
   84d3a:	465b      	movcs	r3, fp
   84d3c:	4652      	mov	r2, sl
   84d3e:	4648      	mov	r0, r9
   84d40:	f1b8 0f00 	cmp.w	r8, #0
   84d44:	d04f      	beq.n	84de6 <__sfvwrite_r+0xe2>
   84d46:	69e1      	ldr	r1, [r4, #28]
   84d48:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84d4a:	47b8      	blx	r7
   84d4c:	2800      	cmp	r0, #0
   84d4e:	dd56      	ble.n	84dfe <__sfvwrite_r+0xfa>
   84d50:	68b3      	ldr	r3, [r6, #8]
   84d52:	4482      	add	sl, r0
   84d54:	1a1b      	subs	r3, r3, r0
   84d56:	ebc0 0808 	rsb	r8, r0, r8
   84d5a:	60b3      	str	r3, [r6, #8]
   84d5c:	2b00      	cmp	r3, #0
   84d5e:	d1e9      	bne.n	84d34 <__sfvwrite_r+0x30>
   84d60:	2000      	movs	r0, #0
   84d62:	b003      	add	sp, #12
   84d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84d68:	4648      	mov	r0, r9
   84d6a:	4621      	mov	r1, r4
   84d6c:	f7ff fc88 	bl	84680 <__swsetup_r>
   84d70:	2800      	cmp	r0, #0
   84d72:	f040 8148 	bne.w	85006 <__sfvwrite_r+0x302>
   84d76:	89a3      	ldrh	r3, [r4, #12]
   84d78:	6835      	ldr	r5, [r6, #0]
   84d7a:	f003 0202 	and.w	r2, r3, #2
   84d7e:	b292      	uxth	r2, r2
   84d80:	2a00      	cmp	r2, #0
   84d82:	d1d2      	bne.n	84d2a <__sfvwrite_r+0x26>
   84d84:	f013 0a01 	ands.w	sl, r3, #1
   84d88:	d142      	bne.n	84e10 <__sfvwrite_r+0x10c>
   84d8a:	46d0      	mov	r8, sl
   84d8c:	f1b8 0f00 	cmp.w	r8, #0
   84d90:	d023      	beq.n	84dda <__sfvwrite_r+0xd6>
   84d92:	059a      	lsls	r2, r3, #22
   84d94:	68a7      	ldr	r7, [r4, #8]
   84d96:	d576      	bpl.n	84e86 <__sfvwrite_r+0x182>
   84d98:	45b8      	cmp	r8, r7
   84d9a:	f0c0 80a4 	bcc.w	84ee6 <__sfvwrite_r+0x1e2>
   84d9e:	f413 6f90 	tst.w	r3, #1152	; 0x480
   84da2:	f040 80b2 	bne.w	84f0a <__sfvwrite_r+0x206>
   84da6:	6820      	ldr	r0, [r4, #0]
   84da8:	46bb      	mov	fp, r7
   84daa:	4651      	mov	r1, sl
   84dac:	465a      	mov	r2, fp
   84dae:	f000 fcc1 	bl	85734 <memmove>
   84db2:	68a2      	ldr	r2, [r4, #8]
   84db4:	6821      	ldr	r1, [r4, #0]
   84db6:	1bd2      	subs	r2, r2, r7
   84db8:	eb01 030b 	add.w	r3, r1, fp
   84dbc:	60a2      	str	r2, [r4, #8]
   84dbe:	6023      	str	r3, [r4, #0]
   84dc0:	4642      	mov	r2, r8
   84dc2:	68b3      	ldr	r3, [r6, #8]
   84dc4:	4492      	add	sl, r2
   84dc6:	1a9b      	subs	r3, r3, r2
   84dc8:	ebc2 0808 	rsb	r8, r2, r8
   84dcc:	60b3      	str	r3, [r6, #8]
   84dce:	2b00      	cmp	r3, #0
   84dd0:	d0c6      	beq.n	84d60 <__sfvwrite_r+0x5c>
   84dd2:	89a3      	ldrh	r3, [r4, #12]
   84dd4:	f1b8 0f00 	cmp.w	r8, #0
   84dd8:	d1db      	bne.n	84d92 <__sfvwrite_r+0x8e>
   84dda:	f8d5 a000 	ldr.w	sl, [r5]
   84dde:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84de2:	3508      	adds	r5, #8
   84de4:	e7d2      	b.n	84d8c <__sfvwrite_r+0x88>
   84de6:	f8d5 a000 	ldr.w	sl, [r5]
   84dea:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84dee:	3508      	adds	r5, #8
   84df0:	e7a0      	b.n	84d34 <__sfvwrite_r+0x30>
   84df2:	4648      	mov	r0, r9
   84df4:	4621      	mov	r1, r4
   84df6:	f7ff fd59 	bl	848ac <_fflush_r>
   84dfa:	2800      	cmp	r0, #0
   84dfc:	d059      	beq.n	84eb2 <__sfvwrite_r+0x1ae>
   84dfe:	89a3      	ldrh	r3, [r4, #12]
   84e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84e04:	f04f 30ff 	mov.w	r0, #4294967295
   84e08:	81a3      	strh	r3, [r4, #12]
   84e0a:	b003      	add	sp, #12
   84e0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e10:	4692      	mov	sl, r2
   84e12:	9201      	str	r2, [sp, #4]
   84e14:	4693      	mov	fp, r2
   84e16:	4690      	mov	r8, r2
   84e18:	f1b8 0f00 	cmp.w	r8, #0
   84e1c:	d02b      	beq.n	84e76 <__sfvwrite_r+0x172>
   84e1e:	9f01      	ldr	r7, [sp, #4]
   84e20:	2f00      	cmp	r7, #0
   84e22:	d064      	beq.n	84eee <__sfvwrite_r+0x1ea>
   84e24:	6820      	ldr	r0, [r4, #0]
   84e26:	6921      	ldr	r1, [r4, #16]
   84e28:	45c2      	cmp	sl, r8
   84e2a:	bf34      	ite	cc
   84e2c:	4653      	movcc	r3, sl
   84e2e:	4643      	movcs	r3, r8
   84e30:	4288      	cmp	r0, r1
   84e32:	461f      	mov	r7, r3
   84e34:	f8d4 c008 	ldr.w	ip, [r4, #8]
   84e38:	6962      	ldr	r2, [r4, #20]
   84e3a:	d903      	bls.n	84e44 <__sfvwrite_r+0x140>
   84e3c:	4494      	add	ip, r2
   84e3e:	4563      	cmp	r3, ip
   84e40:	f300 80ae 	bgt.w	84fa0 <__sfvwrite_r+0x29c>
   84e44:	4293      	cmp	r3, r2
   84e46:	db36      	blt.n	84eb6 <__sfvwrite_r+0x1b2>
   84e48:	4613      	mov	r3, r2
   84e4a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84e4c:	4648      	mov	r0, r9
   84e4e:	69e1      	ldr	r1, [r4, #28]
   84e50:	465a      	mov	r2, fp
   84e52:	47b8      	blx	r7
   84e54:	1e07      	subs	r7, r0, #0
   84e56:	ddd2      	ble.n	84dfe <__sfvwrite_r+0xfa>
   84e58:	ebba 0a07 	subs.w	sl, sl, r7
   84e5c:	d03a      	beq.n	84ed4 <__sfvwrite_r+0x1d0>
   84e5e:	68b3      	ldr	r3, [r6, #8]
   84e60:	44bb      	add	fp, r7
   84e62:	1bdb      	subs	r3, r3, r7
   84e64:	ebc7 0808 	rsb	r8, r7, r8
   84e68:	60b3      	str	r3, [r6, #8]
   84e6a:	2b00      	cmp	r3, #0
   84e6c:	f43f af78 	beq.w	84d60 <__sfvwrite_r+0x5c>
   84e70:	f1b8 0f00 	cmp.w	r8, #0
   84e74:	d1d3      	bne.n	84e1e <__sfvwrite_r+0x11a>
   84e76:	2700      	movs	r7, #0
   84e78:	f8d5 b000 	ldr.w	fp, [r5]
   84e7c:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84e80:	9701      	str	r7, [sp, #4]
   84e82:	3508      	adds	r5, #8
   84e84:	e7c8      	b.n	84e18 <__sfvwrite_r+0x114>
   84e86:	6820      	ldr	r0, [r4, #0]
   84e88:	6923      	ldr	r3, [r4, #16]
   84e8a:	4298      	cmp	r0, r3
   84e8c:	d802      	bhi.n	84e94 <__sfvwrite_r+0x190>
   84e8e:	6963      	ldr	r3, [r4, #20]
   84e90:	4598      	cmp	r8, r3
   84e92:	d272      	bcs.n	84f7a <__sfvwrite_r+0x276>
   84e94:	45b8      	cmp	r8, r7
   84e96:	bf38      	it	cc
   84e98:	4647      	movcc	r7, r8
   84e9a:	463a      	mov	r2, r7
   84e9c:	4651      	mov	r1, sl
   84e9e:	f000 fc49 	bl	85734 <memmove>
   84ea2:	68a3      	ldr	r3, [r4, #8]
   84ea4:	6822      	ldr	r2, [r4, #0]
   84ea6:	1bdb      	subs	r3, r3, r7
   84ea8:	443a      	add	r2, r7
   84eaa:	60a3      	str	r3, [r4, #8]
   84eac:	6022      	str	r2, [r4, #0]
   84eae:	2b00      	cmp	r3, #0
   84eb0:	d09f      	beq.n	84df2 <__sfvwrite_r+0xee>
   84eb2:	463a      	mov	r2, r7
   84eb4:	e785      	b.n	84dc2 <__sfvwrite_r+0xbe>
   84eb6:	461a      	mov	r2, r3
   84eb8:	4659      	mov	r1, fp
   84eba:	9300      	str	r3, [sp, #0]
   84ebc:	f000 fc3a 	bl	85734 <memmove>
   84ec0:	9b00      	ldr	r3, [sp, #0]
   84ec2:	68a1      	ldr	r1, [r4, #8]
   84ec4:	6822      	ldr	r2, [r4, #0]
   84ec6:	1ac9      	subs	r1, r1, r3
   84ec8:	ebba 0a07 	subs.w	sl, sl, r7
   84ecc:	4413      	add	r3, r2
   84ece:	60a1      	str	r1, [r4, #8]
   84ed0:	6023      	str	r3, [r4, #0]
   84ed2:	d1c4      	bne.n	84e5e <__sfvwrite_r+0x15a>
   84ed4:	4648      	mov	r0, r9
   84ed6:	4621      	mov	r1, r4
   84ed8:	f7ff fce8 	bl	848ac <_fflush_r>
   84edc:	2800      	cmp	r0, #0
   84ede:	d18e      	bne.n	84dfe <__sfvwrite_r+0xfa>
   84ee0:	f8cd a004 	str.w	sl, [sp, #4]
   84ee4:	e7bb      	b.n	84e5e <__sfvwrite_r+0x15a>
   84ee6:	6820      	ldr	r0, [r4, #0]
   84ee8:	4647      	mov	r7, r8
   84eea:	46c3      	mov	fp, r8
   84eec:	e75d      	b.n	84daa <__sfvwrite_r+0xa6>
   84eee:	4658      	mov	r0, fp
   84ef0:	210a      	movs	r1, #10
   84ef2:	4642      	mov	r2, r8
   84ef4:	f000 fbd4 	bl	856a0 <memchr>
   84ef8:	2800      	cmp	r0, #0
   84efa:	d07f      	beq.n	84ffc <__sfvwrite_r+0x2f8>
   84efc:	f100 0a01 	add.w	sl, r0, #1
   84f00:	2701      	movs	r7, #1
   84f02:	ebcb 0a0a 	rsb	sl, fp, sl
   84f06:	9701      	str	r7, [sp, #4]
   84f08:	e78c      	b.n	84e24 <__sfvwrite_r+0x120>
   84f0a:	6822      	ldr	r2, [r4, #0]
   84f0c:	6921      	ldr	r1, [r4, #16]
   84f0e:	6967      	ldr	r7, [r4, #20]
   84f10:	ebc1 0c02 	rsb	ip, r1, r2
   84f14:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   84f18:	f10c 0201 	add.w	r2, ip, #1
   84f1c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   84f20:	4442      	add	r2, r8
   84f22:	107f      	asrs	r7, r7, #1
   84f24:	4297      	cmp	r7, r2
   84f26:	bf34      	ite	cc
   84f28:	4617      	movcc	r7, r2
   84f2a:	463a      	movcs	r2, r7
   84f2c:	055b      	lsls	r3, r3, #21
   84f2e:	d54f      	bpl.n	84fd0 <__sfvwrite_r+0x2cc>
   84f30:	4611      	mov	r1, r2
   84f32:	4648      	mov	r0, r9
   84f34:	f8cd c000 	str.w	ip, [sp]
   84f38:	f000 f916 	bl	85168 <_malloc_r>
   84f3c:	f8dd c000 	ldr.w	ip, [sp]
   84f40:	4683      	mov	fp, r0
   84f42:	2800      	cmp	r0, #0
   84f44:	d062      	beq.n	8500c <__sfvwrite_r+0x308>
   84f46:	4662      	mov	r2, ip
   84f48:	6921      	ldr	r1, [r4, #16]
   84f4a:	f8cd c000 	str.w	ip, [sp]
   84f4e:	f7fe fb49 	bl	835e4 <memcpy>
   84f52:	89a2      	ldrh	r2, [r4, #12]
   84f54:	f8dd c000 	ldr.w	ip, [sp]
   84f58:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   84f5c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   84f60:	81a2      	strh	r2, [r4, #12]
   84f62:	eb0b 000c 	add.w	r0, fp, ip
   84f66:	ebcc 0207 	rsb	r2, ip, r7
   84f6a:	f8c4 b010 	str.w	fp, [r4, #16]
   84f6e:	6167      	str	r7, [r4, #20]
   84f70:	6020      	str	r0, [r4, #0]
   84f72:	60a2      	str	r2, [r4, #8]
   84f74:	4647      	mov	r7, r8
   84f76:	46c3      	mov	fp, r8
   84f78:	e717      	b.n	84daa <__sfvwrite_r+0xa6>
   84f7a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   84f7e:	4590      	cmp	r8, r2
   84f80:	bf38      	it	cc
   84f82:	4642      	movcc	r2, r8
   84f84:	fb92 f2f3 	sdiv	r2, r2, r3
   84f88:	fb02 f303 	mul.w	r3, r2, r3
   84f8c:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84f8e:	4648      	mov	r0, r9
   84f90:	69e1      	ldr	r1, [r4, #28]
   84f92:	4652      	mov	r2, sl
   84f94:	47b8      	blx	r7
   84f96:	2800      	cmp	r0, #0
   84f98:	f77f af31 	ble.w	84dfe <__sfvwrite_r+0xfa>
   84f9c:	4602      	mov	r2, r0
   84f9e:	e710      	b.n	84dc2 <__sfvwrite_r+0xbe>
   84fa0:	4662      	mov	r2, ip
   84fa2:	4659      	mov	r1, fp
   84fa4:	f8cd c000 	str.w	ip, [sp]
   84fa8:	f000 fbc4 	bl	85734 <memmove>
   84fac:	f8dd c000 	ldr.w	ip, [sp]
   84fb0:	6823      	ldr	r3, [r4, #0]
   84fb2:	4648      	mov	r0, r9
   84fb4:	4463      	add	r3, ip
   84fb6:	6023      	str	r3, [r4, #0]
   84fb8:	4621      	mov	r1, r4
   84fba:	f8cd c000 	str.w	ip, [sp]
   84fbe:	f7ff fc75 	bl	848ac <_fflush_r>
   84fc2:	f8dd c000 	ldr.w	ip, [sp]
   84fc6:	2800      	cmp	r0, #0
   84fc8:	f47f af19 	bne.w	84dfe <__sfvwrite_r+0xfa>
   84fcc:	4667      	mov	r7, ip
   84fce:	e743      	b.n	84e58 <__sfvwrite_r+0x154>
   84fd0:	4648      	mov	r0, r9
   84fd2:	f8cd c000 	str.w	ip, [sp]
   84fd6:	f000 fc17 	bl	85808 <_realloc_r>
   84fda:	f8dd c000 	ldr.w	ip, [sp]
   84fde:	4683      	mov	fp, r0
   84fe0:	2800      	cmp	r0, #0
   84fe2:	d1be      	bne.n	84f62 <__sfvwrite_r+0x25e>
   84fe4:	4648      	mov	r0, r9
   84fe6:	6921      	ldr	r1, [r4, #16]
   84fe8:	f7ff fdc0 	bl	84b6c <_free_r>
   84fec:	89a3      	ldrh	r3, [r4, #12]
   84fee:	220c      	movs	r2, #12
   84ff0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   84ff4:	b29b      	uxth	r3, r3
   84ff6:	f8c9 2000 	str.w	r2, [r9]
   84ffa:	e701      	b.n	84e00 <__sfvwrite_r+0xfc>
   84ffc:	2701      	movs	r7, #1
   84ffe:	f108 0a01 	add.w	sl, r8, #1
   85002:	9701      	str	r7, [sp, #4]
   85004:	e70e      	b.n	84e24 <__sfvwrite_r+0x120>
   85006:	f04f 30ff 	mov.w	r0, #4294967295
   8500a:	e6aa      	b.n	84d62 <__sfvwrite_r+0x5e>
   8500c:	230c      	movs	r3, #12
   8500e:	f8c9 3000 	str.w	r3, [r9]
   85012:	89a3      	ldrh	r3, [r4, #12]
   85014:	e6f4      	b.n	84e00 <__sfvwrite_r+0xfc>
   85016:	bf00      	nop
   85018:	7ffffc00 	.word	0x7ffffc00

0008501c <_fwalk>:
   8501c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85020:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   85024:	4688      	mov	r8, r1
   85026:	d019      	beq.n	8505c <_fwalk+0x40>
   85028:	2600      	movs	r6, #0
   8502a:	687d      	ldr	r5, [r7, #4]
   8502c:	68bc      	ldr	r4, [r7, #8]
   8502e:	3d01      	subs	r5, #1
   85030:	d40e      	bmi.n	85050 <_fwalk+0x34>
   85032:	89a3      	ldrh	r3, [r4, #12]
   85034:	3d01      	subs	r5, #1
   85036:	2b01      	cmp	r3, #1
   85038:	d906      	bls.n	85048 <_fwalk+0x2c>
   8503a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   8503e:	4620      	mov	r0, r4
   85040:	3301      	adds	r3, #1
   85042:	d001      	beq.n	85048 <_fwalk+0x2c>
   85044:	47c0      	blx	r8
   85046:	4306      	orrs	r6, r0
   85048:	1c6b      	adds	r3, r5, #1
   8504a:	f104 0468 	add.w	r4, r4, #104	; 0x68
   8504e:	d1f0      	bne.n	85032 <_fwalk+0x16>
   85050:	683f      	ldr	r7, [r7, #0]
   85052:	2f00      	cmp	r7, #0
   85054:	d1e9      	bne.n	8502a <_fwalk+0xe>
   85056:	4630      	mov	r0, r6
   85058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8505c:	463e      	mov	r6, r7
   8505e:	4630      	mov	r0, r6
   85060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00085064 <__locale_charset>:
   85064:	4800      	ldr	r0, [pc, #0]	; (85068 <__locale_charset+0x4>)
   85066:	4770      	bx	lr
   85068:	200705c4 	.word	0x200705c4

0008506c <__locale_mb_cur_max>:
   8506c:	4b01      	ldr	r3, [pc, #4]	; (85074 <__locale_mb_cur_max+0x8>)
   8506e:	6818      	ldr	r0, [r3, #0]
   85070:	4770      	bx	lr
   85072:	bf00      	nop
   85074:	200705e4 	.word	0x200705e4

00085078 <__smakebuf_r>:
   85078:	b5f0      	push	{r4, r5, r6, r7, lr}
   8507a:	898b      	ldrh	r3, [r1, #12]
   8507c:	b091      	sub	sp, #68	; 0x44
   8507e:	b29a      	uxth	r2, r3
   85080:	0796      	lsls	r6, r2, #30
   85082:	460c      	mov	r4, r1
   85084:	4605      	mov	r5, r0
   85086:	d437      	bmi.n	850f8 <__smakebuf_r+0x80>
   85088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8508c:	2900      	cmp	r1, #0
   8508e:	db17      	blt.n	850c0 <__smakebuf_r+0x48>
   85090:	aa01      	add	r2, sp, #4
   85092:	f000 ff39 	bl	85f08 <_fstat_r>
   85096:	2800      	cmp	r0, #0
   85098:	db10      	blt.n	850bc <__smakebuf_r+0x44>
   8509a:	9b02      	ldr	r3, [sp, #8]
   8509c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   850a0:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   850a4:	424f      	negs	r7, r1
   850a6:	414f      	adcs	r7, r1
   850a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   850ac:	d02c      	beq.n	85108 <__smakebuf_r+0x90>
   850ae:	89a3      	ldrh	r3, [r4, #12]
   850b0:	f44f 6680 	mov.w	r6, #1024	; 0x400
   850b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   850b8:	81a3      	strh	r3, [r4, #12]
   850ba:	e00b      	b.n	850d4 <__smakebuf_r+0x5c>
   850bc:	89a3      	ldrh	r3, [r4, #12]
   850be:	b29a      	uxth	r2, r3
   850c0:	f012 0f80 	tst.w	r2, #128	; 0x80
   850c4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   850c8:	81a3      	strh	r3, [r4, #12]
   850ca:	bf14      	ite	ne
   850cc:	2640      	movne	r6, #64	; 0x40
   850ce:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   850d2:	2700      	movs	r7, #0
   850d4:	4628      	mov	r0, r5
   850d6:	4631      	mov	r1, r6
   850d8:	f000 f846 	bl	85168 <_malloc_r>
   850dc:	89a3      	ldrh	r3, [r4, #12]
   850de:	2800      	cmp	r0, #0
   850e0:	d029      	beq.n	85136 <__smakebuf_r+0xbe>
   850e2:	4a1b      	ldr	r2, [pc, #108]	; (85150 <__smakebuf_r+0xd8>)
   850e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   850e8:	63ea      	str	r2, [r5, #60]	; 0x3c
   850ea:	81a3      	strh	r3, [r4, #12]
   850ec:	6020      	str	r0, [r4, #0]
   850ee:	6120      	str	r0, [r4, #16]
   850f0:	6166      	str	r6, [r4, #20]
   850f2:	b9a7      	cbnz	r7, 8511e <__smakebuf_r+0xa6>
   850f4:	b011      	add	sp, #68	; 0x44
   850f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   850f8:	f101 0343 	add.w	r3, r1, #67	; 0x43
   850fc:	2201      	movs	r2, #1
   850fe:	600b      	str	r3, [r1, #0]
   85100:	610b      	str	r3, [r1, #16]
   85102:	614a      	str	r2, [r1, #20]
   85104:	b011      	add	sp, #68	; 0x44
   85106:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85108:	4a12      	ldr	r2, [pc, #72]	; (85154 <__smakebuf_r+0xdc>)
   8510a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   8510c:	4293      	cmp	r3, r2
   8510e:	d1ce      	bne.n	850ae <__smakebuf_r+0x36>
   85110:	89a3      	ldrh	r3, [r4, #12]
   85112:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85116:	4333      	orrs	r3, r6
   85118:	81a3      	strh	r3, [r4, #12]
   8511a:	64e6      	str	r6, [r4, #76]	; 0x4c
   8511c:	e7da      	b.n	850d4 <__smakebuf_r+0x5c>
   8511e:	4628      	mov	r0, r5
   85120:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85124:	f000 ff04 	bl	85f30 <_isatty_r>
   85128:	2800      	cmp	r0, #0
   8512a:	d0e3      	beq.n	850f4 <__smakebuf_r+0x7c>
   8512c:	89a3      	ldrh	r3, [r4, #12]
   8512e:	f043 0301 	orr.w	r3, r3, #1
   85132:	81a3      	strh	r3, [r4, #12]
   85134:	e7de      	b.n	850f4 <__smakebuf_r+0x7c>
   85136:	059a      	lsls	r2, r3, #22
   85138:	d4dc      	bmi.n	850f4 <__smakebuf_r+0x7c>
   8513a:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8513e:	f043 0302 	orr.w	r3, r3, #2
   85142:	2101      	movs	r1, #1
   85144:	81a3      	strh	r3, [r4, #12]
   85146:	6022      	str	r2, [r4, #0]
   85148:	6122      	str	r2, [r4, #16]
   8514a:	6161      	str	r1, [r4, #20]
   8514c:	e7d2      	b.n	850f4 <__smakebuf_r+0x7c>
   8514e:	bf00      	nop
   85150:	000848d9 	.word	0x000848d9
   85154:	00085c49 	.word	0x00085c49

00085158 <malloc>:
   85158:	4b02      	ldr	r3, [pc, #8]	; (85164 <malloc+0xc>)
   8515a:	4601      	mov	r1, r0
   8515c:	6818      	ldr	r0, [r3, #0]
   8515e:	f000 b803 	b.w	85168 <_malloc_r>
   85162:	bf00      	nop
   85164:	200705c0 	.word	0x200705c0

00085168 <_malloc_r>:
   85168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8516c:	f101 050b 	add.w	r5, r1, #11
   85170:	2d16      	cmp	r5, #22
   85172:	b083      	sub	sp, #12
   85174:	4606      	mov	r6, r0
   85176:	d927      	bls.n	851c8 <_malloc_r+0x60>
   85178:	f035 0507 	bics.w	r5, r5, #7
   8517c:	d427      	bmi.n	851ce <_malloc_r+0x66>
   8517e:	42a9      	cmp	r1, r5
   85180:	d825      	bhi.n	851ce <_malloc_r+0x66>
   85182:	4630      	mov	r0, r6
   85184:	f000 fb3c 	bl	85800 <__malloc_lock>
   85188:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   8518c:	d226      	bcs.n	851dc <_malloc_r+0x74>
   8518e:	4fc1      	ldr	r7, [pc, #772]	; (85494 <_malloc_r+0x32c>)
   85190:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   85194:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   85198:	68dc      	ldr	r4, [r3, #12]
   8519a:	429c      	cmp	r4, r3
   8519c:	f000 81d2 	beq.w	85544 <_malloc_r+0x3dc>
   851a0:	6863      	ldr	r3, [r4, #4]
   851a2:	68e2      	ldr	r2, [r4, #12]
   851a4:	f023 0303 	bic.w	r3, r3, #3
   851a8:	4423      	add	r3, r4
   851aa:	6858      	ldr	r0, [r3, #4]
   851ac:	68a1      	ldr	r1, [r4, #8]
   851ae:	f040 0501 	orr.w	r5, r0, #1
   851b2:	60ca      	str	r2, [r1, #12]
   851b4:	4630      	mov	r0, r6
   851b6:	6091      	str	r1, [r2, #8]
   851b8:	605d      	str	r5, [r3, #4]
   851ba:	f000 fb23 	bl	85804 <__malloc_unlock>
   851be:	3408      	adds	r4, #8
   851c0:	4620      	mov	r0, r4
   851c2:	b003      	add	sp, #12
   851c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   851c8:	2510      	movs	r5, #16
   851ca:	42a9      	cmp	r1, r5
   851cc:	d9d9      	bls.n	85182 <_malloc_r+0x1a>
   851ce:	2400      	movs	r4, #0
   851d0:	230c      	movs	r3, #12
   851d2:	4620      	mov	r0, r4
   851d4:	6033      	str	r3, [r6, #0]
   851d6:	b003      	add	sp, #12
   851d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   851dc:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   851e0:	f000 8089 	beq.w	852f6 <_malloc_r+0x18e>
   851e4:	f1bc 0f04 	cmp.w	ip, #4
   851e8:	f200 8160 	bhi.w	854ac <_malloc_r+0x344>
   851ec:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   851f0:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   851f4:	ea4f 014c 	mov.w	r1, ip, lsl #1
   851f8:	4fa6      	ldr	r7, [pc, #664]	; (85494 <_malloc_r+0x32c>)
   851fa:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   851fe:	68cc      	ldr	r4, [r1, #12]
   85200:	42a1      	cmp	r1, r4
   85202:	d105      	bne.n	85210 <_malloc_r+0xa8>
   85204:	e00c      	b.n	85220 <_malloc_r+0xb8>
   85206:	2b00      	cmp	r3, #0
   85208:	da79      	bge.n	852fe <_malloc_r+0x196>
   8520a:	68e4      	ldr	r4, [r4, #12]
   8520c:	42a1      	cmp	r1, r4
   8520e:	d007      	beq.n	85220 <_malloc_r+0xb8>
   85210:	6862      	ldr	r2, [r4, #4]
   85212:	f022 0203 	bic.w	r2, r2, #3
   85216:	1b53      	subs	r3, r2, r5
   85218:	2b0f      	cmp	r3, #15
   8521a:	ddf4      	ble.n	85206 <_malloc_r+0x9e>
   8521c:	f10c 3cff 	add.w	ip, ip, #4294967295
   85220:	f10c 0c01 	add.w	ip, ip, #1
   85224:	4b9b      	ldr	r3, [pc, #620]	; (85494 <_malloc_r+0x32c>)
   85226:	693c      	ldr	r4, [r7, #16]
   85228:	f103 0e08 	add.w	lr, r3, #8
   8522c:	4574      	cmp	r4, lr
   8522e:	f000 817e 	beq.w	8552e <_malloc_r+0x3c6>
   85232:	6861      	ldr	r1, [r4, #4]
   85234:	f021 0103 	bic.w	r1, r1, #3
   85238:	1b4a      	subs	r2, r1, r5
   8523a:	2a0f      	cmp	r2, #15
   8523c:	f300 8164 	bgt.w	85508 <_malloc_r+0x3a0>
   85240:	2a00      	cmp	r2, #0
   85242:	f8c3 e014 	str.w	lr, [r3, #20]
   85246:	f8c3 e010 	str.w	lr, [r3, #16]
   8524a:	da69      	bge.n	85320 <_malloc_r+0x1b8>
   8524c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   85250:	f080 813a 	bcs.w	854c8 <_malloc_r+0x360>
   85254:	08c9      	lsrs	r1, r1, #3
   85256:	108a      	asrs	r2, r1, #2
   85258:	f04f 0801 	mov.w	r8, #1
   8525c:	fa08 f802 	lsl.w	r8, r8, r2
   85260:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   85264:	685a      	ldr	r2, [r3, #4]
   85266:	6888      	ldr	r0, [r1, #8]
   85268:	ea48 0202 	orr.w	r2, r8, r2
   8526c:	60a0      	str	r0, [r4, #8]
   8526e:	60e1      	str	r1, [r4, #12]
   85270:	605a      	str	r2, [r3, #4]
   85272:	608c      	str	r4, [r1, #8]
   85274:	60c4      	str	r4, [r0, #12]
   85276:	ea4f 03ac 	mov.w	r3, ip, asr #2
   8527a:	2001      	movs	r0, #1
   8527c:	4098      	lsls	r0, r3
   8527e:	4290      	cmp	r0, r2
   85280:	d85b      	bhi.n	8533a <_malloc_r+0x1d2>
   85282:	4202      	tst	r2, r0
   85284:	d106      	bne.n	85294 <_malloc_r+0x12c>
   85286:	f02c 0c03 	bic.w	ip, ip, #3
   8528a:	0040      	lsls	r0, r0, #1
   8528c:	4202      	tst	r2, r0
   8528e:	f10c 0c04 	add.w	ip, ip, #4
   85292:	d0fa      	beq.n	8528a <_malloc_r+0x122>
   85294:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   85298:	4644      	mov	r4, r8
   8529a:	46e1      	mov	r9, ip
   8529c:	68e3      	ldr	r3, [r4, #12]
   8529e:	429c      	cmp	r4, r3
   852a0:	d107      	bne.n	852b2 <_malloc_r+0x14a>
   852a2:	e146      	b.n	85532 <_malloc_r+0x3ca>
   852a4:	2a00      	cmp	r2, #0
   852a6:	f280 8157 	bge.w	85558 <_malloc_r+0x3f0>
   852aa:	68db      	ldr	r3, [r3, #12]
   852ac:	429c      	cmp	r4, r3
   852ae:	f000 8140 	beq.w	85532 <_malloc_r+0x3ca>
   852b2:	6859      	ldr	r1, [r3, #4]
   852b4:	f021 0103 	bic.w	r1, r1, #3
   852b8:	1b4a      	subs	r2, r1, r5
   852ba:	2a0f      	cmp	r2, #15
   852bc:	ddf2      	ble.n	852a4 <_malloc_r+0x13c>
   852be:	461c      	mov	r4, r3
   852c0:	f854 cf08 	ldr.w	ip, [r4, #8]!
   852c4:	68d9      	ldr	r1, [r3, #12]
   852c6:	f045 0901 	orr.w	r9, r5, #1
   852ca:	f042 0801 	orr.w	r8, r2, #1
   852ce:	441d      	add	r5, r3
   852d0:	f8c3 9004 	str.w	r9, [r3, #4]
   852d4:	4630      	mov	r0, r6
   852d6:	f8cc 100c 	str.w	r1, [ip, #12]
   852da:	f8c1 c008 	str.w	ip, [r1, #8]
   852de:	617d      	str	r5, [r7, #20]
   852e0:	613d      	str	r5, [r7, #16]
   852e2:	f8c5 e00c 	str.w	lr, [r5, #12]
   852e6:	f8c5 e008 	str.w	lr, [r5, #8]
   852ea:	f8c5 8004 	str.w	r8, [r5, #4]
   852ee:	50aa      	str	r2, [r5, r2]
   852f0:	f000 fa88 	bl	85804 <__malloc_unlock>
   852f4:	e764      	b.n	851c0 <_malloc_r+0x58>
   852f6:	217e      	movs	r1, #126	; 0x7e
   852f8:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   852fc:	e77c      	b.n	851f8 <_malloc_r+0x90>
   852fe:	4422      	add	r2, r4
   85300:	6850      	ldr	r0, [r2, #4]
   85302:	68e3      	ldr	r3, [r4, #12]
   85304:	68a1      	ldr	r1, [r4, #8]
   85306:	f040 0501 	orr.w	r5, r0, #1
   8530a:	60cb      	str	r3, [r1, #12]
   8530c:	4630      	mov	r0, r6
   8530e:	6099      	str	r1, [r3, #8]
   85310:	6055      	str	r5, [r2, #4]
   85312:	f000 fa77 	bl	85804 <__malloc_unlock>
   85316:	3408      	adds	r4, #8
   85318:	4620      	mov	r0, r4
   8531a:	b003      	add	sp, #12
   8531c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85320:	4421      	add	r1, r4
   85322:	684b      	ldr	r3, [r1, #4]
   85324:	4630      	mov	r0, r6
   85326:	f043 0301 	orr.w	r3, r3, #1
   8532a:	604b      	str	r3, [r1, #4]
   8532c:	f000 fa6a 	bl	85804 <__malloc_unlock>
   85330:	3408      	adds	r4, #8
   85332:	4620      	mov	r0, r4
   85334:	b003      	add	sp, #12
   85336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8533a:	68bc      	ldr	r4, [r7, #8]
   8533c:	6863      	ldr	r3, [r4, #4]
   8533e:	f023 0903 	bic.w	r9, r3, #3
   85342:	45a9      	cmp	r9, r5
   85344:	d304      	bcc.n	85350 <_malloc_r+0x1e8>
   85346:	ebc5 0309 	rsb	r3, r5, r9
   8534a:	2b0f      	cmp	r3, #15
   8534c:	f300 8091 	bgt.w	85472 <_malloc_r+0x30a>
   85350:	4b51      	ldr	r3, [pc, #324]	; (85498 <_malloc_r+0x330>)
   85352:	4a52      	ldr	r2, [pc, #328]	; (8549c <_malloc_r+0x334>)
   85354:	6819      	ldr	r1, [r3, #0]
   85356:	6813      	ldr	r3, [r2, #0]
   85358:	eb05 0a01 	add.w	sl, r5, r1
   8535c:	3301      	adds	r3, #1
   8535e:	eb04 0b09 	add.w	fp, r4, r9
   85362:	f000 8161 	beq.w	85628 <_malloc_r+0x4c0>
   85366:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   8536a:	f10a 0a0f 	add.w	sl, sl, #15
   8536e:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   85372:	f02a 0a0f 	bic.w	sl, sl, #15
   85376:	4630      	mov	r0, r6
   85378:	4651      	mov	r1, sl
   8537a:	9201      	str	r2, [sp, #4]
   8537c:	f000 fc24 	bl	85bc8 <_sbrk_r>
   85380:	f1b0 3fff 	cmp.w	r0, #4294967295
   85384:	4680      	mov	r8, r0
   85386:	9a01      	ldr	r2, [sp, #4]
   85388:	f000 8101 	beq.w	8558e <_malloc_r+0x426>
   8538c:	4583      	cmp	fp, r0
   8538e:	f200 80fb 	bhi.w	85588 <_malloc_r+0x420>
   85392:	f8df c114 	ldr.w	ip, [pc, #276]	; 854a8 <_malloc_r+0x340>
   85396:	45c3      	cmp	fp, r8
   85398:	f8dc 3000 	ldr.w	r3, [ip]
   8539c:	4453      	add	r3, sl
   8539e:	f8cc 3000 	str.w	r3, [ip]
   853a2:	f000 814a 	beq.w	8563a <_malloc_r+0x4d2>
   853a6:	6812      	ldr	r2, [r2, #0]
   853a8:	493c      	ldr	r1, [pc, #240]	; (8549c <_malloc_r+0x334>)
   853aa:	3201      	adds	r2, #1
   853ac:	bf1b      	ittet	ne
   853ae:	ebcb 0b08 	rsbne	fp, fp, r8
   853b2:	445b      	addne	r3, fp
   853b4:	f8c1 8000 	streq.w	r8, [r1]
   853b8:	f8cc 3000 	strne.w	r3, [ip]
   853bc:	f018 0307 	ands.w	r3, r8, #7
   853c0:	f000 8114 	beq.w	855ec <_malloc_r+0x484>
   853c4:	f1c3 0208 	rsb	r2, r3, #8
   853c8:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   853cc:	4490      	add	r8, r2
   853ce:	3308      	adds	r3, #8
   853d0:	44c2      	add	sl, r8
   853d2:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   853d6:	ebca 0a03 	rsb	sl, sl, r3
   853da:	4651      	mov	r1, sl
   853dc:	4630      	mov	r0, r6
   853de:	f8cd c004 	str.w	ip, [sp, #4]
   853e2:	f000 fbf1 	bl	85bc8 <_sbrk_r>
   853e6:	1c43      	adds	r3, r0, #1
   853e8:	f8dd c004 	ldr.w	ip, [sp, #4]
   853ec:	f000 8135 	beq.w	8565a <_malloc_r+0x4f2>
   853f0:	ebc8 0200 	rsb	r2, r8, r0
   853f4:	4452      	add	r2, sl
   853f6:	f042 0201 	orr.w	r2, r2, #1
   853fa:	f8dc 3000 	ldr.w	r3, [ip]
   853fe:	42bc      	cmp	r4, r7
   85400:	4453      	add	r3, sl
   85402:	f8c7 8008 	str.w	r8, [r7, #8]
   85406:	f8cc 3000 	str.w	r3, [ip]
   8540a:	f8c8 2004 	str.w	r2, [r8, #4]
   8540e:	f8df a098 	ldr.w	sl, [pc, #152]	; 854a8 <_malloc_r+0x340>
   85412:	d015      	beq.n	85440 <_malloc_r+0x2d8>
   85414:	f1b9 0f0f 	cmp.w	r9, #15
   85418:	f240 80eb 	bls.w	855f2 <_malloc_r+0x48a>
   8541c:	6861      	ldr	r1, [r4, #4]
   8541e:	f1a9 020c 	sub.w	r2, r9, #12
   85422:	f022 0207 	bic.w	r2, r2, #7
   85426:	f001 0101 	and.w	r1, r1, #1
   8542a:	ea42 0e01 	orr.w	lr, r2, r1
   8542e:	2005      	movs	r0, #5
   85430:	18a1      	adds	r1, r4, r2
   85432:	2a0f      	cmp	r2, #15
   85434:	f8c4 e004 	str.w	lr, [r4, #4]
   85438:	6048      	str	r0, [r1, #4]
   8543a:	6088      	str	r0, [r1, #8]
   8543c:	f200 8111 	bhi.w	85662 <_malloc_r+0x4fa>
   85440:	4a17      	ldr	r2, [pc, #92]	; (854a0 <_malloc_r+0x338>)
   85442:	68bc      	ldr	r4, [r7, #8]
   85444:	6811      	ldr	r1, [r2, #0]
   85446:	428b      	cmp	r3, r1
   85448:	bf88      	it	hi
   8544a:	6013      	strhi	r3, [r2, #0]
   8544c:	4a15      	ldr	r2, [pc, #84]	; (854a4 <_malloc_r+0x33c>)
   8544e:	6811      	ldr	r1, [r2, #0]
   85450:	428b      	cmp	r3, r1
   85452:	bf88      	it	hi
   85454:	6013      	strhi	r3, [r2, #0]
   85456:	6862      	ldr	r2, [r4, #4]
   85458:	f022 0203 	bic.w	r2, r2, #3
   8545c:	4295      	cmp	r5, r2
   8545e:	ebc5 0302 	rsb	r3, r5, r2
   85462:	d801      	bhi.n	85468 <_malloc_r+0x300>
   85464:	2b0f      	cmp	r3, #15
   85466:	dc04      	bgt.n	85472 <_malloc_r+0x30a>
   85468:	4630      	mov	r0, r6
   8546a:	f000 f9cb 	bl	85804 <__malloc_unlock>
   8546e:	2400      	movs	r4, #0
   85470:	e6a6      	b.n	851c0 <_malloc_r+0x58>
   85472:	f045 0201 	orr.w	r2, r5, #1
   85476:	f043 0301 	orr.w	r3, r3, #1
   8547a:	4425      	add	r5, r4
   8547c:	6062      	str	r2, [r4, #4]
   8547e:	4630      	mov	r0, r6
   85480:	60bd      	str	r5, [r7, #8]
   85482:	606b      	str	r3, [r5, #4]
   85484:	f000 f9be 	bl	85804 <__malloc_unlock>
   85488:	3408      	adds	r4, #8
   8548a:	4620      	mov	r0, r4
   8548c:	b003      	add	sp, #12
   8548e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85492:	bf00      	nop
   85494:	200705e8 	.word	0x200705e8
   85498:	20078d04 	.word	0x20078d04
   8549c:	200709f4 	.word	0x200709f4
   854a0:	20078d00 	.word	0x20078d00
   854a4:	20078cfc 	.word	0x20078cfc
   854a8:	20078d08 	.word	0x20078d08
   854ac:	f1bc 0f14 	cmp.w	ip, #20
   854b0:	d961      	bls.n	85576 <_malloc_r+0x40e>
   854b2:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   854b6:	f200 808f 	bhi.w	855d8 <_malloc_r+0x470>
   854ba:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   854be:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   854c2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   854c6:	e697      	b.n	851f8 <_malloc_r+0x90>
   854c8:	0a4b      	lsrs	r3, r1, #9
   854ca:	2b04      	cmp	r3, #4
   854cc:	d958      	bls.n	85580 <_malloc_r+0x418>
   854ce:	2b14      	cmp	r3, #20
   854d0:	f200 80ad 	bhi.w	8562e <_malloc_r+0x4c6>
   854d4:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   854d8:	0050      	lsls	r0, r2, #1
   854da:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   854de:	6883      	ldr	r3, [r0, #8]
   854e0:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 8569c <_malloc_r+0x534>
   854e4:	4283      	cmp	r3, r0
   854e6:	f000 808a 	beq.w	855fe <_malloc_r+0x496>
   854ea:	685a      	ldr	r2, [r3, #4]
   854ec:	f022 0203 	bic.w	r2, r2, #3
   854f0:	4291      	cmp	r1, r2
   854f2:	d202      	bcs.n	854fa <_malloc_r+0x392>
   854f4:	689b      	ldr	r3, [r3, #8]
   854f6:	4298      	cmp	r0, r3
   854f8:	d1f7      	bne.n	854ea <_malloc_r+0x382>
   854fa:	68d9      	ldr	r1, [r3, #12]
   854fc:	687a      	ldr	r2, [r7, #4]
   854fe:	60e1      	str	r1, [r4, #12]
   85500:	60a3      	str	r3, [r4, #8]
   85502:	608c      	str	r4, [r1, #8]
   85504:	60dc      	str	r4, [r3, #12]
   85506:	e6b6      	b.n	85276 <_malloc_r+0x10e>
   85508:	f045 0701 	orr.w	r7, r5, #1
   8550c:	f042 0101 	orr.w	r1, r2, #1
   85510:	4425      	add	r5, r4
   85512:	6067      	str	r7, [r4, #4]
   85514:	4630      	mov	r0, r6
   85516:	615d      	str	r5, [r3, #20]
   85518:	611d      	str	r5, [r3, #16]
   8551a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8551e:	f8c5 e008 	str.w	lr, [r5, #8]
   85522:	6069      	str	r1, [r5, #4]
   85524:	50aa      	str	r2, [r5, r2]
   85526:	3408      	adds	r4, #8
   85528:	f000 f96c 	bl	85804 <__malloc_unlock>
   8552c:	e648      	b.n	851c0 <_malloc_r+0x58>
   8552e:	685a      	ldr	r2, [r3, #4]
   85530:	e6a1      	b.n	85276 <_malloc_r+0x10e>
   85532:	f109 0901 	add.w	r9, r9, #1
   85536:	f019 0f03 	tst.w	r9, #3
   8553a:	f104 0408 	add.w	r4, r4, #8
   8553e:	f47f aead 	bne.w	8529c <_malloc_r+0x134>
   85542:	e02d      	b.n	855a0 <_malloc_r+0x438>
   85544:	f104 0308 	add.w	r3, r4, #8
   85548:	6964      	ldr	r4, [r4, #20]
   8554a:	42a3      	cmp	r3, r4
   8554c:	bf08      	it	eq
   8554e:	f10c 0c02 	addeq.w	ip, ip, #2
   85552:	f43f ae67 	beq.w	85224 <_malloc_r+0xbc>
   85556:	e623      	b.n	851a0 <_malloc_r+0x38>
   85558:	4419      	add	r1, r3
   8555a:	6848      	ldr	r0, [r1, #4]
   8555c:	461c      	mov	r4, r3
   8555e:	f854 2f08 	ldr.w	r2, [r4, #8]!
   85562:	68db      	ldr	r3, [r3, #12]
   85564:	f040 0501 	orr.w	r5, r0, #1
   85568:	604d      	str	r5, [r1, #4]
   8556a:	4630      	mov	r0, r6
   8556c:	60d3      	str	r3, [r2, #12]
   8556e:	609a      	str	r2, [r3, #8]
   85570:	f000 f948 	bl	85804 <__malloc_unlock>
   85574:	e624      	b.n	851c0 <_malloc_r+0x58>
   85576:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   8557a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8557e:	e63b      	b.n	851f8 <_malloc_r+0x90>
   85580:	098a      	lsrs	r2, r1, #6
   85582:	3238      	adds	r2, #56	; 0x38
   85584:	0050      	lsls	r0, r2, #1
   85586:	e7a8      	b.n	854da <_malloc_r+0x372>
   85588:	42bc      	cmp	r4, r7
   8558a:	f43f af02 	beq.w	85392 <_malloc_r+0x22a>
   8558e:	68bc      	ldr	r4, [r7, #8]
   85590:	6862      	ldr	r2, [r4, #4]
   85592:	f022 0203 	bic.w	r2, r2, #3
   85596:	e761      	b.n	8545c <_malloc_r+0x2f4>
   85598:	f8d8 8000 	ldr.w	r8, [r8]
   8559c:	4598      	cmp	r8, r3
   8559e:	d17a      	bne.n	85696 <_malloc_r+0x52e>
   855a0:	f01c 0f03 	tst.w	ip, #3
   855a4:	f1a8 0308 	sub.w	r3, r8, #8
   855a8:	f10c 3cff 	add.w	ip, ip, #4294967295
   855ac:	d1f4      	bne.n	85598 <_malloc_r+0x430>
   855ae:	687b      	ldr	r3, [r7, #4]
   855b0:	ea23 0300 	bic.w	r3, r3, r0
   855b4:	607b      	str	r3, [r7, #4]
   855b6:	0040      	lsls	r0, r0, #1
   855b8:	4298      	cmp	r0, r3
   855ba:	f63f aebe 	bhi.w	8533a <_malloc_r+0x1d2>
   855be:	2800      	cmp	r0, #0
   855c0:	f43f aebb 	beq.w	8533a <_malloc_r+0x1d2>
   855c4:	4203      	tst	r3, r0
   855c6:	46cc      	mov	ip, r9
   855c8:	f47f ae64 	bne.w	85294 <_malloc_r+0x12c>
   855cc:	0040      	lsls	r0, r0, #1
   855ce:	4203      	tst	r3, r0
   855d0:	f10c 0c04 	add.w	ip, ip, #4
   855d4:	d0fa      	beq.n	855cc <_malloc_r+0x464>
   855d6:	e65d      	b.n	85294 <_malloc_r+0x12c>
   855d8:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   855dc:	d819      	bhi.n	85612 <_malloc_r+0x4aa>
   855de:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   855e2:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   855e6:	ea4f 014c 	mov.w	r1, ip, lsl #1
   855ea:	e605      	b.n	851f8 <_malloc_r+0x90>
   855ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   855f0:	e6ee      	b.n	853d0 <_malloc_r+0x268>
   855f2:	2301      	movs	r3, #1
   855f4:	f8c8 3004 	str.w	r3, [r8, #4]
   855f8:	4644      	mov	r4, r8
   855fa:	2200      	movs	r2, #0
   855fc:	e72e      	b.n	8545c <_malloc_r+0x2f4>
   855fe:	1092      	asrs	r2, r2, #2
   85600:	2001      	movs	r0, #1
   85602:	4090      	lsls	r0, r2
   85604:	f8d8 2004 	ldr.w	r2, [r8, #4]
   85608:	4619      	mov	r1, r3
   8560a:	4302      	orrs	r2, r0
   8560c:	f8c8 2004 	str.w	r2, [r8, #4]
   85610:	e775      	b.n	854fe <_malloc_r+0x396>
   85612:	f240 5354 	movw	r3, #1364	; 0x554
   85616:	459c      	cmp	ip, r3
   85618:	d81b      	bhi.n	85652 <_malloc_r+0x4ea>
   8561a:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   8561e:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   85622:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85626:	e5e7      	b.n	851f8 <_malloc_r+0x90>
   85628:	f10a 0a10 	add.w	sl, sl, #16
   8562c:	e6a3      	b.n	85376 <_malloc_r+0x20e>
   8562e:	2b54      	cmp	r3, #84	; 0x54
   85630:	d81f      	bhi.n	85672 <_malloc_r+0x50a>
   85632:	0b0a      	lsrs	r2, r1, #12
   85634:	326e      	adds	r2, #110	; 0x6e
   85636:	0050      	lsls	r0, r2, #1
   85638:	e74f      	b.n	854da <_malloc_r+0x372>
   8563a:	f3cb 010b 	ubfx	r1, fp, #0, #12
   8563e:	2900      	cmp	r1, #0
   85640:	f47f aeb1 	bne.w	853a6 <_malloc_r+0x23e>
   85644:	eb0a 0109 	add.w	r1, sl, r9
   85648:	68ba      	ldr	r2, [r7, #8]
   8564a:	f041 0101 	orr.w	r1, r1, #1
   8564e:	6051      	str	r1, [r2, #4]
   85650:	e6f6      	b.n	85440 <_malloc_r+0x2d8>
   85652:	21fc      	movs	r1, #252	; 0xfc
   85654:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   85658:	e5ce      	b.n	851f8 <_malloc_r+0x90>
   8565a:	2201      	movs	r2, #1
   8565c:	f04f 0a00 	mov.w	sl, #0
   85660:	e6cb      	b.n	853fa <_malloc_r+0x292>
   85662:	f104 0108 	add.w	r1, r4, #8
   85666:	4630      	mov	r0, r6
   85668:	f7ff fa80 	bl	84b6c <_free_r>
   8566c:	f8da 3000 	ldr.w	r3, [sl]
   85670:	e6e6      	b.n	85440 <_malloc_r+0x2d8>
   85672:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   85676:	d803      	bhi.n	85680 <_malloc_r+0x518>
   85678:	0bca      	lsrs	r2, r1, #15
   8567a:	3277      	adds	r2, #119	; 0x77
   8567c:	0050      	lsls	r0, r2, #1
   8567e:	e72c      	b.n	854da <_malloc_r+0x372>
   85680:	f240 5254 	movw	r2, #1364	; 0x554
   85684:	4293      	cmp	r3, r2
   85686:	d803      	bhi.n	85690 <_malloc_r+0x528>
   85688:	0c8a      	lsrs	r2, r1, #18
   8568a:	327c      	adds	r2, #124	; 0x7c
   8568c:	0050      	lsls	r0, r2, #1
   8568e:	e724      	b.n	854da <_malloc_r+0x372>
   85690:	20fc      	movs	r0, #252	; 0xfc
   85692:	227e      	movs	r2, #126	; 0x7e
   85694:	e721      	b.n	854da <_malloc_r+0x372>
   85696:	687b      	ldr	r3, [r7, #4]
   85698:	e78d      	b.n	855b6 <_malloc_r+0x44e>
   8569a:	bf00      	nop
   8569c:	200705e8 	.word	0x200705e8

000856a0 <memchr>:
   856a0:	0783      	lsls	r3, r0, #30
   856a2:	b470      	push	{r4, r5, r6}
   856a4:	b2c9      	uxtb	r1, r1
   856a6:	d040      	beq.n	8572a <memchr+0x8a>
   856a8:	1e54      	subs	r4, r2, #1
   856aa:	b32a      	cbz	r2, 856f8 <memchr+0x58>
   856ac:	7803      	ldrb	r3, [r0, #0]
   856ae:	428b      	cmp	r3, r1
   856b0:	d023      	beq.n	856fa <memchr+0x5a>
   856b2:	1c43      	adds	r3, r0, #1
   856b4:	e004      	b.n	856c0 <memchr+0x20>
   856b6:	b1fc      	cbz	r4, 856f8 <memchr+0x58>
   856b8:	7805      	ldrb	r5, [r0, #0]
   856ba:	4614      	mov	r4, r2
   856bc:	428d      	cmp	r5, r1
   856be:	d01c      	beq.n	856fa <memchr+0x5a>
   856c0:	f013 0f03 	tst.w	r3, #3
   856c4:	4618      	mov	r0, r3
   856c6:	f104 32ff 	add.w	r2, r4, #4294967295
   856ca:	f103 0301 	add.w	r3, r3, #1
   856ce:	d1f2      	bne.n	856b6 <memchr+0x16>
   856d0:	2c03      	cmp	r4, #3
   856d2:	d814      	bhi.n	856fe <memchr+0x5e>
   856d4:	1e65      	subs	r5, r4, #1
   856d6:	b354      	cbz	r4, 8572e <memchr+0x8e>
   856d8:	7803      	ldrb	r3, [r0, #0]
   856da:	428b      	cmp	r3, r1
   856dc:	d00d      	beq.n	856fa <memchr+0x5a>
   856de:	1c42      	adds	r2, r0, #1
   856e0:	2300      	movs	r3, #0
   856e2:	e002      	b.n	856ea <memchr+0x4a>
   856e4:	7804      	ldrb	r4, [r0, #0]
   856e6:	428c      	cmp	r4, r1
   856e8:	d007      	beq.n	856fa <memchr+0x5a>
   856ea:	42ab      	cmp	r3, r5
   856ec:	4610      	mov	r0, r2
   856ee:	f103 0301 	add.w	r3, r3, #1
   856f2:	f102 0201 	add.w	r2, r2, #1
   856f6:	d1f5      	bne.n	856e4 <memchr+0x44>
   856f8:	2000      	movs	r0, #0
   856fa:	bc70      	pop	{r4, r5, r6}
   856fc:	4770      	bx	lr
   856fe:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   85702:	4603      	mov	r3, r0
   85704:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   85708:	681a      	ldr	r2, [r3, #0]
   8570a:	4618      	mov	r0, r3
   8570c:	4072      	eors	r2, r6
   8570e:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   85712:	ea25 0202 	bic.w	r2, r5, r2
   85716:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   8571a:	f103 0304 	add.w	r3, r3, #4
   8571e:	d1d9      	bne.n	856d4 <memchr+0x34>
   85720:	3c04      	subs	r4, #4
   85722:	2c03      	cmp	r4, #3
   85724:	4618      	mov	r0, r3
   85726:	d8ef      	bhi.n	85708 <memchr+0x68>
   85728:	e7d4      	b.n	856d4 <memchr+0x34>
   8572a:	4614      	mov	r4, r2
   8572c:	e7d0      	b.n	856d0 <memchr+0x30>
   8572e:	4620      	mov	r0, r4
   85730:	e7e3      	b.n	856fa <memchr+0x5a>
   85732:	bf00      	nop

00085734 <memmove>:
   85734:	4288      	cmp	r0, r1
   85736:	b4f0      	push	{r4, r5, r6, r7}
   85738:	d910      	bls.n	8575c <memmove+0x28>
   8573a:	188c      	adds	r4, r1, r2
   8573c:	42a0      	cmp	r0, r4
   8573e:	d20d      	bcs.n	8575c <memmove+0x28>
   85740:	1885      	adds	r5, r0, r2
   85742:	1e53      	subs	r3, r2, #1
   85744:	b142      	cbz	r2, 85758 <memmove+0x24>
   85746:	4621      	mov	r1, r4
   85748:	462a      	mov	r2, r5
   8574a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   8574e:	3b01      	subs	r3, #1
   85750:	f802 4d01 	strb.w	r4, [r2, #-1]!
   85754:	1c5c      	adds	r4, r3, #1
   85756:	d1f8      	bne.n	8574a <memmove+0x16>
   85758:	bcf0      	pop	{r4, r5, r6, r7}
   8575a:	4770      	bx	lr
   8575c:	2a0f      	cmp	r2, #15
   8575e:	d944      	bls.n	857ea <memmove+0xb6>
   85760:	ea40 0301 	orr.w	r3, r0, r1
   85764:	079b      	lsls	r3, r3, #30
   85766:	d144      	bne.n	857f2 <memmove+0xbe>
   85768:	f1a2 0710 	sub.w	r7, r2, #16
   8576c:	093f      	lsrs	r7, r7, #4
   8576e:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   85772:	3610      	adds	r6, #16
   85774:	460c      	mov	r4, r1
   85776:	4603      	mov	r3, r0
   85778:	6825      	ldr	r5, [r4, #0]
   8577a:	3310      	adds	r3, #16
   8577c:	f843 5c10 	str.w	r5, [r3, #-16]
   85780:	6865      	ldr	r5, [r4, #4]
   85782:	3410      	adds	r4, #16
   85784:	f843 5c0c 	str.w	r5, [r3, #-12]
   85788:	f854 5c08 	ldr.w	r5, [r4, #-8]
   8578c:	f843 5c08 	str.w	r5, [r3, #-8]
   85790:	f854 5c04 	ldr.w	r5, [r4, #-4]
   85794:	f843 5c04 	str.w	r5, [r3, #-4]
   85798:	42b3      	cmp	r3, r6
   8579a:	d1ed      	bne.n	85778 <memmove+0x44>
   8579c:	1c7b      	adds	r3, r7, #1
   8579e:	f002 0c0f 	and.w	ip, r2, #15
   857a2:	011b      	lsls	r3, r3, #4
   857a4:	f1bc 0f03 	cmp.w	ip, #3
   857a8:	4419      	add	r1, r3
   857aa:	4403      	add	r3, r0
   857ac:	d923      	bls.n	857f6 <memmove+0xc2>
   857ae:	460e      	mov	r6, r1
   857b0:	461d      	mov	r5, r3
   857b2:	4664      	mov	r4, ip
   857b4:	f856 7b04 	ldr.w	r7, [r6], #4
   857b8:	3c04      	subs	r4, #4
   857ba:	2c03      	cmp	r4, #3
   857bc:	f845 7b04 	str.w	r7, [r5], #4
   857c0:	d8f8      	bhi.n	857b4 <memmove+0x80>
   857c2:	f1ac 0404 	sub.w	r4, ip, #4
   857c6:	f024 0403 	bic.w	r4, r4, #3
   857ca:	3404      	adds	r4, #4
   857cc:	f002 0203 	and.w	r2, r2, #3
   857d0:	4423      	add	r3, r4
   857d2:	4421      	add	r1, r4
   857d4:	2a00      	cmp	r2, #0
   857d6:	d0bf      	beq.n	85758 <memmove+0x24>
   857d8:	441a      	add	r2, r3
   857da:	f811 4b01 	ldrb.w	r4, [r1], #1
   857de:	f803 4b01 	strb.w	r4, [r3], #1
   857e2:	4293      	cmp	r3, r2
   857e4:	d1f9      	bne.n	857da <memmove+0xa6>
   857e6:	bcf0      	pop	{r4, r5, r6, r7}
   857e8:	4770      	bx	lr
   857ea:	4603      	mov	r3, r0
   857ec:	2a00      	cmp	r2, #0
   857ee:	d1f3      	bne.n	857d8 <memmove+0xa4>
   857f0:	e7b2      	b.n	85758 <memmove+0x24>
   857f2:	4603      	mov	r3, r0
   857f4:	e7f0      	b.n	857d8 <memmove+0xa4>
   857f6:	4662      	mov	r2, ip
   857f8:	2a00      	cmp	r2, #0
   857fa:	d1ed      	bne.n	857d8 <memmove+0xa4>
   857fc:	e7ac      	b.n	85758 <memmove+0x24>
   857fe:	bf00      	nop

00085800 <__malloc_lock>:
   85800:	4770      	bx	lr
   85802:	bf00      	nop

00085804 <__malloc_unlock>:
   85804:	4770      	bx	lr
   85806:	bf00      	nop

00085808 <_realloc_r>:
   85808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8580c:	460c      	mov	r4, r1
   8580e:	b083      	sub	sp, #12
   85810:	4690      	mov	r8, r2
   85812:	4681      	mov	r9, r0
   85814:	2900      	cmp	r1, #0
   85816:	f000 80ba 	beq.w	8598e <_realloc_r+0x186>
   8581a:	f7ff fff1 	bl	85800 <__malloc_lock>
   8581e:	f108 060b 	add.w	r6, r8, #11
   85822:	f854 3c04 	ldr.w	r3, [r4, #-4]
   85826:	2e16      	cmp	r6, #22
   85828:	f023 0503 	bic.w	r5, r3, #3
   8582c:	f1a4 0708 	sub.w	r7, r4, #8
   85830:	d84b      	bhi.n	858ca <_realloc_r+0xc2>
   85832:	2110      	movs	r1, #16
   85834:	460e      	mov	r6, r1
   85836:	45b0      	cmp	r8, r6
   85838:	d84c      	bhi.n	858d4 <_realloc_r+0xcc>
   8583a:	428d      	cmp	r5, r1
   8583c:	da51      	bge.n	858e2 <_realloc_r+0xda>
   8583e:	f8df b384 	ldr.w	fp, [pc, #900]	; 85bc4 <_realloc_r+0x3bc>
   85842:	1978      	adds	r0, r7, r5
   85844:	f8db e008 	ldr.w	lr, [fp, #8]
   85848:	4586      	cmp	lr, r0
   8584a:	f000 80a6 	beq.w	8599a <_realloc_r+0x192>
   8584e:	6842      	ldr	r2, [r0, #4]
   85850:	f022 0c01 	bic.w	ip, r2, #1
   85854:	4484      	add	ip, r0
   85856:	f8dc c004 	ldr.w	ip, [ip, #4]
   8585a:	f01c 0f01 	tst.w	ip, #1
   8585e:	d054      	beq.n	8590a <_realloc_r+0x102>
   85860:	2200      	movs	r2, #0
   85862:	4610      	mov	r0, r2
   85864:	07db      	lsls	r3, r3, #31
   85866:	d46f      	bmi.n	85948 <_realloc_r+0x140>
   85868:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8586c:	ebc3 0a07 	rsb	sl, r3, r7
   85870:	f8da 3004 	ldr.w	r3, [sl, #4]
   85874:	f023 0303 	bic.w	r3, r3, #3
   85878:	442b      	add	r3, r5
   8587a:	2800      	cmp	r0, #0
   8587c:	d062      	beq.n	85944 <_realloc_r+0x13c>
   8587e:	4570      	cmp	r0, lr
   85880:	f000 80e9 	beq.w	85a56 <_realloc_r+0x24e>
   85884:	eb02 0e03 	add.w	lr, r2, r3
   85888:	458e      	cmp	lr, r1
   8588a:	db5b      	blt.n	85944 <_realloc_r+0x13c>
   8588c:	68c3      	ldr	r3, [r0, #12]
   8588e:	6882      	ldr	r2, [r0, #8]
   85890:	46d0      	mov	r8, sl
   85892:	60d3      	str	r3, [r2, #12]
   85894:	609a      	str	r2, [r3, #8]
   85896:	f858 1f08 	ldr.w	r1, [r8, #8]!
   8589a:	f8da 300c 	ldr.w	r3, [sl, #12]
   8589e:	1f2a      	subs	r2, r5, #4
   858a0:	2a24      	cmp	r2, #36	; 0x24
   858a2:	60cb      	str	r3, [r1, #12]
   858a4:	6099      	str	r1, [r3, #8]
   858a6:	f200 8123 	bhi.w	85af0 <_realloc_r+0x2e8>
   858aa:	2a13      	cmp	r2, #19
   858ac:	f240 80b0 	bls.w	85a10 <_realloc_r+0x208>
   858b0:	6823      	ldr	r3, [r4, #0]
   858b2:	2a1b      	cmp	r2, #27
   858b4:	f8ca 3008 	str.w	r3, [sl, #8]
   858b8:	6863      	ldr	r3, [r4, #4]
   858ba:	f8ca 300c 	str.w	r3, [sl, #12]
   858be:	f200 812b 	bhi.w	85b18 <_realloc_r+0x310>
   858c2:	3408      	adds	r4, #8
   858c4:	f10a 0310 	add.w	r3, sl, #16
   858c8:	e0a3      	b.n	85a12 <_realloc_r+0x20a>
   858ca:	f026 0607 	bic.w	r6, r6, #7
   858ce:	2e00      	cmp	r6, #0
   858d0:	4631      	mov	r1, r6
   858d2:	dab0      	bge.n	85836 <_realloc_r+0x2e>
   858d4:	230c      	movs	r3, #12
   858d6:	2000      	movs	r0, #0
   858d8:	f8c9 3000 	str.w	r3, [r9]
   858dc:	b003      	add	sp, #12
   858de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   858e2:	46a0      	mov	r8, r4
   858e4:	1baa      	subs	r2, r5, r6
   858e6:	2a0f      	cmp	r2, #15
   858e8:	f003 0301 	and.w	r3, r3, #1
   858ec:	d81a      	bhi.n	85924 <_realloc_r+0x11c>
   858ee:	432b      	orrs	r3, r5
   858f0:	607b      	str	r3, [r7, #4]
   858f2:	443d      	add	r5, r7
   858f4:	686b      	ldr	r3, [r5, #4]
   858f6:	f043 0301 	orr.w	r3, r3, #1
   858fa:	606b      	str	r3, [r5, #4]
   858fc:	4648      	mov	r0, r9
   858fe:	f7ff ff81 	bl	85804 <__malloc_unlock>
   85902:	4640      	mov	r0, r8
   85904:	b003      	add	sp, #12
   85906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8590a:	f022 0203 	bic.w	r2, r2, #3
   8590e:	eb02 0c05 	add.w	ip, r2, r5
   85912:	458c      	cmp	ip, r1
   85914:	dba6      	blt.n	85864 <_realloc_r+0x5c>
   85916:	68c2      	ldr	r2, [r0, #12]
   85918:	6881      	ldr	r1, [r0, #8]
   8591a:	46a0      	mov	r8, r4
   8591c:	60ca      	str	r2, [r1, #12]
   8591e:	4665      	mov	r5, ip
   85920:	6091      	str	r1, [r2, #8]
   85922:	e7df      	b.n	858e4 <_realloc_r+0xdc>
   85924:	19b9      	adds	r1, r7, r6
   85926:	4333      	orrs	r3, r6
   85928:	f042 0001 	orr.w	r0, r2, #1
   8592c:	607b      	str	r3, [r7, #4]
   8592e:	440a      	add	r2, r1
   85930:	6048      	str	r0, [r1, #4]
   85932:	6853      	ldr	r3, [r2, #4]
   85934:	3108      	adds	r1, #8
   85936:	f043 0301 	orr.w	r3, r3, #1
   8593a:	6053      	str	r3, [r2, #4]
   8593c:	4648      	mov	r0, r9
   8593e:	f7ff f915 	bl	84b6c <_free_r>
   85942:	e7db      	b.n	858fc <_realloc_r+0xf4>
   85944:	428b      	cmp	r3, r1
   85946:	da33      	bge.n	859b0 <_realloc_r+0x1a8>
   85948:	4641      	mov	r1, r8
   8594a:	4648      	mov	r0, r9
   8594c:	f7ff fc0c 	bl	85168 <_malloc_r>
   85950:	4680      	mov	r8, r0
   85952:	2800      	cmp	r0, #0
   85954:	d0d2      	beq.n	858fc <_realloc_r+0xf4>
   85956:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8595a:	f1a0 0108 	sub.w	r1, r0, #8
   8595e:	f023 0201 	bic.w	r2, r3, #1
   85962:	443a      	add	r2, r7
   85964:	4291      	cmp	r1, r2
   85966:	f000 80bc 	beq.w	85ae2 <_realloc_r+0x2da>
   8596a:	1f2a      	subs	r2, r5, #4
   8596c:	2a24      	cmp	r2, #36	; 0x24
   8596e:	d86e      	bhi.n	85a4e <_realloc_r+0x246>
   85970:	2a13      	cmp	r2, #19
   85972:	d842      	bhi.n	859fa <_realloc_r+0x1f2>
   85974:	4603      	mov	r3, r0
   85976:	4622      	mov	r2, r4
   85978:	6811      	ldr	r1, [r2, #0]
   8597a:	6019      	str	r1, [r3, #0]
   8597c:	6851      	ldr	r1, [r2, #4]
   8597e:	6059      	str	r1, [r3, #4]
   85980:	6892      	ldr	r2, [r2, #8]
   85982:	609a      	str	r2, [r3, #8]
   85984:	4621      	mov	r1, r4
   85986:	4648      	mov	r0, r9
   85988:	f7ff f8f0 	bl	84b6c <_free_r>
   8598c:	e7b6      	b.n	858fc <_realloc_r+0xf4>
   8598e:	4611      	mov	r1, r2
   85990:	b003      	add	sp, #12
   85992:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85996:	f7ff bbe7 	b.w	85168 <_malloc_r>
   8599a:	f8de 2004 	ldr.w	r2, [lr, #4]
   8599e:	f106 0c10 	add.w	ip, r6, #16
   859a2:	f022 0203 	bic.w	r2, r2, #3
   859a6:	1950      	adds	r0, r2, r5
   859a8:	4560      	cmp	r0, ip
   859aa:	da3d      	bge.n	85a28 <_realloc_r+0x220>
   859ac:	4670      	mov	r0, lr
   859ae:	e759      	b.n	85864 <_realloc_r+0x5c>
   859b0:	46d0      	mov	r8, sl
   859b2:	f858 0f08 	ldr.w	r0, [r8, #8]!
   859b6:	f8da 100c 	ldr.w	r1, [sl, #12]
   859ba:	1f2a      	subs	r2, r5, #4
   859bc:	2a24      	cmp	r2, #36	; 0x24
   859be:	60c1      	str	r1, [r0, #12]
   859c0:	6088      	str	r0, [r1, #8]
   859c2:	f200 80a0 	bhi.w	85b06 <_realloc_r+0x2fe>
   859c6:	2a13      	cmp	r2, #19
   859c8:	f240 809b 	bls.w	85b02 <_realloc_r+0x2fa>
   859cc:	6821      	ldr	r1, [r4, #0]
   859ce:	2a1b      	cmp	r2, #27
   859d0:	f8ca 1008 	str.w	r1, [sl, #8]
   859d4:	6861      	ldr	r1, [r4, #4]
   859d6:	f8ca 100c 	str.w	r1, [sl, #12]
   859da:	f200 80b2 	bhi.w	85b42 <_realloc_r+0x33a>
   859de:	3408      	adds	r4, #8
   859e0:	f10a 0210 	add.w	r2, sl, #16
   859e4:	6821      	ldr	r1, [r4, #0]
   859e6:	461d      	mov	r5, r3
   859e8:	6011      	str	r1, [r2, #0]
   859ea:	6861      	ldr	r1, [r4, #4]
   859ec:	4657      	mov	r7, sl
   859ee:	6051      	str	r1, [r2, #4]
   859f0:	68a3      	ldr	r3, [r4, #8]
   859f2:	6093      	str	r3, [r2, #8]
   859f4:	f8da 3004 	ldr.w	r3, [sl, #4]
   859f8:	e774      	b.n	858e4 <_realloc_r+0xdc>
   859fa:	6823      	ldr	r3, [r4, #0]
   859fc:	2a1b      	cmp	r2, #27
   859fe:	6003      	str	r3, [r0, #0]
   85a00:	6863      	ldr	r3, [r4, #4]
   85a02:	6043      	str	r3, [r0, #4]
   85a04:	d862      	bhi.n	85acc <_realloc_r+0x2c4>
   85a06:	f100 0308 	add.w	r3, r0, #8
   85a0a:	f104 0208 	add.w	r2, r4, #8
   85a0e:	e7b3      	b.n	85978 <_realloc_r+0x170>
   85a10:	4643      	mov	r3, r8
   85a12:	6822      	ldr	r2, [r4, #0]
   85a14:	4675      	mov	r5, lr
   85a16:	601a      	str	r2, [r3, #0]
   85a18:	6862      	ldr	r2, [r4, #4]
   85a1a:	4657      	mov	r7, sl
   85a1c:	605a      	str	r2, [r3, #4]
   85a1e:	68a2      	ldr	r2, [r4, #8]
   85a20:	609a      	str	r2, [r3, #8]
   85a22:	f8da 3004 	ldr.w	r3, [sl, #4]
   85a26:	e75d      	b.n	858e4 <_realloc_r+0xdc>
   85a28:	1b83      	subs	r3, r0, r6
   85a2a:	4437      	add	r7, r6
   85a2c:	f043 0301 	orr.w	r3, r3, #1
   85a30:	f8cb 7008 	str.w	r7, [fp, #8]
   85a34:	607b      	str	r3, [r7, #4]
   85a36:	f854 3c04 	ldr.w	r3, [r4, #-4]
   85a3a:	4648      	mov	r0, r9
   85a3c:	f003 0301 	and.w	r3, r3, #1
   85a40:	431e      	orrs	r6, r3
   85a42:	f844 6c04 	str.w	r6, [r4, #-4]
   85a46:	f7ff fedd 	bl	85804 <__malloc_unlock>
   85a4a:	4620      	mov	r0, r4
   85a4c:	e75a      	b.n	85904 <_realloc_r+0xfc>
   85a4e:	4621      	mov	r1, r4
   85a50:	f7ff fe70 	bl	85734 <memmove>
   85a54:	e796      	b.n	85984 <_realloc_r+0x17c>
   85a56:	eb02 0c03 	add.w	ip, r2, r3
   85a5a:	f106 0210 	add.w	r2, r6, #16
   85a5e:	4594      	cmp	ip, r2
   85a60:	f6ff af70 	blt.w	85944 <_realloc_r+0x13c>
   85a64:	4657      	mov	r7, sl
   85a66:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85a6a:	f8da 300c 	ldr.w	r3, [sl, #12]
   85a6e:	1f2a      	subs	r2, r5, #4
   85a70:	2a24      	cmp	r2, #36	; 0x24
   85a72:	60cb      	str	r3, [r1, #12]
   85a74:	6099      	str	r1, [r3, #8]
   85a76:	f200 8086 	bhi.w	85b86 <_realloc_r+0x37e>
   85a7a:	2a13      	cmp	r2, #19
   85a7c:	d977      	bls.n	85b6e <_realloc_r+0x366>
   85a7e:	6823      	ldr	r3, [r4, #0]
   85a80:	2a1b      	cmp	r2, #27
   85a82:	f8ca 3008 	str.w	r3, [sl, #8]
   85a86:	6863      	ldr	r3, [r4, #4]
   85a88:	f8ca 300c 	str.w	r3, [sl, #12]
   85a8c:	f200 8084 	bhi.w	85b98 <_realloc_r+0x390>
   85a90:	3408      	adds	r4, #8
   85a92:	f10a 0310 	add.w	r3, sl, #16
   85a96:	6822      	ldr	r2, [r4, #0]
   85a98:	601a      	str	r2, [r3, #0]
   85a9a:	6862      	ldr	r2, [r4, #4]
   85a9c:	605a      	str	r2, [r3, #4]
   85a9e:	68a2      	ldr	r2, [r4, #8]
   85aa0:	609a      	str	r2, [r3, #8]
   85aa2:	ebc6 020c 	rsb	r2, r6, ip
   85aa6:	eb0a 0306 	add.w	r3, sl, r6
   85aaa:	f042 0201 	orr.w	r2, r2, #1
   85aae:	f8cb 3008 	str.w	r3, [fp, #8]
   85ab2:	605a      	str	r2, [r3, #4]
   85ab4:	f8da 3004 	ldr.w	r3, [sl, #4]
   85ab8:	4648      	mov	r0, r9
   85aba:	f003 0301 	and.w	r3, r3, #1
   85abe:	431e      	orrs	r6, r3
   85ac0:	f8ca 6004 	str.w	r6, [sl, #4]
   85ac4:	f7ff fe9e 	bl	85804 <__malloc_unlock>
   85ac8:	4638      	mov	r0, r7
   85aca:	e71b      	b.n	85904 <_realloc_r+0xfc>
   85acc:	68a3      	ldr	r3, [r4, #8]
   85ace:	2a24      	cmp	r2, #36	; 0x24
   85ad0:	6083      	str	r3, [r0, #8]
   85ad2:	68e3      	ldr	r3, [r4, #12]
   85ad4:	60c3      	str	r3, [r0, #12]
   85ad6:	d02b      	beq.n	85b30 <_realloc_r+0x328>
   85ad8:	f100 0310 	add.w	r3, r0, #16
   85adc:	f104 0210 	add.w	r2, r4, #16
   85ae0:	e74a      	b.n	85978 <_realloc_r+0x170>
   85ae2:	f850 2c04 	ldr.w	r2, [r0, #-4]
   85ae6:	46a0      	mov	r8, r4
   85ae8:	f022 0203 	bic.w	r2, r2, #3
   85aec:	4415      	add	r5, r2
   85aee:	e6f9      	b.n	858e4 <_realloc_r+0xdc>
   85af0:	4621      	mov	r1, r4
   85af2:	4640      	mov	r0, r8
   85af4:	4675      	mov	r5, lr
   85af6:	4657      	mov	r7, sl
   85af8:	f7ff fe1c 	bl	85734 <memmove>
   85afc:	f8da 3004 	ldr.w	r3, [sl, #4]
   85b00:	e6f0      	b.n	858e4 <_realloc_r+0xdc>
   85b02:	4642      	mov	r2, r8
   85b04:	e76e      	b.n	859e4 <_realloc_r+0x1dc>
   85b06:	4621      	mov	r1, r4
   85b08:	4640      	mov	r0, r8
   85b0a:	461d      	mov	r5, r3
   85b0c:	4657      	mov	r7, sl
   85b0e:	f7ff fe11 	bl	85734 <memmove>
   85b12:	f8da 3004 	ldr.w	r3, [sl, #4]
   85b16:	e6e5      	b.n	858e4 <_realloc_r+0xdc>
   85b18:	68a3      	ldr	r3, [r4, #8]
   85b1a:	2a24      	cmp	r2, #36	; 0x24
   85b1c:	f8ca 3010 	str.w	r3, [sl, #16]
   85b20:	68e3      	ldr	r3, [r4, #12]
   85b22:	f8ca 3014 	str.w	r3, [sl, #20]
   85b26:	d018      	beq.n	85b5a <_realloc_r+0x352>
   85b28:	3410      	adds	r4, #16
   85b2a:	f10a 0318 	add.w	r3, sl, #24
   85b2e:	e770      	b.n	85a12 <_realloc_r+0x20a>
   85b30:	6922      	ldr	r2, [r4, #16]
   85b32:	f100 0318 	add.w	r3, r0, #24
   85b36:	6102      	str	r2, [r0, #16]
   85b38:	6961      	ldr	r1, [r4, #20]
   85b3a:	f104 0218 	add.w	r2, r4, #24
   85b3e:	6141      	str	r1, [r0, #20]
   85b40:	e71a      	b.n	85978 <_realloc_r+0x170>
   85b42:	68a1      	ldr	r1, [r4, #8]
   85b44:	2a24      	cmp	r2, #36	; 0x24
   85b46:	f8ca 1010 	str.w	r1, [sl, #16]
   85b4a:	68e1      	ldr	r1, [r4, #12]
   85b4c:	f8ca 1014 	str.w	r1, [sl, #20]
   85b50:	d00f      	beq.n	85b72 <_realloc_r+0x36a>
   85b52:	3410      	adds	r4, #16
   85b54:	f10a 0218 	add.w	r2, sl, #24
   85b58:	e744      	b.n	859e4 <_realloc_r+0x1dc>
   85b5a:	6922      	ldr	r2, [r4, #16]
   85b5c:	f10a 0320 	add.w	r3, sl, #32
   85b60:	f8ca 2018 	str.w	r2, [sl, #24]
   85b64:	6962      	ldr	r2, [r4, #20]
   85b66:	3418      	adds	r4, #24
   85b68:	f8ca 201c 	str.w	r2, [sl, #28]
   85b6c:	e751      	b.n	85a12 <_realloc_r+0x20a>
   85b6e:	463b      	mov	r3, r7
   85b70:	e791      	b.n	85a96 <_realloc_r+0x28e>
   85b72:	6921      	ldr	r1, [r4, #16]
   85b74:	f10a 0220 	add.w	r2, sl, #32
   85b78:	f8ca 1018 	str.w	r1, [sl, #24]
   85b7c:	6961      	ldr	r1, [r4, #20]
   85b7e:	3418      	adds	r4, #24
   85b80:	f8ca 101c 	str.w	r1, [sl, #28]
   85b84:	e72e      	b.n	859e4 <_realloc_r+0x1dc>
   85b86:	4621      	mov	r1, r4
   85b88:	4638      	mov	r0, r7
   85b8a:	f8cd c004 	str.w	ip, [sp, #4]
   85b8e:	f7ff fdd1 	bl	85734 <memmove>
   85b92:	f8dd c004 	ldr.w	ip, [sp, #4]
   85b96:	e784      	b.n	85aa2 <_realloc_r+0x29a>
   85b98:	68a3      	ldr	r3, [r4, #8]
   85b9a:	2a24      	cmp	r2, #36	; 0x24
   85b9c:	f8ca 3010 	str.w	r3, [sl, #16]
   85ba0:	68e3      	ldr	r3, [r4, #12]
   85ba2:	f8ca 3014 	str.w	r3, [sl, #20]
   85ba6:	d003      	beq.n	85bb0 <_realloc_r+0x3a8>
   85ba8:	3410      	adds	r4, #16
   85baa:	f10a 0318 	add.w	r3, sl, #24
   85bae:	e772      	b.n	85a96 <_realloc_r+0x28e>
   85bb0:	6922      	ldr	r2, [r4, #16]
   85bb2:	f10a 0320 	add.w	r3, sl, #32
   85bb6:	f8ca 2018 	str.w	r2, [sl, #24]
   85bba:	6962      	ldr	r2, [r4, #20]
   85bbc:	3418      	adds	r4, #24
   85bbe:	f8ca 201c 	str.w	r2, [sl, #28]
   85bc2:	e768      	b.n	85a96 <_realloc_r+0x28e>
   85bc4:	200705e8 	.word	0x200705e8

00085bc8 <_sbrk_r>:
   85bc8:	b538      	push	{r3, r4, r5, lr}
   85bca:	4c07      	ldr	r4, [pc, #28]	; (85be8 <_sbrk_r+0x20>)
   85bcc:	2300      	movs	r3, #0
   85bce:	4605      	mov	r5, r0
   85bd0:	4608      	mov	r0, r1
   85bd2:	6023      	str	r3, [r4, #0]
   85bd4:	f7fd f836 	bl	82c44 <_sbrk>
   85bd8:	1c43      	adds	r3, r0, #1
   85bda:	d000      	beq.n	85bde <_sbrk_r+0x16>
   85bdc:	bd38      	pop	{r3, r4, r5, pc}
   85bde:	6823      	ldr	r3, [r4, #0]
   85be0:	2b00      	cmp	r3, #0
   85be2:	d0fb      	beq.n	85bdc <_sbrk_r+0x14>
   85be4:	602b      	str	r3, [r5, #0]
   85be6:	bd38      	pop	{r3, r4, r5, pc}
   85be8:	20078d5c 	.word	0x20078d5c

00085bec <__sread>:
   85bec:	b510      	push	{r4, lr}
   85bee:	460c      	mov	r4, r1
   85bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85bf4:	f000 f9c2 	bl	85f7c <_read_r>
   85bf8:	2800      	cmp	r0, #0
   85bfa:	db03      	blt.n	85c04 <__sread+0x18>
   85bfc:	6d23      	ldr	r3, [r4, #80]	; 0x50
   85bfe:	4403      	add	r3, r0
   85c00:	6523      	str	r3, [r4, #80]	; 0x50
   85c02:	bd10      	pop	{r4, pc}
   85c04:	89a3      	ldrh	r3, [r4, #12]
   85c06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85c0a:	81a3      	strh	r3, [r4, #12]
   85c0c:	bd10      	pop	{r4, pc}
   85c0e:	bf00      	nop

00085c10 <__swrite>:
   85c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85c14:	460c      	mov	r4, r1
   85c16:	8989      	ldrh	r1, [r1, #12]
   85c18:	461d      	mov	r5, r3
   85c1a:	05cb      	lsls	r3, r1, #23
   85c1c:	4616      	mov	r6, r2
   85c1e:	4607      	mov	r7, r0
   85c20:	d506      	bpl.n	85c30 <__swrite+0x20>
   85c22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85c26:	2200      	movs	r2, #0
   85c28:	2302      	movs	r3, #2
   85c2a:	f000 f993 	bl	85f54 <_lseek_r>
   85c2e:	89a1      	ldrh	r1, [r4, #12]
   85c30:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   85c34:	81a1      	strh	r1, [r4, #12]
   85c36:	4638      	mov	r0, r7
   85c38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85c3c:	4632      	mov	r2, r6
   85c3e:	462b      	mov	r3, r5
   85c40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85c44:	f000 b89e 	b.w	85d84 <_write_r>

00085c48 <__sseek>:
   85c48:	b510      	push	{r4, lr}
   85c4a:	460c      	mov	r4, r1
   85c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85c50:	f000 f980 	bl	85f54 <_lseek_r>
   85c54:	89a3      	ldrh	r3, [r4, #12]
   85c56:	1c42      	adds	r2, r0, #1
   85c58:	bf0e      	itee	eq
   85c5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   85c5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   85c62:	6520      	strne	r0, [r4, #80]	; 0x50
   85c64:	81a3      	strh	r3, [r4, #12]
   85c66:	bd10      	pop	{r4, pc}

00085c68 <__sclose>:
   85c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85c6c:	f000 b8f2 	b.w	85e54 <_close_r>

00085c70 <__swbuf_r>:
   85c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85c72:	460d      	mov	r5, r1
   85c74:	4614      	mov	r4, r2
   85c76:	4607      	mov	r7, r0
   85c78:	b110      	cbz	r0, 85c80 <__swbuf_r+0x10>
   85c7a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85c7c:	2b00      	cmp	r3, #0
   85c7e:	d048      	beq.n	85d12 <__swbuf_r+0xa2>
   85c80:	89a2      	ldrh	r2, [r4, #12]
   85c82:	69a0      	ldr	r0, [r4, #24]
   85c84:	b293      	uxth	r3, r2
   85c86:	60a0      	str	r0, [r4, #8]
   85c88:	0718      	lsls	r0, r3, #28
   85c8a:	d538      	bpl.n	85cfe <__swbuf_r+0x8e>
   85c8c:	6926      	ldr	r6, [r4, #16]
   85c8e:	2e00      	cmp	r6, #0
   85c90:	d035      	beq.n	85cfe <__swbuf_r+0x8e>
   85c92:	0499      	lsls	r1, r3, #18
   85c94:	b2ed      	uxtb	r5, r5
   85c96:	d515      	bpl.n	85cc4 <__swbuf_r+0x54>
   85c98:	6823      	ldr	r3, [r4, #0]
   85c9a:	6962      	ldr	r2, [r4, #20]
   85c9c:	1b9e      	subs	r6, r3, r6
   85c9e:	4296      	cmp	r6, r2
   85ca0:	da1c      	bge.n	85cdc <__swbuf_r+0x6c>
   85ca2:	3601      	adds	r6, #1
   85ca4:	68a2      	ldr	r2, [r4, #8]
   85ca6:	1c59      	adds	r1, r3, #1
   85ca8:	3a01      	subs	r2, #1
   85caa:	60a2      	str	r2, [r4, #8]
   85cac:	6021      	str	r1, [r4, #0]
   85cae:	701d      	strb	r5, [r3, #0]
   85cb0:	6963      	ldr	r3, [r4, #20]
   85cb2:	42b3      	cmp	r3, r6
   85cb4:	d01a      	beq.n	85cec <__swbuf_r+0x7c>
   85cb6:	89a3      	ldrh	r3, [r4, #12]
   85cb8:	07db      	lsls	r3, r3, #31
   85cba:	d501      	bpl.n	85cc0 <__swbuf_r+0x50>
   85cbc:	2d0a      	cmp	r5, #10
   85cbe:	d015      	beq.n	85cec <__swbuf_r+0x7c>
   85cc0:	4628      	mov	r0, r5
   85cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85cc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
   85cc6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   85cca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   85cce:	6663      	str	r3, [r4, #100]	; 0x64
   85cd0:	6823      	ldr	r3, [r4, #0]
   85cd2:	81a2      	strh	r2, [r4, #12]
   85cd4:	6962      	ldr	r2, [r4, #20]
   85cd6:	1b9e      	subs	r6, r3, r6
   85cd8:	4296      	cmp	r6, r2
   85cda:	dbe2      	blt.n	85ca2 <__swbuf_r+0x32>
   85cdc:	4638      	mov	r0, r7
   85cde:	4621      	mov	r1, r4
   85ce0:	f7fe fde4 	bl	848ac <_fflush_r>
   85ce4:	b940      	cbnz	r0, 85cf8 <__swbuf_r+0x88>
   85ce6:	6823      	ldr	r3, [r4, #0]
   85ce8:	2601      	movs	r6, #1
   85cea:	e7db      	b.n	85ca4 <__swbuf_r+0x34>
   85cec:	4638      	mov	r0, r7
   85cee:	4621      	mov	r1, r4
   85cf0:	f7fe fddc 	bl	848ac <_fflush_r>
   85cf4:	2800      	cmp	r0, #0
   85cf6:	d0e3      	beq.n	85cc0 <__swbuf_r+0x50>
   85cf8:	f04f 30ff 	mov.w	r0, #4294967295
   85cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85cfe:	4638      	mov	r0, r7
   85d00:	4621      	mov	r1, r4
   85d02:	f7fe fcbd 	bl	84680 <__swsetup_r>
   85d06:	2800      	cmp	r0, #0
   85d08:	d1f6      	bne.n	85cf8 <__swbuf_r+0x88>
   85d0a:	89a2      	ldrh	r2, [r4, #12]
   85d0c:	6926      	ldr	r6, [r4, #16]
   85d0e:	b293      	uxth	r3, r2
   85d10:	e7bf      	b.n	85c92 <__swbuf_r+0x22>
   85d12:	f7fe fde7 	bl	848e4 <__sinit>
   85d16:	e7b3      	b.n	85c80 <__swbuf_r+0x10>

00085d18 <_wcrtomb_r>:
   85d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85d1c:	461e      	mov	r6, r3
   85d1e:	b086      	sub	sp, #24
   85d20:	460c      	mov	r4, r1
   85d22:	4605      	mov	r5, r0
   85d24:	4617      	mov	r7, r2
   85d26:	4b0f      	ldr	r3, [pc, #60]	; (85d64 <_wcrtomb_r+0x4c>)
   85d28:	b191      	cbz	r1, 85d50 <_wcrtomb_r+0x38>
   85d2a:	f8d3 8000 	ldr.w	r8, [r3]
   85d2e:	f7ff f999 	bl	85064 <__locale_charset>
   85d32:	9600      	str	r6, [sp, #0]
   85d34:	4603      	mov	r3, r0
   85d36:	4621      	mov	r1, r4
   85d38:	463a      	mov	r2, r7
   85d3a:	4628      	mov	r0, r5
   85d3c:	47c0      	blx	r8
   85d3e:	1c43      	adds	r3, r0, #1
   85d40:	d103      	bne.n	85d4a <_wcrtomb_r+0x32>
   85d42:	2200      	movs	r2, #0
   85d44:	238a      	movs	r3, #138	; 0x8a
   85d46:	6032      	str	r2, [r6, #0]
   85d48:	602b      	str	r3, [r5, #0]
   85d4a:	b006      	add	sp, #24
   85d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85d50:	681f      	ldr	r7, [r3, #0]
   85d52:	f7ff f987 	bl	85064 <__locale_charset>
   85d56:	9600      	str	r6, [sp, #0]
   85d58:	4603      	mov	r3, r0
   85d5a:	4622      	mov	r2, r4
   85d5c:	4628      	mov	r0, r5
   85d5e:	a903      	add	r1, sp, #12
   85d60:	47b8      	blx	r7
   85d62:	e7ec      	b.n	85d3e <_wcrtomb_r+0x26>
   85d64:	200709f8 	.word	0x200709f8

00085d68 <__ascii_wctomb>:
   85d68:	b121      	cbz	r1, 85d74 <__ascii_wctomb+0xc>
   85d6a:	2aff      	cmp	r2, #255	; 0xff
   85d6c:	d804      	bhi.n	85d78 <__ascii_wctomb+0x10>
   85d6e:	700a      	strb	r2, [r1, #0]
   85d70:	2001      	movs	r0, #1
   85d72:	4770      	bx	lr
   85d74:	4608      	mov	r0, r1
   85d76:	4770      	bx	lr
   85d78:	238a      	movs	r3, #138	; 0x8a
   85d7a:	6003      	str	r3, [r0, #0]
   85d7c:	f04f 30ff 	mov.w	r0, #4294967295
   85d80:	4770      	bx	lr
   85d82:	bf00      	nop

00085d84 <_write_r>:
   85d84:	b570      	push	{r4, r5, r6, lr}
   85d86:	4c08      	ldr	r4, [pc, #32]	; (85da8 <_write_r+0x24>)
   85d88:	4606      	mov	r6, r0
   85d8a:	2500      	movs	r5, #0
   85d8c:	4608      	mov	r0, r1
   85d8e:	4611      	mov	r1, r2
   85d90:	461a      	mov	r2, r3
   85d92:	6025      	str	r5, [r4, #0]
   85d94:	f7fa fe5e 	bl	80a54 <_write>
   85d98:	1c43      	adds	r3, r0, #1
   85d9a:	d000      	beq.n	85d9e <_write_r+0x1a>
   85d9c:	bd70      	pop	{r4, r5, r6, pc}
   85d9e:	6823      	ldr	r3, [r4, #0]
   85da0:	2b00      	cmp	r3, #0
   85da2:	d0fb      	beq.n	85d9c <_write_r+0x18>
   85da4:	6033      	str	r3, [r6, #0]
   85da6:	bd70      	pop	{r4, r5, r6, pc}
   85da8:	20078d5c 	.word	0x20078d5c

00085dac <__register_exitproc>:
   85dac:	b5f0      	push	{r4, r5, r6, r7, lr}
   85dae:	4c27      	ldr	r4, [pc, #156]	; (85e4c <__register_exitproc+0xa0>)
   85db0:	b085      	sub	sp, #20
   85db2:	6826      	ldr	r6, [r4, #0]
   85db4:	4607      	mov	r7, r0
   85db6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   85dba:	2c00      	cmp	r4, #0
   85dbc:	d040      	beq.n	85e40 <__register_exitproc+0x94>
   85dbe:	6865      	ldr	r5, [r4, #4]
   85dc0:	2d1f      	cmp	r5, #31
   85dc2:	dd1e      	ble.n	85e02 <__register_exitproc+0x56>
   85dc4:	4822      	ldr	r0, [pc, #136]	; (85e50 <__register_exitproc+0xa4>)
   85dc6:	b918      	cbnz	r0, 85dd0 <__register_exitproc+0x24>
   85dc8:	f04f 30ff 	mov.w	r0, #4294967295
   85dcc:	b005      	add	sp, #20
   85dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85dd0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   85dd4:	9103      	str	r1, [sp, #12]
   85dd6:	9202      	str	r2, [sp, #8]
   85dd8:	9301      	str	r3, [sp, #4]
   85dda:	f7ff f9bd 	bl	85158 <malloc>
   85dde:	9903      	ldr	r1, [sp, #12]
   85de0:	4604      	mov	r4, r0
   85de2:	9a02      	ldr	r2, [sp, #8]
   85de4:	9b01      	ldr	r3, [sp, #4]
   85de6:	2800      	cmp	r0, #0
   85de8:	d0ee      	beq.n	85dc8 <__register_exitproc+0x1c>
   85dea:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   85dee:	2000      	movs	r0, #0
   85df0:	6025      	str	r5, [r4, #0]
   85df2:	6060      	str	r0, [r4, #4]
   85df4:	4605      	mov	r5, r0
   85df6:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   85dfa:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   85dfe:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   85e02:	b93f      	cbnz	r7, 85e14 <__register_exitproc+0x68>
   85e04:	1c6b      	adds	r3, r5, #1
   85e06:	2000      	movs	r0, #0
   85e08:	3502      	adds	r5, #2
   85e0a:	6063      	str	r3, [r4, #4]
   85e0c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   85e10:	b005      	add	sp, #20
   85e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85e14:	2601      	movs	r6, #1
   85e16:	40ae      	lsls	r6, r5
   85e18:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   85e1c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   85e20:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   85e24:	2f02      	cmp	r7, #2
   85e26:	ea42 0206 	orr.w	r2, r2, r6
   85e2a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   85e2e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   85e32:	d1e7      	bne.n	85e04 <__register_exitproc+0x58>
   85e34:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   85e38:	431e      	orrs	r6, r3
   85e3a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   85e3e:	e7e1      	b.n	85e04 <__register_exitproc+0x58>
   85e40:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   85e44:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   85e48:	e7b9      	b.n	85dbe <__register_exitproc+0x12>
   85e4a:	bf00      	nop
   85e4c:	0008677c 	.word	0x0008677c
   85e50:	00085159 	.word	0x00085159

00085e54 <_close_r>:
   85e54:	b538      	push	{r3, r4, r5, lr}
   85e56:	4c07      	ldr	r4, [pc, #28]	; (85e74 <_close_r+0x20>)
   85e58:	2300      	movs	r3, #0
   85e5a:	4605      	mov	r5, r0
   85e5c:	4608      	mov	r0, r1
   85e5e:	6023      	str	r3, [r4, #0]
   85e60:	f7fc ff0a 	bl	82c78 <_close>
   85e64:	1c43      	adds	r3, r0, #1
   85e66:	d000      	beq.n	85e6a <_close_r+0x16>
   85e68:	bd38      	pop	{r3, r4, r5, pc}
   85e6a:	6823      	ldr	r3, [r4, #0]
   85e6c:	2b00      	cmp	r3, #0
   85e6e:	d0fb      	beq.n	85e68 <_close_r+0x14>
   85e70:	602b      	str	r3, [r5, #0]
   85e72:	bd38      	pop	{r3, r4, r5, pc}
   85e74:	20078d5c 	.word	0x20078d5c

00085e78 <_fclose_r>:
   85e78:	b570      	push	{r4, r5, r6, lr}
   85e7a:	460c      	mov	r4, r1
   85e7c:	4605      	mov	r5, r0
   85e7e:	b131      	cbz	r1, 85e8e <_fclose_r+0x16>
   85e80:	b110      	cbz	r0, 85e88 <_fclose_r+0x10>
   85e82:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85e84:	2b00      	cmp	r3, #0
   85e86:	d02f      	beq.n	85ee8 <_fclose_r+0x70>
   85e88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   85e8c:	b90b      	cbnz	r3, 85e92 <_fclose_r+0x1a>
   85e8e:	2000      	movs	r0, #0
   85e90:	bd70      	pop	{r4, r5, r6, pc}
   85e92:	4628      	mov	r0, r5
   85e94:	4621      	mov	r1, r4
   85e96:	f7fe fd09 	bl	848ac <_fflush_r>
   85e9a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   85e9c:	4606      	mov	r6, r0
   85e9e:	b133      	cbz	r3, 85eae <_fclose_r+0x36>
   85ea0:	4628      	mov	r0, r5
   85ea2:	69e1      	ldr	r1, [r4, #28]
   85ea4:	4798      	blx	r3
   85ea6:	2800      	cmp	r0, #0
   85ea8:	bfb8      	it	lt
   85eaa:	f04f 36ff 	movlt.w	r6, #4294967295
   85eae:	89a3      	ldrh	r3, [r4, #12]
   85eb0:	061b      	lsls	r3, r3, #24
   85eb2:	d41c      	bmi.n	85eee <_fclose_r+0x76>
   85eb4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85eb6:	b141      	cbz	r1, 85eca <_fclose_r+0x52>
   85eb8:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85ebc:	4299      	cmp	r1, r3
   85ebe:	d002      	beq.n	85ec6 <_fclose_r+0x4e>
   85ec0:	4628      	mov	r0, r5
   85ec2:	f7fe fe53 	bl	84b6c <_free_r>
   85ec6:	2300      	movs	r3, #0
   85ec8:	6323      	str	r3, [r4, #48]	; 0x30
   85eca:	6c61      	ldr	r1, [r4, #68]	; 0x44
   85ecc:	b121      	cbz	r1, 85ed8 <_fclose_r+0x60>
   85ece:	4628      	mov	r0, r5
   85ed0:	f7fe fe4c 	bl	84b6c <_free_r>
   85ed4:	2300      	movs	r3, #0
   85ed6:	6463      	str	r3, [r4, #68]	; 0x44
   85ed8:	f7fe fd7e 	bl	849d8 <__sfp_lock_acquire>
   85edc:	2300      	movs	r3, #0
   85ede:	81a3      	strh	r3, [r4, #12]
   85ee0:	f7fe fd7c 	bl	849dc <__sfp_lock_release>
   85ee4:	4630      	mov	r0, r6
   85ee6:	bd70      	pop	{r4, r5, r6, pc}
   85ee8:	f7fe fcfc 	bl	848e4 <__sinit>
   85eec:	e7cc      	b.n	85e88 <_fclose_r+0x10>
   85eee:	4628      	mov	r0, r5
   85ef0:	6921      	ldr	r1, [r4, #16]
   85ef2:	f7fe fe3b 	bl	84b6c <_free_r>
   85ef6:	e7dd      	b.n	85eb4 <_fclose_r+0x3c>

00085ef8 <fclose>:
   85ef8:	4b02      	ldr	r3, [pc, #8]	; (85f04 <fclose+0xc>)
   85efa:	4601      	mov	r1, r0
   85efc:	6818      	ldr	r0, [r3, #0]
   85efe:	f7ff bfbb 	b.w	85e78 <_fclose_r>
   85f02:	bf00      	nop
   85f04:	200705c0 	.word	0x200705c0

00085f08 <_fstat_r>:
   85f08:	b538      	push	{r3, r4, r5, lr}
   85f0a:	4c08      	ldr	r4, [pc, #32]	; (85f2c <_fstat_r+0x24>)
   85f0c:	2300      	movs	r3, #0
   85f0e:	4605      	mov	r5, r0
   85f10:	4608      	mov	r0, r1
   85f12:	4611      	mov	r1, r2
   85f14:	6023      	str	r3, [r4, #0]
   85f16:	f7fc feb3 	bl	82c80 <_fstat>
   85f1a:	1c43      	adds	r3, r0, #1
   85f1c:	d000      	beq.n	85f20 <_fstat_r+0x18>
   85f1e:	bd38      	pop	{r3, r4, r5, pc}
   85f20:	6823      	ldr	r3, [r4, #0]
   85f22:	2b00      	cmp	r3, #0
   85f24:	d0fb      	beq.n	85f1e <_fstat_r+0x16>
   85f26:	602b      	str	r3, [r5, #0]
   85f28:	bd38      	pop	{r3, r4, r5, pc}
   85f2a:	bf00      	nop
   85f2c:	20078d5c 	.word	0x20078d5c

00085f30 <_isatty_r>:
   85f30:	b538      	push	{r3, r4, r5, lr}
   85f32:	4c07      	ldr	r4, [pc, #28]	; (85f50 <_isatty_r+0x20>)
   85f34:	2300      	movs	r3, #0
   85f36:	4605      	mov	r5, r0
   85f38:	4608      	mov	r0, r1
   85f3a:	6023      	str	r3, [r4, #0]
   85f3c:	f7fc fea6 	bl	82c8c <_isatty>
   85f40:	1c43      	adds	r3, r0, #1
   85f42:	d000      	beq.n	85f46 <_isatty_r+0x16>
   85f44:	bd38      	pop	{r3, r4, r5, pc}
   85f46:	6823      	ldr	r3, [r4, #0]
   85f48:	2b00      	cmp	r3, #0
   85f4a:	d0fb      	beq.n	85f44 <_isatty_r+0x14>
   85f4c:	602b      	str	r3, [r5, #0]
   85f4e:	bd38      	pop	{r3, r4, r5, pc}
   85f50:	20078d5c 	.word	0x20078d5c

00085f54 <_lseek_r>:
   85f54:	b570      	push	{r4, r5, r6, lr}
   85f56:	4c08      	ldr	r4, [pc, #32]	; (85f78 <_lseek_r+0x24>)
   85f58:	4606      	mov	r6, r0
   85f5a:	2500      	movs	r5, #0
   85f5c:	4608      	mov	r0, r1
   85f5e:	4611      	mov	r1, r2
   85f60:	461a      	mov	r2, r3
   85f62:	6025      	str	r5, [r4, #0]
   85f64:	f7fc fe94 	bl	82c90 <_lseek>
   85f68:	1c43      	adds	r3, r0, #1
   85f6a:	d000      	beq.n	85f6e <_lseek_r+0x1a>
   85f6c:	bd70      	pop	{r4, r5, r6, pc}
   85f6e:	6823      	ldr	r3, [r4, #0]
   85f70:	2b00      	cmp	r3, #0
   85f72:	d0fb      	beq.n	85f6c <_lseek_r+0x18>
   85f74:	6033      	str	r3, [r6, #0]
   85f76:	bd70      	pop	{r4, r5, r6, pc}
   85f78:	20078d5c 	.word	0x20078d5c

00085f7c <_read_r>:
   85f7c:	b570      	push	{r4, r5, r6, lr}
   85f7e:	4c08      	ldr	r4, [pc, #32]	; (85fa0 <_read_r+0x24>)
   85f80:	4606      	mov	r6, r0
   85f82:	2500      	movs	r5, #0
   85f84:	4608      	mov	r0, r1
   85f86:	4611      	mov	r1, r2
   85f88:	461a      	mov	r2, r3
   85f8a:	6025      	str	r5, [r4, #0]
   85f8c:	f7fa fd42 	bl	80a14 <_read>
   85f90:	1c43      	adds	r3, r0, #1
   85f92:	d000      	beq.n	85f96 <_read_r+0x1a>
   85f94:	bd70      	pop	{r4, r5, r6, pc}
   85f96:	6823      	ldr	r3, [r4, #0]
   85f98:	2b00      	cmp	r3, #0
   85f9a:	d0fb      	beq.n	85f94 <_read_r+0x18>
   85f9c:	6033      	str	r3, [r6, #0]
   85f9e:	bd70      	pop	{r4, r5, r6, pc}
   85fa0:	20078d5c 	.word	0x20078d5c

00085fa4 <__aeabi_uldivmod>:
   85fa4:	b94b      	cbnz	r3, 85fba <__aeabi_uldivmod+0x16>
   85fa6:	b942      	cbnz	r2, 85fba <__aeabi_uldivmod+0x16>
   85fa8:	2900      	cmp	r1, #0
   85faa:	bf08      	it	eq
   85fac:	2800      	cmpeq	r0, #0
   85fae:	d002      	beq.n	85fb6 <__aeabi_uldivmod+0x12>
   85fb0:	f04f 31ff 	mov.w	r1, #4294967295
   85fb4:	4608      	mov	r0, r1
   85fb6:	f000 b83b 	b.w	86030 <__aeabi_idiv0>
   85fba:	b082      	sub	sp, #8
   85fbc:	46ec      	mov	ip, sp
   85fbe:	e92d 5000 	stmdb	sp!, {ip, lr}
   85fc2:	f000 f81d 	bl	86000 <__gnu_uldivmod_helper>
   85fc6:	f8dd e004 	ldr.w	lr, [sp, #4]
   85fca:	b002      	add	sp, #8
   85fcc:	bc0c      	pop	{r2, r3}
   85fce:	4770      	bx	lr

00085fd0 <__gnu_ldivmod_helper>:
   85fd0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   85fd4:	9e08      	ldr	r6, [sp, #32]
   85fd6:	4614      	mov	r4, r2
   85fd8:	461d      	mov	r5, r3
   85fda:	4680      	mov	r8, r0
   85fdc:	4689      	mov	r9, r1
   85fde:	f000 f829 	bl	86034 <__divdi3>
   85fe2:	fb04 f301 	mul.w	r3, r4, r1
   85fe6:	fba4 ab00 	umull	sl, fp, r4, r0
   85fea:	fb00 3205 	mla	r2, r0, r5, r3
   85fee:	4493      	add	fp, r2
   85ff0:	ebb8 080a 	subs.w	r8, r8, sl
   85ff4:	eb69 090b 	sbc.w	r9, r9, fp
   85ff8:	e9c6 8900 	strd	r8, r9, [r6]
   85ffc:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086000 <__gnu_uldivmod_helper>:
   86000:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86004:	9e08      	ldr	r6, [sp, #32]
   86006:	4614      	mov	r4, r2
   86008:	461d      	mov	r5, r3
   8600a:	4680      	mov	r8, r0
   8600c:	4689      	mov	r9, r1
   8600e:	f000 f961 	bl	862d4 <__udivdi3>
   86012:	fb00 f505 	mul.w	r5, r0, r5
   86016:	fba0 ab04 	umull	sl, fp, r0, r4
   8601a:	fb04 5401 	mla	r4, r4, r1, r5
   8601e:	44a3      	add	fp, r4
   86020:	ebb8 080a 	subs.w	r8, r8, sl
   86024:	eb69 090b 	sbc.w	r9, r9, fp
   86028:	e9c6 8900 	strd	r8, r9, [r6]
   8602c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086030 <__aeabi_idiv0>:
   86030:	4770      	bx	lr
   86032:	bf00      	nop

00086034 <__divdi3>:
   86034:	2900      	cmp	r1, #0
   86036:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8603a:	f2c0 80a1 	blt.w	86180 <__divdi3+0x14c>
   8603e:	2400      	movs	r4, #0
   86040:	2b00      	cmp	r3, #0
   86042:	f2c0 8098 	blt.w	86176 <__divdi3+0x142>
   86046:	4615      	mov	r5, r2
   86048:	4606      	mov	r6, r0
   8604a:	460f      	mov	r7, r1
   8604c:	2b00      	cmp	r3, #0
   8604e:	d13f      	bne.n	860d0 <__divdi3+0x9c>
   86050:	428a      	cmp	r2, r1
   86052:	d958      	bls.n	86106 <__divdi3+0xd2>
   86054:	fab2 f382 	clz	r3, r2
   86058:	b14b      	cbz	r3, 8606e <__divdi3+0x3a>
   8605a:	f1c3 0220 	rsb	r2, r3, #32
   8605e:	fa01 f703 	lsl.w	r7, r1, r3
   86062:	fa20 f202 	lsr.w	r2, r0, r2
   86066:	409d      	lsls	r5, r3
   86068:	fa00 f603 	lsl.w	r6, r0, r3
   8606c:	4317      	orrs	r7, r2
   8606e:	0c29      	lsrs	r1, r5, #16
   86070:	fbb7 f2f1 	udiv	r2, r7, r1
   86074:	fb01 7712 	mls	r7, r1, r2, r7
   86078:	b2a8      	uxth	r0, r5
   8607a:	fb00 f302 	mul.w	r3, r0, r2
   8607e:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   86082:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   86086:	42bb      	cmp	r3, r7
   86088:	d909      	bls.n	8609e <__divdi3+0x6a>
   8608a:	197f      	adds	r7, r7, r5
   8608c:	f102 3cff 	add.w	ip, r2, #4294967295
   86090:	f080 8105 	bcs.w	8629e <__divdi3+0x26a>
   86094:	42bb      	cmp	r3, r7
   86096:	f240 8102 	bls.w	8629e <__divdi3+0x26a>
   8609a:	3a02      	subs	r2, #2
   8609c:	442f      	add	r7, r5
   8609e:	1aff      	subs	r7, r7, r3
   860a0:	fbb7 f3f1 	udiv	r3, r7, r1
   860a4:	fb01 7113 	mls	r1, r1, r3, r7
   860a8:	fb00 f003 	mul.w	r0, r0, r3
   860ac:	b2b6      	uxth	r6, r6
   860ae:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   860b2:	4288      	cmp	r0, r1
   860b4:	d908      	bls.n	860c8 <__divdi3+0x94>
   860b6:	1949      	adds	r1, r1, r5
   860b8:	f103 37ff 	add.w	r7, r3, #4294967295
   860bc:	f080 80f1 	bcs.w	862a2 <__divdi3+0x26e>
   860c0:	4288      	cmp	r0, r1
   860c2:	f240 80ee 	bls.w	862a2 <__divdi3+0x26e>
   860c6:	3b02      	subs	r3, #2
   860c8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   860cc:	2300      	movs	r3, #0
   860ce:	e003      	b.n	860d8 <__divdi3+0xa4>
   860d0:	428b      	cmp	r3, r1
   860d2:	d90a      	bls.n	860ea <__divdi3+0xb6>
   860d4:	2300      	movs	r3, #0
   860d6:	461a      	mov	r2, r3
   860d8:	4610      	mov	r0, r2
   860da:	4619      	mov	r1, r3
   860dc:	b114      	cbz	r4, 860e4 <__divdi3+0xb0>
   860de:	4240      	negs	r0, r0
   860e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   860e4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   860e8:	4770      	bx	lr
   860ea:	fab3 f883 	clz	r8, r3
   860ee:	f1b8 0f00 	cmp.w	r8, #0
   860f2:	f040 8088 	bne.w	86206 <__divdi3+0x1d2>
   860f6:	428b      	cmp	r3, r1
   860f8:	d302      	bcc.n	86100 <__divdi3+0xcc>
   860fa:	4282      	cmp	r2, r0
   860fc:	f200 80e2 	bhi.w	862c4 <__divdi3+0x290>
   86100:	2300      	movs	r3, #0
   86102:	2201      	movs	r2, #1
   86104:	e7e8      	b.n	860d8 <__divdi3+0xa4>
   86106:	b912      	cbnz	r2, 8610e <__divdi3+0xda>
   86108:	2301      	movs	r3, #1
   8610a:	fbb3 f5f2 	udiv	r5, r3, r2
   8610e:	fab5 f285 	clz	r2, r5
   86112:	2a00      	cmp	r2, #0
   86114:	d13a      	bne.n	8618c <__divdi3+0x158>
   86116:	1b7f      	subs	r7, r7, r5
   86118:	0c28      	lsrs	r0, r5, #16
   8611a:	fa1f fc85 	uxth.w	ip, r5
   8611e:	2301      	movs	r3, #1
   86120:	fbb7 f1f0 	udiv	r1, r7, r0
   86124:	fb00 7711 	mls	r7, r0, r1, r7
   86128:	fb0c f201 	mul.w	r2, ip, r1
   8612c:	ea4f 4816 	mov.w	r8, r6, lsr #16
   86130:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   86134:	42ba      	cmp	r2, r7
   86136:	d907      	bls.n	86148 <__divdi3+0x114>
   86138:	197f      	adds	r7, r7, r5
   8613a:	f101 38ff 	add.w	r8, r1, #4294967295
   8613e:	d202      	bcs.n	86146 <__divdi3+0x112>
   86140:	42ba      	cmp	r2, r7
   86142:	f200 80c4 	bhi.w	862ce <__divdi3+0x29a>
   86146:	4641      	mov	r1, r8
   86148:	1abf      	subs	r7, r7, r2
   8614a:	fbb7 f2f0 	udiv	r2, r7, r0
   8614e:	fb00 7012 	mls	r0, r0, r2, r7
   86152:	fb0c fc02 	mul.w	ip, ip, r2
   86156:	b2b6      	uxth	r6, r6
   86158:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   8615c:	4584      	cmp	ip, r0
   8615e:	d907      	bls.n	86170 <__divdi3+0x13c>
   86160:	1940      	adds	r0, r0, r5
   86162:	f102 37ff 	add.w	r7, r2, #4294967295
   86166:	d202      	bcs.n	8616e <__divdi3+0x13a>
   86168:	4584      	cmp	ip, r0
   8616a:	f200 80ae 	bhi.w	862ca <__divdi3+0x296>
   8616e:	463a      	mov	r2, r7
   86170:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   86174:	e7b0      	b.n	860d8 <__divdi3+0xa4>
   86176:	43e4      	mvns	r4, r4
   86178:	4252      	negs	r2, r2
   8617a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8617e:	e762      	b.n	86046 <__divdi3+0x12>
   86180:	4240      	negs	r0, r0
   86182:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86186:	f04f 34ff 	mov.w	r4, #4294967295
   8618a:	e759      	b.n	86040 <__divdi3+0xc>
   8618c:	4095      	lsls	r5, r2
   8618e:	f1c2 0920 	rsb	r9, r2, #32
   86192:	fa27 f109 	lsr.w	r1, r7, r9
   86196:	fa26 f909 	lsr.w	r9, r6, r9
   8619a:	4097      	lsls	r7, r2
   8619c:	0c28      	lsrs	r0, r5, #16
   8619e:	fbb1 f8f0 	udiv	r8, r1, r0
   861a2:	fb00 1118 	mls	r1, r0, r8, r1
   861a6:	fa1f fc85 	uxth.w	ip, r5
   861aa:	fb0c f308 	mul.w	r3, ip, r8
   861ae:	ea49 0907 	orr.w	r9, r9, r7
   861b2:	ea4f 4719 	mov.w	r7, r9, lsr #16
   861b6:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   861ba:	428b      	cmp	r3, r1
   861bc:	fa06 f602 	lsl.w	r6, r6, r2
   861c0:	d908      	bls.n	861d4 <__divdi3+0x1a0>
   861c2:	1949      	adds	r1, r1, r5
   861c4:	f108 32ff 	add.w	r2, r8, #4294967295
   861c8:	d27a      	bcs.n	862c0 <__divdi3+0x28c>
   861ca:	428b      	cmp	r3, r1
   861cc:	d978      	bls.n	862c0 <__divdi3+0x28c>
   861ce:	f1a8 0802 	sub.w	r8, r8, #2
   861d2:	4429      	add	r1, r5
   861d4:	1ac9      	subs	r1, r1, r3
   861d6:	fbb1 f3f0 	udiv	r3, r1, r0
   861da:	fb00 1713 	mls	r7, r0, r3, r1
   861de:	fb0c f203 	mul.w	r2, ip, r3
   861e2:	fa1f f989 	uxth.w	r9, r9
   861e6:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   861ea:	42ba      	cmp	r2, r7
   861ec:	d907      	bls.n	861fe <__divdi3+0x1ca>
   861ee:	197f      	adds	r7, r7, r5
   861f0:	f103 31ff 	add.w	r1, r3, #4294967295
   861f4:	d260      	bcs.n	862b8 <__divdi3+0x284>
   861f6:	42ba      	cmp	r2, r7
   861f8:	d95e      	bls.n	862b8 <__divdi3+0x284>
   861fa:	3b02      	subs	r3, #2
   861fc:	442f      	add	r7, r5
   861fe:	1abf      	subs	r7, r7, r2
   86200:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86204:	e78c      	b.n	86120 <__divdi3+0xec>
   86206:	f1c8 0220 	rsb	r2, r8, #32
   8620a:	fa25 f102 	lsr.w	r1, r5, r2
   8620e:	fa03 fc08 	lsl.w	ip, r3, r8
   86212:	fa27 f302 	lsr.w	r3, r7, r2
   86216:	fa20 f202 	lsr.w	r2, r0, r2
   8621a:	fa07 f708 	lsl.w	r7, r7, r8
   8621e:	ea41 0c0c 	orr.w	ip, r1, ip
   86222:	ea4f 491c 	mov.w	r9, ip, lsr #16
   86226:	fbb3 f1f9 	udiv	r1, r3, r9
   8622a:	fb09 3311 	mls	r3, r9, r1, r3
   8622e:	fa1f fa8c 	uxth.w	sl, ip
   86232:	fb0a fb01 	mul.w	fp, sl, r1
   86236:	4317      	orrs	r7, r2
   86238:	0c3a      	lsrs	r2, r7, #16
   8623a:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   8623e:	459b      	cmp	fp, r3
   86240:	fa05 f008 	lsl.w	r0, r5, r8
   86244:	d908      	bls.n	86258 <__divdi3+0x224>
   86246:	eb13 030c 	adds.w	r3, r3, ip
   8624a:	f101 32ff 	add.w	r2, r1, #4294967295
   8624e:	d235      	bcs.n	862bc <__divdi3+0x288>
   86250:	459b      	cmp	fp, r3
   86252:	d933      	bls.n	862bc <__divdi3+0x288>
   86254:	3902      	subs	r1, #2
   86256:	4463      	add	r3, ip
   86258:	ebcb 0303 	rsb	r3, fp, r3
   8625c:	fbb3 f2f9 	udiv	r2, r3, r9
   86260:	fb09 3312 	mls	r3, r9, r2, r3
   86264:	fb0a fa02 	mul.w	sl, sl, r2
   86268:	b2bf      	uxth	r7, r7
   8626a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   8626e:	45ba      	cmp	sl, r7
   86270:	d908      	bls.n	86284 <__divdi3+0x250>
   86272:	eb17 070c 	adds.w	r7, r7, ip
   86276:	f102 33ff 	add.w	r3, r2, #4294967295
   8627a:	d21b      	bcs.n	862b4 <__divdi3+0x280>
   8627c:	45ba      	cmp	sl, r7
   8627e:	d919      	bls.n	862b4 <__divdi3+0x280>
   86280:	3a02      	subs	r2, #2
   86282:	4467      	add	r7, ip
   86284:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   86288:	fba5 0100 	umull	r0, r1, r5, r0
   8628c:	ebca 0707 	rsb	r7, sl, r7
   86290:	428f      	cmp	r7, r1
   86292:	f04f 0300 	mov.w	r3, #0
   86296:	d30a      	bcc.n	862ae <__divdi3+0x27a>
   86298:	d005      	beq.n	862a6 <__divdi3+0x272>
   8629a:	462a      	mov	r2, r5
   8629c:	e71c      	b.n	860d8 <__divdi3+0xa4>
   8629e:	4662      	mov	r2, ip
   862a0:	e6fd      	b.n	8609e <__divdi3+0x6a>
   862a2:	463b      	mov	r3, r7
   862a4:	e710      	b.n	860c8 <__divdi3+0x94>
   862a6:	fa06 f608 	lsl.w	r6, r6, r8
   862aa:	4286      	cmp	r6, r0
   862ac:	d2f5      	bcs.n	8629a <__divdi3+0x266>
   862ae:	1e6a      	subs	r2, r5, #1
   862b0:	2300      	movs	r3, #0
   862b2:	e711      	b.n	860d8 <__divdi3+0xa4>
   862b4:	461a      	mov	r2, r3
   862b6:	e7e5      	b.n	86284 <__divdi3+0x250>
   862b8:	460b      	mov	r3, r1
   862ba:	e7a0      	b.n	861fe <__divdi3+0x1ca>
   862bc:	4611      	mov	r1, r2
   862be:	e7cb      	b.n	86258 <__divdi3+0x224>
   862c0:	4690      	mov	r8, r2
   862c2:	e787      	b.n	861d4 <__divdi3+0x1a0>
   862c4:	4643      	mov	r3, r8
   862c6:	4642      	mov	r2, r8
   862c8:	e706      	b.n	860d8 <__divdi3+0xa4>
   862ca:	3a02      	subs	r2, #2
   862cc:	e750      	b.n	86170 <__divdi3+0x13c>
   862ce:	3902      	subs	r1, #2
   862d0:	442f      	add	r7, r5
   862d2:	e739      	b.n	86148 <__divdi3+0x114>

000862d4 <__udivdi3>:
   862d4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   862d8:	4614      	mov	r4, r2
   862da:	4605      	mov	r5, r0
   862dc:	460e      	mov	r6, r1
   862de:	2b00      	cmp	r3, #0
   862e0:	d143      	bne.n	8636a <__udivdi3+0x96>
   862e2:	428a      	cmp	r2, r1
   862e4:	d953      	bls.n	8638e <__udivdi3+0xba>
   862e6:	fab2 f782 	clz	r7, r2
   862ea:	b157      	cbz	r7, 86302 <__udivdi3+0x2e>
   862ec:	f1c7 0620 	rsb	r6, r7, #32
   862f0:	fa20 f606 	lsr.w	r6, r0, r6
   862f4:	fa01 f307 	lsl.w	r3, r1, r7
   862f8:	fa02 f407 	lsl.w	r4, r2, r7
   862fc:	fa00 f507 	lsl.w	r5, r0, r7
   86300:	431e      	orrs	r6, r3
   86302:	0c21      	lsrs	r1, r4, #16
   86304:	fbb6 f2f1 	udiv	r2, r6, r1
   86308:	fb01 6612 	mls	r6, r1, r2, r6
   8630c:	b2a0      	uxth	r0, r4
   8630e:	fb00 f302 	mul.w	r3, r0, r2
   86312:	0c2f      	lsrs	r7, r5, #16
   86314:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   86318:	42b3      	cmp	r3, r6
   8631a:	d909      	bls.n	86330 <__udivdi3+0x5c>
   8631c:	1936      	adds	r6, r6, r4
   8631e:	f102 37ff 	add.w	r7, r2, #4294967295
   86322:	f080 80fd 	bcs.w	86520 <__udivdi3+0x24c>
   86326:	42b3      	cmp	r3, r6
   86328:	f240 80fa 	bls.w	86520 <__udivdi3+0x24c>
   8632c:	3a02      	subs	r2, #2
   8632e:	4426      	add	r6, r4
   86330:	1af6      	subs	r6, r6, r3
   86332:	fbb6 f3f1 	udiv	r3, r6, r1
   86336:	fb01 6113 	mls	r1, r1, r3, r6
   8633a:	fb00 f003 	mul.w	r0, r0, r3
   8633e:	b2ad      	uxth	r5, r5
   86340:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   86344:	4288      	cmp	r0, r1
   86346:	d908      	bls.n	8635a <__udivdi3+0x86>
   86348:	1909      	adds	r1, r1, r4
   8634a:	f103 36ff 	add.w	r6, r3, #4294967295
   8634e:	f080 80e9 	bcs.w	86524 <__udivdi3+0x250>
   86352:	4288      	cmp	r0, r1
   86354:	f240 80e6 	bls.w	86524 <__udivdi3+0x250>
   86358:	3b02      	subs	r3, #2
   8635a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   8635e:	2300      	movs	r3, #0
   86360:	4610      	mov	r0, r2
   86362:	4619      	mov	r1, r3
   86364:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86368:	4770      	bx	lr
   8636a:	428b      	cmp	r3, r1
   8636c:	d84c      	bhi.n	86408 <__udivdi3+0x134>
   8636e:	fab3 f683 	clz	r6, r3
   86372:	2e00      	cmp	r6, #0
   86374:	d14f      	bne.n	86416 <__udivdi3+0x142>
   86376:	428b      	cmp	r3, r1
   86378:	d302      	bcc.n	86380 <__udivdi3+0xac>
   8637a:	4282      	cmp	r2, r0
   8637c:	f200 80dd 	bhi.w	8653a <__udivdi3+0x266>
   86380:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86384:	2300      	movs	r3, #0
   86386:	2201      	movs	r2, #1
   86388:	4610      	mov	r0, r2
   8638a:	4619      	mov	r1, r3
   8638c:	4770      	bx	lr
   8638e:	b912      	cbnz	r2, 86396 <__udivdi3+0xc2>
   86390:	2401      	movs	r4, #1
   86392:	fbb4 f4f2 	udiv	r4, r4, r2
   86396:	fab4 f284 	clz	r2, r4
   8639a:	2a00      	cmp	r2, #0
   8639c:	f040 8082 	bne.w	864a4 <__udivdi3+0x1d0>
   863a0:	1b09      	subs	r1, r1, r4
   863a2:	0c26      	lsrs	r6, r4, #16
   863a4:	b2a7      	uxth	r7, r4
   863a6:	2301      	movs	r3, #1
   863a8:	fbb1 f0f6 	udiv	r0, r1, r6
   863ac:	fb06 1110 	mls	r1, r6, r0, r1
   863b0:	fb07 f200 	mul.w	r2, r7, r0
   863b4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   863b8:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   863bc:	428a      	cmp	r2, r1
   863be:	d907      	bls.n	863d0 <__udivdi3+0xfc>
   863c0:	1909      	adds	r1, r1, r4
   863c2:	f100 3cff 	add.w	ip, r0, #4294967295
   863c6:	d202      	bcs.n	863ce <__udivdi3+0xfa>
   863c8:	428a      	cmp	r2, r1
   863ca:	f200 80c8 	bhi.w	8655e <__udivdi3+0x28a>
   863ce:	4660      	mov	r0, ip
   863d0:	1a89      	subs	r1, r1, r2
   863d2:	fbb1 f2f6 	udiv	r2, r1, r6
   863d6:	fb06 1112 	mls	r1, r6, r2, r1
   863da:	fb07 f702 	mul.w	r7, r7, r2
   863de:	b2ad      	uxth	r5, r5
   863e0:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   863e4:	42af      	cmp	r7, r5
   863e6:	d908      	bls.n	863fa <__udivdi3+0x126>
   863e8:	192c      	adds	r4, r5, r4
   863ea:	f102 31ff 	add.w	r1, r2, #4294967295
   863ee:	f080 809b 	bcs.w	86528 <__udivdi3+0x254>
   863f2:	42a7      	cmp	r7, r4
   863f4:	f240 8098 	bls.w	86528 <__udivdi3+0x254>
   863f8:	3a02      	subs	r2, #2
   863fa:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   863fe:	4610      	mov	r0, r2
   86400:	4619      	mov	r1, r3
   86402:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86406:	4770      	bx	lr
   86408:	2300      	movs	r3, #0
   8640a:	461a      	mov	r2, r3
   8640c:	4610      	mov	r0, r2
   8640e:	4619      	mov	r1, r3
   86410:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86414:	4770      	bx	lr
   86416:	f1c6 0520 	rsb	r5, r6, #32
   8641a:	fa22 f705 	lsr.w	r7, r2, r5
   8641e:	fa03 f406 	lsl.w	r4, r3, r6
   86422:	fa21 f305 	lsr.w	r3, r1, r5
   86426:	fa01 fb06 	lsl.w	fp, r1, r6
   8642a:	fa20 f505 	lsr.w	r5, r0, r5
   8642e:	433c      	orrs	r4, r7
   86430:	ea4f 4814 	mov.w	r8, r4, lsr #16
   86434:	fbb3 fcf8 	udiv	ip, r3, r8
   86438:	fb08 331c 	mls	r3, r8, ip, r3
   8643c:	fa1f f984 	uxth.w	r9, r4
   86440:	fb09 fa0c 	mul.w	sl, r9, ip
   86444:	ea45 0b0b 	orr.w	fp, r5, fp
   86448:	ea4f 451b 	mov.w	r5, fp, lsr #16
   8644c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   86450:	459a      	cmp	sl, r3
   86452:	fa02 f206 	lsl.w	r2, r2, r6
   86456:	d904      	bls.n	86462 <__udivdi3+0x18e>
   86458:	191b      	adds	r3, r3, r4
   8645a:	f10c 35ff 	add.w	r5, ip, #4294967295
   8645e:	d36f      	bcc.n	86540 <__udivdi3+0x26c>
   86460:	46ac      	mov	ip, r5
   86462:	ebca 0303 	rsb	r3, sl, r3
   86466:	fbb3 f5f8 	udiv	r5, r3, r8
   8646a:	fb08 3315 	mls	r3, r8, r5, r3
   8646e:	fb09 f905 	mul.w	r9, r9, r5
   86472:	fa1f fb8b 	uxth.w	fp, fp
   86476:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   8647a:	45b9      	cmp	r9, r7
   8647c:	d904      	bls.n	86488 <__udivdi3+0x1b4>
   8647e:	193f      	adds	r7, r7, r4
   86480:	f105 33ff 	add.w	r3, r5, #4294967295
   86484:	d362      	bcc.n	8654c <__udivdi3+0x278>
   86486:	461d      	mov	r5, r3
   86488:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   8648c:	fbac 2302 	umull	r2, r3, ip, r2
   86490:	ebc9 0707 	rsb	r7, r9, r7
   86494:	429f      	cmp	r7, r3
   86496:	f04f 0500 	mov.w	r5, #0
   8649a:	d34a      	bcc.n	86532 <__udivdi3+0x25e>
   8649c:	d046      	beq.n	8652c <__udivdi3+0x258>
   8649e:	4662      	mov	r2, ip
   864a0:	462b      	mov	r3, r5
   864a2:	e75d      	b.n	86360 <__udivdi3+0x8c>
   864a4:	4094      	lsls	r4, r2
   864a6:	f1c2 0920 	rsb	r9, r2, #32
   864aa:	fa21 fc09 	lsr.w	ip, r1, r9
   864ae:	4091      	lsls	r1, r2
   864b0:	fa20 f909 	lsr.w	r9, r0, r9
   864b4:	0c26      	lsrs	r6, r4, #16
   864b6:	fbbc f8f6 	udiv	r8, ip, r6
   864ba:	fb06 cc18 	mls	ip, r6, r8, ip
   864be:	b2a7      	uxth	r7, r4
   864c0:	fb07 f308 	mul.w	r3, r7, r8
   864c4:	ea49 0901 	orr.w	r9, r9, r1
   864c8:	ea4f 4119 	mov.w	r1, r9, lsr #16
   864cc:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   864d0:	4563      	cmp	r3, ip
   864d2:	fa00 f502 	lsl.w	r5, r0, r2
   864d6:	d909      	bls.n	864ec <__udivdi3+0x218>
   864d8:	eb1c 0c04 	adds.w	ip, ip, r4
   864dc:	f108 32ff 	add.w	r2, r8, #4294967295
   864e0:	d23b      	bcs.n	8655a <__udivdi3+0x286>
   864e2:	4563      	cmp	r3, ip
   864e4:	d939      	bls.n	8655a <__udivdi3+0x286>
   864e6:	f1a8 0802 	sub.w	r8, r8, #2
   864ea:	44a4      	add	ip, r4
   864ec:	ebc3 0c0c 	rsb	ip, r3, ip
   864f0:	fbbc f3f6 	udiv	r3, ip, r6
   864f4:	fb06 c113 	mls	r1, r6, r3, ip
   864f8:	fb07 f203 	mul.w	r2, r7, r3
   864fc:	fa1f f989 	uxth.w	r9, r9
   86500:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   86504:	428a      	cmp	r2, r1
   86506:	d907      	bls.n	86518 <__udivdi3+0x244>
   86508:	1909      	adds	r1, r1, r4
   8650a:	f103 30ff 	add.w	r0, r3, #4294967295
   8650e:	d222      	bcs.n	86556 <__udivdi3+0x282>
   86510:	428a      	cmp	r2, r1
   86512:	d920      	bls.n	86556 <__udivdi3+0x282>
   86514:	3b02      	subs	r3, #2
   86516:	4421      	add	r1, r4
   86518:	1a89      	subs	r1, r1, r2
   8651a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8651e:	e743      	b.n	863a8 <__udivdi3+0xd4>
   86520:	463a      	mov	r2, r7
   86522:	e705      	b.n	86330 <__udivdi3+0x5c>
   86524:	4633      	mov	r3, r6
   86526:	e718      	b.n	8635a <__udivdi3+0x86>
   86528:	460a      	mov	r2, r1
   8652a:	e766      	b.n	863fa <__udivdi3+0x126>
   8652c:	40b0      	lsls	r0, r6
   8652e:	4290      	cmp	r0, r2
   86530:	d2b5      	bcs.n	8649e <__udivdi3+0x1ca>
   86532:	f10c 32ff 	add.w	r2, ip, #4294967295
   86536:	2300      	movs	r3, #0
   86538:	e712      	b.n	86360 <__udivdi3+0x8c>
   8653a:	4633      	mov	r3, r6
   8653c:	4632      	mov	r2, r6
   8653e:	e70f      	b.n	86360 <__udivdi3+0x8c>
   86540:	459a      	cmp	sl, r3
   86542:	d98d      	bls.n	86460 <__udivdi3+0x18c>
   86544:	f1ac 0c02 	sub.w	ip, ip, #2
   86548:	4423      	add	r3, r4
   8654a:	e78a      	b.n	86462 <__udivdi3+0x18e>
   8654c:	45b9      	cmp	r9, r7
   8654e:	d99a      	bls.n	86486 <__udivdi3+0x1b2>
   86550:	3d02      	subs	r5, #2
   86552:	4427      	add	r7, r4
   86554:	e798      	b.n	86488 <__udivdi3+0x1b4>
   86556:	4603      	mov	r3, r0
   86558:	e7de      	b.n	86518 <__udivdi3+0x244>
   8655a:	4690      	mov	r8, r2
   8655c:	e7c6      	b.n	864ec <__udivdi3+0x218>
   8655e:	3802      	subs	r0, #2
   86560:	4421      	add	r1, r4
   86562:	e735      	b.n	863d0 <__udivdi3+0xfc>
   86564:	73206e69 	.word	0x73206e69
   86568:	0a646e65 	.word	0x0a646e65
   8656c:	00000000 	.word	0x00000000
   86570:	2056414e 	.word	0x2056414e
   86574:	4b434150 	.word	0x4b434150
   86578:	00000000 	.word	0x00000000
   8657c:	49595254 	.word	0x49595254
   86580:	5420474e 	.word	0x5420474e
   86584:	4553204f 	.word	0x4553204f
   86588:	000a444e 	.word	0x000a444e
   8658c:	656e6f64 	.word	0x656e6f64
   86590:	6e657320 	.word	0x6e657320
   86594:	676e6964 	.word	0x676e6964
   86598:	76616e20 	.word	0x76616e20
   8659c:	0000000a 	.word	0x0000000a
   865a0:	20424150 	.word	0x20424150
   865a4:	4b434150 	.word	0x4b434150
   865a8:	00000030 	.word	0x00000030
   865ac:	656e6f64 	.word	0x656e6f64
   865b0:	6e657320 	.word	0x6e657320
   865b4:	676e6964 	.word	0x676e6964
   865b8:	62617020 	.word	0x62617020
   865bc:	0000000a 	.word	0x0000000a
   865c0:	72617453 	.word	0x72617453
   865c4:	666f2074 	.word	0x666f2074
   865c8:	63657220 	.word	0x63657220
   865cc:	65766965 	.word	0x65766965
   865d0:	0000000a 	.word	0x0000000a
   865d4:	69595254 	.word	0x69595254
   865d8:	7420676e 	.word	0x7420676e
   865dc:	6572206f 	.word	0x6572206f
   865e0:	76696563 	.word	0x76696563
   865e4:	616e2065 	.word	0x616e2065
   865e8:	00000076 	.word	0x00000076
   865ec:	656e6f64 	.word	0x656e6f64
   865f0:	6e657320 	.word	0x6e657320
   865f4:	676e6964 	.word	0x676e6964
   865f8:	00000000 	.word	0x00000000
   865fc:	69595254 	.word	0x69595254
   86600:	7420676e 	.word	0x7420676e
   86604:	6572206f 	.word	0x6572206f
   86608:	76696563 	.word	0x76696563
   8660c:	61502065 	.word	0x61502065
   86610:	00000000 	.word	0x00000000
   86614:	7361540a 	.word	0x7361540a
   86618:	614e206b 	.word	0x614e206b
   8661c:	61676976 	.word	0x61676976
   86620:	6e6f6974 	.word	0x6e6f6974
   86624:	00000000 	.word	0x00000000
   86628:	72f64b0a 	.word	0x72f64b0a
   8662c:	00000000 	.word	0x00000000
   86630:	6f74530a 	.word	0x6f74530a
   86634:	00000070 	.word	0x00000070
   86638:	696e490a 	.word	0x696e490a
   8663c:	65732074 	.word	0x65732074
   86640:	726f736e 	.word	0x726f736e
   86644:	004b4f20 	.word	0x004b4f20
   86648:	7465530a 	.word	0x7465530a
   8664c:	68634520 	.word	0x68634520
   86650:	2026206f 	.word	0x2026206f
   86654:	67697254 	.word	0x67697254
   86658:	20726567 	.word	0x20726567
   8665c:	00004b4f 	.word	0x00004b4f
   86660:	6e69500a 	.word	0x6e69500a
   86664:	4b4f2073 	.word	0x4b4f2073
   86668:	00000000 	.word	0x00000000
   8666c:	736e6f4b 	.word	0x736e6f4b
   86670:	6e656c6f 	.word	0x6e656c6f
   86674:	61657220 	.word	0x61657220
   86678:	000a6f64 	.word	0x000a6f64
   8667c:	3d3d3d3d 	.word	0x3d3d3d3d
   86680:	3d3d3d3d 	.word	0x3d3d3d3d
   86684:	3d3d3d3d 	.word	0x3d3d3d3d
   86688:	0a3d3d3d 	.word	0x0a3d3d3d
   8668c:	00000000 	.word	0x00000000
   86690:	25202d2d 	.word	0x25202d2d
   86694:	000d0a73 	.word	0x000d0a73
   86698:	75647241 	.word	0x75647241
   8669c:	206f6e69 	.word	0x206f6e69
   866a0:	2f657544 	.word	0x2f657544
   866a4:	00000058 	.word	0x00000058
   866a8:	43202d2d 	.word	0x43202d2d
   866ac:	69706d6f 	.word	0x69706d6f
   866b0:	3a64656c 	.word	0x3a64656c
   866b4:	20732520 	.word	0x20732520
   866b8:	2d207325 	.word	0x2d207325
   866bc:	000d0a2d 	.word	0x000d0a2d
   866c0:	2079614d 	.word	0x2079614d
   866c4:	32203931 	.word	0x32203931
   866c8:	00373130 	.word	0x00373130
   866cc:	353a3531 	.word	0x353a3531
   866d0:	39333a39 	.word	0x39333a39
   866d4:	00000000 	.word	0x00000000
   866d8:	6c696857 	.word	0x6c696857
   866dc:	74617365 	.word	0x74617365
   866e0:	006e6573 	.word	0x006e6573
   866e4:	09097325 	.word	0x09097325
   866e8:	25096325 	.word	0x25096325
   866ec:	75250975 	.word	0x75250975
   866f0:	0d752509 	.word	0x0d752509
   866f4:	0000000a 	.word	0x0000000a
   866f8:	454c4449 	.word	0x454c4449
   866fc:	00000000 	.word	0x00000000
   86700:	20726d54 	.word	0x20726d54
   86704:	00637653 	.word	0x00637653
   86708:	696e490a 	.word	0x696e490a
   8670c:	6b6f2074 	.word	0x6b6f2074
   86710:	00000000 	.word	0x00000000
   86714:	55474552 	.word	0x55474552
   86718:	4f54414c 	.word	0x4f54414c
   8671c:	00000052 	.word	0x00000052
   86720:	6c696146 	.word	0x6c696146
   86724:	74206465 	.word	0x74206465
   86728:	52206568 	.word	0x52206568
   8672c:	6c756765 	.word	0x6c756765
   86730:	726f7461 	.word	0x726f7461
   86734:	73615420 	.word	0x73615420
   86738:	000a0d6b 	.word	0x000a0d6b
   8673c:	52544c55 	.word	0x52544c55
   86740:	554a4c41 	.word	0x554a4c41
   86744:	45532044 	.word	0x45532044
   86748:	524f534e 	.word	0x524f534e
   8674c:	00000000 	.word	0x00000000
   86750:	6c696146 	.word	0x6c696146
   86754:	74206465 	.word	0x74206465
   86758:	55206568 	.word	0x55206568
   8675c:	6172746c 	.word	0x6172746c
   86760:	74736944 	.word	0x74736944
   86764:	65636e61 	.word	0x65636e61
   86768:	6e655320 	.word	0x6e655320
   8676c:	20726f73 	.word	0x20726f73
   86770:	6b736154 	.word	0x6b736154
   86774:	00000a0d 	.word	0x00000a0d
   86778:	00000043 	.word	0x00000043

0008677c <_global_impure_ptr>:
   8677c:	20070198 33323130 37363534 42413938     ... 0123456789AB
   8678c:	46454443 00000000 33323130 37363534     CDEF....01234567
   8679c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   867ac:	0000296c                                l)..

000867b0 <zeroes.6721>:
   867b0:	30303030 30303030 30303030 30303030     0000000000000000

000867c0 <blanks.6720>:
   867c0:	20202020 20202020 20202020 20202020                     

000867d0 <_init>:
   867d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   867d2:	bf00      	nop
   867d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   867d6:	bc08      	pop	{r3}
   867d8:	469e      	mov	lr, r3
   867da:	4770      	bx	lr

000867dc <__init_array_start>:
   867dc:	00084745 	.word	0x00084745

000867e0 <__frame_dummy_init_array_entry>:
   867e0:	00080119                                ....

000867e4 <_fini>:
   867e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   867e6:	bf00      	nop
   867e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   867ea:	bc08      	pop	{r3}
   867ec:	469e      	mov	lr, r3
   867ee:	4770      	bx	lr

000867f0 <__fini_array_start>:
   867f0:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070194 	.word	0x20070194

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <packet_received_pab>:
	...
20070140:	20070a24 00000003 00000002              $.. ........

2007014c <packet_received_nav>:
	...
20070154:	20070a28 00000005 00000003              (.. ........

20070160 <packet_pab>:
	...
20070168:	20070a1c 00000003 00000002              ... ........

20070174 <packet_nav>:
	...
2007017c:	20070a20 00000001 00000003               .. ........

20070188 <uxCriticalNesting>:
20070188:	aaaaaaaa                                ....

2007018c <xFreeBytesRemaining>:
2007018c:	00008000                                ....

20070190 <xNextTaskUnblockTime>:
20070190:	0001ffff                                         ..

20070192 <g_interrupt_enabled>:
20070192:	09000001                                         ..

20070194 <SystemCoreClock>:
20070194:	003d0900                                ..=.

20070198 <impure_data>:
20070198:	00000000 20070484 200704ec 20070554     ....... ... T.. 
	...
200701cc:	00086778 00000000 00000000 00000000     xg..............
	...
20070240:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070250:	0005deec 0000000b 00000000 00000000     ................
	...

200705c0 <_impure_ptr>:
200705c0:	20070198                                ... 

200705c4 <lc_ctype_charset>:
200705c4:	49435341 00000049 00000000 00000000     ASCII...........
	...

200705e4 <__mb_cur_max>:
200705e4:	00000001                                ....

200705e8 <__malloc_av_>:
	...
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 
200709b0:	200709a8 200709a8 200709b0 200709b0     ... ... ... ... 
200709c0:	200709b8 200709b8 200709c0 200709c0     ... ... ... ... 
200709d0:	200709c8 200709c8 200709d0 200709d0     ... ... ... ... 
200709e0:	200709d8 200709d8 200709e0 200709e0     ... ... ... ... 

200709f0 <__malloc_trim_threshold>:
200709f0:	00020000                                ....

200709f4 <__malloc_sbrk_base>:
200709f4:	ffffffff                                ....

200709f8 <__wctomb>:
200709f8:	00085d69                                i]..
