#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xba1cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xba1e50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb932d0 .functor NOT 1, L_0xbfea60, C4<0>, C4<0>, C4<0>;
L_0xbfe840 .functor XOR 2, L_0xbfe6e0, L_0xbfe7a0, C4<00>, C4<00>;
L_0xbfe950 .functor XOR 2, L_0xbfe840, L_0xbfe8b0, C4<00>, C4<00>;
v0xbf63a0_0 .net *"_ivl_10", 1 0, L_0xbfe8b0;  1 drivers
v0xbf64a0_0 .net *"_ivl_12", 1 0, L_0xbfe950;  1 drivers
v0xbf6580_0 .net *"_ivl_2", 1 0, L_0xbf96c0;  1 drivers
v0xbf6640_0 .net *"_ivl_4", 1 0, L_0xbfe6e0;  1 drivers
v0xbf6720_0 .net *"_ivl_6", 1 0, L_0xbfe7a0;  1 drivers
v0xbf6850_0 .net *"_ivl_8", 1 0, L_0xbfe840;  1 drivers
v0xbf6930_0 .net "a", 0 0, v0xbf1060_0;  1 drivers
v0xbf69d0_0 .net "b", 0 0, v0xbf1100_0;  1 drivers
v0xbf6a70_0 .net "c", 0 0, v0xbf11a0_0;  1 drivers
v0xbf6b10_0 .var "clk", 0 0;
v0xbf6bb0_0 .net "d", 0 0, v0xbf12e0_0;  1 drivers
v0xbf6c50_0 .net "out_pos_dut", 0 0, L_0xbfe330;  1 drivers
v0xbf6cf0_0 .net "out_pos_ref", 0 0, L_0xbf8220;  1 drivers
v0xbf6d90_0 .net "out_sop_dut", 0 0, L_0xbfb5a0;  1 drivers
v0xbf6e30_0 .net "out_sop_ref", 0 0, L_0xbcb810;  1 drivers
v0xbf6ed0_0 .var/2u "stats1", 223 0;
v0xbf6f70_0 .var/2u "strobe", 0 0;
v0xbf7010_0 .net "tb_match", 0 0, L_0xbfea60;  1 drivers
v0xbf70e0_0 .net "tb_mismatch", 0 0, L_0xb932d0;  1 drivers
v0xbf7180_0 .net "wavedrom_enable", 0 0, v0xbf15b0_0;  1 drivers
v0xbf7250_0 .net "wavedrom_title", 511 0, v0xbf1650_0;  1 drivers
L_0xbf96c0 .concat [ 1 1 0 0], L_0xbf8220, L_0xbcb810;
L_0xbfe6e0 .concat [ 1 1 0 0], L_0xbf8220, L_0xbcb810;
L_0xbfe7a0 .concat [ 1 1 0 0], L_0xbfe330, L_0xbfb5a0;
L_0xbfe8b0 .concat [ 1 1 0 0], L_0xbf8220, L_0xbcb810;
L_0xbfea60 .cmp/eeq 2, L_0xbf96c0, L_0xbfe950;
S_0xba1fe0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xba1e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb936b0 .functor AND 1, v0xbf11a0_0, v0xbf12e0_0, C4<1>, C4<1>;
L_0xb93a90 .functor NOT 1, v0xbf1060_0, C4<0>, C4<0>, C4<0>;
L_0xb93e70 .functor NOT 1, v0xbf1100_0, C4<0>, C4<0>, C4<0>;
L_0xb940f0 .functor AND 1, L_0xb93a90, L_0xb93e70, C4<1>, C4<1>;
L_0xbac960 .functor AND 1, L_0xb940f0, v0xbf11a0_0, C4<1>, C4<1>;
L_0xbcb810 .functor OR 1, L_0xb936b0, L_0xbac960, C4<0>, C4<0>;
L_0xbf76a0 .functor NOT 1, v0xbf1100_0, C4<0>, C4<0>, C4<0>;
L_0xbf7710 .functor OR 1, L_0xbf76a0, v0xbf12e0_0, C4<0>, C4<0>;
L_0xbf7820 .functor AND 1, v0xbf11a0_0, L_0xbf7710, C4<1>, C4<1>;
L_0xbf78e0 .functor NOT 1, v0xbf1060_0, C4<0>, C4<0>, C4<0>;
L_0xbf79b0 .functor OR 1, L_0xbf78e0, v0xbf1100_0, C4<0>, C4<0>;
L_0xbf7a20 .functor AND 1, L_0xbf7820, L_0xbf79b0, C4<1>, C4<1>;
L_0xbf7ba0 .functor NOT 1, v0xbf1100_0, C4<0>, C4<0>, C4<0>;
L_0xbf7c10 .functor OR 1, L_0xbf7ba0, v0xbf12e0_0, C4<0>, C4<0>;
L_0xbf7b30 .functor AND 1, v0xbf11a0_0, L_0xbf7c10, C4<1>, C4<1>;
L_0xbf7da0 .functor NOT 1, v0xbf1060_0, C4<0>, C4<0>, C4<0>;
L_0xbf7ea0 .functor OR 1, L_0xbf7da0, v0xbf12e0_0, C4<0>, C4<0>;
L_0xbf7f60 .functor AND 1, L_0xbf7b30, L_0xbf7ea0, C4<1>, C4<1>;
L_0xbf8110 .functor XNOR 1, L_0xbf7a20, L_0xbf7f60, C4<0>, C4<0>;
v0xb92c00_0 .net *"_ivl_0", 0 0, L_0xb936b0;  1 drivers
v0xb93000_0 .net *"_ivl_12", 0 0, L_0xbf76a0;  1 drivers
v0xb933e0_0 .net *"_ivl_14", 0 0, L_0xbf7710;  1 drivers
v0xb937c0_0 .net *"_ivl_16", 0 0, L_0xbf7820;  1 drivers
v0xb93ba0_0 .net *"_ivl_18", 0 0, L_0xbf78e0;  1 drivers
v0xb93f80_0 .net *"_ivl_2", 0 0, L_0xb93a90;  1 drivers
v0xb94200_0 .net *"_ivl_20", 0 0, L_0xbf79b0;  1 drivers
v0xbef5d0_0 .net *"_ivl_24", 0 0, L_0xbf7ba0;  1 drivers
v0xbef6b0_0 .net *"_ivl_26", 0 0, L_0xbf7c10;  1 drivers
v0xbef790_0 .net *"_ivl_28", 0 0, L_0xbf7b30;  1 drivers
v0xbef870_0 .net *"_ivl_30", 0 0, L_0xbf7da0;  1 drivers
v0xbef950_0 .net *"_ivl_32", 0 0, L_0xbf7ea0;  1 drivers
v0xbefa30_0 .net *"_ivl_36", 0 0, L_0xbf8110;  1 drivers
L_0x7f68c6c10018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xbefaf0_0 .net *"_ivl_38", 0 0, L_0x7f68c6c10018;  1 drivers
v0xbefbd0_0 .net *"_ivl_4", 0 0, L_0xb93e70;  1 drivers
v0xbefcb0_0 .net *"_ivl_6", 0 0, L_0xb940f0;  1 drivers
v0xbefd90_0 .net *"_ivl_8", 0 0, L_0xbac960;  1 drivers
v0xbefe70_0 .net "a", 0 0, v0xbf1060_0;  alias, 1 drivers
v0xbeff30_0 .net "b", 0 0, v0xbf1100_0;  alias, 1 drivers
v0xbefff0_0 .net "c", 0 0, v0xbf11a0_0;  alias, 1 drivers
v0xbf00b0_0 .net "d", 0 0, v0xbf12e0_0;  alias, 1 drivers
v0xbf0170_0 .net "out_pos", 0 0, L_0xbf8220;  alias, 1 drivers
v0xbf0230_0 .net "out_sop", 0 0, L_0xbcb810;  alias, 1 drivers
v0xbf02f0_0 .net "pos0", 0 0, L_0xbf7a20;  1 drivers
v0xbf03b0_0 .net "pos1", 0 0, L_0xbf7f60;  1 drivers
L_0xbf8220 .functor MUXZ 1, L_0x7f68c6c10018, L_0xbf7a20, L_0xbf8110, C4<>;
S_0xbf0530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xba1e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xbf1060_0 .var "a", 0 0;
v0xbf1100_0 .var "b", 0 0;
v0xbf11a0_0 .var "c", 0 0;
v0xbf1240_0 .net "clk", 0 0, v0xbf6b10_0;  1 drivers
v0xbf12e0_0 .var "d", 0 0;
v0xbf13d0_0 .var/2u "fail", 0 0;
v0xbf1470_0 .var/2u "fail1", 0 0;
v0xbf1510_0 .net "tb_match", 0 0, L_0xbfea60;  alias, 1 drivers
v0xbf15b0_0 .var "wavedrom_enable", 0 0;
v0xbf1650_0 .var "wavedrom_title", 511 0;
E_0xba0630/0 .event negedge, v0xbf1240_0;
E_0xba0630/1 .event posedge, v0xbf1240_0;
E_0xba0630 .event/or E_0xba0630/0, E_0xba0630/1;
S_0xbf0860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xbf0530;
 .timescale -12 -12;
v0xbf0aa0_0 .var/2s "i", 31 0;
E_0xba04d0 .event posedge, v0xbf1240_0;
S_0xbf0ba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xbf0530;
 .timescale -12 -12;
v0xbf0da0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xbf0e80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xbf0530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xbf1830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xba1e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbf83d0 .functor NOT 1, v0xbf1100_0, C4<0>, C4<0>, C4<0>;
L_0xbf8570 .functor AND 1, v0xbf1060_0, L_0xbf83d0, C4<1>, C4<1>;
L_0xbf8650 .functor NOT 1, v0xbf11a0_0, C4<0>, C4<0>, C4<0>;
L_0xbf87d0 .functor AND 1, L_0xbf8570, L_0xbf8650, C4<1>, C4<1>;
L_0xbf8910 .functor NOT 1, v0xbf12e0_0, C4<0>, C4<0>, C4<0>;
L_0xbf8a90 .functor AND 1, L_0xbf87d0, L_0xbf8910, C4<1>, C4<1>;
L_0xbf8be0 .functor NOT 1, v0xbf1060_0, C4<0>, C4<0>, C4<0>;
L_0xbf8d60 .functor AND 1, L_0xbf8be0, v0xbf1100_0, C4<1>, C4<1>;
L_0xbf8e70 .functor NOT 1, v0xbf11a0_0, C4<0>, C4<0>, C4<0>;
L_0xbf8ee0 .functor AND 1, L_0xbf8d60, L_0xbf8e70, C4<1>, C4<1>;
L_0xbf9050 .functor NOT 1, v0xbf12e0_0, C4<0>, C4<0>, C4<0>;
L_0xbf90c0 .functor AND 1, L_0xbf8ee0, L_0xbf9050, C4<1>, C4<1>;
L_0xbf91f0 .functor OR 1, L_0xbf8a90, L_0xbf90c0, C4<0>, C4<0>;
L_0xbf9300 .functor NOT 1, v0xbf1060_0, C4<0>, C4<0>, C4<0>;
L_0xbf9180 .functor NOT 1, v0xbf1100_0, C4<0>, C4<0>, C4<0>;
L_0xbf93f0 .functor AND 1, L_0xbf9300, L_0xbf9180, C4<1>, C4<1>;
L_0xbf9590 .functor AND 1, L_0xbf93f0, v0xbf11a0_0, C4<1>, C4<1>;
L_0xbf9650 .functor NOT 1, v0xbf12e0_0, C4<0>, C4<0>, C4<0>;
L_0xbf9760 .functor AND 1, L_0xbf9590, L_0xbf9650, C4<1>, C4<1>;
L_0xbf9870 .functor OR 1, L_0xbf91f0, L_0xbf9760, C4<0>, C4<0>;
L_0xbf9a30 .functor NOT 1, v0xbf1060_0, C4<0>, C4<0>, C4<0>;
L_0xbf9aa0 .functor NOT 1, v0xbf1100_0, C4<0>, C4<0>, C4<0>;
L_0xbf9bd0 .functor AND 1, L_0xbf9a30, L_0xbf9aa0, C4<1>, C4<1>;
L_0xbf9ce0 .functor NOT 1, v0xbf11a0_0, C4<0>, C4<0>, C4<0>;
L_0xbf9e20 .functor AND 1, L_0xbf9bd0, L_0xbf9ce0, C4<1>, C4<1>;
L_0xbf9f30 .functor AND 1, L_0xbf9e20, v0xbf12e0_0, C4<1>, C4<1>;
L_0xbfa0d0 .functor OR 1, L_0xbf9870, L_0xbf9f30, C4<0>, C4<0>;
L_0xbfa1e0 .functor NOT 1, v0xbf1060_0, C4<0>, C4<0>, C4<0>;
L_0xbfa340 .functor NOT 1, v0xbf1100_0, C4<0>, C4<0>, C4<0>;
L_0xbfa3b0 .functor AND 1, L_0xbfa1e0, L_0xbfa340, C4<1>, C4<1>;
L_0xbfa5c0 .functor NOT 1, v0xbf11a0_0, C4<0>, C4<0>, C4<0>;
L_0xbfa630 .functor AND 1, L_0xbfa3b0, L_0xbfa5c0, C4<1>, C4<1>;
L_0xbfa850 .functor NOT 1, v0xbf12e0_0, C4<0>, C4<0>, C4<0>;
L_0xbfa8c0 .functor AND 1, L_0xbfa630, L_0xbfa850, C4<1>, C4<1>;
L_0xbfaaf0 .functor OR 1, L_0xbfa0d0, L_0xbfa8c0, C4<0>, C4<0>;
L_0xbfac00 .functor NOT 1, v0xbf1060_0, C4<0>, C4<0>, C4<0>;
L_0xbfada0 .functor AND 1, L_0xbfac00, v0xbf1100_0, C4<1>, C4<1>;
L_0xbfae60 .functor AND 1, L_0xbfada0, v0xbf11a0_0, C4<1>, C4<1>;
L_0xbfac70 .functor AND 1, L_0xbfae60, v0xbf12e0_0, C4<1>, C4<1>;
L_0xbfad30 .functor OR 1, L_0xbfaaf0, L_0xbfac70, C4<0>, C4<0>;
L_0xbfb250 .functor AND 1, v0xbf1060_0, v0xbf1100_0, C4<1>, C4<1>;
L_0xbfb2c0 .functor AND 1, L_0xbfb250, v0xbf11a0_0, C4<1>, C4<1>;
L_0xbfb4e0 .functor AND 1, L_0xbfb2c0, v0xbf12e0_0, C4<1>, C4<1>;
L_0xbfb5a0 .functor OR 1, L_0xbfad30, L_0xbfb4e0, C4<0>, C4<0>;
L_0xbfb870 .functor NOT 1, v0xbf1060_0, C4<0>, C4<0>, C4<0>;
L_0xbfb8e0 .functor NOT 1, v0xbf1100_0, C4<0>, C4<0>, C4<0>;
L_0xbfbad0 .functor OR 1, L_0xbfb870, L_0xbfb8e0, C4<0>, C4<0>;
L_0xbfbbe0 .functor NOT 1, v0xbf11a0_0, C4<0>, C4<0>, C4<0>;
L_0xbfbde0 .functor OR 1, L_0xbfbad0, L_0xbfbbe0, C4<0>, C4<0>;
L_0xbfbef0 .functor NOT 1, v0xbf12e0_0, C4<0>, C4<0>, C4<0>;
L_0xbfc100 .functor OR 1, L_0xbfbde0, L_0xbfbef0, C4<0>, C4<0>;
L_0xbfc210 .functor NOT 1, v0xbf1100_0, C4<0>, C4<0>, C4<0>;
L_0xbfc430 .functor OR 1, v0xbf1060_0, L_0xbfc210, C4<0>, C4<0>;
L_0xbfc4f0 .functor NOT 1, v0xbf11a0_0, C4<0>, C4<0>, C4<0>;
L_0xbfc930 .functor OR 1, L_0xbfc430, L_0xbfc4f0, C4<0>, C4<0>;
L_0xbfca40 .functor OR 1, L_0xbfc930, v0xbf12e0_0, C4<0>, C4<0>;
L_0xbfcee0 .functor AND 1, L_0xbfc100, L_0xbfca40, C4<1>, C4<1>;
L_0xbfcff0 .functor OR 1, v0xbf1060_0, v0xbf1100_0, C4<0>, C4<0>;
L_0xbfd450 .functor NOT 1, v0xbf11a0_0, C4<0>, C4<0>, C4<0>;
L_0xbfd4c0 .functor OR 1, L_0xbfcff0, L_0xbfd450, C4<0>, C4<0>;
L_0xbfd7c0 .functor NOT 1, v0xbf12e0_0, C4<0>, C4<0>, C4<0>;
L_0xbfd830 .functor OR 1, L_0xbfd4c0, L_0xbfd7c0, C4<0>, C4<0>;
L_0xbfdb40 .functor AND 1, L_0xbfcee0, L_0xbfd830, C4<1>, C4<1>;
L_0xbfdc50 .functor OR 1, v0xbf1060_0, v0xbf1100_0, C4<0>, C4<0>;
L_0xbfded0 .functor OR 1, L_0xbfdc50, v0xbf11a0_0, C4<0>, C4<0>;
L_0xbfdf90 .functor NOT 1, v0xbf12e0_0, C4<0>, C4<0>, C4<0>;
L_0xbfe220 .functor OR 1, L_0xbfded0, L_0xbfdf90, C4<0>, C4<0>;
L_0xbfe330 .functor AND 1, L_0xbfdb40, L_0xbfe220, C4<1>, C4<1>;
v0xbf19f0_0 .net *"_ivl_0", 0 0, L_0xbf83d0;  1 drivers
v0xbf1ad0_0 .net *"_ivl_10", 0 0, L_0xbf8a90;  1 drivers
v0xbf1bb0_0 .net *"_ivl_100", 0 0, L_0xbfc100;  1 drivers
v0xbf1ca0_0 .net *"_ivl_102", 0 0, L_0xbfc210;  1 drivers
v0xbf1d80_0 .net *"_ivl_104", 0 0, L_0xbfc430;  1 drivers
v0xbf1eb0_0 .net *"_ivl_106", 0 0, L_0xbfc4f0;  1 drivers
v0xbf1f90_0 .net *"_ivl_108", 0 0, L_0xbfc930;  1 drivers
v0xbf2070_0 .net *"_ivl_110", 0 0, L_0xbfca40;  1 drivers
v0xbf2150_0 .net *"_ivl_112", 0 0, L_0xbfcee0;  1 drivers
v0xbf22c0_0 .net *"_ivl_114", 0 0, L_0xbfcff0;  1 drivers
v0xbf23a0_0 .net *"_ivl_116", 0 0, L_0xbfd450;  1 drivers
v0xbf2480_0 .net *"_ivl_118", 0 0, L_0xbfd4c0;  1 drivers
v0xbf2560_0 .net *"_ivl_12", 0 0, L_0xbf8be0;  1 drivers
v0xbf2640_0 .net *"_ivl_120", 0 0, L_0xbfd7c0;  1 drivers
v0xbf2720_0 .net *"_ivl_122", 0 0, L_0xbfd830;  1 drivers
v0xbf2800_0 .net *"_ivl_124", 0 0, L_0xbfdb40;  1 drivers
v0xbf28e0_0 .net *"_ivl_126", 0 0, L_0xbfdc50;  1 drivers
v0xbf2ad0_0 .net *"_ivl_128", 0 0, L_0xbfded0;  1 drivers
v0xbf2bb0_0 .net *"_ivl_130", 0 0, L_0xbfdf90;  1 drivers
v0xbf2c90_0 .net *"_ivl_132", 0 0, L_0xbfe220;  1 drivers
v0xbf2d70_0 .net *"_ivl_14", 0 0, L_0xbf8d60;  1 drivers
v0xbf2e50_0 .net *"_ivl_16", 0 0, L_0xbf8e70;  1 drivers
v0xbf2f30_0 .net *"_ivl_18", 0 0, L_0xbf8ee0;  1 drivers
v0xbf3010_0 .net *"_ivl_2", 0 0, L_0xbf8570;  1 drivers
v0xbf30f0_0 .net *"_ivl_20", 0 0, L_0xbf9050;  1 drivers
v0xbf31d0_0 .net *"_ivl_22", 0 0, L_0xbf90c0;  1 drivers
v0xbf32b0_0 .net *"_ivl_24", 0 0, L_0xbf91f0;  1 drivers
v0xbf3390_0 .net *"_ivl_26", 0 0, L_0xbf9300;  1 drivers
v0xbf3470_0 .net *"_ivl_28", 0 0, L_0xbf9180;  1 drivers
v0xbf3550_0 .net *"_ivl_30", 0 0, L_0xbf93f0;  1 drivers
v0xbf3630_0 .net *"_ivl_32", 0 0, L_0xbf9590;  1 drivers
v0xbf3710_0 .net *"_ivl_34", 0 0, L_0xbf9650;  1 drivers
v0xbf37f0_0 .net *"_ivl_36", 0 0, L_0xbf9760;  1 drivers
v0xbf3ae0_0 .net *"_ivl_38", 0 0, L_0xbf9870;  1 drivers
v0xbf3bc0_0 .net *"_ivl_4", 0 0, L_0xbf8650;  1 drivers
v0xbf3ca0_0 .net *"_ivl_40", 0 0, L_0xbf9a30;  1 drivers
v0xbf3d80_0 .net *"_ivl_42", 0 0, L_0xbf9aa0;  1 drivers
v0xbf3e60_0 .net *"_ivl_44", 0 0, L_0xbf9bd0;  1 drivers
v0xbf3f40_0 .net *"_ivl_46", 0 0, L_0xbf9ce0;  1 drivers
v0xbf4020_0 .net *"_ivl_48", 0 0, L_0xbf9e20;  1 drivers
v0xbf4100_0 .net *"_ivl_50", 0 0, L_0xbf9f30;  1 drivers
v0xbf41e0_0 .net *"_ivl_52", 0 0, L_0xbfa0d0;  1 drivers
v0xbf42c0_0 .net *"_ivl_54", 0 0, L_0xbfa1e0;  1 drivers
v0xbf43a0_0 .net *"_ivl_56", 0 0, L_0xbfa340;  1 drivers
v0xbf4480_0 .net *"_ivl_58", 0 0, L_0xbfa3b0;  1 drivers
v0xbf4560_0 .net *"_ivl_6", 0 0, L_0xbf87d0;  1 drivers
v0xbf4640_0 .net *"_ivl_60", 0 0, L_0xbfa5c0;  1 drivers
v0xbf4720_0 .net *"_ivl_62", 0 0, L_0xbfa630;  1 drivers
v0xbf4800_0 .net *"_ivl_64", 0 0, L_0xbfa850;  1 drivers
v0xbf48e0_0 .net *"_ivl_66", 0 0, L_0xbfa8c0;  1 drivers
v0xbf49c0_0 .net *"_ivl_68", 0 0, L_0xbfaaf0;  1 drivers
v0xbf4aa0_0 .net *"_ivl_70", 0 0, L_0xbfac00;  1 drivers
v0xbf4b80_0 .net *"_ivl_72", 0 0, L_0xbfada0;  1 drivers
v0xbf4c60_0 .net *"_ivl_74", 0 0, L_0xbfae60;  1 drivers
v0xbf4d40_0 .net *"_ivl_76", 0 0, L_0xbfac70;  1 drivers
v0xbf4e20_0 .net *"_ivl_78", 0 0, L_0xbfad30;  1 drivers
v0xbf4f00_0 .net *"_ivl_8", 0 0, L_0xbf8910;  1 drivers
v0xbf4fe0_0 .net *"_ivl_80", 0 0, L_0xbfb250;  1 drivers
v0xbf50c0_0 .net *"_ivl_82", 0 0, L_0xbfb2c0;  1 drivers
v0xbf51a0_0 .net *"_ivl_84", 0 0, L_0xbfb4e0;  1 drivers
v0xbf5280_0 .net *"_ivl_88", 0 0, L_0xbfb870;  1 drivers
v0xbf5360_0 .net *"_ivl_90", 0 0, L_0xbfb8e0;  1 drivers
v0xbf5440_0 .net *"_ivl_92", 0 0, L_0xbfbad0;  1 drivers
v0xbf5520_0 .net *"_ivl_94", 0 0, L_0xbfbbe0;  1 drivers
v0xbf5600_0 .net *"_ivl_96", 0 0, L_0xbfbde0;  1 drivers
v0xbf5af0_0 .net *"_ivl_98", 0 0, L_0xbfbef0;  1 drivers
v0xbf5bd0_0 .net "a", 0 0, v0xbf1060_0;  alias, 1 drivers
v0xbf5c70_0 .net "b", 0 0, v0xbf1100_0;  alias, 1 drivers
v0xbf5d60_0 .net "c", 0 0, v0xbf11a0_0;  alias, 1 drivers
v0xbf5e50_0 .net "d", 0 0, v0xbf12e0_0;  alias, 1 drivers
v0xbf5f40_0 .net "out_pos", 0 0, L_0xbfe330;  alias, 1 drivers
v0xbf6000_0 .net "out_sop", 0 0, L_0xbfb5a0;  alias, 1 drivers
S_0xbf6180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xba1e50;
 .timescale -12 -12;
E_0xb889f0 .event anyedge, v0xbf6f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbf6f70_0;
    %nor/r;
    %assign/vec4 v0xbf6f70_0, 0;
    %wait E_0xb889f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbf0530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbf13d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbf1470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xbf0530;
T_4 ;
    %wait E_0xba0630;
    %load/vec4 v0xbf1510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbf13d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbf0530;
T_5 ;
    %wait E_0xba04d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %wait E_0xba04d0;
    %load/vec4 v0xbf13d0_0;
    %store/vec4 v0xbf1470_0, 0, 1;
    %fork t_1, S_0xbf0860;
    %jmp t_0;
    .scope S_0xbf0860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbf0aa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xbf0aa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xba04d0;
    %load/vec4 v0xbf0aa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbf0aa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xbf0aa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xbf0530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xba0630;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbf12e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf11a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbf1100_0, 0;
    %assign/vec4 v0xbf1060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xbf13d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xbf1470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xba1e50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbf6b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbf6f70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xba1e50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xbf6b10_0;
    %inv;
    %store/vec4 v0xbf6b10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xba1e50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbf1240_0, v0xbf70e0_0, v0xbf6930_0, v0xbf69d0_0, v0xbf6a70_0, v0xbf6bb0_0, v0xbf6e30_0, v0xbf6d90_0, v0xbf6cf0_0, v0xbf6c50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xba1e50;
T_9 ;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xba1e50;
T_10 ;
    %wait E_0xba0630;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbf6ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf6ed0_0, 4, 32;
    %load/vec4 v0xbf7010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf6ed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbf6ed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf6ed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xbf6e30_0;
    %load/vec4 v0xbf6e30_0;
    %load/vec4 v0xbf6d90_0;
    %xor;
    %load/vec4 v0xbf6e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf6ed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf6ed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xbf6cf0_0;
    %load/vec4 v0xbf6cf0_0;
    %load/vec4 v0xbf6c50_0;
    %xor;
    %load/vec4 v0xbf6cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf6ed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xbf6ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbf6ed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/ece241_2013_q2/iter1/response3/top_module.sv";
