Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Sep 25 06:22:53 2024
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file alchitryTop_control_sets_placed.rpt
| Design       : alchitryTop
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     5 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             620 |          160 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                   Enable Signal                                  |                                  Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                  | resetCond/M_resetCond_in                                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                                                  |                                                                                   |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | buttonCond2/D_ctr_q[0]_i_2__1_n_0                                                | forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | buttonCond0/D_ctr_q[0]_i_2_n_0                                                   | forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | buttonCond1/D_ctr_q[0]_i_2__0_n_0                                                | forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | buttonCond3/D_ctr_q[0]_i_2__2_n_0                                                | forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | buttonCond4/D_ctr_q[0]_i_2__3_n_0                                                | forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sel                   | forLoop_idx_0_35730522[4].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |               28 |            110 |         3.93 |
|  clk_IBUF_BUFG | forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1__3_n_0 | forLoop_idx_0_35730522[2].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |               28 |            110 |         3.93 |
|  clk_IBUF_BUFG | forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1_n_0    | forLoop_idx_0_35730522[0].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |               28 |            110 |         3.93 |
|  clk_IBUF_BUFG | forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1__5_n_0 | forLoop_idx_0_35730522[3].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |               28 |            110 |         3.93 |
|  clk_IBUF_BUFG | forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/D_ctr_q[0]_i_1__1_n_0 | forLoop_idx_0_35730522[1].ioButtonCondTest1_idx_0_35730522/sync/D_pipe_q_reg[1]_0 |               28 |            110 |         3.93 |
+----------------+----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+


