Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Nov 25 14:19:31 2025
| Host         : DESKTOP-C6BREKA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.918        0.000                      0                  788        0.118        0.000                      0                  788        3.000        0.000                       0                   456  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.918        0.000                      0                  788        0.118        0.000                      0                  788       19.500        0.000                       0                   452  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.918ns  (required time - arrival time)
  Source:                 rgb/track3/train2/train_length[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/crash_detector/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 2.290ns (26.803%)  route 6.254ns (73.197%))
  Logic Levels:           9  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.553    -0.959    rgb/track3/train2/clk
    SLICE_X43Y20         FDRE                                         r  rgb/track3/train2/train_length[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  rgb/track3/train2/train_length[2]/Q
                         net (fo=11, routed)          1.169     0.666    rgb/track3/train2/train_bottom/b8/Q[0]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.790 r  rgb/track3/train2/train_bottom/b8/score_inc_i_236/O
                         net (fo=1, routed)           0.568     1.359    rgb/track3/train2/train_bottom/b8/score_inc_i_236_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.763 r  rgb/track3/train2/train_bottom/b8/score_inc_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.763    rgb/track3/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_105[0]
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  rgb/track3/train2/train_bottom/b16/score_inc_i_48/CO[3]
                         net (fo=17, routed)          1.409     3.288    rgb/track3/train2/train_bottom/b4/score_inc_i_4_0[0]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.412 r  rgb/track3/train2/train_bottom/b4/vgaBlue_OBUF[3]_inst_i_264/O
                         net (fo=1, routed)           0.000     3.412    rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_22_0[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.962 r  rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000     3.962    rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6_0[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 r  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.048     5.124    rgb/track3/train2/train_bottom/b12/active_train_o1
    SLICE_X42Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.248 r  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.787     6.035    rgb/track3/train1/train_bottom/b12/t3_train_2
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.159 r  rgb/track3/train1/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.891     7.050    rgb/track3/train1/train_bottom/b12/begun
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.153     7.203 r  rgb/track3/train1/train_bottom/b12/crash_detector_i_1/O
                         net (fo=1, routed)           0.382     7.585    rgb/collision
    SLICE_X36Y32         FDRE                                         r  rgb/crash_detector/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.437    38.442    rgb/clk
    SLICE_X36Y32         FDRE                                         r  rgb/crash_detector/C
                         clock pessimism              0.564    39.005    
                         clock uncertainty           -0.094    38.911    
    SLICE_X36Y32         FDRE (Setup_fdre_C_CE)      -0.408    38.503    rgb/crash_detector
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 30.918    

Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 frame_detector/prev_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track1/train2/delay_counter/b8/b0_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 0.766ns (9.144%)  route 7.611ns (90.856%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.558    -0.954    frame_detector/clk_out
    SLICE_X50Y29         FDRE                                         r  frame_detector/prev_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  frame_detector/prev_ff/Q
                         net (fo=107, routed)         3.373     2.938    frame_detector/prev
    SLICE_X48Y22         LUT2 (Prop_lut2_I1_O)        0.124     3.062 r  frame_detector/train_delay[6]_i_1/O
                         net (fo=57, routed)          3.686     6.748    rgb/track1/train2/delay_counter/b4/frame
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.872 r  rgb/track1/train2/delay_counter/b4/b0_ff_i_1__18/O
                         net (fo=3, routed)           0.551     7.423    rgb/track1/train2/delay_counter/b8/enabled_i
    SLICE_X29Y33         FDRE                                         r  rgb/track1/train2/delay_counter/b8/b0_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.440    38.445    rgb/track1/train2/delay_counter/b8/clk
    SLICE_X29Y33         FDRE                                         r  rgb/track1/train2/delay_counter/b8/b0_ff/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.094    38.842    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    38.637    rgb/track1/train2/delay_counter/b8/b0_ff
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 31.214    

Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 frame_detector/prev_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track1/train2/delay_counter/b8/b1_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 0.766ns (9.144%)  route 7.611ns (90.856%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.558    -0.954    frame_detector/clk_out
    SLICE_X50Y29         FDRE                                         r  frame_detector/prev_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  frame_detector/prev_ff/Q
                         net (fo=107, routed)         3.373     2.938    frame_detector/prev
    SLICE_X48Y22         LUT2 (Prop_lut2_I1_O)        0.124     3.062 r  frame_detector/train_delay[6]_i_1/O
                         net (fo=57, routed)          3.686     6.748    rgb/track1/train2/delay_counter/b4/frame
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.872 r  rgb/track1/train2/delay_counter/b4/b0_ff_i_1__18/O
                         net (fo=3, routed)           0.551     7.423    rgb/track1/train2/delay_counter/b8/enabled_i
    SLICE_X29Y33         FDRE                                         r  rgb/track1/train2/delay_counter/b8/b1_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.440    38.445    rgb/track1/train2/delay_counter/b8/clk
    SLICE_X29Y33         FDRE                                         r  rgb/track1/train2/delay_counter/b8/b1_ff/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.094    38.842    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    38.637    rgb/track1/train2/delay_counter/b8/b1_ff
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 31.214    

Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 frame_detector/prev_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track1/train2/delay_counter/b8/b2_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 0.766ns (9.144%)  route 7.611ns (90.856%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.558    -0.954    frame_detector/clk_out
    SLICE_X50Y29         FDRE                                         r  frame_detector/prev_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  frame_detector/prev_ff/Q
                         net (fo=107, routed)         3.373     2.938    frame_detector/prev
    SLICE_X48Y22         LUT2 (Prop_lut2_I1_O)        0.124     3.062 r  frame_detector/train_delay[6]_i_1/O
                         net (fo=57, routed)          3.686     6.748    rgb/track1/train2/delay_counter/b4/frame
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.872 r  rgb/track1/train2/delay_counter/b4/b0_ff_i_1__18/O
                         net (fo=3, routed)           0.551     7.423    rgb/track1/train2/delay_counter/b8/enabled_i
    SLICE_X29Y33         FDRE                                         r  rgb/track1/train2/delay_counter/b8/b2_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.440    38.445    rgb/track1/train2/delay_counter/b8/clk
    SLICE_X29Y33         FDRE                                         r  rgb/track1/train2/delay_counter/b8/b2_ff/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.094    38.842    
    SLICE_X29Y33         FDRE (Setup_fdre_C_CE)      -0.205    38.637    rgb/track1/train2/delay_counter/b8/b2_ff
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 31.214    

Slack (MET) :             31.227ns  (required time - arrival time)
  Source:                 frame_detector/prev_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track1/train1/train_bottom/b4/b0_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.640ns  (logic 0.766ns (8.866%)  route 7.874ns (91.134%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.558    -0.954    frame_detector/clk_out
    SLICE_X50Y29         FDRE                                         r  frame_detector/prev_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  frame_detector/prev_ff/Q
                         net (fo=107, routed)         3.373     2.938    frame_detector/prev
    SLICE_X48Y22         LUT2 (Prop_lut2_I1_O)        0.124     3.062 r  frame_detector/train_delay[6]_i_1/O
                         net (fo=57, routed)          4.501     7.562    rgb/track1/train2/train_bottom/b16/frame
    SLICE_X34Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.686 r  rgb/track1/train2/train_bottom/b16/b0_ff_i_2__45/O
                         net (fo=1, routed)           0.000     7.686    rgb/track1/train1/train_bottom/b4/b0_ff_1
    SLICE_X34Y31         FDRE                                         r  rgb/track1/train1/train_bottom/b4/b0_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.434    38.439    rgb/track1/train1/train_bottom/b4/clk
    SLICE_X34Y31         FDRE                                         r  rgb/track1/train1/train_bottom/b4/b0_ff/C
                         clock pessimism              0.492    38.930    
                         clock uncertainty           -0.094    38.836    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.077    38.913    rgb/track1/train1/train_bottom/b4/b0_ff
  -------------------------------------------------------------------
                         required time                         38.913    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                 31.227    

Slack (MET) :             31.362ns  (required time - arrival time)
  Source:                 frame_detector/prev_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track1/train1/train_bottom/b16/b0_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.509ns  (logic 0.766ns (9.003%)  route 7.743ns (90.997%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.558    -0.954    frame_detector/clk_out
    SLICE_X50Y29         FDRE                                         r  frame_detector/prev_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  frame_detector/prev_ff/Q
                         net (fo=107, routed)         3.373     2.938    frame_detector/prev
    SLICE_X48Y22         LUT2 (Prop_lut2_I1_O)        0.124     3.062 f  frame_detector/train_delay[6]_i_1/O
                         net (fo=57, routed)          4.369     7.431    rgb/track1/train2/train_bottom/b16/frame
    SLICE_X34Y34         LUT6 (Prop_lut6_I4_O)        0.124     7.555 r  rgb/track1/train2/train_bottom/b16/b0_ff_i_2__43/O
                         net (fo=1, routed)           0.000     7.555    rgb/track1/train1/train_bottom/b16/b0_ff_1
    SLICE_X34Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b16/b0_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.438    38.443    rgb/track1/train1/train_bottom/b16/clk
    SLICE_X34Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b16/b0_ff/C
                         clock pessimism              0.492    38.934    
                         clock uncertainty           -0.094    38.840    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)        0.077    38.917    rgb/track1/train1/train_bottom/b16/b0_ff
  -------------------------------------------------------------------
                         required time                         38.917    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                 31.362    

Slack (MET) :             31.385ns  (required time - arrival time)
  Source:                 rgb/track2/train2/train_bottom/b4/b3_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/score_counter/b8/b0_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.122ns (25.635%)  route 6.156ns (74.365%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.561    -0.951    rgb/track2/train2/train_bottom/b4/clk
    SLICE_X49Y32         FDRE                                         r  rgb/track2/train2/train_bottom/b4/b3_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  rgb/track2/train2/train_bottom/b4/b3_ff/Q
                         net (fo=10, routed)          1.532     1.038    rgb/track2/train2/train_bottom/b4/b3_ff_0[0]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.162 r  rgb/track2/train2/train_bottom/b4/score_inc_i_61/O
                         net (fo=1, routed)           0.000     1.162    rgb/track2/train2/train_bottom/b4/score_inc_i_61_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.563 r  rgb/track2/train2/train_bottom/b4/score_inc_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.563    rgb/track2/train2/train_bottom/b8/score_inc_i_7[0]
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.677 r  rgb/track2/train2/train_bottom/b8/score_inc_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.677    rgb/track2/train2/train_bottom/b12/score_inc_i_8[0]
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  rgb/track2/train2/train_bottom/b12/score_inc_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.791    rgb/track2/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_125_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 f  rgb/track2/train2/train_bottom/b16/score_inc_i_35/O[2]
                         net (fo=2, routed)           0.854     2.884    rgb/track2/train2/train_bottom/b16/score_inc_i_35_n_5
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.302     3.186 f  rgb/track2/train2/train_bottom/b16/score_inc_i_9/O
                         net (fo=1, routed)           0.806     3.992    rgb/track2/train2/train_bottom/b4/b3_ff_3
    SLICE_X51Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.116 r  rgb/track2/train2/train_bottom/b4/score_inc_i_1/O
                         net (fo=1, routed)           1.353     5.469    rgb/t2_score_inc_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.593 r  rgb/score_inc/O
                         net (fo=5, routed)           1.129     6.722    rgb/score_counter/b4/score_inc
    SLICE_X42Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.846 r  rgb/score_counter/b4/b0_ff_i_1__51/O
                         net (fo=4, routed)           0.481     7.327    rgb/score_counter/b8/p_2_in
    SLICE_X43Y37         FDRE                                         r  rgb/score_counter/b8/b0_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.443    38.448    rgb/score_counter/b8/clk
    SLICE_X43Y37         FDRE                                         r  rgb/score_counter/b8/b0_ff/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X43Y37         FDRE (Setup_fdre_C_CE)      -0.205    38.712    rgb/score_counter/b8/b0_ff
  -------------------------------------------------------------------
                         required time                         38.712    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 31.385    

Slack (MET) :             31.385ns  (required time - arrival time)
  Source:                 rgb/track2/train2/train_bottom/b4/b3_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/score_counter/b8/b1_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.122ns (25.635%)  route 6.156ns (74.365%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.561    -0.951    rgb/track2/train2/train_bottom/b4/clk
    SLICE_X49Y32         FDRE                                         r  rgb/track2/train2/train_bottom/b4/b3_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  rgb/track2/train2/train_bottom/b4/b3_ff/Q
                         net (fo=10, routed)          1.532     1.038    rgb/track2/train2/train_bottom/b4/b3_ff_0[0]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.162 r  rgb/track2/train2/train_bottom/b4/score_inc_i_61/O
                         net (fo=1, routed)           0.000     1.162    rgb/track2/train2/train_bottom/b4/score_inc_i_61_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.563 r  rgb/track2/train2/train_bottom/b4/score_inc_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.563    rgb/track2/train2/train_bottom/b8/score_inc_i_7[0]
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.677 r  rgb/track2/train2/train_bottom/b8/score_inc_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.677    rgb/track2/train2/train_bottom/b12/score_inc_i_8[0]
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  rgb/track2/train2/train_bottom/b12/score_inc_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.791    rgb/track2/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_125_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 f  rgb/track2/train2/train_bottom/b16/score_inc_i_35/O[2]
                         net (fo=2, routed)           0.854     2.884    rgb/track2/train2/train_bottom/b16/score_inc_i_35_n_5
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.302     3.186 f  rgb/track2/train2/train_bottom/b16/score_inc_i_9/O
                         net (fo=1, routed)           0.806     3.992    rgb/track2/train2/train_bottom/b4/b3_ff_3
    SLICE_X51Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.116 r  rgb/track2/train2/train_bottom/b4/score_inc_i_1/O
                         net (fo=1, routed)           1.353     5.469    rgb/t2_score_inc_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.593 r  rgb/score_inc/O
                         net (fo=5, routed)           1.129     6.722    rgb/score_counter/b4/score_inc
    SLICE_X42Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.846 r  rgb/score_counter/b4/b0_ff_i_1__51/O
                         net (fo=4, routed)           0.481     7.327    rgb/score_counter/b8/p_2_in
    SLICE_X43Y37         FDRE                                         r  rgb/score_counter/b8/b1_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.443    38.448    rgb/score_counter/b8/clk
    SLICE_X43Y37         FDRE                                         r  rgb/score_counter/b8/b1_ff/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X43Y37         FDRE (Setup_fdre_C_CE)      -0.205    38.712    rgb/score_counter/b8/b1_ff
  -------------------------------------------------------------------
                         required time                         38.712    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 31.385    

Slack (MET) :             31.421ns  (required time - arrival time)
  Source:                 rgb/track2/train2/train_bottom/b4/b3_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/score_counter/b8/b2_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.122ns (25.635%)  route 6.156ns (74.365%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.561    -0.951    rgb/track2/train2/train_bottom/b4/clk
    SLICE_X49Y32         FDRE                                         r  rgb/track2/train2/train_bottom/b4/b3_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  rgb/track2/train2/train_bottom/b4/b3_ff/Q
                         net (fo=10, routed)          1.532     1.038    rgb/track2/train2/train_bottom/b4/b3_ff_0[0]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.162 r  rgb/track2/train2/train_bottom/b4/score_inc_i_61/O
                         net (fo=1, routed)           0.000     1.162    rgb/track2/train2/train_bottom/b4/score_inc_i_61_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.563 r  rgb/track2/train2/train_bottom/b4/score_inc_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.563    rgb/track2/train2/train_bottom/b8/score_inc_i_7[0]
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.677 r  rgb/track2/train2/train_bottom/b8/score_inc_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.677    rgb/track2/train2/train_bottom/b12/score_inc_i_8[0]
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  rgb/track2/train2/train_bottom/b12/score_inc_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.791    rgb/track2/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_125_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 f  rgb/track2/train2/train_bottom/b16/score_inc_i_35/O[2]
                         net (fo=2, routed)           0.854     2.884    rgb/track2/train2/train_bottom/b16/score_inc_i_35_n_5
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.302     3.186 f  rgb/track2/train2/train_bottom/b16/score_inc_i_9/O
                         net (fo=1, routed)           0.806     3.992    rgb/track2/train2/train_bottom/b4/b3_ff_3
    SLICE_X51Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.116 r  rgb/track2/train2/train_bottom/b4/score_inc_i_1/O
                         net (fo=1, routed)           1.353     5.469    rgb/t2_score_inc_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.593 r  rgb/score_inc/O
                         net (fo=5, routed)           1.129     6.722    rgb/score_counter/b4/score_inc
    SLICE_X42Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.846 r  rgb/score_counter/b4/b0_ff_i_1__51/O
                         net (fo=4, routed)           0.481     7.327    rgb/score_counter/b8/p_2_in
    SLICE_X42Y37         FDRE                                         r  rgb/score_counter/b8/b2_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.443    38.448    rgb/score_counter/b8/clk
    SLICE_X42Y37         FDRE                                         r  rgb/score_counter/b8/b2_ff/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X42Y37         FDRE (Setup_fdre_C_CE)      -0.169    38.748    rgb/score_counter/b8/b2_ff
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 31.421    

Slack (MET) :             31.421ns  (required time - arrival time)
  Source:                 rgb/track2/train2/train_bottom/b4/b3_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/score_counter/b8/b3_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.278ns  (logic 2.122ns (25.635%)  route 6.156ns (74.365%))
  Logic Levels:           9  (CARRY4=4 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 38.448 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.561    -0.951    rgb/track2/train2/train_bottom/b4/clk
    SLICE_X49Y32         FDRE                                         r  rgb/track2/train2/train_bottom/b4/b3_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  rgb/track2/train2/train_bottom/b4/b3_ff/Q
                         net (fo=10, routed)          1.532     1.038    rgb/track2/train2/train_bottom/b4/b3_ff_0[0]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.124     1.162 r  rgb/track2/train2/train_bottom/b4/score_inc_i_61/O
                         net (fo=1, routed)           0.000     1.162    rgb/track2/train2/train_bottom/b4/score_inc_i_61_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.563 r  rgb/track2/train2/train_bottom/b4/score_inc_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.563    rgb/track2/train2/train_bottom/b8/score_inc_i_7[0]
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.677 r  rgb/track2/train2/train_bottom/b8/score_inc_i_32/CO[3]
                         net (fo=1, routed)           0.000     1.677    rgb/track2/train2/train_bottom/b12/score_inc_i_8[0]
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.791 r  rgb/track2/train2/train_bottom/b12/score_inc_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.791    rgb/track2/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_125_0[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.030 f  rgb/track2/train2/train_bottom/b16/score_inc_i_35/O[2]
                         net (fo=2, routed)           0.854     2.884    rgb/track2/train2/train_bottom/b16/score_inc_i_35_n_5
    SLICE_X51Y30         LUT5 (Prop_lut5_I0_O)        0.302     3.186 f  rgb/track2/train2/train_bottom/b16/score_inc_i_9/O
                         net (fo=1, routed)           0.806     3.992    rgb/track2/train2/train_bottom/b4/b3_ff_3
    SLICE_X51Y29         LUT6 (Prop_lut6_I2_O)        0.124     4.116 r  rgb/track2/train2/train_bottom/b4/score_inc_i_1/O
                         net (fo=1, routed)           1.353     5.469    rgb/t2_score_inc_0
    SLICE_X42Y30         LUT6 (Prop_lut6_I0_O)        0.124     5.593 r  rgb/score_inc/O
                         net (fo=5, routed)           1.129     6.722    rgb/score_counter/b4/score_inc
    SLICE_X42Y36         LUT5 (Prop_lut5_I0_O)        0.124     6.846 r  rgb/score_counter/b4/b0_ff_i_1__51/O
                         net (fo=4, routed)           0.481     7.327    rgb/score_counter/b8/p_2_in
    SLICE_X42Y37         FDRE                                         r  rgb/score_counter/b8/b3_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.443    38.448    rgb/score_counter/b8/clk
    SLICE_X42Y37         FDRE                                         r  rgb/score_counter/b8/b3_ff/C
                         clock pessimism              0.564    39.011    
                         clock uncertainty           -0.094    38.917    
    SLICE_X42Y37         FDRE (Setup_fdre_C_CE)      -0.169    38.748    rgb/score_counter/b8/b3_ff
  -------------------------------------------------------------------
                         required time                         38.748    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 31.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rgb/track3/delay_randomizer/rnd_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track3/train_delay[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.556    -0.625    rgb/track3/delay_randomizer/clk
    SLICE_X47Y19         FDRE                                         r  rgb/track3/delay_randomizer/rnd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  rgb/track3/delay_randomizer/rnd_2/Q
                         net (fo=2, routed)           0.066    -0.418    rgb/track3/rnd[2]
    SLICE_X46Y19         FDRE                                         r  rgb/track3/train_delay[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.824    -0.866    rgb/track3/clk
    SLICE_X46Y19         FDRE                                         r  rgb/track3/train_delay[2]/C
                         clock pessimism              0.253    -0.612    
    SLICE_X46Y19         FDRE (Hold_fdre_C_D)         0.076    -0.536    rgb/track3/train_delay[2]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rgb/track2/delay_randomizer/rnd_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track2/delay_randomizer/rnd_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.560    -0.621    rgb/track2/delay_randomizer/clk
    SLICE_X45Y36         FDRE                                         r  rgb/track2/delay_randomizer/rnd_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  rgb/track2/delay_randomizer/rnd_0/Q
                         net (fo=3, routed)           0.067    -0.413    rgb/track2/delay_randomizer/q_o[0]
    SLICE_X45Y36         FDRE                                         r  rgb/track2/delay_randomizer/rnd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.829    -0.861    rgb/track2/delay_randomizer/clk
    SLICE_X45Y36         FDRE                                         r  rgb/track2/delay_randomizer/rnd_1/C
                         clock pessimism              0.239    -0.621    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.075    -0.546    rgb/track2/delay_randomizer/rnd_1
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rgb/track3/delay_randomizer/rnd_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track3/delay_randomizer/rnd_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.556    -0.625    rgb/track3/delay_randomizer/clk
    SLICE_X47Y19         FDRE                                         r  rgb/track3/delay_randomizer/rnd_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  rgb/track3/delay_randomizer/rnd_0/Q
                         net (fo=3, routed)           0.067    -0.417    rgb/track3/delay_randomizer/q_o[0]
    SLICE_X47Y19         FDRE                                         r  rgb/track3/delay_randomizer/rnd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.824    -0.866    rgb/track3/delay_randomizer/clk
    SLICE_X47Y19         FDRE                                         r  rgb/track3/delay_randomizer/rnd_1/C
                         clock pessimism              0.240    -0.625    
    SLICE_X47Y19         FDRE (Hold_fdre_C_D)         0.075    -0.550    rgb/track3/delay_randomizer/rnd_1
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rgb/track3/train2/length_randomizer/rnd_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track3/train2/length_randomizer/rnd_1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.555    -0.626    rgb/track3/train2/length_randomizer/clk
    SLICE_X43Y19         FDRE                                         r  rgb/track3/train2/length_randomizer/rnd_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  rgb/track3/train2/length_randomizer/rnd_0/Q
                         net (fo=3, routed)           0.079    -0.406    rgb/track3/train2/length_randomizer/q_o[0]
    SLICE_X43Y19         FDRE                                         r  rgb/track3/train2/length_randomizer/rnd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.823    -0.867    rgb/track3/train2/length_randomizer/clk
    SLICE_X43Y19         FDRE                                         r  rgb/track3/train2/length_randomizer/rnd_1/C
                         clock pessimism              0.240    -0.626    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.075    -0.551    rgb/track3/train2/length_randomizer/rnd_1
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rgb/track2/delay_randomizer/rnd_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track2/train_delay[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.657%)  route 0.071ns (33.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.560    -0.621    rgb/track2/delay_randomizer/clk
    SLICE_X45Y36         FDRE                                         r  rgb/track2/delay_randomizer/rnd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  rgb/track2/delay_randomizer/rnd_2/Q
                         net (fo=2, routed)           0.071    -0.410    rgb/track2/rnd[2]
    SLICE_X44Y36         FDRE                                         r  rgb/track2/train_delay[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.829    -0.861    rgb/track2/clk
    SLICE_X44Y36         FDRE                                         r  rgb/track2/train_delay[2]/C
                         clock pessimism              0.252    -0.608    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.047    -0.561    rgb/track2/train_delay[2]
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rgb/track2/train_delay[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track2/train1/delay_target_latch[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.017%)  route 0.130ns (47.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.560    -0.621    rgb/track2/clk
    SLICE_X44Y36         FDRE                                         r  rgb/track2/train_delay[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  rgb/track2/train_delay[3]/Q
                         net (fo=2, routed)           0.130    -0.350    rgb/track2/train1/Q[3]
    SLICE_X43Y35         FDRE                                         r  rgb/track2/train1/delay_target_latch[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.828    -0.862    rgb/track2/train1/clk
    SLICE_X43Y35         FDRE                                         r  rgb/track2/train1/delay_target_latch[3]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.072    -0.515    rgb/track2/train1/delay_target_latch[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rgb/track2/train_delay[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track2/train1/delay_target_latch[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.013%)  route 0.130ns (47.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.560    -0.621    rgb/track2/clk
    SLICE_X44Y36         FDRE                                         r  rgb/track2/train_delay[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  rgb/track2/train_delay[2]/Q
                         net (fo=2, routed)           0.130    -0.350    rgb/track2/train1/Q[2]
    SLICE_X43Y35         FDRE                                         r  rgb/track2/train1/delay_target_latch[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.828    -0.862    rgb/track2/train1/clk
    SLICE_X43Y35         FDRE                                         r  rgb/track2/train1/delay_target_latch[2]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070    -0.517    rgb/track2/train1/delay_target_latch[2]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rgb/track2/train_delay[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track2/train1/delay_target_latch[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.874%)  route 0.131ns (48.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.560    -0.621    rgb/track2/clk
    SLICE_X44Y36         FDRE                                         r  rgb/track2/train_delay[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  rgb/track2/train_delay[0]/Q
                         net (fo=2, routed)           0.131    -0.350    rgb/track2/train1/Q[0]
    SLICE_X43Y35         FDRE                                         r  rgb/track2/train1/delay_target_latch[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.828    -0.862    rgb/track2/train1/clk
    SLICE_X43Y35         FDRE                                         r  rgb/track2/train1/delay_target_latch[0]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.070    -0.517    rgb/track2/train1/delay_target_latch[0]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rgb/track2/train_delay[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track2/train1/delay_target_latch[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.210%)  route 0.129ns (47.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.560    -0.621    rgb/track2/clk
    SLICE_X44Y36         FDRE                                         r  rgb/track2/train_delay[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  rgb/track2/train_delay[1]/Q
                         net (fo=2, routed)           0.129    -0.351    rgb/track2/train1/Q[1]
    SLICE_X43Y35         FDRE                                         r  rgb/track2/train1/delay_target_latch[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.828    -0.862    rgb/track2/train1/clk
    SLICE_X43Y35         FDRE                                         r  rgb/track2/train1/delay_target_latch[1]/C
                         clock pessimism              0.274    -0.587    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.066    -0.521    rgb/track2/train1/delay_target_latch[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rgb/track1/train2/train_bottom/b4/b0_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/track1/train2/train_bottom/b4/b1_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.271%)  route 0.123ns (39.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.554    -0.627    rgb/track1/train2/train_bottom/b4/clk
    SLICE_X31Y29         FDRE                                         r  rgb/track1/train2/train_bottom/b4/b0_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  rgb/track1/train2/train_bottom/b4/b0_ff/Q
                         net (fo=13, routed)          0.123    -0.364    rgb/track1/train2/train_bottom/b4/b0_ff_0
    SLICE_X30Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.319 r  rgb/track1/train2/train_bottom/b4/b1_ff_i_1__9/O
                         net (fo=1, routed)           0.000    -0.319    rgb/track1/train2/train_bottom/b4/D_i[1]
    SLICE_X30Y29         FDRE                                         r  rgb/track1/train2/train_bottom/b4/b1_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.821    -0.869    rgb/track1/train2/train_bottom/b4/clk
    SLICE_X30Y29         FDRE                                         r  rgb/track1/train2/train_bottom/b4/b1_ff/C
                         clock pessimism              0.254    -0.614    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.120    -0.494    rgb/track1/train2/train_bottom/b4/b1_ff
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y30     frame_detector/curr_ff/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y29     frame_detector/prev_ff/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y46     not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y46     not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y44     not_so_slow/slowclk/XLXI_39/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y44     not_so_slow/slowclk/XLXI_39/I_Q1/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     frame_detector/curr_ff/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     frame_detector/curr_ff/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y29     frame_detector/prev_ff/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y29     frame_detector/prev_ff/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     frame_detector/curr_ff/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     frame_detector/curr_ff/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y29     frame_detector/prev_ff/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y29     frame_detector/prev_ff/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y46     not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y46     not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb/energy/energy_bar_counter/b12/b2_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.735ns  (logic 7.312ns (41.233%)  route 10.422ns (58.767%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.554    -0.958    rgb/energy/energy_bar_counter/b12/clk
    SLICE_X36Y18         FDRE                                         r  rgb/energy/energy_bar_counter/b12/b2_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  rgb/energy/energy_bar_counter/b12/b2_ff/Q
                         net (fo=4, routed)           0.726     0.187    rgb/energy/energy_bar_counter/b12/curr_energy[10]
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.324     0.511 r  rgb/energy/energy_bar_counter/b12/b1_ff_i_3__2/O
                         net (fo=2, routed)           0.588     1.099    rgb/energy/energy_bar_counter/b16/vgaGreen_OBUF[3]_inst_i_3
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.326     1.425 r  rgb/energy/energy_bar_counter/b16/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.972     2.397    rgb/energy/energy_bar_counter/b8/b0_ff_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.521 f  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=25, routed)          1.034     3.555    rgb/energy/energy_bar_counter/b8/DI[0]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.679 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.398     4.077    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.672 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.672    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.789 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.789    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_31_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.043 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_14/CO[0]
                         net (fo=5, routed)           0.834     5.878    rgb/energy/energy_bar_counter/b8/CO[0]
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.367     6.245 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.245    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.777 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.910     7.687    pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.811 f  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.969     8.780    pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.150     8.930 r  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.436     9.367    pixels/columns/b12/rgb/energy_bar
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     9.693 r  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.554    13.247    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    16.777 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.777    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/energy/energy_bar_counter/b12/b2_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.231ns  (logic 7.287ns (42.292%)  route 9.944ns (57.708%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.554    -0.958    rgb/energy/energy_bar_counter/b12/clk
    SLICE_X36Y18         FDRE                                         r  rgb/energy/energy_bar_counter/b12/b2_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  rgb/energy/energy_bar_counter/b12/b2_ff/Q
                         net (fo=4, routed)           0.726     0.187    rgb/energy/energy_bar_counter/b12/curr_energy[10]
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.324     0.511 r  rgb/energy/energy_bar_counter/b12/b1_ff_i_3__2/O
                         net (fo=2, routed)           0.588     1.099    rgb/energy/energy_bar_counter/b16/vgaGreen_OBUF[3]_inst_i_3
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.326     1.425 r  rgb/energy/energy_bar_counter/b16/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.972     2.397    rgb/energy/energy_bar_counter/b8/b0_ff_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.521 f  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=25, routed)          1.034     3.555    rgb/energy/energy_bar_counter/b8/DI[0]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.679 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.398     4.077    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.672 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.672    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.789 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.789    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_31_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.043 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_14/CO[0]
                         net (fo=5, routed)           0.834     5.878    rgb/energy/energy_bar_counter/b8/CO[0]
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.367     6.245 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.245    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.777 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.910     7.687    pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.811 f  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.969     8.780    pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.150     8.930 r  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.436     9.367    pixels/columns/b12/rgb/energy_bar
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     9.693 r  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.075    12.768    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.274 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.274    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/energy/energy_bar_counter/b12/b2_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.104ns  (logic 7.311ns (42.746%)  route 9.793ns (57.254%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.554    -0.958    rgb/energy/energy_bar_counter/b12/clk
    SLICE_X36Y18         FDRE                                         r  rgb/energy/energy_bar_counter/b12/b2_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  rgb/energy/energy_bar_counter/b12/b2_ff/Q
                         net (fo=4, routed)           0.726     0.187    rgb/energy/energy_bar_counter/b12/curr_energy[10]
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.324     0.511 r  rgb/energy/energy_bar_counter/b12/b1_ff_i_3__2/O
                         net (fo=2, routed)           0.588     1.099    rgb/energy/energy_bar_counter/b16/vgaGreen_OBUF[3]_inst_i_3
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.326     1.425 r  rgb/energy/energy_bar_counter/b16/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.972     2.397    rgb/energy/energy_bar_counter/b8/b0_ff_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.521 f  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=25, routed)          1.034     3.555    rgb/energy/energy_bar_counter/b8/DI[0]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.679 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.398     4.077    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.672 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.672    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.789 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.789    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_31_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.043 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_14/CO[0]
                         net (fo=5, routed)           0.834     5.878    rgb/energy/energy_bar_counter/b8/CO[0]
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.367     6.245 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.245    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.777 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.910     7.687    pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.811 f  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.969     8.780    pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.150     8.930 r  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.436     9.367    pixels/columns/b12/rgb/energy_bar
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     9.693 r  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.925    12.617    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    16.146 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.146    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/energy/energy_bar_counter/b12/b2_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.802ns  (logic 7.303ns (43.463%)  route 9.499ns (56.537%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.554    -0.958    rgb/energy/energy_bar_counter/b12/clk
    SLICE_X36Y18         FDRE                                         r  rgb/energy/energy_bar_counter/b12/b2_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.539 r  rgb/energy/energy_bar_counter/b12/b2_ff/Q
                         net (fo=4, routed)           0.726     0.187    rgb/energy/energy_bar_counter/b12/curr_energy[10]
    SLICE_X36Y18         LUT4 (Prop_lut4_I2_O)        0.324     0.511 r  rgb/energy/energy_bar_counter/b12/b1_ff_i_3__2/O
                         net (fo=2, routed)           0.588     1.099    rgb/energy/energy_bar_counter/b16/vgaGreen_OBUF[3]_inst_i_3
    SLICE_X36Y19         LUT5 (Prop_lut5_I0_O)        0.326     1.425 r  rgb/energy/energy_bar_counter/b16/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.972     2.397    rgb/energy/energy_bar_counter/b8/b0_ff_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.521 f  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=25, routed)          1.034     3.555    rgb/energy/energy_bar_counter/b8/DI[0]
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.124     3.679 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_39/O
                         net (fo=1, routed)           0.398     4.077    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_39_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.672 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000     4.672    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_32_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.789 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.789    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_31_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.043 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_14/CO[0]
                         net (fo=5, routed)           0.834     5.878    rgb/energy/energy_bar_counter/b8/CO[0]
    SLICE_X40Y26         LUT4 (Prop_lut4_I0_O)        0.367     6.245 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.245    rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_15_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.777 r  rgb/energy/energy_bar_counter/b8/vgaGreen_OBUF[3]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.910     7.687    pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_2_0[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.811 f  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.969     8.780    pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.150     8.930 r  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.436     9.367    pixels/columns/b12/rgb/energy_bar
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.326     9.693 r  pixels/columns/b12/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.631    12.324    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.845 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.845    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/track3/train2/train_length[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.781ns  (logic 5.904ns (37.414%)  route 9.877ns (62.586%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.553    -0.959    rgb/track3/train2/clk
    SLICE_X43Y20         FDRE                                         r  rgb/track3/train2/train_length[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  rgb/track3/train2/train_length[2]/Q
                         net (fo=11, routed)          1.169     0.666    rgb/track3/train2/train_bottom/b8/Q[0]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.790 r  rgb/track3/train2/train_bottom/b8/score_inc_i_236/O
                         net (fo=1, routed)           0.568     1.359    rgb/track3/train2/train_bottom/b8/score_inc_i_236_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.763 r  rgb/track3/train2/train_bottom/b8/score_inc_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.763    rgb/track3/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_105[0]
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  rgb/track3/train2/train_bottom/b16/score_inc_i_48/CO[3]
                         net (fo=17, routed)          1.409     3.288    rgb/track3/train2/train_bottom/b4/score_inc_i_4_0[0]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.412 r  rgb/track3/train2/train_bottom/b4/vgaBlue_OBUF[3]_inst_i_264/O
                         net (fo=1, routed)           0.000     3.412    rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_22_0[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.962 r  rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000     3.962    rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6_0[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.048     5.124    rgb/track3/train2/train_bottom/b12/active_train_o1
    SLICE_X42Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.248 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.787     6.035    rgb/track3/train1/train_bottom/b12/t3_train_2
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.159 f  rgb/track3/train1/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.796     6.955    pixels/columns/b12/vgaBlue[0]_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.079 f  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.011     8.090    pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.089    11.303    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.822 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.822    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/track3/train2/train_length[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.644ns  (logic 5.909ns (37.769%)  route 9.735ns (62.231%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.553    -0.959    rgb/track3/train2/clk
    SLICE_X43Y20         FDRE                                         r  rgb/track3/train2/train_length[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  rgb/track3/train2/train_length[2]/Q
                         net (fo=11, routed)          1.169     0.666    rgb/track3/train2/train_bottom/b8/Q[0]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.790 r  rgb/track3/train2/train_bottom/b8/score_inc_i_236/O
                         net (fo=1, routed)           0.568     1.359    rgb/track3/train2/train_bottom/b8/score_inc_i_236_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.763 r  rgb/track3/train2/train_bottom/b8/score_inc_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.763    rgb/track3/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_105[0]
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  rgb/track3/train2/train_bottom/b16/score_inc_i_48/CO[3]
                         net (fo=17, routed)          1.409     3.288    rgb/track3/train2/train_bottom/b4/score_inc_i_4_0[0]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.412 r  rgb/track3/train2/train_bottom/b4/vgaBlue_OBUF[3]_inst_i_264/O
                         net (fo=1, routed)           0.000     3.412    rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_22_0[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.962 r  rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000     3.962    rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6_0[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.048     5.124    rgb/track3/train2/train_bottom/b12/active_train_o1
    SLICE_X42Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.248 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.787     6.035    rgb/track3/train1/train_bottom/b12/t3_train_2
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.159 f  rgb/track3/train1/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.796     6.955    pixels/columns/b12/vgaBlue[0]_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.079 f  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.011     8.090    pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.947    11.162    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.686 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.686    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/track3/train2/train_length[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.530ns  (logic 5.887ns (37.910%)  route 9.643ns (62.090%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.553    -0.959    rgb/track3/train2/clk
    SLICE_X43Y20         FDRE                                         r  rgb/track3/train2/train_length[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  rgb/track3/train2/train_length[2]/Q
                         net (fo=11, routed)          1.169     0.666    rgb/track3/train2/train_bottom/b8/Q[0]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.790 r  rgb/track3/train2/train_bottom/b8/score_inc_i_236/O
                         net (fo=1, routed)           0.568     1.359    rgb/track3/train2/train_bottom/b8/score_inc_i_236_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.763 r  rgb/track3/train2/train_bottom/b8/score_inc_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.763    rgb/track3/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_105[0]
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  rgb/track3/train2/train_bottom/b16/score_inc_i_48/CO[3]
                         net (fo=17, routed)          1.409     3.288    rgb/track3/train2/train_bottom/b4/score_inc_i_4_0[0]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.412 r  rgb/track3/train2/train_bottom/b4/vgaBlue_OBUF[3]_inst_i_264/O
                         net (fo=1, routed)           0.000     3.412    rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_22_0[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.962 r  rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000     3.962    rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6_0[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.048     5.124    rgb/track3/train2/train_bottom/b12/active_train_o1
    SLICE_X42Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.248 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.787     6.035    rgb/track3/train1/train_bottom/b12/t3_train_2
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.159 f  rgb/track3/train1/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.796     6.955    pixels/columns/b12/vgaBlue[0]_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.079 f  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.011     8.090    pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.855    11.069    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.572 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.572    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/track3/train2/train_length[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.374ns  (logic 5.910ns (38.440%)  route 9.464ns (61.560%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.553    -0.959    rgb/track3/train2/clk
    SLICE_X43Y20         FDRE                                         r  rgb/track3/train2/train_length[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  rgb/track3/train2/train_length[2]/Q
                         net (fo=11, routed)          1.169     0.666    rgb/track3/train2/train_bottom/b8/Q[0]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.790 r  rgb/track3/train2/train_bottom/b8/score_inc_i_236/O
                         net (fo=1, routed)           0.568     1.359    rgb/track3/train2/train_bottom/b8/score_inc_i_236_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.763 r  rgb/track3/train2/train_bottom/b8/score_inc_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.763    rgb/track3/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_105[0]
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  rgb/track3/train2/train_bottom/b16/score_inc_i_48/CO[3]
                         net (fo=17, routed)          1.409     3.288    rgb/track3/train2/train_bottom/b4/score_inc_i_4_0[0]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.412 r  rgb/track3/train2/train_bottom/b4/vgaBlue_OBUF[3]_inst_i_264/O
                         net (fo=1, routed)           0.000     3.412    rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_22_0[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.962 r  rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000     3.962    rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6_0[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.048     5.124    rgb/track3/train2/train_bottom/b12/active_train_o1
    SLICE_X42Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.248 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.787     6.035    rgb/track3/train1/train_bottom/b12/t3_train_2
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.159 f  rgb/track3/train1/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.796     6.955    pixels/columns/b12/vgaBlue[0]_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.079 f  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.796     7.875    pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  pixels/columns/b12/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.891    10.891    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    14.415 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.415    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/track3/train2/train_length[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.349ns  (logic 5.909ns (38.497%)  route 9.440ns (61.503%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.553    -0.959    rgb/track3/train2/clk
    SLICE_X43Y20         FDRE                                         r  rgb/track3/train2/train_length[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  rgb/track3/train2/train_length[2]/Q
                         net (fo=11, routed)          1.169     0.666    rgb/track3/train2/train_bottom/b8/Q[0]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.790 r  rgb/track3/train2/train_bottom/b8/score_inc_i_236/O
                         net (fo=1, routed)           0.568     1.359    rgb/track3/train2/train_bottom/b8/score_inc_i_236_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.763 r  rgb/track3/train2/train_bottom/b8/score_inc_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.763    rgb/track3/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_105[0]
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  rgb/track3/train2/train_bottom/b16/score_inc_i_48/CO[3]
                         net (fo=17, routed)          1.409     3.288    rgb/track3/train2/train_bottom/b4/score_inc_i_4_0[0]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.412 r  rgb/track3/train2/train_bottom/b4/vgaBlue_OBUF[3]_inst_i_264/O
                         net (fo=1, routed)           0.000     3.412    rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_22_0[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.962 r  rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000     3.962    rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6_0[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.048     5.124    rgb/track3/train2/train_bottom/b12/active_train_o1
    SLICE_X42Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.248 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.787     6.035    rgb/track3/train1/train_bottom/b12/t3_train_2
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.159 f  rgb/track3/train1/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.796     6.955    pixels/columns/b12/vgaBlue[0]_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.079 f  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           1.011     8.090    pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.214 r  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.652    10.867    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.391 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.391    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/track3/train2/train_length[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.211ns  (logic 5.888ns (38.710%)  route 9.323ns (61.290%))
  Logic Levels:           11  (CARRY4=4 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.553    -0.959    rgb/track3/train2/clk
    SLICE_X43Y20         FDRE                                         r  rgb/track3/train2/train_length[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  rgb/track3/train2/train_length[2]/Q
                         net (fo=11, routed)          1.169     0.666    rgb/track3/train2/train_bottom/b8/Q[0]
    SLICE_X47Y22         LUT6 (Prop_lut6_I3_O)        0.124     0.790 r  rgb/track3/train2/train_bottom/b8/score_inc_i_236/O
                         net (fo=1, routed)           0.568     1.359    rgb/track3/train2/train_bottom/b8/score_inc_i_236_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     1.763 r  rgb/track3/train2/train_bottom/b8/score_inc_i_144/CO[3]
                         net (fo=1, routed)           0.000     1.763    rgb/track3/train2/train_bottom/b16/vgaBlue_OBUF[3]_inst_i_105[0]
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.880 r  rgb/track3/train2/train_bottom/b16/score_inc_i_48/CO[3]
                         net (fo=17, routed)          1.409     3.288    rgb/track3/train2/train_bottom/b4/score_inc_i_4_0[0]
    SLICE_X43Y21         LUT5 (Prop_lut5_I4_O)        0.124     3.412 r  rgb/track3/train2/train_bottom/b4/vgaBlue_OBUF[3]_inst_i_264/O
                         net (fo=1, routed)           0.000     3.412    rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_22_0[1]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.962 r  rgb/track3/train2/train_bottom/b8/vgaBlue_OBUF[3]_inst_i_101/CO[3]
                         net (fo=1, routed)           0.000     3.962    rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6_0[0]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.076 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_22/CO[3]
                         net (fo=1, routed)           1.048     5.124    rgb/track3/train2/train_bottom/b12/active_train_o1
    SLICE_X42Y26         LUT5 (Prop_lut5_I2_O)        0.124     5.248 f  rgb/track3/train2/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.787     6.035    rgb/track3/train1/train_bottom/b12/t3_train_2
    SLICE_X42Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.159 f  rgb/track3/train1/train_bottom/b12/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.796     6.955    pixels/columns/b12/vgaBlue[0]_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.079 f  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.796     7.875    pixels/columns/b12/vgaRed_OBUF[3]_inst_i_5_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.999 r  pixels/columns/b12/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.750    10.749    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.253 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.253    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 syncs/h_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.339ns (61.882%)  route 0.825ns (38.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.555    -0.626    syncs/clk
    SLICE_X37Y30         FDRE                                         r  syncs/h_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  syncs/h_sync/Q
                         net (fo=1, routed)           0.825     0.339    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.537 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.537    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syncs/v_sync_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.345ns (59.320%)  route 0.923ns (40.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.555    -0.626    syncs/clk
    SLICE_X40Y30         FDRE                                         r  syncs/v_sync_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  syncs/v_sync_lopt_replica/Q
                         net (fo=1, routed)           0.923     0.437    lopt
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.642 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.642    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/game_timer/frame_counter/b8/b1_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.411ns (57.963%)  route 1.023ns (42.037%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.558    -0.623    rgb/game_timer/frame_counter/b8/clk
    SLICE_X36Y33         FDRE                                         r  rgb/game_timer/frame_counter/b8/b1_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rgb/game_timer/frame_counter/b8/b1_ff/Q
                         net (fo=2, routed)           0.162    -0.320    pixels/columns/b12/hsec_o
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.861     0.586    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.811 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.811    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/game_timer/frame_counter/b8/b1_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.390ns (55.645%)  route 1.108ns (44.355%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.558    -0.623    rgb/game_timer/frame_counter/b8/clk
    SLICE_X36Y33         FDRE                                         r  rgb/game_timer/frame_counter/b8/b1_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rgb/game_timer/frame_counter/b8/b1_ff/Q
                         net (fo=2, routed)           0.162    -0.320    pixels/columns/b12/hsec_o
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.946     0.670    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     1.874 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.874    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/game_timer/frame_counter/b8/b0_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.406ns (55.224%)  route 1.140ns (44.776%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.558    -0.623    rgb/game_timer/frame_counter/b8/clk
    SLICE_X36Y33         FDRE                                         r  rgb/game_timer/frame_counter/b8/b0_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rgb/game_timer/frame_counter/b8/b0_ff/Q
                         net (fo=3, routed)           0.307    -0.175    pixels/columns/b12/qsec_o
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.130 r  pixels/columns/b12/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.832     0.702    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.922 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.922    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/game_timer/frame_counter/b8/b1_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.411ns (55.058%)  route 1.152ns (44.942%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.558    -0.623    rgb/game_timer/frame_counter/b8/clk
    SLICE_X36Y33         FDRE                                         r  rgb/game_timer/frame_counter/b8/b1_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rgb/game_timer/frame_counter/b8/b1_ff/Q
                         net (fo=2, routed)           0.162    -0.320    pixels/columns/b12/hsec_o
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  pixels/columns/b12/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.989     0.714    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.939 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.939    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 round/b1_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.452ns (56.464%)  route 1.120ns (43.536%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.561    -0.620    round/clk
    SLICE_X43Y39         FDRE                                         r  round/b1_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  round/b1_ff/Q
                         net (fo=6, routed)           0.298    -0.182    round/ring_o[1]
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.044    -0.138 r  round/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.822     0.684    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.267     1.952 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.952    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/game_timer/frame_counter/b8/b0_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.383ns (53.682%)  route 1.193ns (46.318%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.558    -0.623    rgb/game_timer/frame_counter/b8/clk
    SLICE_X36Y33         FDRE                                         r  rgb/game_timer/frame_counter/b8/b0_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rgb/game_timer/frame_counter/b8/b0_ff/Q
                         net (fo=3, routed)           0.307    -0.175    pixels/columns/b12/qsec_o
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.130 r  pixels/columns/b12/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.886     0.755    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.952 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.952    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 round/b0_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.390ns (53.900%)  route 1.189ns (46.100%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.561    -0.620    round/clk
    SLICE_X43Y39         FDRE                                         r  round/b0_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 f  round/b0_ff/Q
                         net (fo=6, routed)           0.322    -0.157    round/ring_o[0]
    SLICE_X43Y37         LUT1 (Prop_lut1_I0_O)        0.045    -0.112 r  round/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.867     0.755    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     1.959 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.959    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb/game_timer/frame_counter/b8/b0_ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.391ns (53.579%)  route 1.205ns (46.421%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.558    -0.623    rgb/game_timer/frame_counter/b8/clk
    SLICE_X36Y33         FDRE                                         r  rgb/game_timer/frame_counter/b8/b0_ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  rgb/game_timer/frame_counter/b8/b0_ff/Q
                         net (fo=3, routed)           0.307    -0.175    pixels/columns/b12/qsec_o
    SLICE_X36Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.130 r  pixels/columns/b12/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.897     0.767    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.972 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.972    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clkin (IN)
                         net (fo=0)                   0.000     5.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    not_so_slow/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.311 f  not_so_slow/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    not_so_slow/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/my_clk_inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/my_clk_inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    not_so_slow/my_clk_inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b12/b1_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.754ns  (logic 1.689ns (25.013%)  route 5.064ns (74.987%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.536     6.061    rgb/track1/train1/train_bottom/b8/go_i0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  rgb/track1/train1/train_bottom/b8/b0_ff_i_1__15/O
                         net (fo=4, routed)           0.569     6.754    rgb/track1/train1/train_bottom/b12/enabled_i_0
    SLICE_X31Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b1_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.438    -1.557    rgb/track1/train1/train_bottom/b12/clk
    SLICE_X31Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b1_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b12/b2_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.754ns  (logic 1.689ns (25.013%)  route 5.064ns (74.987%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.536     6.061    rgb/track1/train1/train_bottom/b8/go_i0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  rgb/track1/train1/train_bottom/b8/b0_ff_i_1__15/O
                         net (fo=4, routed)           0.569     6.754    rgb/track1/train1/train_bottom/b12/enabled_i_0
    SLICE_X31Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b2_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.438    -1.557    rgb/track1/train1/train_bottom/b12/clk
    SLICE_X31Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b2_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b12/b3_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.754ns  (logic 1.689ns (25.013%)  route 5.064ns (74.987%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.536     6.061    rgb/track1/train1/train_bottom/b8/go_i0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  rgb/track1/train1/train_bottom/b8/b0_ff_i_1__15/O
                         net (fo=4, routed)           0.569     6.754    rgb/track1/train1/train_bottom/b12/enabled_i_0
    SLICE_X31Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b3_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.438    -1.557    rgb/track1/train1/train_bottom/b12/clk
    SLICE_X31Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b3_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/delay_counter/b8/b1_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.689ns (25.470%)  route 4.943ns (74.530%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.413     5.938    rgb/track1/train1/delay_counter/b4/go_i0
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.062 r  rgb/track1/train1/delay_counter/b4/b0_ff_i_1__12/O
                         net (fo=3, routed)           0.570     6.632    rgb/track1/train1/delay_counter/b8/enabled_i
    SLICE_X28Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b8/b1_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.441    -1.554    rgb/track1/train1/delay_counter/b8/clk
    SLICE_X28Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b8/b1_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/delay_counter/b8/b2_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.689ns (25.470%)  route 4.943ns (74.530%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.413     5.938    rgb/track1/train1/delay_counter/b4/go_i0
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.062 r  rgb/track1/train1/delay_counter/b4/b0_ff_i_1__12/O
                         net (fo=3, routed)           0.570     6.632    rgb/track1/train1/delay_counter/b8/enabled_i
    SLICE_X28Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b8/b2_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.441    -1.554    rgb/track1/train1/delay_counter/b8/clk
    SLICE_X28Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b8/b2_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b12/b0_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.565ns  (logic 1.689ns (25.734%)  route 4.875ns (74.266%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.536     6.061    rgb/track1/train1/train_bottom/b8/go_i0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  rgb/track1/train1/train_bottom/b8/b0_ff_i_1__15/O
                         net (fo=4, routed)           0.379     6.565    rgb/track1/train1/train_bottom/b12/enabled_i_0
    SLICE_X30Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b0_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.438    -1.557    rgb/track1/train1/train_bottom/b12/clk
    SLICE_X30Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b0_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/delay_counter/b8/b0_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.485ns  (logic 1.689ns (26.049%)  route 4.796ns (73.951%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.413     5.938    rgb/track1/train1/delay_counter/b4/go_i0
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.062 r  rgb/track1/train1/delay_counter/b4/b0_ff_i_1__12/O
                         net (fo=3, routed)           0.423     6.485    rgb/track1/train1/delay_counter/b8/enabled_i
    SLICE_X31Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b8/b0_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.439    -1.556    rgb/track1/train1/delay_counter/b8/clk
    SLICE_X31Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b8/b0_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b8/b0_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 1.689ns (26.221%)  route 4.753ns (73.779%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.171     5.697    rgb/track1/train1/train_bottom/b4/go_i0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.821 r  rgb/track1/train1/train_bottom/b4/b0_ff_i_1__14/O
                         net (fo=4, routed)           0.622     6.443    rgb/track1/train1/train_bottom/b8/enabled_i_0
    SLICE_X35Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b8/b0_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.438    -1.557    rgb/track1/train1/train_bottom/b8/clk
    SLICE_X35Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b8/b0_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b8/b1_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.443ns  (logic 1.689ns (26.221%)  route 4.753ns (73.779%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.171     5.697    rgb/track1/train1/train_bottom/b4/go_i0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.821 r  rgb/track1/train1/train_bottom/b4/b0_ff_i_1__14/O
                         net (fo=4, routed)           0.622     6.443    rgb/track1/train1/train_bottom/b8/enabled_i_0
    SLICE_X35Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b8/b1_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.438    -1.557    rgb/track1/train1/train_bottom/b8/clk
    SLICE_X35Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b8/b1_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b8/b2_ff/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.302ns  (logic 1.689ns (26.807%)  route 4.612ns (73.193%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          2.960     4.402    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.124     4.526 r  rgb/track1/train2/train_bottom/b16/delay_latch_i_1__2/O
                         net (fo=36, routed)          1.171     5.697    rgb/track1/train1/train_bottom/b4/go_i0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.821 r  rgb/track1/train1/train_bottom/b4/b0_ff_i_1__14/O
                         net (fo=4, routed)           0.481     6.302    rgb/track1/train1/train_bottom/b8/enabled_i_0
    SLICE_X35Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b8/b2_ff/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         1.437    -1.558    rgb/track1/train1/train_bottom/b8/clk
    SLICE_X35Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b8/b2_ff/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            rgb/player_character/left/curr_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.219ns (22.927%)  route 0.737ns (77.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.737     0.957    rgb/player_character/left/btnL_IBUF
    SLICE_X29Y20         FDRE                                         r  rgb/player_character/left/curr_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.822    -0.868    rgb/player_character/left/clk
    SLICE_X29Y20         FDRE                                         r  rgb/player_character/left/curr_ff/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            rgb/player_character/right/curr_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.219ns (21.982%)  route 0.778ns (78.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.778     0.997    rgb/player_character/right/btnR_IBUF
    SLICE_X28Y20         FDRE                                         r  rgb/player_character/right/curr_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.822    -0.868    rgb/player_character/right/clk
    SLICE_X28Y20         FDRE                                         r  rgb/player_character/right/curr_ff/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            rgb/player_character/player/hover_state/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.104ns  (logic 0.267ns (24.165%)  route 0.837ns (75.835%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.837     1.059    rgb/player_character/player/btnU_IBUF
    SLICE_X30Y20         LUT5 (Prop_lut5_I4_O)        0.045     1.104 r  rgb/player_character/player/hover_state_i_1/O
                         net (fo=1, routed)           0.000     1.104    rgb/player_character/player/H_ns
    SLICE_X30Y20         FDRE                                         r  rgb/player_character/player/hover_state/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.821    -0.869    rgb/player_character/player/clk
    SLICE_X30Y20         FDRE                                         r  rgb/player_character/player/hover_state/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b12/b0_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.298ns  (logic 0.255ns (19.609%)  route 1.044ns (80.391%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          1.044     1.253    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X30Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.298 r  rgb/track1/train2/train_bottom/b16/b0_ff_i_2__44/O
                         net (fo=1, routed)           0.000     1.298    rgb/track1/train1/train_bottom/b12/b0_ff_1
    SLICE_X30Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b0_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.825    -0.865    rgb/track1/train1/train_bottom/b12/clk
    SLICE_X30Y33         FDRE                                         r  rgb/track1/train1/train_bottom/b12/b0_ff/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            rgb/player_character/player/middle_state/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.267ns (20.475%)  route 1.037ns (79.525%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=3, routed)           0.920     1.142    rgb/player_character/player/btnU_IBUF
    SLICE_X30Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.187 r  rgb/player_character/player/middle_state_i_1/O
                         net (fo=1, routed)           0.116     1.303    rgb/player_character/player/M_ns
    SLICE_X30Y20         FDRE                                         r  rgb/player_character/player/middle_state/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.821    -0.869    rgb/player_character/player/clk
    SLICE_X30Y20         FDRE                                         r  rgb/player_character/player/middle_state/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/delay_counter/b8/b0_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.255ns (18.619%)  route 1.113ns (81.381%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          1.113     1.322    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X31Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.367 r  rgb/track1/train2/train_bottom/b16/b0_ff_i_2__46/O
                         net (fo=1, routed)           0.000     1.367    rgb/track1/train1/delay_counter/b8/b0_ff_1
    SLICE_X31Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b8/b0_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.826    -0.864    rgb/track1/train1/delay_counter/b8/clk
    SLICE_X31Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b8/b0_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/delay_counter/b4/b0_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.255ns (18.551%)  route 1.118ns (81.449%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          1.118     1.327    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X30Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.372 r  rgb/track1/train2/train_bottom/b16/b0_ff_i_2__47/O
                         net (fo=1, routed)           0.000     1.372    rgb/track1/train1/delay_counter/b4/b0_ff_1
    SLICE_X30Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b4/b0_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.826    -0.864    rgb/track1/train1/delay_counter/b4/clk
    SLICE_X30Y34         FDRE                                         r  rgb/track1/train1/delay_counter/b4/b0_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b8/b0_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.255ns (17.495%)  route 1.200ns (82.505%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          1.200     1.410    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X35Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.455 r  rgb/track1/train2/train_bottom/b16/b0_ff_i_2__42/O
                         net (fo=1, routed)           0.000     1.455    rgb/track1/train1/train_bottom/b8/b0_ff_1
    SLICE_X35Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b8/b0_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.825    -0.865    rgb/track1/train1/train_bottom/b8/clk
    SLICE_X35Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b8/b0_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/train_bottom/b16/b0_ff/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.255ns (17.436%)  route 1.205ns (82.564%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=35, routed)          1.205     1.415    rgb/track1/train2/train_bottom/b16/btnC_IBUF
    SLICE_X34Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.460 r  rgb/track1/train2/train_bottom/b16/b0_ff_i_2__43/O
                         net (fo=1, routed)           0.000     1.460    rgb/track1/train1/train_bottom/b16/b0_ff_1
    SLICE_X34Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b16/b0_ff/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.825    -0.865    rgb/track1/train1/train_bottom/b16/clk
    SLICE_X34Y34         FDRE                                         r  rgb/track1/train1/train_bottom/b16/b0_ff/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            rgb/track1/train1/begun/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.743ns  (logic 0.255ns (14.601%)  route 1.489ns (85.399%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=35, routed)          1.359     1.568    rgb/game_controller/btnC_IBUF
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.613 r  rgb/game_controller/begun_i_1/O
                         net (fo=1, routed)           0.130     1.743    rgb/track1/train1/track_1_unlock
    SLICE_X36Y34         FDRE                                         r  rgb/track1/train1/begun/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=450, routed)         0.826    -0.864    rgb/track1/train1/clk
    SLICE_X36Y34         FDRE                                         r  rgb/track1/train1/begun/C





