// Seed: 1092813639
module module_0 (
    input wand id_0,
    input tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input wand id_4,
    input wire id_5,
    output uwire id_6,
    input tri1 id_7
    , id_23,
    input supply1 id_8,
    input uwire id_9,
    input wand id_10,
    input tri1 id_11,
    output tri1 id_12,
    input supply0 id_13,
    output uwire id_14,
    output wand id_15,
    output tri1 id_16,
    input tri1 id_17,
    input supply0 id_18,
    output supply1 id_19,
    input wire id_20,
    output supply1 id_21
);
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output wor id_5,
    output wor id_6,
    input tri0 id_7,
    input wire id_8,
    input wire id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    output wor id_14,
    output uwire id_15,
    input tri1 id_16,
    input supply1 id_17,
    input tri1 id_18,
    input tri id_19,
    input wor id_20,
    input tri1 id_21,
    input tri0 id_22,
    output uwire id_23,
    output tri1 id_24,
    output wand id_25,
    output supply1 id_26,
    input tri1 id_27,
    input uwire id_28,
    output supply1 id_29,
    input wand id_30,
    input tri id_31,
    input wor id_32,
    output wand id_33,
    output tri0 id_34,
    output tri id_35
);
  assign id_15 = 1;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_16,
      id_25,
      id_20,
      id_19,
      id_35,
      id_16,
      id_30,
      id_21,
      id_16,
      id_0,
      id_3,
      id_27,
      id_33,
      id_1,
      id_29,
      id_10,
      id_22,
      id_23,
      id_13,
      id_6
  );
  assign modCall_1.id_6 = 0;
  assign id_5 = id_8;
  genvar id_37;
endmodule
