

================================================================
== Vitis HLS Report for 'PE19'
================================================================
* Date:           Mon Mar  8 16:16:30 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        systolic_array
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.676 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- K_LOOP  |        3|        3|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      27|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      88|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       9|     115|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_12_fu_83_p2                     |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_89_p2                |      icmp|   0|  0|   8|           2|           2|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          10|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_nxt20_blk_n            |   9|          2|    1|          2|
    |A_pre_blk_n              |   9|          2|    1|          2|
    |B_nxt8_blk_n             |   9|          2|    1|          2|
    |B_pre_blk_n              |   9|          2|    1|          2|
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |k_reg_72                 |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  88|         19|    9|         21|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln14_reg_100        |  1|   0|    1|          0|
    |k_reg_72                 |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          PE19|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          PE19|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          PE19|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          PE19|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|          PE19|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          PE19|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          PE19|  return value|
|A_pre_dout      |   in|   32|     ap_fifo|         A_pre|       pointer|
|A_pre_empty_n   |   in|    1|     ap_fifo|         A_pre|       pointer|
|A_pre_read      |  out|    1|     ap_fifo|         A_pre|       pointer|
|B_pre_dout      |   in|   32|     ap_fifo|         B_pre|       pointer|
|B_pre_empty_n   |   in|    1|     ap_fifo|         B_pre|       pointer|
|B_pre_read      |  out|    1|     ap_fifo|         B_pre|       pointer|
|A_nxt20_din     |  out|   32|     ap_fifo|       A_nxt20|       pointer|
|A_nxt20_full_n  |   in|    1|     ap_fifo|       A_nxt20|       pointer|
|A_nxt20_write   |  out|    1|     ap_fifo|       A_nxt20|       pointer|
|B_nxt8_din      |  out|   32|     ap_fifo|        B_nxt8|       pointer|
|B_nxt8_full_n   |   in|    1|     ap_fifo|        B_nxt8|       pointer|
|B_nxt8_write    |  out|    1|     ap_fifo|        B_nxt8|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

