{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450348760209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450348760213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 11:39:20 2015 " "Processing started: Thu Dec 17 11:39:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450348760213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450348760213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off servo2_chenillard_adc -c servo2_chenillard_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450348760213 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450348760671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard_pwm_adc-chenillard_pwm_adc_arch " "Found design unit 1: chenillard_pwm_adc-chenillard_pwm_adc_arch" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771548 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 chenillard_pwm_adc_cfg " "Found design unit 2: chenillard_pwm_adc_cfg" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771548 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard_pwm_adc " "Found entity 1: chenillard_pwm_adc" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/chenillard_pwm/chenillard_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/chenillard_pwm/chenillard_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenillard_pwm-chenillard_arch " "Found design unit 1: chenillard_pwm-chenillard_arch" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771550 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenillard_pwm " "Found entity 1: chenillard_pwm" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/adc/adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/adc/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-logic " "Found design unit 1: adc-logic" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771552 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adc_quad_segment_cfg " "Found design unit 2: adc_quad_segment_cfg" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771552 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "../adc/adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/segment7/segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7-digit_single " "Found design unit 1: segment7-digit_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771555 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 segment7-add_counter_single " "Found design unit 2: segment7-add_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771555 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 segment7-sub_counter_single " "Found design unit 3: segment7-sub_counter_single" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 233 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771555 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/quad_segment7/quad_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 quad_segment7-digit_quad " "Found design unit 1: quad_segment7-digit_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 quad_segment7-counter_quad " "Found design unit 2: quad_segment7-counter_quad" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_quad_cfg " "Found design unit 3: digit_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_quad_cfg " "Found design unit 4: add_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771557 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_quad_cfg " "Found design unit 5: sub_counter_quad_cfg" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771557 ""} { "Info" "ISGN_ENTITY_NAME" "1 quad_segment7 " "Found entity 1: quad_segment7" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/servo/servo.vhd 9 1 " "Found 9 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/servo/servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-servo_parallel_input_quad_segment " "Found design unit 1: servo-servo_parallel_input_quad_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 servo-servo_incremental_input_quad_segment " "Found design unit 2: servo-servo_incremental_input_quad_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 servo-servo_parallel_input_double_segment " "Found design unit 3: servo-servo_parallel_input_double_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 servo-servo_incremental_input_double_segment " "Found design unit 4: servo-servo_incremental_input_double_segment" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 servo_parallel_input_quad_segment_cfg " "Found design unit 5: servo_parallel_input_quad_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 servo_incremental_input_quad_segment_cfg " "Found design unit 6: servo_incremental_input_quad_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 servo_parallel_input_double_segment_cfg " "Found design unit 7: servo_parallel_input_double_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 servo_incremental_input_double_segment_cfg " "Found design unit 8: servo_incremental_input_double_segment_cfg" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 260 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/servo2/servo2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/servo2/servo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo2-servo_double_hybrid_input " "Found design unit 1: servo2-servo_double_hybrid_input" {  } { { "../Servo2/servo2.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771562 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 servo_double_hybrid_input_cfg " "Found design unit 2: servo_double_hybrid_input_cfg" {  } { { "../Servo2/servo2.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771562 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo2 " "Found entity 1: servo2" {  } { { "../Servo2/servo2.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/servo2/double_segment7.vhd 6 1 " "Found 6 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/servo2/double_segment7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_segment7-digit_double " "Found design unit 1: double_segment7-digit_double" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 double_segment7-counter_double " "Found design unit 2: double_segment7-counter_double" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 digit_double_cfg " "Found design unit 3: digit_double_cfg" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 add_counter_double_cfg " "Found design unit 4: add_counter_double_cfg" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sub_counter_double_cfg " "Found design unit 5: sub_counter_double_cfg" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771565 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_segment7 " "Found entity 1: double_segment7" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/daichi/hubic/eln/fpga/projects/single_pwm/single_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_pwm-pwm_arch " "Found design unit 1: single_pwm-pwm_arch" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771566 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_pwm " "Found entity 1: single_pwm" {  } { { "../single_pwm/single_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/single_pwm/single_pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo2_chenillard_adc.vhd 3 1 " "Found 3 design units, including 1 entities, in source file servo2_chenillard_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo2_chenillard_adc-servo2_chenillard_adc_arch " "Found design unit 1: servo2_chenillard_adc-servo2_chenillard_adc_arch" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771569 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 servo2_chenillard_adc_cfg " "Found design unit 2: servo2_chenillard_adc_cfg" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771569 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo2_chenillard_adc " "Found entity 1: servo2_chenillard_adc" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450348771569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450348771569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "servo2_chenillard_adc " "Elaborating entity \"servo2_chenillard_adc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450348771605 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_servo2 servo2_chenillard_adc.vhd(88) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(88): signal \"HEXS_servo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_servo2 servo2_chenillard_adc.vhd(89) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(89): signal \"HEXS_servo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_servo2 servo2_chenillard_adc.vhd(90) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(90): signal \"HEXS_servo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_servo2 servo2_chenillard_adc.vhd(91) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(91): signal \"HEXS_servo2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_chenillard servo2_chenillard_adc.vhd(93) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(93): signal \"HEXS_chenillard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_chenillard servo2_chenillard_adc.vhd(94) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(94): signal \"HEXS_chenillard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_chenillard servo2_chenillard_adc.vhd(95) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(95): signal \"HEXS_chenillard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEXS_chenillard servo2_chenillard_adc.vhd(96) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(96): signal \"HEXS_chenillard\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty servo2_chenillard_adc.vhd(103) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(103): signal \"duty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(104) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(104): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(106) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(106): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(108) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(108): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771607 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(110) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(110): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(112) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(112): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(114) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(114): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(116) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(116): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(118) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(118): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(120) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(120): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(122) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(122): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(124) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(124): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(126) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(126): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "adc_value servo2_chenillard_adc.vhd(128) " "VHDL Process Statement warning at servo2_chenillard_adc.vhd(128): signal \"adc_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "servo2_chenillard_adc.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771608 "|servo2_chenillard_adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo2 servo2:servo2_entity C:servo_double_hybrid_input_cfg " "Elaborating entity \"servo2\" using architecture \"C:servo_double_hybrid_input_cfg\" for hierarchy \"servo2:servo2_entity\"" {  } { { "servo2_chenillard_adc.vhd" "servo2_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo servo2:servo2_entity\|servo:servo_parallel_input C:servo_parallel_input_double_segment_cfg " "Elaborating entity \"servo\" using architecture \"C:servo_parallel_input_double_segment_cfg\" for hierarchy \"servo2:servo2_entity\|servo:servo_parallel_input\"" {  } { { "../Servo2/servo2.vhd" "servo_parallel_input" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771610 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX2 servo.vhd(17) " "Using initial value X (don't care) for net \"HEX2\" at servo.vhd(17)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450348771611 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_parallel_input"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX3 servo.vhd(18) " "Using initial value X (don't care) for net \"HEX3\" at servo.vhd(18)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450348771611 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_parallel_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_pwm servo2:servo2_entity\|servo:servo_parallel_input\|single_pwm:pwm_1 " "Elaborating entity \"single_pwm\" for hierarchy \"servo2:servo2_entity\|servo:servo_parallel_input\|single_pwm:pwm_1\"" {  } { { "../Servo/servo.vhd" "pwm_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "double_segment7 servo2:servo2_entity\|servo:servo_parallel_input\|double_segment7:quad_segment7_1 C:digit_double_cfg " "Elaborating entity \"double_segment7\" using architecture \"C:digit_double_cfg\" for hierarchy \"servo2:servo2_entity\|servo:servo_parallel_input\|double_segment7:quad_segment7_1\"" {  } { { "../Servo/servo.vhd" "quad_segment7_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 159 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771614 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout double_segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at double_segment7.vhd(10)" {  } { { "../Servo2/double_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450348771615 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_parallel_input|double_segment7:quad_segment7_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "segment7 servo2:servo2_entity\|servo:servo_parallel_input\|double_segment7:quad_segment7_1\|segment7:LSB_segment7 A:digit_single " "Elaborating entity \"segment7\" using architecture \"A:digit_single\" for hierarchy \"servo2:servo2_entity\|servo:servo_parallel_input\|double_segment7:quad_segment7_1\|segment7:LSB_segment7\"" {  } { { "../Servo2/double_segment7.vhd" "LSB_segment7" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/double_segment7.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771615 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at segment7.vhd(10)" {  } { { "../segment7/segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/segment7/segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450348771616 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_parallel_input|double_segment7:quad_segment7_1|segment7:LSB_segment7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo servo2:servo2_entity\|servo:servo_incremental_input C:servo_incremental_input_double_segment_cfg " "Elaborating entity \"servo\" using architecture \"C:servo_incremental_input_double_segment_cfg\" for hierarchy \"servo2:servo2_entity\|servo:servo_incremental_input\"" {  } { { "../Servo2/servo2.vhd" "servo_incremental_input" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo2/servo2.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771618 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "duty_value servo.vhd(226) " "VHDL Process Statement warning at servo.vhd(226): signal \"duty_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771619 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_incremental_input"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX2 servo.vhd(17) " "Using initial value X (don't care) for net \"HEX2\" at servo.vhd(17)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450348771619 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_incremental_input"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "HEX3 servo.vhd(18) " "Using initial value X (don't care) for net \"HEX3\" at servo.vhd(18)" {  } { { "../Servo/servo.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/Servo/servo.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450348771620 "|servo2_chenillard_adc|servo2:servo2_entity|servo:servo_incremental_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "chenillard_pwm_adc chenillard_pwm_adc:chenillard_pwm_adc_entity C:chenillard_pwm_adc_cfg " "Elaborating entity \"chenillard_pwm_adc\" using architecture \"C:chenillard_pwm_adc_cfg\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\"" {  } { { "servo2_chenillard_adc.vhd" "chenillard_pwm_adc_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/servo2_chenillard_adc/servo2_chenillard_adc.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chenillard_pwm chenillard_pwm_adc:chenillard_pwm_adc_entity\|chenillard_pwm:chenillard_pwm_entity " "Elaborating entity \"chenillard_pwm\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\|chenillard_pwm:chenillard_pwm_entity\"" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "chenillard_pwm_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771625 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena chenillard_pwm.vhd(50) " "VHDL Process Statement warning at chenillard_pwm.vhd(50): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1450348771629 "|servo2_chenillard_adc|chenillard_pwm_adc:chenillard_pwm_adc_entity|chenillard_pwm:chenillard_pwm_entity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_pwm chenillard_pwm_adc:chenillard_pwm_adc_entity\|chenillard_pwm:chenillard_pwm_entity\|single_pwm:\\pwms:0:pwm " "Elaborating entity \"single_pwm\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\|chenillard_pwm:chenillard_pwm_entity\|single_pwm:\\pwms:0:pwm\"" {  } { { "../chenillard_pwm/chenillard_pwm.vhd" "\\pwms:0:pwm" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm/chenillard_pwm.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adc chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity C:adc_quad_segment_cfg " "Elaborating entity \"adc\" using architecture \"C:adc_quad_segment_cfg\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\"" {  } { { "../chenillard_pwm_adc/chenillard_pwm_adc.vhd" "adc_entity" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/chenillard_pwm_adc/chenillard_pwm_adc.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "quad_segment7 chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|quad_segment7:quad_segment7_1 C:digit_quad_cfg " "Elaborating entity \"quad_segment7\" using architecture \"C:digit_quad_cfg\" for hierarchy \"chenillard_pwm_adc:chenillard_pwm_adc_entity\|adc:adc_entity\|quad_segment7:quad_segment7_1\"" {  } { { "../adc/adc.vhd" "quad_segment7_1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/adc/adc.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450348771721 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cout quad_segment7.vhd(10) " "Using initial value X (don't care) for net \"cout\" at quad_segment7.vhd(10)" {  } { { "../quad_segment7/quad_segment7.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/quad_segment7/quad_segment7.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1450348771722 "|servo2_chenillard_adc|chenillard_pwm_adc:chenillard_pwm_adc_entity|adc:adc_entity|quad_segment7:quad_segment7_1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1450348776231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450348778213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450348778213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1559 " "Implemented 1559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450348778437 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450348778437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1481 " "Implemented 1481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450348778437 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1450348778437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450348778437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450348778477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 11:39:38 2015 " "Processing ended: Thu Dec 17 11:39:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450348778477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450348778477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450348778477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450348778477 ""}
