// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2019 MediaTek Inc.
 * Author: Ming-Fan Chen <ming-fan.chen@mediatek.com>
 */
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/memory/mt6885-larb-port.h>
#include <linux/module.h>
#include <linux/of_platform.h>
#include "mmqos-mtk.h"
static const struct mtk_node_desc node_descs_mt6893[] = {
	DEFINE_MNODE(common0,
		SLAVE_COMMON(0), 0, 0x0, false, MMQOS_NO_LINK),
	DEFINE_MNODE(mdp_common0,
		SLAVE_COMMON(1), 0, false, 0x0, MMQOS_NO_LINK),
	DEFINE_MNODE(common0_port0,
		MASTER_COMMON_PORT(0, 0), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port1,
		MASTER_COMMON_PORT(0, 1), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port2,
		MASTER_COMMON_PORT(0, 2), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port3,
		MASTER_COMMON_PORT(0, 3), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port4,
		MASTER_COMMON_PORT(0, 4), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port5,
		MASTER_COMMON_PORT(0, 5), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port6,
		MASTER_COMMON_PORT(0, 6), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port7,
		MASTER_COMMON_PORT(0, 7), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(common0_port8,
		MASTER_COMMON_PORT(0, 8), 0, false, 0x0, SLAVE_COMMON(0)),
	DEFINE_MNODE(mdp_common0_port0,
		MASTER_COMMON_PORT(1, 0), 0, false, 0x0, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port1,
		MASTER_COMMON_PORT(1, 1), 0, false, 0x0, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port2,
		MASTER_COMMON_PORT(1, 2), 0, false, 0x0, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port3,
		MASTER_COMMON_PORT(1, 3), 0, false, 0x0, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port4,
		MASTER_COMMON_PORT(1, 4), 0, false, 0x0, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port5,
		MASTER_COMMON_PORT(1, 5), 0, false, 0x0, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port6,
		MASTER_COMMON_PORT(1, 6), 0, false, 0x0, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port7,
		MASTER_COMMON_PORT(1, 7), 0, false, 0x0, SLAVE_COMMON(1)),
	DEFINE_MNODE(mdp_common0_port8,
		MASTER_COMMON_PORT(1, 8), 0, false, 0x0, SLAVE_COMMON(1)),
	DEFINE_MNODE(larb0, SLAVE_LARB(0), 0, false, 0x0, MASTER_COMMON_PORT(0, 0)),
	DEFINE_MNODE(larb1, SLAVE_LARB(1), 0, false, 0x0, MASTER_COMMON_PORT(0, 1)),
	DEFINE_MNODE(larb2, SLAVE_LARB(2), 0, false, 0x0, MASTER_COMMON_PORT(1, 0)),
	DEFINE_MNODE(larb3, SLAVE_LARB(3), 0, false, 0x0, MASTER_COMMON_PORT(1, 1)),
	DEFINE_MNODE(larb4, SLAVE_LARB(4), 0, false, 0x0, MASTER_COMMON_PORT(1, 2)),
	DEFINE_MNODE(larb5, SLAVE_LARB(5), 0, false, 0x0, MASTER_COMMON_PORT(0, 2)),
	DEFINE_MNODE(larb6, SLAVE_LARB(7), 0, false, 0x0, MASTER_COMMON_PORT(0, 3)),
	DEFINE_MNODE(larb7, SLAVE_LARB(8), 0, false, 0x0, MASTER_COMMON_PORT(1, 3)),
	DEFINE_MNODE(larb9, SLAVE_LARB(9), 0, false, 0x0, MASTER_COMMON_PORT(1, 4)),
	DEFINE_MNODE(larb11, SLAVE_LARB(11), 0, false, 0x0, MASTER_COMMON_PORT(0, 4)),
	DEFINE_MNODE(larb13, SLAVE_LARB(13), 0, false, 0x0, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(larb14, SLAVE_LARB(14), 0, false, 0x0, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb16, SLAVE_LARB(16), 0, false, 0x0, MASTER_COMMON_PORT(1, 7)),
	DEFINE_MNODE(larb17, SLAVE_LARB(17), 0, false, 0x0, MASTER_COMMON_PORT(0, 7)),
	DEFINE_MNODE(larb18, SLAVE_LARB(18), 0, false, 0x0, MASTER_COMMON_PORT(1, 5)),
	DEFINE_MNODE(larb19, SLAVE_LARB(19), 0, false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb20, SLAVE_LARB(20), 0, false, 0x0, MASTER_COMMON_PORT(0, 5)),
	DEFINE_MNODE(larb21, SLAVE_LARB(21), 0, true, 0x11, MASTER_COMMON_PORT(1, 6)),
	DEFINE_MNODE(larb22, SLAVE_LARB(22), 0, true, 0x1, MASTER_COMMON_PORT(0, 6)),
	DEFINE_MNODE(larb23, SLAVE_LARB(23), 0, false, 0x1, MASTER_COMMON_PORT(0, 8)),
	DEFINE_MNODE(disp_postmask0,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_POSTMASK0), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(mdp_rdma4,
		MASTER_LARB_PORT(M4U_PORT_L0_MDP_RDMA4), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(ovl_rdma0_hdr,
		MASTER_LARB_PORT(M4U_PORT_L0_OVL_RDMA0_HDR), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(ovl_2L_rdma1_hdr,
		MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA1_HDR), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(ovl_2L_rdma3_hdr,
		MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA3_HDR), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(ovl_rdma0,
		MASTER_LARB_PORT(M4U_PORT_L0_OVL_RDMA0), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(ovl_2L_rdma1,
		MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA1), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(ovl_2L_rdma3,
		MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA3), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(ovl_rdma1_sysram,
		MASTER_LARB_PORT(M4U_PORT_L0_OVL_RDMA1_SYSRAM), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(ovl_2L_rdma0_sysram,
		MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA0_SYSRAM), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(ovl_2L_rdma2_sysram,
		MASTER_LARB_PORT(M4U_PORT_L0_OVL_2L_RDMA2_SYSRAM), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_wdma0,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_WDMA0), 9, true, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_rdma0,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_RDMA0), 8, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_ufbc_wdma0,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_UFBC_WDMA0), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_fake0,
		MASTER_LARB_PORT(M4U_PORT_L0_DISP_FAKE0), 7, false, 0x1, SLAVE_LARB(0)),
	DEFINE_MNODE(disp_postmask1,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_POSTMASK1), 8, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(mdp_rdma5,
		MASTER_LARB_PORT(M4U_PORT_L1_MDP_RDMA5), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(ovl_rdma1_hdr,
		MASTER_LARB_PORT(M4U_PORT_L1_OVL_RDMA1_HDR), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(ovl_2L_rdma0_hdr,
		MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA0_HDR), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(ovl_2L_rdma2_hdr,
		MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA2_HDR), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(ovl_rdma1,
		MASTER_LARB_PORT(M4U_PORT_L1_OVL_RDMA1), 8, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(ovl_2L_rdma0,
		MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA0), 8, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(ovl_2L_rdma2,
		MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA2), 8, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(ovl_rdma0_sysram,
		MASTER_LARB_PORT(M4U_PORT_L1_OVL_RDMA0_SYSRAM), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(ovl_2L_rdma1_sysram,
		MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA1_SYSRAM), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(ovl_2L_rdma3_sysram,
		MASTER_LARB_PORT(M4U_PORT_L1_OVL_2L_RDMA3_SYSRAM), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_wdma1,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_WDMA1), 9, true, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_rdma1,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_RDMA1), 8, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_ufbc_wdma1,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_UFBC_WDMA1), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(disp_fake1,
		MASTER_LARB_PORT(M4U_PORT_L1_DISP_FAKE1), 7, false, 0x2, SLAVE_LARB(1)),
	DEFINE_MNODE(mdp_rdma0,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA0), 7, false, 0x11, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdma2,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_RDMA2), 7, false, 0x11, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot0,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_WROT0), 8, true, 0x11, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_wrot2,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_WROT2), 8, true, 0x11, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_filmgrain0,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_FILMGRAIN0), 8, false, 0x11, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_fake0,
		MASTER_LARB_PORT(M4U_PORT_L2_MDP_FAKE0), 8, false, 0x11, SLAVE_LARB(2)),
	DEFINE_MNODE(mdp_rdma1,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA1), 7, false, 0x12, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_rdma3,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_RDMA3), 7, false, 0x12, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot1,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_WROT1), 8, true, 0x12, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_wrot3,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_WROT3), 8, true, 0x12, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_flimgrain1,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_FILMGRAIN1), 8, false, 0x12, SLAVE_LARB(3)),
	DEFINE_MNODE(mdp_fake1,
		MASTER_LARB_PORT(M4U_PORT_L3_MDP_FAKE1), 8, false, 0x12, SLAVE_LARB(3)),
	DEFINE_MNODE(hw_vdec_mc_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_MC_EXT_MDP), 6, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_ufo_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_UFO_EXT_MDP), 7, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_pp_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PP_EXT_MDP), 8, true, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_pred_rd_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PRED_RD_EXT_MDP), 7, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_pred_wr_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PRED_WR_EXT_MDP), 7, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_ppwrap_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_PPWRAP_EXT_MDP), 7, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_tile_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_TILE_EXT_MDP), 7, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_vld_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_VLD_EXT_MDP), 7, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_vld2_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_VLD2_EXT_MDP), 7, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_avc_mv_ext,
		MASTER_LARB_PORT(M4U_PORT_L4_VDEC_AVC_MV_EXT_MDP), 6, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_rg_ctrl_dma_ext,
	MASTER_LARB_PORT(M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT_MDP), 7, false, 0x12, SLAVE_LARB(4)),
	DEFINE_MNODE(hw_vdec_lat0_vld_ext,
		MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_VLD_EXT_DISP), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_vld2_ext,
	MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_VLD2_EXT_DISP), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_avc_mv_ext,
	MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_AVC_MV_EXT_DISP), 6, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_pred_rd_ext,
	MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_PRED_RD_EXT_DISP), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_tile_ext,
	MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_TILE_EXT_DISP), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_wdma_ext,
		MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_WDMA_EXT_DISP), 8, true, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_lat0_rg_ctrl_dma_ext,
	MASTER_LARB_PORT(M4U_PORT_L5_VDEC_LAT0_RG_CTRL_DMA_EXT_DISP), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(hw_vdec_ufo_enc_ext,
		MASTER_LARB_PORT(M4U_PORT_L5_VDEC_UFO_ENC_EXT_DISP), 7, false, 0x2, SLAVE_LARB(5)),
	DEFINE_MNODE(venc_rcpu,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_RCPU_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rec,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_REC_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_bsdma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_BSDMA_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sv_comv,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_SV_COMV_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rd_comv,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_RD_COMV_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_rdma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_NBM_RDMA_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_rdma_lite,
	MASTER_LARB_PORT(M4U_PORT_L7_VENC_NBM_RDMA_LITE_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_y_rdma,
		MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_Y_RDMA_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_c_rdma,
		MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_C_RDMA_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_q_table,
		MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_Q_TABLE_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgenc_bsdma,
		MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_BSDMA_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_wdma_0,
		MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_WDMA0_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_bsdma_0,
		MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_BSDMA0_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_wdma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_NBM_WDMA_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_nbm_wdma_lite,
	MASTER_LARB_PORT(M4U_PORT_L7_VENC_NBM_WDMA_LITE_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_luma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_CUR_LUMA_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_cur_chroma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_CUR_CHROMA_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_luma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_REF_LUMA_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_ref_chroma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_REF_CHROMA_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_r_luma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_SUB_R_LUMA_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_sub_w_luma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_SUB_W_LUMA_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_fcs_nbm_rdma,
	MASTER_LARB_PORT(M4U_PORT_L7_VENC_FCS_NBM_RDMA_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_fcs_nbm_wdma,
		MASTER_LARB_PORT(M4U_PORT_L7_VENC_FCS_NBM_WDMA_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_wdma_1,
		MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_WDMA1_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_bsdma_1,
		MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_BSDMA1_DISP), 7, false, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_huff_offset_1,
	MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_HUFF_OFFSET1_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(jpgdec_huff_offset_0,
	MASTER_LARB_PORT(M4U_PORT_L7_JPGENC_HUFF_OFFSET0_DISP), 8, true, 0x11, SLAVE_LARB(7)),
	DEFINE_MNODE(venc_rcpu_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_RCPU_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_rec_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_REC_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_bsdma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_BSDMA_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sv_comv_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_SV_COMV_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_rd_comv_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_RD_COMV_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_rdma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_NBM_RDMA_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_rdma_lite_mdp,
	MASTER_LARB_PORT(M4U_PORT_L8_VENC_NBM_RDMA_LITE_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_y_rdma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_Y_RDMA_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_c_rdma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_C_RDMA_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_q_table_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_Q_TABLE_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgenc_bsdma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_BSDMA_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_wdma_0_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_WDMA0_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_bsdma_0_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_BSDMA0_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_wdma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_NBM_WDMA_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_nbm_wdma_lite_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_NBM_WDMA_LITE_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_cur_luma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_CUR_LUMA_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_cur_chroma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_CUR_CHROMA_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ref_luma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_REF_LUMA_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_ref_chroma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_REF_CHROMA_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sub_r_luma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_SUB_R_LUMA_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_sub_w_luma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_SUB_W_LUMA_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_fcs_nbm_rdma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_FCS_NBM_RDMA_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(venc_fcs_nbm_wdma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_VENC_FCS_NBM_WDMA_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_wdma_1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_WDMA1_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_bsdma_1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_BSDMA1_MDP), 7, false, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_huff_offset_1_mdp,
	MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_HUFF_OFFSET1_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(jpgdec_huff_offset_0_mdp,
	MASTER_LARB_PORT(M4U_PORT_L8_JPGENC_HUFF_OFFSET0_MDP), 8, true, 0x11, SLAVE_LARB(8)),
	DEFINE_MNODE(imgi_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGI_D1_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(imgbi_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMGBI_D1_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(dmgi_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_DMGI_D1_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(depi_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_DEPI_D1_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(lce_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_ICE_D1_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(smti_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTI_D1_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(smto_d2_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTO_D2_MDP), 8, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(smto_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTO_D1_MDP), 8, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(crzo_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_CRZO_D1_MDP), 8, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(img3o_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_IMG3O_D1_MDP), 8, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(vipi_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_VIPI_D1_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(smti_d5_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_SMTI_D5_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(timgo_d1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_TIMGO_D1_MDP), 8, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(ufbc_w0_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_UFBC_W0_MDP), 9, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(ufbc_r0_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_UFBC_R0_MDP), 8, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(wpe_rdma1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_WPE_RDMA1_MDP), 6, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(wpe_rdma0_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_WPE_RDMA0_MDP), 6, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(wpe_wdma_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_WPE_WDMA_MDP), 7, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(mfb_rdma0_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA0_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(mfb_rdma1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA1_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(mfb_rdma2_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA2_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(mfb_rdma3_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA3_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(mfb_rdma4_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA4_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(mfb_rdma5_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_RDMA5_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(mfb_wdma0_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_WDMA0_MDP), 8, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(mfb_wdma1_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_MFB_WDMA1_MDP), 8, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(reserve6_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_RESERVE6_MDP), 8, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(reserve7_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_RESERVE7_MDP), 8, true, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(reserve8_mdp,
		MASTER_LARB_PORT(M4U_PORT_L9_IMG_RESERVE8_MDP), 7, false, 0x12, SLAVE_LARB(9)),
	DEFINE_MNODE(imgi_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_IMGI_D1_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(imgbi_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_IMGBI_D1_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(dmgi_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_DMGI_D1_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(depi_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_DEPI_D1_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(lce_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_ICE_D1_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(smti_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_SMTI_D1_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(smto_d2,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_SMTO_D2_DISP), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(smto_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_SMTO_D1_DISP), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(crzo_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_CRZO_D1_DISP), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(img3o_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_IMG3O_D1_DISP), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(vipi_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_VIPI_D1_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(smti_d5,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_SMTI_D5_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(timgo_d1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_TIMGO_D1_DISP), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(ufbc_w0,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_UFBC_W0_DISP), 9, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(ufbc_r0,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_UFBC_R0_DISP), 8, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(wpe_rdma1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_RDMA1_DISP), 6, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(wpe_rdma0,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_RDMA0_DISP), 6, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(wpe_wdma,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_WPE_WDMA_DISP), 7, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(mfb_rdma0,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA0_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(mfb_rdma1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA1_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(mfb_rdma2,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA2_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(mfb_rdma3,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA3_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(mfb_rdma4,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA4_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(mfb_rdma5,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_RDMA5_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(mfb_wdma0,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_WDMA0_DISP), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(mfb_wdma1,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_MFB_WDMA1_DISP), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(reserve6,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_RESERVE6_DISP), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(reserve7,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_RESERVE7_DISP), 8, true, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(reserve8,
		MASTER_LARB_PORT(M4U_PORT_L11_IMG_RESERVE8_DISP), 7, false, 0x2, SLAVE_LARB(11)),
	DEFINE_MNODE(mrawi,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_MRAWI_MDP), 7, false, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(mrawo_0,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_MRAWO0_MDP), 8, true, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(mrawo_1,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_MRAWO1_MDP), 8, true, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_1,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_CAMSV1_MDP), 8, true, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_2,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_CAMSV2_MDP), 8, true, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_3,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_CAMSV3_MDP), 8, true, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_4,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_CAMSV4_MDP), 8, true, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_5,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_CAMSV5_MDP), 8, true, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(camsv_6,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_CAMSV6_MDP), 8, true, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(ccui,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_CCUI_MDP), 7, false, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(ccuo,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_CCUO_MDP), 8, true, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(fake,
		MASTER_LARB_PORT(M4U_PORT_L13_CAM_FAKE_MDP), 7, false, 0x11, SLAVE_LARB(13)),
	DEFINE_MNODE(mrawi,
		MASTER_LARB_PORT(M4U_PORT_L14_CAM_MRAWI_DISP), 7, false, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(mrawo_0,
		MASTER_LARB_PORT(M4U_PORT_L14_CAM_MRAWO0_DISP), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(mrawo_1,
		MASTER_LARB_PORT(M4U_PORT_L14_CAM_MRAWO1_DISP), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(camsv_0,
		MASTER_LARB_PORT(M4U_PORT_L14_CAM_CAMSV0_DISP), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(ccui,
		MASTER_LARB_PORT(M4U_PORT_L14_CAM_CCUI_DISP), 7, false, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(ccuo,
		MASTER_LARB_PORT(M4U_PORT_L14_CAM_CCUO_DISP), 8, true, 0x1, SLAVE_LARB(14)),
	DEFINE_MNODE(imgo_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_IMGO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(rrzo_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_RRZO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(cqi_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_CQI_R1_A_MDP), 7, false, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(bpci_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_BPCI_R1_A_MDP), 7, false, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(yuvo_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_YUVO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(ufdi_r2_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_UFDI_R2_A_MDP), 7, false, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r2_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_RAWI_R2_A_MDP), 7, false, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(rawi_r3_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_RAWI_R3_A_MDP), 7, false, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(aao_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_AAO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(afo_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_AFO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(flko_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_FLKO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(lceso_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_LCESO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(crzo_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_CRZO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(ltmso_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_LTMSO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(rsso_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_RSSO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(aaho_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_AAHO_R1_A_MDP), 8, true, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(lsci_r1_a,
		MASTER_LARB_PORT(M4U_PORT_L16_CAM_LSCI_R1_A_MDP), 7, false, 0x12, SLAVE_LARB(16)),
	DEFINE_MNODE(imgo_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_IMGO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(rrzo_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_RRZO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(cqi_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_CQI_R1_B_DISP), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(bpci_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_BPCI_R1_B_DISP), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(yuvo_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_YUVO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(ufdi_r2_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_UFDI_R2_B_DISP), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(rawi_r2_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_RAWI_R2_B_DISP), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(rawi_r3_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_RAWI_R3_B_DISP), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(aao_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_AAO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(afo_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_AFO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(flko_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_FLKO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(lceso_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_LCESO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(crzo_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_CRZO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(ltmso_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_LTMSO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(rsso_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_RSSO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(aaho_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_AAHO_R1_B_DISP), 8, true, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(lsci_r1_b,
		MASTER_LARB_PORT(M4U_PORT_L17_CAM_LSCI_R1_B_DISP), 7, false, 0x2, SLAVE_LARB(17)),
	DEFINE_MNODE(imgo_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_IMGO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(rrzo_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_RRZO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(cqi_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_CQI_R1_C_MDP), 7, false, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(bpci_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_BPCI_R1_C_MDP), 7, false, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(yuvo_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_YUVO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(ufdi_r2_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_UFDI_R2_C_MDP), 7, false, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(rawi_r2_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_RAWI_R2_C_MDP), 7, false, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(rawi_r3_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_RAWI_R3_C_MDP), 7, false, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(aao_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_AAO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(afo_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_AFO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(flko_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_FLKO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(lceso_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_LCESO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(crzo_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_CRZO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(ltmso_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_LTMSO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(rsso_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_RSSO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(aaho_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_AAHO_R1_C_MDP), 8, true, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(lsci_r1_c,
		MASTER_LARB_PORT(M4U_PORT_L18_CAM_LSCI_R1_C_MDP), 7, false, 0x12, SLAVE_LARB(18)),
	DEFINE_MNODE(dvs_rdma,
		MASTER_LARB_PORT(M4U_PORT_L19_IPE_DVS_RDMA_DISP), 7, false, 0x2, SLAVE_LARB(19)),
	DEFINE_MNODE(dvs_wdma,
		MASTER_LARB_PORT(M4U_PORT_L19_IPE_DVS_WDMA_DISP), 8, true, 0x2, SLAVE_LARB(19)),
	DEFINE_MNODE(dvp_rdma,
		MASTER_LARB_PORT(M4U_PORT_L19_IPE_DVP_RDMA_DISP), 7, false, 0x2, SLAVE_LARB(19)),
	DEFINE_MNODE(dvp_wdma,
		MASTER_LARB_PORT(M4U_PORT_L19_IPE_DVP_WDMA_DISP), 8, true, 0x2, SLAVE_LARB(19)),
	DEFINE_MNODE(fdvt_rda,
		MASTER_LARB_PORT(M4U_PORT_L20_IPE_FDVT_RDA_DISP), 7, false, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(fdvt_rdb,
		MASTER_LARB_PORT(M4U_PORT_L20_IPE_FDVT_RDB_DISP), 7, false, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(fdvt_wra,
		MASTER_LARB_PORT(M4U_PORT_L20_IPE_FDVT_WRA_DISP), 8, true, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(fdvt_wrb,
		MASTER_LARB_PORT(M4U_PORT_L20_IPE_FDVT_WRB_DISP), 8, true, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(rsc_rdma0,
		MASTER_LARB_PORT(M4U_PORT_L20_IPE_RSC_RDMA0_DISP), 6, false, 0x2, SLAVE_LARB(20)),
	DEFINE_MNODE(rsc_wdma,
		MASTER_LARB_PORT(M4U_PORT_L20_IPE_RSC_WDMA_DISP), 7, true, 0x2, SLAVE_LARB(20)),
};
static const char * const comm_muxes_mt6893[] = { "mm", "mdp" };
static const char * const comm_icc_path_names_mt6893[] = { "icc-bw", "icc-bw" };
static const char * const comm_icc_hrt_path_names_mt6893[] = { "icc-hrt-bw", "icc-hrt-bw" };
static const struct mtk_mmqos_desc mmqos_desc_mt6893 = {
	.nodes = node_descs_mt6893,
	.num_nodes = ARRAY_SIZE(node_descs_mt6893),
	.comm_muxes = comm_muxes_mt6893,
	.comm_icc_path_names = comm_icc_path_names_mt6893,
	.comm_icc_hrt_path_names = comm_icc_hrt_path_names_mt6893,
	.max_ratio = 40,
	.hrt_LPDDR4 = {
		.hrt_bw = {3344, 0, 0},
		.hrt_total_bw = 14932, /* Todo: Use DRAMC API */
		.md_speech_bw = { 3844, 3344},
		.hrt_ratio = {1000, 1000, 1000, 1000},
		.blocking = true,
		.emi_ratio = 1000,
	},
	.comm_port_channels = {
		{ 0x1, 0x2, 0x2, 0x1, 0x2, 0x2, 0x1, 0x2, 0x3 },
		{ 0x1, 0x2, 0x2, 0x1, 0x2, 0x2, 0x1, 0x2, 0x3 }
	},
	.comm_port_hrt_types = {
		{ HRT_MAX_BWL, HRT_MAX_BWL, HRT_NONE, HRT_NONE, HRT_NONE,
			HRT_NONE, HRT_CAM, HRT_CAM, HRT_DISP },
		{ HRT_NONE, HRT_NONE, HRT_NONE, HRT_NONE, HRT_NONE,
			HRT_CAM, HRT_CAM, HRT_CAM, HRT_NONE },
	},
};
static const struct of_device_id mtk_mmqos_mt6893_of_ids[] = {
	{
		.compatible = "mediatek,mt6893-mmqos",
		.data = &mmqos_desc_mt6893,
	},
	{}
};
MODULE_DEVICE_TABLE(of, mtk_mmqos_mt6893_of_ids);
static struct platform_driver mtk_mmqos_mt6893_driver = {
	.probe = mtk_mmqos_probe,
	.remove = mtk_mmqos_remove,
	.driver = {
		.name = "mtk-mt6893-mmqos",
		.of_match_table = mtk_mmqos_mt6893_of_ids,
	},
};
module_platform_driver(mtk_mmqos_mt6893_driver);
MODULE_LICENSE("GPL v2");


