// Seed: 2118098908
`define pp_8 0
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7
);
  reg   id_8;
  logic id_9;
  always @(1'b0 or posedge id_1) begin
    if (id_2)
      if (1) id_8 <= id_7;
      else begin
        id_4 = 1;
      end
  end
  type_16(
      1, id_4, id_2
  );
  assign id_0 = 1'b0;
  logic id_10;
endmodule
