Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 00:54:04 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_39_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 Delay1No17_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 1.067ns (31.199%)  route 2.353ns (68.801%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.847ns = ( 5.847 - 4.000 ) 
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.338ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.309ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=8983, routed)        1.395     2.346    Delay1No17_instance/clk_IBUF_BUFG
    SLICE_X132Y465       FDCE                                         r  Delay1No17_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y465       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.425 r  Delay1No17_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.557     2.982    Delay1No16_instance/Y_reg[33]_0[18]
    SLICE_X126Y456       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.107 r  Delay1No16_instance/geqOp_carry__0_i_15__3/O
                         net (fo=1, routed)           0.016     3.123    Sum11_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X126Y456       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.313 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.339    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y457       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.391 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.421     3.812    Delay1No16_instance/CO[0]
    SLICE_X127Y459       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     3.948 f  Delay1No16_instance/shiftedFracY_d1[32]_i_16__3/O
                         net (fo=2, routed)           0.262     4.210    Delay1No16_instance/Sum11_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X127Y459       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.261 f  Delay1No16_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.106     4.367    Delay1No16_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X127Y458       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     4.457 r  Delay1No16_instance/shiftedFracY_d1[49]_i_7__3/O
                         net (fo=32, routed)          0.449     4.906    Delay1No17_instance/Y_reg[23]_0
    SLICE_X122Y455       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     5.054 r  Delay1No17_instance/shiftedFracY_d1[8]_i_2__3/O
                         net (fo=4, routed)           0.246     5.300    Delay1No17_instance/Sum11_1_impl_instance/level2[9]
    SLICE_X125Y458       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     5.397 r  Delay1No17_instance/shiftedFracY_d1[32]_i_4__3/O
                         net (fo=2, routed)           0.198     5.595    Delay1No16_instance/Y_reg[26]_0[9]
    SLICE_X122Y457       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.694 r  Delay1No16_instance/shiftedFracY_d1[16]_i_1__3/O
                         net (fo=1, routed)           0.072     5.766    Sum11_1_impl_instance/FPAddSubOp_instance/D[5]
    SLICE_X122Y457       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=8983, routed)        1.187     5.847    Sum11_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y457       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.370     6.217    
                         clock uncertainty           -0.035     6.182    
    SLICE_X122Y457       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.207    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -5.766    
  -------------------------------------------------------------------
                         slack                                  0.441    




