{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423759777243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423759777255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 12 10:49:36 2015 " "Processing started: Thu Feb 12 10:49:36 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423759777255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423759777255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CRA -c Bit-Serial_Logic_Processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CRA -c Bit-Serial_Logic_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423759777256 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bit-Serial_Logic_Processor_7_1200mv_85c_slow.svo C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/ simulation " "Generated file Bit-Serial_Logic_Processor_7_1200mv_85c_slow.svo in folder \"C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423759778892 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bit-Serial_Logic_Processor_7_1200mv_0c_slow.svo C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/ simulation " "Generated file Bit-Serial_Logic_Processor_7_1200mv_0c_slow.svo in folder \"C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423759778971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bit-Serial_Logic_Processor_min_1200mv_0c_fast.svo C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/ simulation " "Generated file Bit-Serial_Logic_Processor_min_1200mv_0c_fast.svo in folder \"C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423759779069 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bit-Serial_Logic_Processor.svo C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/ simulation " "Generated file Bit-Serial_Logic_Processor.svo in folder \"C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423759779159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bit-Serial_Logic_Processor_7_1200mv_85c_v_slow.sdo C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/ simulation " "Generated file Bit-Serial_Logic_Processor_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423759779224 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bit-Serial_Logic_Processor_7_1200mv_0c_v_slow.sdo C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/ simulation " "Generated file Bit-Serial_Logic_Processor_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423759779278 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bit-Serial_Logic_Processor_min_1200mv_0c_v_fast.sdo C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/ simulation " "Generated file Bit-Serial_Logic_Processor_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423759779334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bit-Serial_Logic_Processor_v.sdo C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/ simulation " "Generated file Bit-Serial_Logic_Processor_v.sdo in folder \"C:/Users/Andrew/Documents/Box Sync/UIUC/ECE385 Digital Systems Lab/Experiment_4/CRA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1423759779397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423759779544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 12 10:49:39 2015 " "Processing ended: Thu Feb 12 10:49:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423759779544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423759779544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423759779544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423759779544 ""}
