<stg><name>nms</name>


<trans_list>

<trans id="213" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="14" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="16" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="17" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="48" op_0_bw="64">
<![CDATA[
:5 %line_buf = alloca i64

]]></Node>
<StgValue><ssdm name="line_buf"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln24 = br void %memset.loop69

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
memset.loop69:0 %empty = phi i10, void, i10 %empty_21, void %memset.loop69.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop69:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop69:2 %exitcond8810 = icmp_eq  i10 %empty, i10

]]></Node>
<StgValue><ssdm name="exitcond8810"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop69:3 %empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
memset.loop69:4 %empty_21 = add i10 %empty, i10

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop69:5 %br_ln0 = br i1 %exitcond8810, void %memset.loop69.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="10">
<![CDATA[
memset.loop69.split:0 %empty_22 = trunc i10 %empty

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop69.split:3 %tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %empty, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
memset.loop69.split:4 %tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_1, i4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop69.split:5 %empty_23 = or i6 %tmp_4, i6

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop69.split:6 %empty_24 = icmp_ugt  i6 %tmp_4, i6 %empty_23

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
memset.loop69.split:7 %empty_25 = select i1 %empty_24, i6 %tmp_4, i6 %empty_23

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop69.split:9 %empty_27 = sub i6, i6 %empty_25

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="8">
<![CDATA[
memset.loop69.split:1 %p_cast10 = zext i8 %empty_22

]]></Node>
<StgValue><ssdm name="p_cast10"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop69.split:2 %line_buf_addr = getelementptr i48 %line_buf, i64, i64 %p_cast10

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
memset.loop69.split:8 %empty_26 = select i1 %empty_24, i6 %empty_23, i6 %tmp_4

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="48" op_0_bw="6">
<![CDATA[
memset.loop69.split:10 %empty_28 = zext i6 %empty_26

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="48" op_0_bw="6">
<![CDATA[
memset.loop69.split:11 %empty_29 = zext i6 %empty_27

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="48" op_0_bw="1" op_1_bw="48" op_2_bw="48">
<![CDATA[
memset.loop69.split:12 %empty_30 = select i1 %empty_24, i48, i48

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
memset.loop69.split:13 %empty_31 = shl i48, i48 %empty_28

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
memset.loop69.split:14 %empty_32 = lshr i48, i48 %empty_29

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
memset.loop69.split:15 %p_demorgan = and i48 %empty_31, i48 %empty_32

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
memset.loop69.split:16 %empty_33 = and i48 %empty_30, i48 %p_demorgan

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
memset.loop69.split:17 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
memset.loop69.split:18 %tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_1, i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="3">
<![CDATA[
memset.loop69.split:19 %empty_34 = zext i3 %tmp

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
memset.loop69.split:20 %mask = shl i6, i6 %empty_34

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="48" op_3_bw="6">
<![CDATA[
memset.loop69.split:21 %store_ln0 = store void @_ssdm_op_Write.bram.i48, i8 %line_buf_addr, i48 %empty_33, i6 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond8810" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
memset.loop69.split:22 %br_ln0 = br void %memset.loop69

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
memset.loop.preheader:0 %window_buf_0_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1_0"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
memset.loop.preheader:1 %window_buf_0_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_2_0"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
memset.loop.preheader:2 %window_buf_1_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1_0"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
memset.loop.preheader:3 %window_buf_1_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_2_0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
memset.loop.preheader:4 %window_buf_2_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1_0"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
memset.loop.preheader:5 %window_buf_2_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_2_0"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:6 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_35 = phi i4 %empty_37, void %memset.loop.split45, i4, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop:1 %phi_urem = phi i4 %idx_urem, void %memset.loop.split45, i4, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16">
<![CDATA[
memset.loop:2 %window_buf_0_1_0_load = load i16 %window_buf_0_1_0

]]></Node>
<StgValue><ssdm name="window_buf_0_1_0_load"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16">
<![CDATA[
memset.loop:3 %window_buf_0_2_0_load = load i16 %window_buf_0_2_0

]]></Node>
<StgValue><ssdm name="window_buf_0_2_0_load"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16">
<![CDATA[
memset.loop:4 %window_buf_1_1_0_load = load i16 %window_buf_1_1_0

]]></Node>
<StgValue><ssdm name="window_buf_1_1_0_load"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16">
<![CDATA[
memset.loop:5 %window_buf_1_2_0_load = load i16 %window_buf_1_2_0

]]></Node>
<StgValue><ssdm name="window_buf_1_2_0_load"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16">
<![CDATA[
memset.loop:6 %window_buf_2_1_0_load = load i16 %window_buf_2_1_0

]]></Node>
<StgValue><ssdm name="window_buf_2_1_0_load"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16">
<![CDATA[
memset.loop:7 %window_buf_2_2_0_load = load i16 %window_buf_2_2_0

]]></Node>
<StgValue><ssdm name="window_buf_2_2_0_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:9 %exitcond879 = icmp_eq  i4 %empty_35, i4

]]></Node>
<StgValue><ssdm name="exitcond879"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:10 %empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:11 %empty_37 = add i4 %empty_35, i4

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:12 %br_ln0 = br i1 %exitcond879, void %memset.loop.split, void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
memset.loop.split:0 %tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_35, i1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="5">
<![CDATA[
memset.loop.split:1 %tmp_6_cast = zext i5 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop.split:2 %mul = mul i11, i11 %tmp_6_cast

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split:3 %p_t = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul, i32, i32

]]></Node>
<StgValue><ssdm name="p_t"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="4">
<![CDATA[
memset.loop.split:4 %empty_38 = trunc i4 %phi_urem

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
memset.loop.split:5 %switch_ln0 = switch i2 %p_t, void %branch2, i2, void %branch0, i2, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch1:0 %switch_ln0 = switch i2 %empty_38, void %branch8, i2, void %memset.loop.split45, i2, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln0 = store i16, i16 %window_buf_1_1_0, i16 %window_buf_1_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln0 = br void %memset.loop.split45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_38" val="!0"/>
<literal name="empty_38" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln0 = store i16, i16 %window_buf_1_2_0, i16 %window_buf_1_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="1"/>
<literal name="empty_38" val="!0"/>
<literal name="empty_38" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln0 = br void %memset.loop.split45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch0:0 %switch_ln0 = switch i2 %empty_38, void %branch5, i2, void %memset.loop.split45, i2, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln0 = store i16, i16 %window_buf_0_1_0, i16 %window_buf_0_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln0 = br void %memset.loop.split45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_38" val="!0"/>
<literal name="empty_38" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln0 = store i16, i16 %window_buf_0_2_0, i16 %window_buf_0_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="0"/>
<literal name="empty_38" val="!0"/>
<literal name="empty_38" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln0 = br void %memset.loop.split45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch2:0 %switch_ln0 = switch i2 %empty_38, void %branch11, i2, void %memset.loop.split45, i2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln0 = store i16, i16 %window_buf_2_1_0, i16 %window_buf_2_1_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln0 = br void %memset.loop.split45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_38" val="!0"/>
<literal name="empty_38" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln0 = store i16, i16 %window_buf_2_2_0, i16 %window_buf_2_2_0_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
<literal name="p_t" val="!0"/>
<literal name="p_t" val="!1"/>
<literal name="empty_38" val="!0"/>
<literal name="empty_38" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln0 = br void %memset.loop.split45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.split45:0 %next_urem = add i4 %phi_urem, i4

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.split45:1 %empty_39 = icmp_ult  i4 %next_urem, i4

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
memset.loop.split45:2 %idx_urem = select i1 %empty_39, i4 %next_urem, i4

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond879" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split45:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32">
<![CDATA[
split.preheader:0 %window_buf_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
split.preheader:1 %window_buf_0_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="32">
<![CDATA[
split.preheader:2 %window_buf_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="32">
<![CDATA[
split.preheader:3 %window_buf_1_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1_1"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="32">
<![CDATA[
split.preheader:4 %window_buf_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="32">
<![CDATA[
split.preheader:5 %window_buf_2_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split.preheader:6 %store_ln31 = store i16 %window_buf_2_2_0_load, i16 %window_buf_2_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split.preheader:7 %store_ln31 = store i16 %window_buf_2_1_0_load, i16 %window_buf_2_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split.preheader:8 %store_ln31 = store i16 %window_buf_1_2_0_load, i16 %window_buf_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split.preheader:9 %store_ln31 = store i16 %window_buf_1_1_0_load, i16 %window_buf_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split.preheader:10 %store_ln31 = store i16 %window_buf_0_2_0_load, i16 %window_buf_0_1_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
split.preheader:11 %store_ln31 = store i16 %window_buf_0_1_0_load, i16 %window_buf_0_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
split.preheader:12 %br_ln31 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
split:0 %yi = phi i9 %add_ln31, void, i9, void %split.preheader

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:1 %icmp_ln31 = icmp_eq  i9 %yi, i9

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:2 %empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split:3 %add_ln31 = add i9 %yi, i9

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:4 %br_ln31 = br i1 %icmp_ln31, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="9">
<![CDATA[
.split7:1 %trunc_ln45 = trunc i9 %yi

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split7:2 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln45, i8

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7:3 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %yi, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split7:4 %icmp = icmp_eq  i7 %tmp_2, i7

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split7:5 %cmp100_not = icmp_ugt  i9 %yi, i9

]]></Node>
<StgValue><ssdm name="cmp100_not"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7:6 %or_ln90_1 = or i1 %icmp, i1 %cmp100_not

]]></Node>
<StgValue><ssdm name="or_ln90_1"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.split7:7 %br_ln32 = br void

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0">
<![CDATA[
:0 %ret_ln99 = ret

]]></Node>
<StgValue><ssdm name="ret_ln99"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0 %xi = phi i9, void %.split7, i9 %add_ln32, void %bb98._crit_edge

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="9">
<![CDATA[
:4 %zext_ln32 = zext i9 %xi

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="9">
<![CDATA[
:5 %trunc_ln32 = trunc i9 %xi

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %icmp_ln32 = icmp_eq  i9 %xi, i9

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln32 = br i1 %icmp_ln32, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:5 %line_buf_addr_1 = getelementptr i48 %line_buf, i64, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="line_buf_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="48" op_0_bw="8">
<![CDATA[
.split5:6 %line_buf_load = load i8 %line_buf_addr_1

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split5:13 %add_ln45_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln45, i8 %trunc_ln32

]]></Node>
<StgValue><ssdm name="add_ln45_1"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="16">
<![CDATA[
.split5:14 %zext_ln45 = zext i16 %add_ln45_1

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:15 %data_addr = getelementptr i16 %data, i64, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
.split5:16 %data_load = load i16 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="9">
<![CDATA[
:6 %zext_ln32_1 = zext i9 %xi

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9 %add_ln32 = add i9, i9 %xi

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="48" op_0_bw="8">
<![CDATA[
.split5:6 %line_buf_load = load i8 %line_buf_addr_1

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:7 %tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split5:11 %add_ln45 = add i16 %shl_ln, i16 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
.split5:16 %data_load = load i16 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb98._crit_edge:1 %tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %xi, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb98._crit_edge:2 %icmp_ln90 = icmp_eq  i7 %tmp_7, i7

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb98._crit_edge:3 %icmp_ln90_1 = icmp_ugt  i9 %xi, i9

]]></Node>
<StgValue><ssdm name="icmp_ln90_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="48" op_0_bw="32">
<![CDATA[
.split5:8 %zext_ln42 = zext i32 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="48" op_3_bw="6" op_4_bw="0">
<![CDATA[
.split5:10 %store_ln42 = store void @_ssdm_op_Write.bram.i48, i8 %line_buf_addr_1, i48 %zext_ln42, i6, i48 %line_buf_load

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="8">
<![CDATA[
.split5:17 %zext_ln45_2 = zext i8 %trunc_ln32

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:18 %line_buf_addr_2 = getelementptr i48 %line_buf, i64, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="line_buf_addr_2"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="32">
<![CDATA[
.split5:19 %tmp_5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %data_load, i32

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="48" op_3_bw="6" op_4_bw="0">
<![CDATA[
.split5:21 %store_ln45 = store void @_ssdm_op_Write.bram.i48, i8 %line_buf_addr_2, i48 %tmp_5, i6, void %store_ln42

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">
</state>

<state id="13" st_id="13">

<operation id="152" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="48" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split5:28 %line_buf_load_1 = load i8 %line_buf_addr_1, void %store_ln45

]]></Node>
<StgValue><ssdm name="line_buf_load_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1 %window_buf_0_1_2 = load i16 %window_buf_0_1_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_0_1_2"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2 %window_buf_1_1_2 = load i16 %window_buf_1_1_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_1_1_2"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:3 %window_buf_2_1_2 = load i16 %window_buf_2_1_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_2_1_2"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:8 %empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split5:0 %window_buf_0_1_load = load i16 %window_buf_0_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_0_1_load"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split5:1 %window_buf_1_1_load = load i16 %window_buf_1_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_1_1_load"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split5:2 %window_buf_2_1_load = load i16 %window_buf_2_1, void %store_ln31

]]></Node>
<StgValue><ssdm name="window_buf_2_1_load"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="16">
<![CDATA[
.split5:22 %trunc_ln50 = trunc i16 %window_buf_0_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="16">
<![CDATA[
.split5:23 %trunc_ln50_1 = trunc i16 %window_buf_1_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="16">
<![CDATA[
.split5:24 %value_nms = trunc i16 %window_buf_1_1_2

]]></Node>
<StgValue><ssdm name="value_nms"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:25 %grad_nms = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %window_buf_1_1_2, i32, i32

]]></Node>
<StgValue><ssdm name="grad_nms"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="16">
<![CDATA[
.split5:26 %trunc_ln50_3 = trunc i16 %window_buf_2_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln50_3"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="16">
<![CDATA[
.split5:27 %trunc_ln50_4 = trunc i16 %window_buf_2_1_2

]]></Node>
<StgValue><ssdm name="trunc_ln50_4"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="48" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split5:28 %line_buf_load_1 = load i8 %line_buf_addr_1, void %store_ln45

]]></Node>
<StgValue><ssdm name="line_buf_load_1"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="48">
<![CDATA[
.split5:29 %trunc_ln55 = trunc i48 %line_buf_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="48">
<![CDATA[
.split5:30 %window_buf_0_2 = trunc i48 %line_buf_load_1

]]></Node>
<StgValue><ssdm name="window_buf_0_2"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="7" op_3_bw="7">
<![CDATA[
.split5:31 %trunc_ln55_3 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i7.i7, i48 %line_buf_load_1, i7, i7

]]></Node>
<StgValue><ssdm name="trunc_ln55_3"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:32 %window_buf_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %line_buf_load_1, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_1_2"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="7" op_3_bw="7">
<![CDATA[
.split5:33 %trunc_ln55_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i7.i7, i48 %line_buf_load_1, i7, i7

]]></Node>
<StgValue><ssdm name="trunc_ln55_2"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:34 %window_buf_2_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %line_buf_load_1, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_2_2"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
.split5:35 %switch_ln61 = switch i8 %grad_nms, void %bb98._crit_edge, i8, void %bb91, i8, void %bb93, i8, void %bb95, i8, void %bb97

]]></Node>
<StgValue><ssdm name="switch_ln61"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb97:0 %icmp_ln83 = icmp_ult  i8 %value_nms, i8 %trunc_ln50_3

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb97:1 %icmp_ln84 = icmp_ult  i8 %value_nms, i8 %trunc_ln55

]]></Node>
<StgValue><ssdm name="icmp_ln84"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb95:0 %icmp_ln76 = icmp_ult  i8 %value_nms, i8 %trunc_ln55

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb95:1 %icmp_ln77 = icmp_ult  i8 %value_nms, i8 %trunc_ln50_4

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb93:0 %icmp_ln69 = icmp_ult  i8 %value_nms, i8 %trunc_ln50

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb93:1 %icmp_ln70 = icmp_ult  i8 %value_nms, i8 %trunc_ln55_2

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb91:0 %icmp_ln62 = icmp_ult  i8 %value_nms, i8 %trunc_ln50_1

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb91:1 %icmp_ln63 = icmp_ult  i8 %value_nms, i8 %trunc_ln55_3

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb98._crit_edge:9 %store_ln55 = store i16 %window_buf_2_2, i16 %window_buf_2_1_1, void %store_ln31, i16 %window_buf_2_1_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb98._crit_edge:10 %store_ln50 = store i16 %window_buf_2_1_2, i16 %window_buf_2_1, void %store_ln31, i16 %window_buf_2_1_load

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb98._crit_edge:11 %store_ln55 = store i16 %window_buf_1_2, i16 %window_buf_1_1_1, void %store_ln31, i16 %window_buf_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb98._crit_edge:12 %store_ln50 = store i16 %window_buf_1_1_2, i16 %window_buf_1_1, void %store_ln31, i16 %window_buf_1_1_load

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb98._crit_edge:13 %store_ln55 = store i16 %window_buf_0_2, i16 %window_buf_0_1_1, void %store_ln31, i16 %window_buf_0_1_2

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb98._crit_edge:14 %store_ln0 = store i16 %window_buf_0_1_2, i16 %window_buf_0_1, void %store_ln31, i16 %window_buf_0_1_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="188" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb97:2 %or_ln83 = or i1 %icmp_ln83, i1 %icmp_ln84

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb97:3 %select_ln83 = select i1 %or_ln83, i8, i8 %value_nms

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="-121"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
bb97:4 %br_ln83 = br void %bb98._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb95:2 %or_ln76 = or i1 %icmp_ln76, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln76"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb95:3 %select_ln76 = select i1 %or_ln76, i8, i8 %value_nms

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="90"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
bb95:4 %br_ln76 = br void %bb98._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb93:2 %or_ln69 = or i1 %icmp_ln69, i1 %icmp_ln70

]]></Node>
<StgValue><ssdm name="or_ln69"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb93:3 %select_ln69 = select i1 %or_ln69, i8, i8 %value_nms

]]></Node>
<StgValue><ssdm name="select_ln69"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="45"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
bb93:4 %br_ln69 = br void %bb98._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb91:2 %or_ln62 = or i1 %icmp_ln62, i1 %icmp_ln63

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb91:3 %select_ln62 = select i1 %or_ln62, i8, i8 %value_nms

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
<literal name="grad_nms" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
bb91:4 %br_ln62 = br void %bb98._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="200" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split5:3 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:4 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
.split5:9 %specbramwithbyteenable_ln42 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln42"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="16">
<![CDATA[
.split5:12 %zext_ln45_1 = zext i16 %add_ln45

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
.split5:20 %specbramwithbyteenable_ln45 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln45"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
bb98._crit_edge:0 %value_nms_1 = phi i8 %value_nms, void %.split5, i8 %select_ln62, void %bb91, i8 %select_ln69, void %bb93, i8 %select_ln76, void %bb95, i8 %select_ln83, void %bb97

]]></Node>
<StgValue><ssdm name="value_nms_1"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb98._crit_edge:4 %or_ln90 = or i1 %icmp_ln90_1, i1 %icmp_ln90

]]></Node>
<StgValue><ssdm name="or_ln90"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb98._crit_edge:5 %or_ln90_2 = or i1 %or_ln90_1, i1 %or_ln90

]]></Node>
<StgValue><ssdm name="or_ln90_2"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb98._crit_edge:6 %out_addr = getelementptr i8 %out_r, i64, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb98._crit_edge:7 %value_nms_2 = select i1 %or_ln90_2, i8, i8 %value_nms_1

]]></Node>
<StgValue><ssdm name="value_nms_2"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
bb98._crit_edge:8 %store_ln95 = store i8 %value_nms_2, i16 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
bb98._crit_edge:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
