"Cadence Directory" internal none /home/t3rampal/ECE637/cadence/.cadence/
"Current Directory" internal none /home/t3rampal/ECE637/cadence
"GUI Flow" internal none virtuoso6
"GUI Preset" internal none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/.preset.autosave
"Job Signature" internal none IPVS_1698613362_23446
"PVS Job Mode" internal none lvs
"Run Directory" internal none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs
"Technology Mapping File" internal none /CMC/kits/GPDK45/gpdk045_v_5_0/pvtech.lib
"Technology Name" internal none "gpdk045_pvs"
"Technology Rule File" internal none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/.technology.rul
"Technology RuleSet" internal none "default"
"PVS Version" internal none 19.12-s008
"Binary Name" internal none pvsgui
"PVS Build Date" internal none "Mon Jan 13 18:07:50 PST 2020"
"PVS Job Time" internal none 1698613364
"CDL Out Display Pin Information" internal none ENABLED
"CDL Out Stop List" internal text auCdl
"CDL Out View List" internal text auCdl schematic
"Control File" input text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/pvslvsctl
"DFII version" internal none 6.1.8.0
"Do not check rules files before run" internal none ENABLED
"Extracted Spice File" output text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.spi
"Input Layout" input none OA: proj2_1bit_fulladder proj2_schem_sized_5 layout
"Input Schematic" input none OA: proj2_1bit_fulladder proj2_schem_sized_5 schematic
"Intermediate GDSII File" output none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.gds
"Intermediate GDSII File creation Errors" output none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/PIPO1.LOG
"Intermediate OASIS File creation Errors" output none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/PIPO1.LOG
"Layout Cell Name" internal none proj2_schem_sized_5
"Layout ConvertPin" internal text geometryAndText
"Layout GDSII" input none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.gds
"Layout HierDepth" internal none 32
"Layout Library Name" internal none proj2_1bit_fulladder
"Layout MaxVertices" internal none 2048
"Layout NoConvertHalfWidthPath" input none nil
"Layout ReplaceBusBitChar" input none nil
"Layout Scale" internal none 0.0005
"Layout TechLib" internal none gpdk045
"Layout Top Cell" internal none proj2_schem_sized_5
"Layout View Name" internal none layout
"Output Layout Cellmap I" internal text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/lay_cellMap.txt
"PIPO Log I" log text  /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/PIPO1.LOG
"PIPO Output I" internal text  /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/PIPO1.OUT
"PIPO Setup File I" internal text  /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/pipo1.setup
"PVS Job Log" log text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/pvsuilvs.log
"PVS Job Mode" internal none lvs
"Quantus QRC Data" internal none ENABLED
"Rule File" input text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/.technology.rul
"Run Directory" internal none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs
"SI Log" log text  /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/SI.LOG
"SI OSS Directory" internal none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/
"SI Output" log text  /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/SI.OUT
"SI Setup File" internal text  /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/si.env
"Schematic Cell Name" internal none proj2_schem_sized_5
"Schematic Library Name" internal none proj2_1bit_fulladder
"Schematic Netlist" output text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.cdl
"Schematic Top Cell" internal none proj2_schem_sized_5
"Schematic View Name" internal none schematic
"Simulator Mode" internal none auCdl
"PVS Version" internal none 19.12-s008
"Binary Name" internal none pvsvirt
"PVS Build Date" internal none "Mon Jan 13 18:07:50 PST 2020"
"PVS Job Time" internal none 1698613370
"Comparison Report" output cls /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.rep.cls
"ERC Result" internal none EMPTY
"ERC Summary" output text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.sum
"Extracted Spice File" output text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.spi
"Extraction Report" output erc /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.rep
"Extraction Result" internal none CLEAN
"LVS Report Options" internal none -none
"Layout GDSII" input none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.gds
"Layout Top Cell" internal none proj2_schem_sized_5
"Mask SVDB Directory" internal none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/svdb
"PVS Job Mode" internal none lvs
"QRC Top Cell" internal none proj2_schem_sized_5
"Report MaxResults" internal none 1000
"Rule File" input text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/.technology.rul
"Run Directory" internal none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/
"SCONNECT RDB" output rdb /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/proj2_schem_sized_5.softchk
"Schematic Top Cell" internal none proj2_schem_sized_5
"UI Data" internal none ENABLED
"PVS Version" internal none 19.12-s008
"Binary Name" internal none pvs
"PVS Build Date" internal none "Mon Jan 13 18:07:50 PST 2020"
"PVS Job Time" internal none 1698613370
"Comparison Result" internal none MATCH
"LVS Run Name" internal none proj2_schem_sized_5.rep
"Run Directory" internal none /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/
"Schematic Netlist" input text /home/t3rampal/ECE637/cadence/proj2_1bit_fulladder/lvs/netlist
"UI Data" internal none ENABLED
"PVS Version" internal none 19.12-s008
"Binary Name" internal none pvsnvn
"PVS Build Date" internal none "Mon Jan 13 18:07:50 PST 2020"
"PVS Job Time" internal none 1698613372
