# Kintex7-GSI-SSRAM

This is a NBT(No Bus turn around) pipeline/flow through Synchronous SRAM example.

The SRAM chip is using the GSI 3V3 standard 36bit sram with 18 bit address 2 busrt address bit.

Here is one of the Vivado ILA capture.

![Alt text](image/ILA_data.png?raw=true "Title")


Have fun =] ~
