
teststm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000725c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007f0  08007400  08007400  00008400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bf0  08007bf0  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007bf0  08007bf0  00008bf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bf8  08007bf8  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bf8  08007bf8  00008bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bfc  08007bfc  00008bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007c00  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a08  200001d4  08007dd4  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002bdc  08007dd4  00009bdc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000098d5  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017df  00000000  00000000  00012ad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000808  00000000  00000000  000142b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000061c  00000000  00000000  00014ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000178ff  00000000  00000000  000150dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a1c0  00000000  00000000  0002c9db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093957  00000000  00000000  00036b9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ca4f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000032b4  00000000  00000000  000ca538  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000cd7ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080073e4 	.word	0x080073e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080073e4 	.word	0x080073e4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <__io_putchar>:
static bool     fft_ready = false; /* true khi  1024 mu  tnh DFT */

static void FFT_Compute(void);   /* prototype hm tnh DFT v in kt qu */

/* --------- Redirect printf v UART2 (dng cho debug + Serial Plotter) ----- */
int __io_putchar(int ch) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  uint8_t c = (uint8_t)ch;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Transmit(&huart2, &c, 1, HAL_MAX_DELAY);
 8000f56:	f107 010f 	add.w	r1, r7, #15
 8000f5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f5e:	2201      	movs	r2, #1
 8000f60:	4803      	ldr	r0, [pc, #12]	@ (8000f70 <__io_putchar+0x28>)
 8000f62:	f002 fb9d 	bl	80036a0 <HAL_UART_Transmit>
  return ch;
 8000f66:	687b      	ldr	r3, [r7, #4]
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	3710      	adds	r7, #16
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000238 	.word	0x20000238

08000f74 <main>:
int fputc(int ch, FILE *f) { return __io_putchar(ch); }

/* ===================================================================== */
int main(void)
{
 8000f74:	b590      	push	{r4, r7, lr}
 8000f76:	f5ad 7d0f 	sub.w	sp, sp, #572	@ 0x23c
 8000f7a:	af04      	add	r7, sp, #16
  HAL_Init();              /* Khi to HAL v SysTick (HAL_GetTick) */
 8000f7c:	f000 ff92 	bl	8001ea4 <HAL_Init>
  SystemClock_Config();    /* Cu hnh clock h thng 84 MHz */
 8000f80:	f000 fd42 	bl	8001a08 <SystemClock_Config>
  MX_GPIO_Init();          /* Khi to GPIO: PA5 (LED), PA0 (analog) */
 8000f84:	f000 fc40 	bl	8001808 <MX_GPIO_Init>
  MX_ADC1_Init();          /* Khi to ADC1 c knh PA0 */
 8000f88:	f000 fc76 	bl	8001878 <MX_ADC1_Init>
  MX_USART2_UART_Init();   /* Khi to UART2  in d liu */
 8000f8c:	f000 fcd8 	bl	8001940 <MX_USART2_UART_Init>

  /* Tt buffer chun ca printf  in ra ngay (khng b dn) */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000f90:	4bd2      	ldr	r3, [pc, #840]	@ (80012dc <main+0x368>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	6898      	ldr	r0, [r3, #8]
 8000f96:	2300      	movs	r3, #0
 8000f98:	2202      	movs	r2, #2
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	f003 fc68 	bl	8004870 <setvbuf>

  /* Bt u chuyn i ADC  ch  lin tc */
  if (HAL_ADC_Start(&hadc1) != HAL_OK) Error_Handler();
 8000fa0:	48cf      	ldr	r0, [pc, #828]	@ (80012e0 <main+0x36c>)
 8000fa2:	f001 f859 	bl	8002058 <HAL_ADC_Start>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <main+0x3c>
 8000fac:	f000 fd74 	bl	8001a98 <Error_Handler>
   * head     : v tr ghi tip theo trong buffer (vng trn).
   * count    : s mu hin c trong buffer (cha y th < BUF_CAP).
   * win_min/max: min/max ang theo di trong ca s 1 s.
   * =================================================================*/
  enum { BUF_CAP = (WIN_MS * PROCESS_FS_HZ) / 1000u + 4u }; /* 104 */
  uint16_t buf[BUF_CAP]; memset(buf, 0, sizeof(buf));
 8000fb0:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8000fb4:	22d0      	movs	r2, #208	@ 0xd0
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f003 fd50 	bl	8004a5e <memset>
  uint16_t head = 0, count = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	f8a7 3226 	strh.w	r3, [r7, #550]	@ 0x226
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	f8a7 3224 	strh.w	r3, [r7, #548]	@ 0x224
  uint16_t win_min = 0xFFFF, win_max = 0;
 8000fca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fce:	f8a7 3222 	strh.w	r3, [r7, #546]	@ 0x222
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	f8a7 3220 	strh.w	r3, [r7, #544]	@ 0x220

  /* Bin tm c ADC */
  uint32_t raw = 0;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
   * ma_buf : buffer trung bnh trt.
   * ma_head: v tr ghi mi trong ma_buf.
   * ma_cnt : s mu hin ang c (tng dn ti BUF_CAP).
   * ma     : gi tr trung bnh hin ti (nn DC).
   * =================================================================*/
  uint32_t ma_sum = 0;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
  uint16_t ma_buf[BUF_CAP]; memset(ma_buf, 0, sizeof(ma_buf));
 8000fe4:	f107 0310 	add.w	r3, r7, #16
 8000fe8:	22d0      	movs	r2, #208	@ 0xd0
 8000fea:	2100      	movs	r1, #0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f003 fd36 	bl	8004a5e <memset>
  uint16_t ma_head = 0, ma_cnt = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	f8a7 321a 	strh.w	r3, [r7, #538]	@ 0x21a
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f8a7 3218 	strh.w	r3, [r7, #536]	@ 0x218

  /* Low-pass IIR bc 1 (sau kh DC): y[n] = 0.85*y[n-1] + 0.15*x[n]
   * lp: tn hiu sau lc, lm mt nhiu cao tn.
   * Dng kiu int32_t v c th m/dng ( kh DC).
   */
  int32_t  lp = 0;
 8000ffe:	2300      	movs	r3, #0
 8001000:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
   * rr_buf     : buffer lu mt s khong RR  ly trung bnh.
   * rr_cnt     : s phn t hp l trong rr_buf.
   * rr_idx     : ch s vng trn  ghi RR mi.
   * bpm_show   : BPM trung bnh hin ti (hin th ra UART/plot).
   * ====================================================================*/
  uint32_t lastBeatMs = 0, prevBeatMs = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 800100a:	2300      	movs	r3, #0
 800100c:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
  uint32_t rr_buf[AVG_BPM_WINDOW] = {0};
 8001010:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8001014:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 8001018:	461a      	mov	r2, r3
 800101a:	2300      	movs	r3, #0
 800101c:	6013      	str	r3, [r2, #0]
 800101e:	6053      	str	r3, [r2, #4]
 8001020:	6093      	str	r3, [r2, #8]
 8001022:	60d3      	str	r3, [r2, #12]
  uint8_t  rr_cnt = 0, rr_idx = 0;
 8001024:	2300      	movs	r3, #0
 8001026:	f887 320b 	strb.w	r3, [r7, #523]	@ 0x20b
 800102a:	2300      	movs	r3, #0
 800102c:	f887 320a 	strb.w	r3, [r7, #522]	@ 0x20a
  uint32_t bpm_show = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204

  /* ================= Qun l LED & logging ============================
   * ledOffAt  : thi im tt LED (millis), 0 ngha l LED ang tt.
   * lastPrint : dng  in debug NH K (~10 Hz) ch khng phi mi mu.
   * ====================================================================*/
  uint32_t ledOffAt = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
  uint32_t lastPrint = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
   *                "cht" nh, trnh nhiu lt vt.
   * cand_peak  : gi tr nh tm thi (sig) trong pha WAIT_FALL.
   * cand_time  : thi im o c nh ln nht trong pha WAIT_FALL.
   * ====================================================================*/
  typedef enum { WAIT_RISE = 0, WAIT_FALL = 1 } det_state_t;
  det_state_t st = WAIT_RISE;
 8001042:	2300      	movs	r3, #0
 8001044:	f887 31fb 	strb.w	r3, [r7, #507]	@ 0x1fb
  int32_t     cand_peak = INT32_MIN;
 8001048:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800104c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t    cand_time = 0;
 8001050:	2300      	movs	r3, #0
 8001052:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0

  /* ================= Vng lp v hn (main loop) ===================== */
  while (1)
  {
    /* ---------- Mi vng chnh x l SAMPLES_PER_BATCH mu ---------- */
    for (uint32_t k = 0; k < SAMPLES_PER_BATCH; ++k) {
 8001056:	2300      	movs	r3, #0
 8001058:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 800105c:	e2b3      	b.n	80015c6 <main+0x652>
      /* 1. c 1 mu ADC (ADC ang chy lin tc) */
      if (HAL_ADC_PollForConversion(&hadc1, 1) == HAL_OK) {
 800105e:	2101      	movs	r1, #1
 8001060:	489f      	ldr	r0, [pc, #636]	@ (80012e0 <main+0x36c>)
 8001062:	f001 f8e0 	bl	8002226 <HAL_ADC_PollForConversion>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d109      	bne.n	8001080 <main+0x10c>
        raw = HAL_ADC_GetValue(&hadc1);           /* gi tr 0..4095 (12-bit) */
 800106c:	489c      	ldr	r0, [pc, #624]	@ (80012e0 <main+0x36c>)
 800106e:	f001 f965 	bl	800233c <HAL_ADC_GetValue>
 8001072:	f8c7 01d8 	str.w	r0, [r7, #472]	@ 0x1d8
        HAL_ADC_Start(&hadc1);
        continue;
      }

      /* 2. Kh DC bng trung bnh trt 1 giy trn "raw" */
      if (ma_cnt < BUF_CAP) ma_cnt++;             /* cha y th tng dn */
 8001076:	f8b7 3218 	ldrh.w	r3, [r7, #536]	@ 0x218
 800107a:	2b67      	cmp	r3, #103	@ 0x67
 800107c:	d80c      	bhi.n	8001098 <main+0x124>
 800107e:	e006      	b.n	800108e <main+0x11a>
        HAL_ADC_Stop(&hadc1);
 8001080:	4897      	ldr	r0, [pc, #604]	@ (80012e0 <main+0x36c>)
 8001082:	f001 f89d 	bl	80021c0 <HAL_ADC_Stop>
        HAL_ADC_Start(&hadc1);
 8001086:	4896      	ldr	r0, [pc, #600]	@ (80012e0 <main+0x36c>)
 8001088:	f000 ffe6 	bl	8002058 <HAL_ADC_Start>
        continue;
 800108c:	e296      	b.n	80015bc <main+0x648>
      if (ma_cnt < BUF_CAP) ma_cnt++;             /* cha y th tng dn */
 800108e:	f8b7 3218 	ldrh.w	r3, [r7, #536]	@ 0x218
 8001092:	3301      	adds	r3, #1
 8001094:	f8a7 3218 	strh.w	r3, [r7, #536]	@ 0x218
      ma_sum -= ma_buf[ma_head];                  /* tr mu c ra khi tng */
 8001098:	f8b7 221a 	ldrh.w	r2, [r7, #538]	@ 0x21a
 800109c:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80010a0:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80010a4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010a8:	461a      	mov	r2, r3
 80010aa:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 80010ae:	1a9b      	subs	r3, r3, r2
 80010b0:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
      ma_buf[ma_head] = (uint16_t)raw;            /* ghi mu mi */
 80010b4:	f8b7 221a 	ldrh.w	r2, [r7, #538]	@ 0x21a
 80010b8:	f8d7 31d8 	ldr.w	r3, [r7, #472]	@ 0x1d8
 80010bc:	b299      	uxth	r1, r3
 80010be:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80010c2:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80010c6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      ma_sum += ma_buf[ma_head];                  /* cng mu mi vo tng */
 80010ca:	f8b7 221a 	ldrh.w	r2, [r7, #538]	@ 0x21a
 80010ce:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80010d2:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 80010d6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010da:	461a      	mov	r2, r3
 80010dc:	f8d7 321c 	ldr.w	r3, [r7, #540]	@ 0x21c
 80010e0:	4413      	add	r3, r2
 80010e2:	f8c7 321c 	str.w	r3, [r7, #540]	@ 0x21c
      ma_head = (ma_head + 1) % BUF_CAP;          /* dch v tr ghi (vng trn) */
 80010e6:	f8b7 321a 	ldrh.w	r3, [r7, #538]	@ 0x21a
 80010ea:	3301      	adds	r3, #1
 80010ec:	4a7d      	ldr	r2, [pc, #500]	@ (80012e4 <main+0x370>)
 80010ee:	fb82 1203 	smull	r1, r2, r2, r3
 80010f2:	1151      	asrs	r1, r2, #5
 80010f4:	17da      	asrs	r2, r3, #31
 80010f6:	1a8a      	subs	r2, r1, r2
 80010f8:	2168      	movs	r1, #104	@ 0x68
 80010fa:	fb01 f202 	mul.w	r2, r1, r2
 80010fe:	1a9a      	subs	r2, r3, r2
 8001100:	4613      	mov	r3, r2
 8001102:	f8a7 321a 	strh.w	r3, [r7, #538]	@ 0x21a
      uint16_t ma = (uint16_t)(ma_sum / (ma_cnt ? ma_cnt : 1)); /* gi tr nn DC */
 8001106:	f8b7 3218 	ldrh.w	r3, [r7, #536]	@ 0x218
 800110a:	2b00      	cmp	r3, #0
 800110c:	d002      	beq.n	8001114 <main+0x1a0>
 800110e:	f8b7 3218 	ldrh.w	r3, [r7, #536]	@ 0x218
 8001112:	e000      	b.n	8001116 <main+0x1a2>
 8001114:	2301      	movs	r3, #1
 8001116:	f8d7 221c 	ldr.w	r2, [r7, #540]	@ 0x21c
 800111a:	fbb2 f3f3 	udiv	r3, r2, r3
 800111e:	f8a7 31d6 	strh.w	r3, [r7, #470]	@ 0x1d6

      /* x_dc: tn hiu  kh DC, ly raw - nn */
      int32_t x_dc = (int32_t)raw - (int32_t)ma;
 8001122:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001126:	f8b7 31d6 	ldrh.w	r3, [r7, #470]	@ 0x1d6
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0

      /* 3. Lc thng thp IIR bc 1  lm mt (gim nhiu cao tn) */
      lp = ( (85 * lp) + (15 * x_dc) ) / 100;
 8001130:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8001134:	4613      	mov	r3, r2
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	4413      	add	r3, r2
 800113a:	011a      	lsls	r2, r3, #4
 800113c:	1899      	adds	r1, r3, r2
 800113e:	f8d7 21d0 	ldr.w	r2, [r7, #464]	@ 0x1d0
 8001142:	4613      	mov	r3, r2
 8001144:	011b      	lsls	r3, r3, #4
 8001146:	1a9b      	subs	r3, r3, r2
 8001148:	440b      	add	r3, r1
 800114a:	4a67      	ldr	r2, [pc, #412]	@ (80012e8 <main+0x374>)
 800114c:	fb82 1203 	smull	r1, r2, r2, r3
 8001150:	1152      	asrs	r2, r2, #5
 8001152:	17db      	asrs	r3, r3, #31
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
      int32_t sig = lp;                           /* tn hiu  x l dng cho detect */
 800115a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800115e:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc

      /* 4. Lu tn hiu  x l vo buffer FFT ( phn tch ph sau ny) */
      fft_in[fft_index++] = (float)sig;
 8001162:	4b62      	ldr	r3, [pc, #392]	@ (80012ec <main+0x378>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	1c5a      	adds	r2, r3, #1
 8001168:	4960      	ldr	r1, [pc, #384]	@ (80012ec <main+0x378>)
 800116a:	600a      	str	r2, [r1, #0]
 800116c:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 8001170:	ee07 2a90 	vmov	s15, r2
 8001174:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001178:	4a5d      	ldr	r2, [pc, #372]	@ (80012f0 <main+0x37c>)
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4413      	add	r3, r2
 800117e:	edc3 7a00 	vstr	s15, [r3]
      if (fft_index >= FFT_N) {
 8001182:	4b5a      	ldr	r3, [pc, #360]	@ (80012ec <main+0x378>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800118a:	d305      	bcc.n	8001198 <main+0x224>
        fft_index = 0;        /* quay li u buffer */
 800118c:	4b57      	ldr	r3, [pc, #348]	@ (80012ec <main+0x378>)
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
        fft_ready = true;     /* bo   1024 mu  tnh DFT */
 8001192:	4b58      	ldr	r3, [pc, #352]	@ (80012f4 <main+0x380>)
 8001194:	2201      	movs	r2, #1
 8001196:	701a      	strb	r2, [r3, #0]
      }

      /* 5. Cp nht ca s min/max cho tn hiu ( tnh bin  p2p) */
      /*     dng kiu uint16_t, ta dch sig ln bng 2048 (offset) */
      uint16_t sig_u = (uint16_t)(sig + 2048);
 8001198:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800119c:	b29b      	uxth	r3, r3
 800119e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80011a2:	f8a7 31ca 	strh.w	r3, [r7, #458]	@ 0x1ca

      if (count < BUF_CAP) count++;
 80011a6:	f8b7 3224 	ldrh.w	r3, [r7, #548]	@ 0x224
 80011aa:	2b67      	cmp	r3, #103	@ 0x67
 80011ac:	d804      	bhi.n	80011b8 <main+0x244>
 80011ae:	f8b7 3224 	ldrh.w	r3, [r7, #548]	@ 0x224
 80011b2:	3301      	adds	r3, #1
 80011b4:	f8a7 3224 	strh.w	r3, [r7, #548]	@ 0x224
      uint16_t old = buf[head];    /* mu sp b ghi  */
 80011b8:	f8b7 2226 	ldrh.w	r2, [r7, #550]	@ 0x226
 80011bc:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80011c0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80011c4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011c8:	f8a7 31c8 	strh.w	r3, [r7, #456]	@ 0x1c8
      buf[head] = sig_u;
 80011cc:	f8b7 2226 	ldrh.w	r2, [r7, #550]	@ 0x226
 80011d0:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80011d4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80011d8:	f8b7 11ca 	ldrh.w	r1, [r7, #458]	@ 0x1ca
 80011dc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
      head = (head + 1) % BUF_CAP;
 80011e0:	f8b7 3226 	ldrh.w	r3, [r7, #550]	@ 0x226
 80011e4:	3301      	adds	r3, #1
 80011e6:	4a3f      	ldr	r2, [pc, #252]	@ (80012e4 <main+0x370>)
 80011e8:	fb82 1203 	smull	r1, r2, r2, r3
 80011ec:	1151      	asrs	r1, r2, #5
 80011ee:	17da      	asrs	r2, r3, #31
 80011f0:	1a8a      	subs	r2, r1, r2
 80011f2:	2168      	movs	r1, #104	@ 0x68
 80011f4:	fb01 f202 	mul.w	r2, r1, r2
 80011f8:	1a9a      	subs	r2, r3, r2
 80011fa:	4613      	mov	r3, r2
 80011fc:	f8a7 3226 	strh.w	r3, [r7, #550]	@ 0x226

      if (count == BUF_CAP) {
 8001200:	f8b7 3224 	ldrh.w	r3, [r7, #548]	@ 0x224
 8001204:	2b68      	cmp	r3, #104	@ 0x68
 8001206:	d177      	bne.n	80012f8 <main+0x384>
        /* buffer  y: cn x l k khi mu c chnh l min hoc max */
        if (old == win_min || old == win_max) {
 8001208:	f8b7 21c8 	ldrh.w	r2, [r7, #456]	@ 0x1c8
 800120c:	f8b7 3222 	ldrh.w	r3, [r7, #546]	@ 0x222
 8001210:	429a      	cmp	r2, r3
 8001212:	d005      	beq.n	8001220 <main+0x2ac>
 8001214:	f8b7 21c8 	ldrh.w	r2, [r7, #456]	@ 0x1c8
 8001218:	f8b7 3220 	ldrh.w	r3, [r7, #544]	@ 0x220
 800121c:	429a      	cmp	r2, r3
 800121e:	d148      	bne.n	80012b2 <main+0x33e>
          /* phi qut li ton b  tm min/max mi */
          win_min = 0xFFFF;
 8001220:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001224:	f8a7 3222 	strh.w	r3, [r7, #546]	@ 0x222
          win_max = 0;
 8001228:	2300      	movs	r3, #0
 800122a:	f8a7 3220 	strh.w	r3, [r7, #544]	@ 0x220
          for (uint16_t i = 0, idx = head; i < count; i++, idx=(idx+1)%BUF_CAP) {
 800122e:	2300      	movs	r3, #0
 8001230:	f8a7 31ea 	strh.w	r3, [r7, #490]	@ 0x1ea
 8001234:	f8b7 3226 	ldrh.w	r3, [r7, #550]	@ 0x226
 8001238:	f8a7 31e8 	strh.w	r3, [r7, #488]	@ 0x1e8
 800123c:	e032      	b.n	80012a4 <main+0x330>
            uint16_t v = buf[idx];
 800123e:	f8b7 21e8 	ldrh.w	r2, [r7, #488]	@ 0x1e8
 8001242:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8001246:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800124a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800124e:	f8a7 31c6 	strh.w	r3, [r7, #454]	@ 0x1c6
            if (v < win_min) win_min = v;
 8001252:	f8b7 21c6 	ldrh.w	r2, [r7, #454]	@ 0x1c6
 8001256:	f8b7 3222 	ldrh.w	r3, [r7, #546]	@ 0x222
 800125a:	429a      	cmp	r2, r3
 800125c:	d203      	bcs.n	8001266 <main+0x2f2>
 800125e:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8001262:	f8a7 3222 	strh.w	r3, [r7, #546]	@ 0x222
            if (v > win_max) win_max = v;
 8001266:	f8b7 21c6 	ldrh.w	r2, [r7, #454]	@ 0x1c6
 800126a:	f8b7 3220 	ldrh.w	r3, [r7, #544]	@ 0x220
 800126e:	429a      	cmp	r2, r3
 8001270:	d903      	bls.n	800127a <main+0x306>
 8001272:	f8b7 31c6 	ldrh.w	r3, [r7, #454]	@ 0x1c6
 8001276:	f8a7 3220 	strh.w	r3, [r7, #544]	@ 0x220
          for (uint16_t i = 0, idx = head; i < count; i++, idx=(idx+1)%BUF_CAP) {
 800127a:	f8b7 31ea 	ldrh.w	r3, [r7, #490]	@ 0x1ea
 800127e:	3301      	adds	r3, #1
 8001280:	f8a7 31ea 	strh.w	r3, [r7, #490]	@ 0x1ea
 8001284:	f8b7 31e8 	ldrh.w	r3, [r7, #488]	@ 0x1e8
 8001288:	3301      	adds	r3, #1
 800128a:	4a16      	ldr	r2, [pc, #88]	@ (80012e4 <main+0x370>)
 800128c:	fb82 1203 	smull	r1, r2, r2, r3
 8001290:	1151      	asrs	r1, r2, #5
 8001292:	17da      	asrs	r2, r3, #31
 8001294:	1a8a      	subs	r2, r1, r2
 8001296:	2168      	movs	r1, #104	@ 0x68
 8001298:	fb01 f202 	mul.w	r2, r1, r2
 800129c:	1a9a      	subs	r2, r3, r2
 800129e:	4613      	mov	r3, r2
 80012a0:	f8a7 31e8 	strh.w	r3, [r7, #488]	@ 0x1e8
 80012a4:	f8b7 21ea 	ldrh.w	r2, [r7, #490]	@ 0x1ea
 80012a8:	f8b7 3224 	ldrh.w	r3, [r7, #548]	@ 0x224
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d3c6      	bcc.n	800123e <main+0x2ca>
 80012b0:	e036      	b.n	8001320 <main+0x3ac>
          }
        } else {
          /* ch cp nht min/max theo mu mi */
          if (sig_u < win_min) win_min = sig_u;
 80012b2:	f8b7 21ca 	ldrh.w	r2, [r7, #458]	@ 0x1ca
 80012b6:	f8b7 3222 	ldrh.w	r3, [r7, #546]	@ 0x222
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d203      	bcs.n	80012c6 <main+0x352>
 80012be:	f8b7 31ca 	ldrh.w	r3, [r7, #458]	@ 0x1ca
 80012c2:	f8a7 3222 	strh.w	r3, [r7, #546]	@ 0x222
          if (sig_u > win_max) win_max = sig_u;
 80012c6:	f8b7 21ca 	ldrh.w	r2, [r7, #458]	@ 0x1ca
 80012ca:	f8b7 3220 	ldrh.w	r3, [r7, #544]	@ 0x220
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d926      	bls.n	8001320 <main+0x3ac>
 80012d2:	f8b7 31ca 	ldrh.w	r3, [r7, #458]	@ 0x1ca
 80012d6:	f8a7 3220 	strh.w	r3, [r7, #544]	@ 0x220
 80012da:	e021      	b.n	8001320 <main+0x3ac>
 80012dc:	20000018 	.word	0x20000018
 80012e0:	200001f0 	.word	0x200001f0
 80012e4:	4ec4ec4f 	.word	0x4ec4ec4f
 80012e8:	51eb851f 	.word	0x51eb851f
 80012ec:	20002a80 	.word	0x20002a80
 80012f0:	20000280 	.word	0x20000280
 80012f4:	20002a84 	.word	0x20002a84
        }
      } else {
        /* buffer cha y: min/max ch da trn cc mu  c */
        if (sig_u < win_min) win_min = sig_u;
 80012f8:	f8b7 21ca 	ldrh.w	r2, [r7, #458]	@ 0x1ca
 80012fc:	f8b7 3222 	ldrh.w	r3, [r7, #546]	@ 0x222
 8001300:	429a      	cmp	r2, r3
 8001302:	d203      	bcs.n	800130c <main+0x398>
 8001304:	f8b7 31ca 	ldrh.w	r3, [r7, #458]	@ 0x1ca
 8001308:	f8a7 3222 	strh.w	r3, [r7, #546]	@ 0x222
        if (sig_u > win_max) win_max = sig_u;
 800130c:	f8b7 21ca 	ldrh.w	r2, [r7, #458]	@ 0x1ca
 8001310:	f8b7 3220 	ldrh.w	r3, [r7, #544]	@ 0x220
 8001314:	429a      	cmp	r2, r3
 8001316:	d903      	bls.n	8001320 <main+0x3ac>
 8001318:	f8b7 31ca 	ldrh.w	r3, [r7, #458]	@ 0x1ca
 800131c:	f8a7 3220 	strh.w	r3, [r7, #544]	@ 0x220
      }

      uint16_t pk2pk = (uint16_t)(win_max - win_min);  /* bin  peak-to-peak */
 8001320:	f8b7 2220 	ldrh.w	r2, [r7, #544]	@ 0x220
 8001324:	f8b7 3222 	ldrh.w	r3, [r7, #546]	@ 0x222
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	f8a7 31c4 	strh.w	r3, [r7, #452]	@ 0x1c4

      /* 6. Tnh ngng Schmitt (cao / thp) da trn bin  hin ti */
      uint16_t th_hi = (uint16_t)(win_min + (uint32_t)pk2pk * TH_HI_PCT / 100);
 800132e:	f8b7 21c4 	ldrh.w	r2, [r7, #452]	@ 0x1c4
 8001332:	4613      	mov	r3, r2
 8001334:	019b      	lsls	r3, r3, #6
 8001336:	4413      	add	r3, r2
 8001338:	4aac      	ldr	r2, [pc, #688]	@ (80015ec <main+0x678>)
 800133a:	fba2 2303 	umull	r2, r3, r2, r3
 800133e:	095b      	lsrs	r3, r3, #5
 8001340:	b29a      	uxth	r2, r3
 8001342:	f8b7 3222 	ldrh.w	r3, [r7, #546]	@ 0x222
 8001346:	4413      	add	r3, r2
 8001348:	f8a7 31c2 	strh.w	r3, [r7, #450]	@ 0x1c2
      uint16_t th_lo = (uint16_t)(win_min + (uint32_t)pk2pk * TH_LO_PCT / 100);
 800134c:	f8b7 21c4 	ldrh.w	r2, [r7, #452]	@ 0x1c4
 8001350:	4613      	mov	r3, r2
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	4413      	add	r3, r2
 8001356:	011a      	lsls	r2, r3, #4
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	4aa4      	ldr	r2, [pc, #656]	@ (80015ec <main+0x678>)
 800135c:	fba2 2303 	umull	r2, r3, r2, r3
 8001360:	095b      	lsrs	r3, r3, #5
 8001362:	b29a      	uxth	r2, r3
 8001364:	f8b7 3222 	ldrh.w	r3, [r7, #546]	@ 0x222
 8001368:	4413      	add	r3, r2
 800136a:	f8a7 31c0 	strh.w	r3, [r7, #448]	@ 0x1c0

      /* 7. Watchdog nhp tim: nu qu lu khng thy nhp -> BPM = 0 */
      uint32_t now = HAL_GetTick();   /* thi gian h thng (ms) */
 800136e:	f000 fdff 	bl	8001f70 <HAL_GetTick>
 8001372:	f8c7 01bc 	str.w	r0, [r7, #444]	@ 0x1bc
      if (now - lastBeatMs > NO_PULSE_TIMEOUT_MS) {
 8001376:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800137a:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001384:	d905      	bls.n	8001392 <main+0x41e>
        bpm_show   = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
        prevBeatMs = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
      }

      /* 8. State machine pht hin nhp tim */
      bool accepted = false;      /* c bo va pht hin mt nhp hp l */
 8001392:	2300      	movs	r3, #0
 8001394:	f887 31e7 	strb.w	r3, [r7, #487]	@ 0x1e7
      uint16_t sig_w = sig_u;     /* dng phin bn dng (offset) cho so snh ngng */
 8001398:	f8b7 31ca 	ldrh.w	r3, [r7, #458]	@ 0x1ca
 800139c:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba

      switch (st) {
 80013a0:	f897 31fb 	ldrb.w	r3, [r7, #507]	@ 0x1fb
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d002      	beq.n	80013ae <main+0x43a>
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d01a      	beq.n	80013e2 <main+0x46e>
 80013ac:	e04e      	b.n	800144c <main+0x4d8>
        case WAIT_RISE:
          /* Ch tn hiu vt qua ngng cao (th_hi) v bin   ln */
          cand_peak = INT32_MIN;
 80013ae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80013b2:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
          if (pk2pk >= MIN_PEAK_TO_PEAK && sig_w >= th_hi) {
 80013b6:	f8b7 31c4 	ldrh.w	r3, [r7, #452]	@ 0x1c4
 80013ba:	2b27      	cmp	r3, #39	@ 0x27
 80013bc:	d943      	bls.n	8001446 <main+0x4d2>
 80013be:	f8b7 21ba 	ldrh.w	r2, [r7, #442]	@ 0x1ba
 80013c2:	f8b7 31c2 	ldrh.w	r3, [r7, #450]	@ 0x1c2
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d33d      	bcc.n	8001446 <main+0x4d2>
            st = WAIT_FALL;
 80013ca:	2301      	movs	r3, #1
 80013cc:	f887 31fb 	strb.w	r3, [r7, #507]	@ 0x1fb
            cand_peak = sig;
 80013d0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80013d4:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
            cand_time = now;
 80013d8:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80013dc:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
          }
          break;
 80013e0:	e031      	b.n	8001446 <main+0x4d2>

        case WAIT_FALL:
          /* ang theo di pha nh: nu cn tng th cp nht nh */
          if (sig > cand_peak) {
 80013e2:	f8d7 21cc 	ldr.w	r2, [r7, #460]	@ 0x1cc
 80013e6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80013ea:	429a      	cmp	r2, r3
 80013ec:	dd07      	ble.n	80013fe <main+0x48a>
            cand_peak = sig;
 80013ee:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80013f2:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
            cand_time = now;
 80013f6:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 80013fa:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
          }
          /* Khi tn hiu ri xung di th_lo -> cht nh */
          if (sig_w <= th_lo) {
 80013fe:	f8b7 21ba 	ldrh.w	r2, [r7, #442]	@ 0x1ba
 8001402:	f8b7 31c0 	ldrh.w	r3, [r7, #448]	@ 0x1c0
 8001406:	429a      	cmp	r2, r3
 8001408:	d811      	bhi.n	800142e <main+0x4ba>
            /* Kim tra thi gian tr (refractory)  trnh m i */
            if ((now - lastBeatMs) > REFRACTORY_MS) {
 800140a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800140e:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	f5b3 7fa5 	cmp.w	r3, #330	@ 0x14a
 8001418:	d906      	bls.n	8001428 <main+0x4b4>
              accepted = true;       /* xc nhn y l mt nhp mi */
 800141a:	2301      	movs	r3, #1
 800141c:	f887 31e7 	strb.w	r3, [r7, #487]	@ 0x1e7
              lastBeatMs = now;
 8001420:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001424:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
            }
            st = WAIT_RISE;          /* quay li ch nh tip theo */
 8001428:	2300      	movs	r3, #0
 800142a:	f887 31fb 	strb.w	r3, [r7, #507]	@ 0x1fb
          }
          /* Nu b kt qu lu  WAIT_FALL -> reset state machine */
          if (now - cand_time > 1200u) st = WAIT_RISE;
 800142e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001432:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800143c:	d905      	bls.n	800144a <main+0x4d6>
 800143e:	2300      	movs	r3, #0
 8001440:	f887 31fb 	strb.w	r3, [r7, #507]	@ 0x1fb
          break;
 8001444:	e001      	b.n	800144a <main+0x4d6>
          break;
 8001446:	bf00      	nop
 8001448:	e000      	b.n	800144c <main+0x4d8>
          break;
 800144a:	bf00      	nop
      }

      /* 9. Khi cht mt nhp hp l: cp nht BPM & iu khin LED */
      if (accepted) {
 800144c:	f897 31e7 	ldrb.w	r3, [r7, #487]	@ 0x1e7
 8001450:	2b00      	cmp	r3, #0
 8001452:	d07f      	beq.n	8001554 <main+0x5e0>
        /* Tnh khong RR v BPM trung bnh */
        if (prevBeatMs > 0) {
 8001454:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001458:	2b00      	cmp	r3, #0
 800145a:	d060      	beq.n	800151e <main+0x5aa>
          uint32_t rr = now - prevBeatMs;      /* khong gia 2 nhp lin tip */
 800145c:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001460:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
          if (rr >= RR_MIN_MS && rr <= RR_MAX_MS) {
 800146a:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800146e:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8001472:	d354      	bcc.n	800151e <main+0x5aa>
 8001474:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001478:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800147c:	d84f      	bhi.n	800151e <main+0x5aa>
            rr_buf[rr_idx] = rr;
 800147e:	f897 220a 	ldrb.w	r2, [r7, #522]	@ 0x20a
 8001482:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 8001486:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 800148a:	f8d7 11b4 	ldr.w	r1, [r7, #436]	@ 0x1b4
 800148e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            rr_idx = (rr_idx + 1) % AVG_BPM_WINDOW;
 8001492:	f897 320a 	ldrb.w	r3, [r7, #522]	@ 0x20a
 8001496:	3301      	adds	r3, #1
 8001498:	b2db      	uxtb	r3, r3
 800149a:	f003 0303 	and.w	r3, r3, #3
 800149e:	f887 320a 	strb.w	r3, [r7, #522]	@ 0x20a
            if (rr_cnt < AVG_BPM_WINDOW) rr_cnt++;
 80014a2:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
 80014a6:	2b03      	cmp	r3, #3
 80014a8:	d804      	bhi.n	80014b4 <main+0x540>
 80014aa:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
 80014ae:	3301      	adds	r3, #1
 80014b0:	f887 320b 	strb.w	r3, [r7, #523]	@ 0x20b
            uint32_t sum = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
            for (uint8_t i = 0; i < rr_cnt; ++i) sum += rr_buf[i];
 80014ba:	2300      	movs	r3, #0
 80014bc:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df
 80014c0:	e011      	b.n	80014e6 <main+0x572>
 80014c2:	f897 21df 	ldrb.w	r2, [r7, #479]	@ 0x1df
 80014c6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80014ca:	f5a3 730a 	sub.w	r3, r3, #552	@ 0x228
 80014ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014d2:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 80014d6:	4413      	add	r3, r2
 80014d8:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80014dc:	f897 31df 	ldrb.w	r3, [r7, #479]	@ 0x1df
 80014e0:	3301      	adds	r3, #1
 80014e2:	f887 31df 	strb.w	r3, [r7, #479]	@ 0x1df
 80014e6:	f897 21df 	ldrb.w	r2, [r7, #479]	@ 0x1df
 80014ea:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
 80014ee:	429a      	cmp	r2, r3
 80014f0:	d3e7      	bcc.n	80014c2 <main+0x54e>
            uint32_t rr_avg = sum / rr_cnt;
 80014f2:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
 80014f6:	f8d7 21e0 	ldr.w	r2, [r7, #480]	@ 0x1e0
 80014fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80014fe:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
            bpm_show = (rr_avg > 0) ? (60000u / rr_avg) : 0; /* BPM = 60 000 / RR(ms) */
 8001502:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d006      	beq.n	8001518 <main+0x5a4>
 800150a:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800150e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001512:	fbb2 f3f3 	udiv	r3, r2, r3
 8001516:	e000      	b.n	800151a <main+0x5a6>
 8001518:	2300      	movs	r3, #0
 800151a:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
          }
        }
        prevBeatMs = now;
 800151e:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001522:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

        /* Mi ln c nhp -> bt LED trong LED_ON_MS  nhy */
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001526:	2201      	movs	r2, #1
 8001528:	2120      	movs	r1, #32
 800152a:	4831      	ldr	r0, [pc, #196]	@ (80015f0 <main+0x67c>)
 800152c:	f001 fb9c 	bl	8002c68 <HAL_GPIO_WritePin>
        ledOffAt = now + LED_ON_MS;
 8001530:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001534:	331e      	adds	r3, #30
 8001536:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200

        /* In thng tin pht hin nhp (dng xem trn Serial Monitor) */
        printf(">>> Phat hien nhip!  BPM:%lu%s\r\n",
 800153a:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 800153e:	2b6e      	cmp	r3, #110	@ 0x6e
 8001540:	d901      	bls.n	8001546 <main+0x5d2>
 8001542:	4b2c      	ldr	r3, [pc, #176]	@ (80015f4 <main+0x680>)
 8001544:	e000      	b.n	8001548 <main+0x5d4>
 8001546:	4b2c      	ldr	r3, [pc, #176]	@ (80015f8 <main+0x684>)
 8001548:	461a      	mov	r2, r3
 800154a:	f8d7 1204 	ldr.w	r1, [r7, #516]	@ 0x204
 800154e:	482b      	ldr	r0, [pc, #172]	@ (80015fc <main+0x688>)
 8001550:	f003 f97c 	bl	800484c <iprintf>
       *  - nen   : gi tr nn (trung bnh trt).
       *  - tin   : tn hiu sau kh DC + lc (sig).
       *  - Min/Max: gi tr min/max trong ca s 1 s.
       *  - BPMx20: BPM nhn 20  sng nhp tim ni r hn trong Plotter.
       */
      if (now - lastPrint >= 100u) {
 8001554:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001558:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b63      	cmp	r3, #99	@ 0x63
 8001560:	d91a      	bls.n	8001598 <main+0x624>
        lastPrint = now;
 8001562:	f8d7 31bc 	ldr.w	r3, [r7, #444]	@ 0x1bc
 8001566:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
        printf("tho:%lu nen:%u tin:%ld Min:%u Max:%u BPMx20:%lu\r\n",
 800156a:	f8b7 41d6 	ldrh.w	r4, [r7, #470]	@ 0x1d6
 800156e:	f8b7 1222 	ldrh.w	r1, [r7, #546]	@ 0x222
 8001572:	f8b7 0220 	ldrh.w	r0, [r7, #544]	@ 0x220
 8001576:	f8d7 2204 	ldr.w	r2, [r7, #516]	@ 0x204
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	9302      	str	r3, [sp, #8]
 8001584:	9001      	str	r0, [sp, #4]
 8001586:	9100      	str	r1, [sp, #0]
 8001588:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 800158c:	4622      	mov	r2, r4
 800158e:	f8d7 11d8 	ldr.w	r1, [r7, #472]	@ 0x1d8
 8001592:	481b      	ldr	r0, [pc, #108]	@ (8001600 <main+0x68c>)
 8001594:	f003 f95a 	bl	800484c <iprintf>
               raw, ma, (long)sig, win_min, win_max, bpm_show * 20u);
      }

      /* 11. Tt LED ng thi im, khng dng delay blocking */
      if (ledOffAt && now >= ledOffAt) {
 8001598:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800159c:	2b00      	cmp	r3, #0
 800159e:	d00d      	beq.n	80015bc <main+0x648>
 80015a0:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80015a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d307      	bcc.n	80015bc <main+0x648>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2120      	movs	r1, #32
 80015b0:	480f      	ldr	r0, [pc, #60]	@ (80015f0 <main+0x67c>)
 80015b2:	f001 fb59 	bl	8002c68 <HAL_GPIO_WritePin>
        ledOffAt = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f8c7 3200 	str.w	r3, [r7, #512]	@ 0x200
    for (uint32_t k = 0; k < SAMPLES_PER_BATCH; ++k) {
 80015bc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80015c0:	3301      	adds	r3, #1
 80015c2:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 80015c6:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80015ca:	2b31      	cmp	r3, #49	@ 0x31
 80015cc:	f67f ad47 	bls.w	800105e <main+0xea>
      }
    } /* ====== Kt thc x l 1 batch 50 mu ====== */

    /* 12. Nu  thu  1024 mu cho FFT th gi hm DFT */
    if (fft_ready) {
 80015d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <main+0x690>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d004      	beq.n	80015e2 <main+0x66e>
      fft_ready = false;
 80015d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001604 <main+0x690>)
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]
      FFT_Compute();   /* In ra: FFT_Peak=... Hz, FFT_BPM=... (Serial Monitor) */
 80015de:	f000 f813 	bl	8001608 <FFT_Compute>
    }

    /* 13. Vng lp chnh ngh 500 ms theo ng yu cu  bi */
    HAL_Delay(LOOP_DT_MS);
 80015e2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80015e6:	f000 fccf 	bl	8001f88 <HAL_Delay>
    for (uint32_t k = 0; k < SAMPLES_PER_BATCH; ++k) {
 80015ea:	e534      	b.n	8001056 <main+0xe2>
 80015ec:	51eb851f 	.word	0x51eb851f
 80015f0:	40020000 	.word	0x40020000
 80015f4:	08007400 	.word	0x08007400
 80015f8:	08007414 	.word	0x08007414
 80015fc:	08007418 	.word	0x08007418
 8001600:	0800743c 	.word	0x0800743c
 8001604:	20002a84 	.word	0x20002a84

08001608 <FFT_Compute>:
 *  - Tnh bin  ph |X(k)| = sqrt(Re^2 + Im^2).
 *  - Tm bin c bin  ln nht (b k=0  trnh DC).
 *  - Chuyn bin -> tn s -> BPM_FFT, ri in ra UART.
 * ==========================================================================*/
static void FFT_Compute(void)
{
 8001608:	b5b0      	push	{r4, r5, r7, lr}
 800160a:	b090      	sub	sp, #64	@ 0x40
 800160c:	af02      	add	r7, sp, #8
  /* B1: tnh DFT cho tng bin k (0..FFT_N/2-1) */
  for (uint32_t k = 0; k < FFT_N/2; ++k) {
 800160e:	2300      	movs	r3, #0
 8001610:	637b      	str	r3, [r7, #52]	@ 0x34
 8001612:	e090      	b.n	8001736 <FFT_Compute+0x12e>
    float sumRe = 0.0f;
 8001614:	f04f 0300 	mov.w	r3, #0
 8001618:	633b      	str	r3, [r7, #48]	@ 0x30
    float sumIm = 0.0f;
 800161a:	f04f 0300 	mov.w	r3, #0
 800161e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (uint32_t n = 0; n < FFT_N; ++n) {
 8001620:	2300      	movs	r3, #0
 8001622:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001624:	e05e      	b.n	80016e4 <FFT_Compute+0xdc>
      float angle = 2.0f * M_PI * (float)k * (float)n / (float)FFT_N;
 8001626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001628:	ee07 3a90 	vmov	s15, r3
 800162c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001630:	ee17 0a90 	vmov	r0, s15
 8001634:	f7fe ff90 	bl	8000558 <__aeabi_f2d>
 8001638:	a371      	add	r3, pc, #452	@ (adr r3, 8001800 <FFT_Compute+0x1f8>)
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	f7fe ffe3 	bl	8000608 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4614      	mov	r4, r2
 8001648:	461d      	mov	r5, r3
 800164a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800164c:	ee07 3a90 	vmov	s15, r3
 8001650:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001654:	ee17 0a90 	vmov	r0, s15
 8001658:	f7fe ff7e 	bl	8000558 <__aeabi_f2d>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4620      	mov	r0, r4
 8001662:	4629      	mov	r1, r5
 8001664:	f7fe ffd0 	bl	8000608 <__aeabi_dmul>
 8001668:	4602      	mov	r2, r0
 800166a:	460b      	mov	r3, r1
 800166c:	4610      	mov	r0, r2
 800166e:	4619      	mov	r1, r3
 8001670:	f04f 0200 	mov.w	r2, #0
 8001674:	4b5a      	ldr	r3, [pc, #360]	@ (80017e0 <FFT_Compute+0x1d8>)
 8001676:	f7ff f8f1 	bl	800085c <__aeabi_ddiv>
 800167a:	4602      	mov	r2, r0
 800167c:	460b      	mov	r3, r1
 800167e:	4610      	mov	r0, r2
 8001680:	4619      	mov	r1, r3
 8001682:	f7ff fa99 	bl	8000bb8 <__aeabi_d2f>
 8001686:	4603      	mov	r3, r0
 8001688:	60fb      	str	r3, [r7, #12]
      float c = cosf(angle);
 800168a:	ed97 0a03 	vldr	s0, [r7, #12]
 800168e:	f005 f927 	bl	80068e0 <cosf>
 8001692:	ed87 0a02 	vstr	s0, [r7, #8]
      float s = sinf(angle);
 8001696:	ed97 0a03 	vldr	s0, [r7, #12]
 800169a:	f005 f965 	bl	8006968 <sinf>
 800169e:	ed87 0a01 	vstr	s0, [r7, #4]
      float x = fft_in[n];
 80016a2:	4a50      	ldr	r2, [pc, #320]	@ (80017e4 <FFT_Compute+0x1dc>)
 80016a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016a6:	009b      	lsls	r3, r3, #2
 80016a8:	4413      	add	r3, r2
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	603b      	str	r3, [r7, #0]
      sumRe += x * c;
 80016ae:	ed97 7a00 	vldr	s14, [r7]
 80016b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80016b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016ba:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80016be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c2:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
      sumIm -= x * s;  /* e^{-jn} = cos - j sin */
 80016c6:	ed97 7a00 	vldr	s14, [r7]
 80016ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80016ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016d2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80016d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016da:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (uint32_t n = 0; n < FFT_N; ++n) {
 80016de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e0:	3301      	adds	r3, #1
 80016e2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80016e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016ea:	d39c      	bcc.n	8001626 <FFT_Compute+0x1e>
    }
    fft_re[k]  = sumRe;
 80016ec:	4a3e      	ldr	r2, [pc, #248]	@ (80017e8 <FFT_Compute+0x1e0>)
 80016ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	4413      	add	r3, r2
 80016f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80016f6:	601a      	str	r2, [r3, #0]
    fft_im[k]  = sumIm;
 80016f8:	4a3c      	ldr	r2, [pc, #240]	@ (80017ec <FFT_Compute+0x1e4>)
 80016fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	4413      	add	r3, r2
 8001700:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001702:	601a      	str	r2, [r3, #0]
    fft_mag[k] = sqrtf(sumRe * sumRe + sumIm * sumIm);
 8001704:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001708:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800170c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001710:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001714:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001718:	eeb0 0a67 	vmov.f32	s0, s15
 800171c:	f005 f8c2 	bl	80068a4 <sqrtf>
 8001720:	eef0 7a40 	vmov.f32	s15, s0
 8001724:	4a32      	ldr	r2, [pc, #200]	@ (80017f0 <FFT_Compute+0x1e8>)
 8001726:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	4413      	add	r3, r2
 800172c:	edc3 7a00 	vstr	s15, [r3]
  for (uint32_t k = 0; k < FFT_N/2; ++k) {
 8001730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001732:	3301      	adds	r3, #1
 8001734:	637b      	str	r3, [r7, #52]	@ 0x34
 8001736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001738:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800173c:	f4ff af6a 	bcc.w	8001614 <FFT_Compute+0xc>
  }

  /* B2: tm nh ph (b k=0 v  l thnh phn DC) */
  uint32_t peak_k = 1;
 8001740:	2301      	movs	r3, #1
 8001742:	627b      	str	r3, [r7, #36]	@ 0x24
  float    peak_val = fft_mag[1];
 8001744:	4b2a      	ldr	r3, [pc, #168]	@ (80017f0 <FFT_Compute+0x1e8>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	623b      	str	r3, [r7, #32]
  for (uint32_t k = 2; k < FFT_N/2; ++k) {
 800174a:	2302      	movs	r3, #2
 800174c:	61fb      	str	r3, [r7, #28]
 800174e:	e017      	b.n	8001780 <FFT_Compute+0x178>
    if (fft_mag[k] > peak_val) {
 8001750:	4a27      	ldr	r2, [pc, #156]	@ (80017f0 <FFT_Compute+0x1e8>)
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4413      	add	r3, r2
 8001758:	edd3 7a00 	vldr	s15, [r3]
 800175c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001760:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001768:	d507      	bpl.n	800177a <FFT_Compute+0x172>
      peak_val = fft_mag[k];
 800176a:	4a21      	ldr	r2, [pc, #132]	@ (80017f0 <FFT_Compute+0x1e8>)
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	4413      	add	r3, r2
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	623b      	str	r3, [r7, #32]
      peak_k   = k;
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	627b      	str	r3, [r7, #36]	@ 0x24
  for (uint32_t k = 2; k < FFT_N/2; ++k) {
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	3301      	adds	r3, #1
 800177e:	61fb      	str	r3, [r7, #28]
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001786:	d3e3      	bcc.n	8001750 <FFT_Compute+0x148>
    }
  }

  /* B3: t ch s peak_k -> tn s nh (Hz) -> BPM_FFT */
  float df       = (float)PROCESS_FS_HZ / (float)FFT_N;   /*  phn gii tn s */
 8001788:	4b1a      	ldr	r3, [pc, #104]	@ (80017f4 <FFT_Compute+0x1ec>)
 800178a:	61bb      	str	r3, [r7, #24]
  float peakFreq = df * (float)peak_k;                    /* Hz */
 800178c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178e:	ee07 3a90 	vmov	s15, r3
 8001792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001796:	ed97 7a06 	vldr	s14, [r7, #24]
 800179a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800179e:	edc7 7a05 	vstr	s15, [r7, #20]
  float bpm_fft  = peakFreq * 60.0f;                      /* BPM */
 80017a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80017a6:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80017f8 <FFT_Compute+0x1f0>
 80017aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ae:	edc7 7a04 	vstr	s15, [r7, #16]

  /* B4: in ra kt qu FFT di dng text  quan st trn Serial Monitor */
  printf("FFT_Peak=%.1f Hz, FFT_BPM=%.1f\r\n", peakFreq, bpm_fft);
 80017b2:	6978      	ldr	r0, [r7, #20]
 80017b4:	f7fe fed0 	bl	8000558 <__aeabi_f2d>
 80017b8:	4604      	mov	r4, r0
 80017ba:	460d      	mov	r5, r1
 80017bc:	6938      	ldr	r0, [r7, #16]
 80017be:	f7fe fecb 	bl	8000558 <__aeabi_f2d>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	e9cd 2300 	strd	r2, r3, [sp]
 80017ca:	4622      	mov	r2, r4
 80017cc:	462b      	mov	r3, r5
 80017ce:	480b      	ldr	r0, [pc, #44]	@ (80017fc <FFT_Compute+0x1f4>)
 80017d0:	f003 f83c 	bl	800484c <iprintf>
}
 80017d4:	bf00      	nop
 80017d6:	3738      	adds	r7, #56	@ 0x38
 80017d8:	46bd      	mov	sp, r7
 80017da:	bdb0      	pop	{r4, r5, r7, pc}
 80017dc:	f3af 8000 	nop.w
 80017e0:	40900000 	.word	0x40900000
 80017e4:	20000280 	.word	0x20000280
 80017e8:	20001280 	.word	0x20001280
 80017ec:	20001a80 	.word	0x20001a80
 80017f0:	20002280 	.word	0x20002280
 80017f4:	3dc80000 	.word	0x3dc80000
 80017f8:	42700000 	.word	0x42700000
 80017fc:	08007470 	.word	0x08007470
 8001800:	54442d18 	.word	0x54442d18
 8001804:	401921fb 	.word	0x401921fb

08001808 <MX_GPIO_Init>:

/* ================= GPIO: PA5 (LED), PA0 (analog cho ADC1_IN0) =============*/
static void MX_GPIO_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	603b      	str	r3, [r7, #0]
 8001812:	4b17      	ldr	r3, [pc, #92]	@ (8001870 <MX_GPIO_Init+0x68>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	4a16      	ldr	r2, [pc, #88]	@ (8001870 <MX_GPIO_Init+0x68>)
 8001818:	f043 0301 	orr.w	r3, r3, #1
 800181c:	6313      	str	r3, [r2, #48]	@ 0x30
 800181e:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <MX_GPIO_Init+0x68>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	f003 0301 	and.w	r3, r3, #1
 8001826:	603b      	str	r3, [r7, #0]
 8001828:	683b      	ldr	r3, [r7, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	2200      	movs	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	605a      	str	r2, [r3, #4]
 8001832:	609a      	str	r2, [r3, #8]
 8001834:	60da      	str	r2, [r3, #12]
 8001836:	611a      	str	r2, [r3, #16]

  /* PA5: LED LD2 (trn board Nucleo) */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001838:	2320      	movs	r3, #32
 800183a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183c:	2301      	movs	r3, #1
 800183e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001844:	2300      	movs	r3, #0
 8001846:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001848:	1d3b      	adds	r3, r7, #4
 800184a:	4619      	mov	r1, r3
 800184c:	4809      	ldr	r0, [pc, #36]	@ (8001874 <MX_GPIO_Init+0x6c>)
 800184e:	f001 f887 	bl	8002960 <HAL_GPIO_Init>

  /* PA0: Analog input cho ADC1_CH0 (kt ni Pulse Sensor) */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001852:	2301      	movs	r3, #1
 8001854:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001856:	2303      	movs	r3, #3
 8001858:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	4619      	mov	r1, r3
 8001862:	4804      	ldr	r0, [pc, #16]	@ (8001874 <MX_GPIO_Init+0x6c>)
 8001864:	f001 f87c 	bl	8002960 <HAL_GPIO_Init>
}
 8001868:	bf00      	nop
 800186a:	3718      	adds	r7, #24
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40023800 	.word	0x40023800
 8001874:	40020000 	.word	0x40020000

08001878 <MX_ADC1_Init>:

/* ================= Cu hnh ADC1 c PA0 ================================ */
static void MX_ADC1_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
  __HAL_RCC_ADC1_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	4b2b      	ldr	r3, [pc, #172]	@ (8001930 <MX_ADC1_Init+0xb8>)
 8001884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001886:	4a2a      	ldr	r2, [pc, #168]	@ (8001930 <MX_ADC1_Init+0xb8>)
 8001888:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800188c:	6453      	str	r3, [r2, #68]	@ 0x44
 800188e:	4b28      	ldr	r3, [pc, #160]	@ (8001930 <MX_ADC1_Init+0xb8>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]

  hadc1.Instance = ADC1;
 800189a:	4b26      	ldr	r3, [pc, #152]	@ (8001934 <MX_ADC1_Init+0xbc>)
 800189c:	4a26      	ldr	r2, [pc, #152]	@ (8001938 <MX_ADC1_Init+0xc0>)
 800189e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler        = ADC_CLOCKPRESCALER_PCLK_DIV4; /* 84MHz / 4 = 21MHz */
 80018a0:	4b24      	ldr	r3, [pc, #144]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution            = ADC_RESOLUTION_12B;           /*  phn gii 12-bit */
 80018a8:	4b22      	ldr	r3, [pc, #136]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode          = DISABLE;                      /* khng qut nhiu knh */
 80018ae:	4b21      	ldr	r3, [pc, #132]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode    = ENABLE;                       /* chy lin tc */
 80018b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018bc:	2200      	movs	r2, #0
 80018be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfConversion       = 1;
 80018c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018c4:	2201      	movs	r2, #1
 80018c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv      = ADC_SOFTWARE_START;
 80018ce:	4b19      	ldr	r3, [pc, #100]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018d0:	4a1a      	ldr	r2, [pc, #104]	@ (800193c <MX_ADC1_Init+0xc4>)
 80018d2:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 80018d4:	4b17      	ldr	r3, [pc, #92]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80018da:	4b16      	ldr	r3, [pc, #88]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 80018e2:	4b14      	ldr	r3, [pc, #80]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) Error_Handler();
 80018e8:	4812      	ldr	r0, [pc, #72]	@ (8001934 <MX_ADC1_Init+0xbc>)
 80018ea:	f000 fb71 	bl	8001fd0 <HAL_ADC_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_ADC1_Init+0x80>
 80018f4:	f000 f8d0 	bl	8001a98 <Error_Handler>

  /* Cu hnh knh ADC1: Channel 0 (PA0) */
  ADC_ChannelConfTypeDef sConfig = {0};
 80018f8:	f107 0308 	add.w	r3, r7, #8
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
  sConfig.Channel      = ADC_CHANNEL_0;
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
  sConfig.Rank         = 1;
 800190a:	2301      	movs	r3, #1
 800190c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES; /* thi gian sample di hn nu tr ngun cao */
 800190e:	2307      	movs	r3, #7
 8001910:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) Error_Handler();
 8001912:	f107 0308 	add.w	r3, r7, #8
 8001916:	4619      	mov	r1, r3
 8001918:	4806      	ldr	r0, [pc, #24]	@ (8001934 <MX_ADC1_Init+0xbc>)
 800191a:	f000 fd1d 	bl	8002358 <HAL_ADC_ConfigChannel>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_ADC1_Init+0xb0>
 8001924:	f000 f8b8 	bl	8001a98 <Error_Handler>
}
 8001928:	bf00      	nop
 800192a:	3718      	adds	r7, #24
 800192c:	46bd      	mov	sp, r7
 800192e:	bd80      	pop	{r7, pc}
 8001930:	40023800 	.word	0x40023800
 8001934:	200001f0 	.word	0x200001f0
 8001938:	40012000 	.word	0x40012000
 800193c:	0f000001 	.word	0x0f000001

08001940 <MX_USART2_UART_Init>:

/* ================= Cu hnh USART2: baud 115200 trn PA2/PA3 ==============*/
static void MX_USART2_UART_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b088      	sub	sp, #32
 8001944:	af00      	add	r7, sp, #0
  __HAL_RCC_USART2_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	60bb      	str	r3, [r7, #8]
 800194a:	4b2b      	ldr	r3, [pc, #172]	@ (80019f8 <MX_USART2_UART_Init+0xb8>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194e:	4a2a      	ldr	r2, [pc, #168]	@ (80019f8 <MX_USART2_UART_Init+0xb8>)
 8001950:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001954:	6413      	str	r3, [r2, #64]	@ 0x40
 8001956:	4b28      	ldr	r3, [pc, #160]	@ (80019f8 <MX_USART2_UART_Init+0xb8>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800195e:	60bb      	str	r3, [r7, #8]
 8001960:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	4b24      	ldr	r3, [pc, #144]	@ (80019f8 <MX_USART2_UART_Init+0xb8>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800196a:	4a23      	ldr	r2, [pc, #140]	@ (80019f8 <MX_USART2_UART_Init+0xb8>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6313      	str	r3, [r2, #48]	@ 0x30
 8001972:	4b21      	ldr	r3, [pc, #132]	@ (80019f8 <MX_USART2_UART_Init+0xb8>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]

  /* Cu hnh GPIO cho USART2 (PA2: TX, PA3: RX) */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800197e:	f107 030c 	add.w	r3, r7, #12
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	605a      	str	r2, [r3, #4]
 8001988:	609a      	str	r2, [r3, #8]
 800198a:	60da      	str	r2, [r3, #12]
 800198c:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin       = GPIO_PIN_2 | GPIO_PIN_3;
 800198e:	230c      	movs	r3, #12
 8001990:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001992:	2302      	movs	r3, #2
 8001994:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001996:	2301      	movs	r3, #1
 8001998:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800199a:	2303      	movs	r3, #3
 800199c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800199e:	2307      	movs	r3, #7
 80019a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	f107 030c 	add.w	r3, r7, #12
 80019a6:	4619      	mov	r1, r3
 80019a8:	4814      	ldr	r0, [pc, #80]	@ (80019fc <MX_USART2_UART_Init+0xbc>)
 80019aa:	f000 ffd9 	bl	8002960 <HAL_GPIO_Init>

  /* Cu hnh UART2 */
  huart2.Instance          = USART2;
 80019ae:	4b14      	ldr	r3, [pc, #80]	@ (8001a00 <MX_USART2_UART_Init+0xc0>)
 80019b0:	4a14      	ldr	r2, [pc, #80]	@ (8001a04 <MX_USART2_UART_Init+0xc4>)
 80019b2:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate     = 115200;
 80019b4:	4b12      	ldr	r3, [pc, #72]	@ (8001a00 <MX_USART2_UART_Init+0xc0>)
 80019b6:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019ba:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength   = UART_WORDLENGTH_8B;
 80019bc:	4b10      	ldr	r3, [pc, #64]	@ (8001a00 <MX_USART2_UART_Init+0xc0>)
 80019be:	2200      	movs	r2, #0
 80019c0:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits     = UART_STOPBITS_1;
 80019c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a00 <MX_USART2_UART_Init+0xc0>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity       = UART_PARITY_NONE;
 80019c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001a00 <MX_USART2_UART_Init+0xc0>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode         = UART_MODE_TX_RX;
 80019ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001a00 <MX_USART2_UART_Init+0xc0>)
 80019d0:	220c      	movs	r2, #12
 80019d2:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 80019d4:	4b0a      	ldr	r3, [pc, #40]	@ (8001a00 <MX_USART2_UART_Init+0xc0>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019da:	4b09      	ldr	r3, [pc, #36]	@ (8001a00 <MX_USART2_UART_Init+0xc0>)
 80019dc:	2200      	movs	r2, #0
 80019de:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) Error_Handler();
 80019e0:	4807      	ldr	r0, [pc, #28]	@ (8001a00 <MX_USART2_UART_Init+0xc0>)
 80019e2:	f001 fe0d 	bl	8003600 <HAL_UART_Init>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <MX_USART2_UART_Init+0xb0>
 80019ec:	f000 f854 	bl	8001a98 <Error_Handler>
}
 80019f0:	bf00      	nop
 80019f2:	3720      	adds	r7, #32
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40023800 	.word	0x40023800
 80019fc:	40020000 	.word	0x40020000
 8001a00:	20000238 	.word	0x20000238
 8001a04:	40004400 	.word	0x40004400

08001a08 <SystemClock_Config>:

/* ================= Cu hnh System Clock 84 MHz (HSI + PLL) ===============*/
void SystemClock_Config(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b092      	sub	sp, #72	@ 0x48
 8001a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a0e:	f107 0318 	add.w	r3, r7, #24
 8001a12:	2230      	movs	r2, #48	@ 0x30
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f003 f821 	bl	8004a5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]
 8001a26:	60da      	str	r2, [r3, #12]
 8001a28:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a32:	2310      	movs	r3, #16
 8001a34:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a36:	2302      	movs	r3, #2
 8001a38:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001a3e:	2310      	movs	r3, #16
 8001a40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001a42:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;   /* SYSCLK = 84 MHz */
 8001a48:	2304      	movs	r3, #4
 8001a4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a4c:	2307      	movs	r3, #7
 8001a4e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) Error_Handler();
 8001a50:	f107 0318 	add.w	r3, r7, #24
 8001a54:	4618      	mov	r0, r3
 8001a56:	f001 f93b 	bl	8002cd0 <HAL_RCC_OscConfig>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d001      	beq.n	8001a64 <SystemClock_Config+0x5c>
 8001a60:	f000 f81a 	bl	8001a98 <Error_Handler>

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001a64:	230f      	movs	r3, #15
 8001a66:	607b      	str	r3, [r7, #4]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a76:	2300      	movs	r3, #0
 8001a78:	617b      	str	r3, [r7, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) Error_Handler();
 8001a7a:	1d3b      	adds	r3, r7, #4
 8001a7c:	2102      	movs	r1, #2
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f001 fb9e 	bl	80031c0 <HAL_RCC_ClockConfig>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <SystemClock_Config+0x86>
 8001a8a:	f000 f805 	bl	8001a98 <Error_Handler>
}
 8001a8e:	bf00      	nop
 8001a90:	3748      	adds	r7, #72	@ 0x48
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
	...

08001a98 <Error_Handler>:

/* ================= Error Handler: chp LED khi c li nghim trng ========*/
void Error_Handler(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a9c:	b672      	cpsid	i
}
 8001a9e:	bf00      	nop
  __disable_irq();
  while (1) {
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001aa0:	2120      	movs	r1, #32
 8001aa2:	4804      	ldr	r0, [pc, #16]	@ (8001ab4 <Error_Handler+0x1c>)
 8001aa4:	f001 f8f9 	bl	8002c9a <HAL_GPIO_TogglePin>
    HAL_Delay(1000);
 8001aa8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001aac:	f000 fa6c 	bl	8001f88 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001ab0:	bf00      	nop
 8001ab2:	e7f5      	b.n	8001aa0 <Error_Handler+0x8>
 8001ab4:	40020000 	.word	0x40020000

08001ab8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	607b      	str	r3, [r7, #4]
 8001ac2:	4b10      	ldr	r3, [pc, #64]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac6:	4a0f      	ldr	r2, [pc, #60]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ac8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001acc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ace:	4b0d      	ldr	r3, [pc, #52]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ad0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	603b      	str	r3, [r7, #0]
 8001ade:	4b09      	ldr	r3, [pc, #36]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae2:	4a08      	ldr	r2, [pc, #32]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aea:	4b06      	ldr	r3, [pc, #24]	@ (8001b04 <HAL_MspInit+0x4c>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af2:	603b      	str	r3, [r7, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001af6:	2007      	movs	r0, #7
 8001af8:	f000 fefe 	bl	80028f8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40023800 	.word	0x40023800

08001b08 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	@ 0x28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b10:	f107 0314 	add.w	r3, r7, #20
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a17      	ldr	r2, [pc, #92]	@ (8001b84 <HAL_ADC_MspInit+0x7c>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d127      	bne.n	8001b7a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	4b16      	ldr	r3, [pc, #88]	@ (8001b88 <HAL_ADC_MspInit+0x80>)
 8001b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b32:	4a15      	ldr	r2, [pc, #84]	@ (8001b88 <HAL_ADC_MspInit+0x80>)
 8001b34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b3a:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <HAL_ADC_MspInit+0x80>)
 8001b3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b46:	2300      	movs	r3, #0
 8001b48:	60fb      	str	r3, [r7, #12]
 8001b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b88 <HAL_ADC_MspInit+0x80>)
 8001b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8001b88 <HAL_ADC_MspInit+0x80>)
 8001b50:	f043 0301 	orr.w	r3, r3, #1
 8001b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b56:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <HAL_ADC_MspInit+0x80>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	f003 0301 	and.w	r3, r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b62:	2301      	movs	r3, #1
 8001b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b66:	2303      	movs	r3, #3
 8001b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b6e:	f107 0314 	add.w	r3, r7, #20
 8001b72:	4619      	mov	r1, r3
 8001b74:	4805      	ldr	r0, [pc, #20]	@ (8001b8c <HAL_ADC_MspInit+0x84>)
 8001b76:	f000 fef3 	bl	8002960 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001b7a:	bf00      	nop
 8001b7c:	3728      	adds	r7, #40	@ 0x28
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40012000 	.word	0x40012000
 8001b88:	40023800 	.word	0x40023800
 8001b8c:	40020000 	.word	0x40020000

08001b90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	@ 0x28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
 8001ba6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a21      	ldr	r2, [pc, #132]	@ (8001c34 <HAL_UART_MspInit+0xa4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d13b      	bne.n	8001c2a <HAL_UART_MspInit+0x9a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
 8001bb6:	4b20      	ldr	r3, [pc, #128]	@ (8001c38 <HAL_UART_MspInit+0xa8>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bba:	4a1f      	ldr	r2, [pc, #124]	@ (8001c38 <HAL_UART_MspInit+0xa8>)
 8001bbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c38 <HAL_UART_MspInit+0xa8>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bce:	2300      	movs	r3, #0
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	4b19      	ldr	r3, [pc, #100]	@ (8001c38 <HAL_UART_MspInit+0xa8>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd6:	4a18      	ldr	r2, [pc, #96]	@ (8001c38 <HAL_UART_MspInit+0xa8>)
 8001bd8:	f043 0301 	orr.w	r3, r3, #1
 8001bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bde:	4b16      	ldr	r3, [pc, #88]	@ (8001c38 <HAL_UART_MspInit+0xa8>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin;
 8001bea:	2304      	movs	r3, #4
 8001bec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bfa:	2307      	movs	r3, #7
 8001bfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8001bfe:	f107 0314 	add.w	r3, r7, #20
 8001c02:	4619      	mov	r1, r3
 8001c04:	480d      	ldr	r0, [pc, #52]	@ (8001c3c <HAL_UART_MspInit+0xac>)
 8001c06:	f000 feab 	bl	8002960 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c0a:	2308      	movs	r3, #8
 8001c0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c16:	2303      	movs	r3, #3
 8001c18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c1a:	2307      	movs	r3, #7
 8001c1c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c1e:	f107 0314 	add.w	r3, r7, #20
 8001c22:	4619      	mov	r1, r3
 8001c24:	4805      	ldr	r0, [pc, #20]	@ (8001c3c <HAL_UART_MspInit+0xac>)
 8001c26:	f000 fe9b 	bl	8002960 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c2a:	bf00      	nop
 8001c2c:	3728      	adds	r7, #40	@ 0x28
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40004400 	.word	0x40004400
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	40020000 	.word	0x40020000

08001c40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <NMI_Handler+0x4>

08001c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c4c:	bf00      	nop
 8001c4e:	e7fd      	b.n	8001c4c <HardFault_Handler+0x4>

08001c50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c54:	bf00      	nop
 8001c56:	e7fd      	b.n	8001c54 <MemManage_Handler+0x4>

08001c58 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c5c:	bf00      	nop
 8001c5e:	e7fd      	b.n	8001c5c <BusFault_Handler+0x4>

08001c60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c64:	bf00      	nop
 8001c66:	e7fd      	b.n	8001c64 <UsageFault_Handler+0x4>

08001c68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c96:	f000 f957 	bl	8001f48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	af00      	add	r7, sp, #0
  return 1;
 8001ca2:	2301      	movs	r3, #1
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <_kill>:

int _kill(int pid, int sig)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cb8:	f002 ff24 	bl	8004b04 <__errno>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2216      	movs	r2, #22
 8001cc0:	601a      	str	r2, [r3, #0]
  return -1;
 8001cc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}

08001cce <_exit>:

void _exit (int status)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b082      	sub	sp, #8
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cd6:	f04f 31ff 	mov.w	r1, #4294967295
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f7ff ffe7 	bl	8001cae <_kill>
  while (1) {}    /* Make sure we hang here */
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <_exit+0x12>

08001ce4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
 8001cf4:	e00a      	b.n	8001d0c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cf6:	f3af 8000 	nop.w
 8001cfa:	4601      	mov	r1, r0
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	1c5a      	adds	r2, r3, #1
 8001d00:	60ba      	str	r2, [r7, #8]
 8001d02:	b2ca      	uxtb	r2, r1
 8001d04:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	617b      	str	r3, [r7, #20]
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	dbf0      	blt.n	8001cf6 <_read+0x12>
  }

  return len;
 8001d14:	687b      	ldr	r3, [r7, #4]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b086      	sub	sp, #24
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	60f8      	str	r0, [r7, #12]
 8001d26:	60b9      	str	r1, [r7, #8]
 8001d28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	e009      	b.n	8001d44 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	1c5a      	adds	r2, r3, #1
 8001d34:	60ba      	str	r2, [r7, #8]
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f7ff f905 	bl	8000f48 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	3301      	adds	r3, #1
 8001d42:	617b      	str	r3, [r7, #20]
 8001d44:	697a      	ldr	r2, [r7, #20]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	429a      	cmp	r2, r3
 8001d4a:	dbf1      	blt.n	8001d30 <_write+0x12>
  }
  return len;
 8001d4c:	687b      	ldr	r3, [r7, #4]
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3718      	adds	r7, #24
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <_close>:

int _close(int file)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	b083      	sub	sp, #12
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	6078      	str	r0, [r7, #4]
 8001d76:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d7e:	605a      	str	r2, [r3, #4]
  return 0;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <_isatty>:

int _isatty(int file)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b083      	sub	sp, #12
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d96:	2301      	movs	r3, #1
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001db0:	2300      	movs	r3, #0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3714      	adds	r7, #20
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
	...

08001dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dc8:	4a14      	ldr	r2, [pc, #80]	@ (8001e1c <_sbrk+0x5c>)
 8001dca:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <_sbrk+0x60>)
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dd4:	4b13      	ldr	r3, [pc, #76]	@ (8001e24 <_sbrk+0x64>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d102      	bne.n	8001de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ddc:	4b11      	ldr	r3, [pc, #68]	@ (8001e24 <_sbrk+0x64>)
 8001dde:	4a12      	ldr	r2, [pc, #72]	@ (8001e28 <_sbrk+0x68>)
 8001de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001de2:	4b10      	ldr	r3, [pc, #64]	@ (8001e24 <_sbrk+0x64>)
 8001de4:	681a      	ldr	r2, [r3, #0]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	693a      	ldr	r2, [r7, #16]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d207      	bcs.n	8001e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001df0:	f002 fe88 	bl	8004b04 <__errno>
 8001df4:	4603      	mov	r3, r0
 8001df6:	220c      	movs	r2, #12
 8001df8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001dfe:	e009      	b.n	8001e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e00:	4b08      	ldr	r3, [pc, #32]	@ (8001e24 <_sbrk+0x64>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e06:	4b07      	ldr	r3, [pc, #28]	@ (8001e24 <_sbrk+0x64>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	4a05      	ldr	r2, [pc, #20]	@ (8001e24 <_sbrk+0x64>)
 8001e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e12:	68fb      	ldr	r3, [r7, #12]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3718      	adds	r7, #24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20018000 	.word	0x20018000
 8001e20:	00000400 	.word	0x00000400
 8001e24:	20002a88 	.word	0x20002a88
 8001e28:	20002be0 	.word	0x20002be0

08001e2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e30:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <SystemInit+0x20>)
 8001e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e36:	4a05      	ldr	r2, [pc, #20]	@ (8001e4c <SystemInit+0x20>)
 8001e38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	e000ed00 	.word	0xe000ed00

08001e50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e88 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e54:	f7ff ffea 	bl	8001e2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e58:	480c      	ldr	r0, [pc, #48]	@ (8001e8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e5a:	490d      	ldr	r1, [pc, #52]	@ (8001e90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e60:	e002      	b.n	8001e68 <LoopCopyDataInit>

08001e62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e66:	3304      	adds	r3, #4

08001e68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e6c:	d3f9      	bcc.n	8001e62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e70:	4c0a      	ldr	r4, [pc, #40]	@ (8001e9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e74:	e001      	b.n	8001e7a <LoopFillZerobss>

08001e76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e78:	3204      	adds	r2, #4

08001e7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e7c:	d3fb      	bcc.n	8001e76 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001e7e:	f002 fe47 	bl	8004b10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e82:	f7ff f877 	bl	8000f74 <main>
  bx  lr    
 8001e86:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001e88:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e90:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e94:	08007c00 	.word	0x08007c00
  ldr r2, =_sbss
 8001e98:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001e9c:	20002bdc 	.word	0x20002bdc

08001ea0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ea0:	e7fe      	b.n	8001ea0 <ADC_IRQHandler>
	...

08001ea4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ea8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee4 <HAL_Init+0x40>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a0d      	ldr	r2, [pc, #52]	@ (8001ee4 <HAL_Init+0x40>)
 8001eae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001eb2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee4 <HAL_Init+0x40>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee4 <HAL_Init+0x40>)
 8001eba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ebe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ec0:	4b08      	ldr	r3, [pc, #32]	@ (8001ee4 <HAL_Init+0x40>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a07      	ldr	r2, [pc, #28]	@ (8001ee4 <HAL_Init+0x40>)
 8001ec6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ecc:	2003      	movs	r0, #3
 8001ece:	f000 fd13 	bl	80028f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	f000 f808 	bl	8001ee8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ed8:	f7ff fdee 	bl	8001ab8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001edc:	2300      	movs	r3, #0
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40023c00 	.word	0x40023c00

08001ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ef0:	4b12      	ldr	r3, [pc, #72]	@ (8001f3c <HAL_InitTick+0x54>)
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	4b12      	ldr	r3, [pc, #72]	@ (8001f40 <HAL_InitTick+0x58>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	4619      	mov	r1, r3
 8001efa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001efe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f02:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f06:	4618      	mov	r0, r3
 8001f08:	f000 fd1d 	bl	8002946 <HAL_SYSTICK_Config>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e00e      	b.n	8001f34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2b0f      	cmp	r3, #15
 8001f1a:	d80a      	bhi.n	8001f32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	6879      	ldr	r1, [r7, #4]
 8001f20:	f04f 30ff 	mov.w	r0, #4294967295
 8001f24:	f000 fcf3 	bl	800290e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f28:	4a06      	ldr	r2, [pc, #24]	@ (8001f44 <HAL_InitTick+0x5c>)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	e000      	b.n	8001f34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	20000000 	.word	0x20000000
 8001f40:	20000008 	.word	0x20000008
 8001f44:	20000004 	.word	0x20000004

08001f48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f4c:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <HAL_IncTick+0x20>)
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	461a      	mov	r2, r3
 8001f52:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_IncTick+0x24>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4413      	add	r3, r2
 8001f58:	4a04      	ldr	r2, [pc, #16]	@ (8001f6c <HAL_IncTick+0x24>)
 8001f5a:	6013      	str	r3, [r2, #0]
}
 8001f5c:	bf00      	nop
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	20000008 	.word	0x20000008
 8001f6c:	20002a8c 	.word	0x20002a8c

08001f70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  return uwTick;
 8001f74:	4b03      	ldr	r3, [pc, #12]	@ (8001f84 <HAL_GetTick+0x14>)
 8001f76:	681b      	ldr	r3, [r3, #0]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	20002a8c 	.word	0x20002a8c

08001f88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f90:	f7ff ffee 	bl	8001f70 <HAL_GetTick>
 8001f94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fa0:	d005      	beq.n	8001fae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <HAL_Delay+0x44>)
 8001fa4:	781b      	ldrb	r3, [r3, #0]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fae:	bf00      	nop
 8001fb0:	f7ff ffde 	bl	8001f70 <HAL_GetTick>
 8001fb4:	4602      	mov	r2, r0
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	68fa      	ldr	r2, [r7, #12]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d8f7      	bhi.n	8001fb0 <HAL_Delay+0x28>
  {
  }
}
 8001fc0:	bf00      	nop
 8001fc2:	bf00      	nop
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000008 	.word	0x20000008

08001fd0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e033      	b.n	800204e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d109      	bne.n	8002002 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7ff fd8a 	bl	8001b08 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002006:	f003 0310 	and.w	r3, r3, #16
 800200a:	2b00      	cmp	r3, #0
 800200c:	d118      	bne.n	8002040 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002016:	f023 0302 	bic.w	r3, r3, #2
 800201a:	f043 0202 	orr.w	r2, r3, #2
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 faba 	bl	800259c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2200      	movs	r2, #0
 800202c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002032:	f023 0303 	bic.w	r3, r3, #3
 8002036:	f043 0201 	orr.w	r2, r3, #1
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	641a      	str	r2, [r3, #64]	@ 0x40
 800203e:	e001      	b.n	8002044 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800204c:	7bfb      	ldrb	r3, [r7, #15]
}
 800204e:	4618      	mov	r0, r3
 8002050:	3710      	adds	r7, #16
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
	...

08002058 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002060:	2300      	movs	r3, #0
 8002062:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800206a:	2b01      	cmp	r3, #1
 800206c:	d101      	bne.n	8002072 <HAL_ADC_Start+0x1a>
 800206e:	2302      	movs	r3, #2
 8002070:	e097      	b.n	80021a2 <HAL_ADC_Start+0x14a>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2201      	movs	r2, #1
 8002076:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	f003 0301 	and.w	r3, r3, #1
 8002084:	2b01      	cmp	r3, #1
 8002086:	d018      	beq.n	80020ba <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	689a      	ldr	r2, [r3, #8]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0201 	orr.w	r2, r2, #1
 8002096:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002098:	4b45      	ldr	r3, [pc, #276]	@ (80021b0 <HAL_ADC_Start+0x158>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a45      	ldr	r2, [pc, #276]	@ (80021b4 <HAL_ADC_Start+0x15c>)
 800209e:	fba2 2303 	umull	r2, r3, r2, r3
 80020a2:	0c9a      	lsrs	r2, r3, #18
 80020a4:	4613      	mov	r3, r2
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	4413      	add	r3, r2
 80020aa:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80020ac:	e002      	b.n	80020b4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80020ae:	68bb      	ldr	r3, [r7, #8]
 80020b0:	3b01      	subs	r3, #1
 80020b2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f9      	bne.n	80020ae <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 0301 	and.w	r3, r3, #1
 80020c4:	2b01      	cmp	r3, #1
 80020c6:	d15f      	bne.n	8002188 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020cc:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80020d0:	f023 0301 	bic.w	r3, r3, #1
 80020d4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	685b      	ldr	r3, [r3, #4]
 80020e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d007      	beq.n	80020fa <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002106:	d106      	bne.n	8002116 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800210c:	f023 0206 	bic.w	r2, r3, #6
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	645a      	str	r2, [r3, #68]	@ 0x44
 8002114:	e002      	b.n	800211c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002124:	4b24      	ldr	r3, [pc, #144]	@ (80021b8 <HAL_ADC_Start+0x160>)
 8002126:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002130:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	f003 031f 	and.w	r3, r3, #31
 800213a:	2b00      	cmp	r3, #0
 800213c:	d10f      	bne.n	800215e <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d129      	bne.n	80021a0 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	e020      	b.n	80021a0 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a16      	ldr	r2, [pc, #88]	@ (80021bc <HAL_ADC_Start+0x164>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d11b      	bne.n	80021a0 <HAL_ADC_Start+0x148>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d114      	bne.n	80021a0 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002184:	609a      	str	r2, [r3, #8]
 8002186:	e00b      	b.n	80021a0 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218c:	f043 0210 	orr.w	r2, r3, #16
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002198:	f043 0201 	orr.w	r2, r3, #1
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	20000000 	.word	0x20000000
 80021b4:	431bde83 	.word	0x431bde83
 80021b8:	40012300 	.word	0x40012300
 80021bc:	40012000 	.word	0x40012000

080021c0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d101      	bne.n	80021d6 <HAL_ADC_Stop+0x16>
 80021d2:	2302      	movs	r3, #2
 80021d4:	e021      	b.n	800221a <HAL_ADC_Stop+0x5a>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f022 0201 	bic.w	r2, r2, #1
 80021ec:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	f003 0301 	and.w	r3, r3, #1
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d109      	bne.n	8002210 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002200:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002204:	f023 0301 	bic.w	r3, r3, #1
 8002208:	f043 0201 	orr.w	r2, r3, #1
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b084      	sub	sp, #16
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
 800222e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002230:	2300      	movs	r3, #0
 8002232:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800223e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002242:	d113      	bne.n	800226c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800224e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002252:	d10b      	bne.n	800226c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002258:	f043 0220 	orr.w	r2, r3, #32
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002268:	2301      	movs	r3, #1
 800226a:	e063      	b.n	8002334 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800226c:	f7ff fe80 	bl	8001f70 <HAL_GetTick>
 8002270:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002272:	e021      	b.n	80022b8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	f1b3 3fff 	cmp.w	r3, #4294967295
 800227a:	d01d      	beq.n	80022b8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d007      	beq.n	8002292 <HAL_ADC_PollForConversion+0x6c>
 8002282:	f7ff fe75 	bl	8001f70 <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	683a      	ldr	r2, [r7, #0]
 800228e:	429a      	cmp	r2, r3
 8002290:	d212      	bcs.n	80022b8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	2b02      	cmp	r3, #2
 800229e:	d00b      	beq.n	80022b8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a4:	f043 0204 	orr.w	r2, r3, #4
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	e03d      	b.n	8002334 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0302 	and.w	r3, r3, #2
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d1d6      	bne.n	8002274 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f06f 0212 	mvn.w	r2, #18
 80022ce:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d123      	bne.n	8002332 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d11f      	bne.n	8002332 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022f8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d006      	beq.n	800230e <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800230a:	2b00      	cmp	r3, #0
 800230c:	d111      	bne.n	8002332 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002312:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d105      	bne.n	8002332 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232a:	f043 0201 	orr.w	r2, r3, #1
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800234a:	4618      	mov	r0, r3
 800234c:	370c      	adds	r7, #12
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
	...

08002358 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002362:	2300      	movs	r3, #0
 8002364:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800236c:	2b01      	cmp	r3, #1
 800236e:	d101      	bne.n	8002374 <HAL_ADC_ConfigChannel+0x1c>
 8002370:	2302      	movs	r3, #2
 8002372:	e105      	b.n	8002580 <HAL_ADC_ConfigChannel+0x228>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2201      	movs	r2, #1
 8002378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2b09      	cmp	r3, #9
 8002382:	d925      	bls.n	80023d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68d9      	ldr	r1, [r3, #12]
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	b29b      	uxth	r3, r3
 8002390:	461a      	mov	r2, r3
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	3b1e      	subs	r3, #30
 800239a:	2207      	movs	r2, #7
 800239c:	fa02 f303 	lsl.w	r3, r2, r3
 80023a0:	43da      	mvns	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	400a      	ands	r2, r1
 80023a8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	68d9      	ldr	r1, [r3, #12]
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	4618      	mov	r0, r3
 80023bc:	4603      	mov	r3, r0
 80023be:	005b      	lsls	r3, r3, #1
 80023c0:	4403      	add	r3, r0
 80023c2:	3b1e      	subs	r3, #30
 80023c4:	409a      	lsls	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	60da      	str	r2, [r3, #12]
 80023ce:	e022      	b.n	8002416 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	6919      	ldr	r1, [r3, #16]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	461a      	mov	r2, r3
 80023de:	4613      	mov	r3, r2
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	4413      	add	r3, r2
 80023e4:	2207      	movs	r2, #7
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	43da      	mvns	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	400a      	ands	r2, r1
 80023f2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6919      	ldr	r1, [r3, #16]
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	689a      	ldr	r2, [r3, #8]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	b29b      	uxth	r3, r3
 8002404:	4618      	mov	r0, r3
 8002406:	4603      	mov	r3, r0
 8002408:	005b      	lsls	r3, r3, #1
 800240a:	4403      	add	r3, r0
 800240c:	409a      	lsls	r2, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	2b06      	cmp	r3, #6
 800241c:	d824      	bhi.n	8002468 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	4413      	add	r3, r2
 800242e:	3b05      	subs	r3, #5
 8002430:	221f      	movs	r2, #31
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	43da      	mvns	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	400a      	ands	r2, r1
 800243e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	b29b      	uxth	r3, r3
 800244c:	4618      	mov	r0, r3
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	685a      	ldr	r2, [r3, #4]
 8002452:	4613      	mov	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	4413      	add	r3, r2
 8002458:	3b05      	subs	r3, #5
 800245a:	fa00 f203 	lsl.w	r2, r0, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	430a      	orrs	r2, r1
 8002464:	635a      	str	r2, [r3, #52]	@ 0x34
 8002466:	e04c      	b.n	8002502 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	2b0c      	cmp	r3, #12
 800246e:	d824      	bhi.n	80024ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685a      	ldr	r2, [r3, #4]
 800247a:	4613      	mov	r3, r2
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	4413      	add	r3, r2
 8002480:	3b23      	subs	r3, #35	@ 0x23
 8002482:	221f      	movs	r2, #31
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	43da      	mvns	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	400a      	ands	r2, r1
 8002490:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	b29b      	uxth	r3, r3
 800249e:	4618      	mov	r0, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685a      	ldr	r2, [r3, #4]
 80024a4:	4613      	mov	r3, r2
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	4413      	add	r3, r2
 80024aa:	3b23      	subs	r3, #35	@ 0x23
 80024ac:	fa00 f203 	lsl.w	r2, r0, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	430a      	orrs	r2, r1
 80024b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80024b8:	e023      	b.n	8002502 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	4613      	mov	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	3b41      	subs	r3, #65	@ 0x41
 80024cc:	221f      	movs	r2, #31
 80024ce:	fa02 f303 	lsl.w	r3, r2, r3
 80024d2:	43da      	mvns	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	400a      	ands	r2, r1
 80024da:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	b29b      	uxth	r3, r3
 80024e8:	4618      	mov	r0, r3
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	685a      	ldr	r2, [r3, #4]
 80024ee:	4613      	mov	r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	4413      	add	r3, r2
 80024f4:	3b41      	subs	r3, #65	@ 0x41
 80024f6:	fa00 f203 	lsl.w	r2, r0, r3
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	430a      	orrs	r2, r1
 8002500:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002502:	4b22      	ldr	r3, [pc, #136]	@ (800258c <HAL_ADC_ConfigChannel+0x234>)
 8002504:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a21      	ldr	r2, [pc, #132]	@ (8002590 <HAL_ADC_ConfigChannel+0x238>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d109      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x1cc>
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2b12      	cmp	r3, #18
 8002516:	d105      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a19      	ldr	r2, [pc, #100]	@ (8002590 <HAL_ADC_ConfigChannel+0x238>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d123      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x21e>
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2b10      	cmp	r3, #16
 8002534:	d003      	beq.n	800253e <HAL_ADC_ConfigChannel+0x1e6>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b11      	cmp	r3, #17
 800253c:	d11b      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2b10      	cmp	r3, #16
 8002550:	d111      	bne.n	8002576 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002552:	4b10      	ldr	r3, [pc, #64]	@ (8002594 <HAL_ADC_ConfigChannel+0x23c>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a10      	ldr	r2, [pc, #64]	@ (8002598 <HAL_ADC_ConfigChannel+0x240>)
 8002558:	fba2 2303 	umull	r2, r3, r2, r3
 800255c:	0c9a      	lsrs	r2, r3, #18
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002568:	e002      	b.n	8002570 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	3b01      	subs	r3, #1
 800256e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f9      	bne.n	800256a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3714      	adds	r7, #20
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	40012300 	.word	0x40012300
 8002590:	40012000 	.word	0x40012000
 8002594:	20000000 	.word	0x20000000
 8002598:	431bde83 	.word	0x431bde83

0800259c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 800259c:	b480      	push	{r7}
 800259e:	b085      	sub	sp, #20
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025a4:	4b79      	ldr	r3, [pc, #484]	@ (800278c <ADC_Init+0x1f0>)
 80025a6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	685a      	ldr	r2, [r3, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	431a      	orrs	r2, r3
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	6859      	ldr	r1, [r3, #4]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	691b      	ldr	r3, [r3, #16]
 80025dc:	021a      	lsls	r2, r3, #8
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	685a      	ldr	r2, [r3, #4]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80025f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	6859      	ldr	r1, [r3, #4]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002616:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	6899      	ldr	r1, [r3, #8]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	68da      	ldr	r2, [r3, #12]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800262e:	4a58      	ldr	r2, [pc, #352]	@ (8002790 <ADC_Init+0x1f4>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d022      	beq.n	800267a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689a      	ldr	r2, [r3, #8]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002642:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	6899      	ldr	r1, [r3, #8]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	689a      	ldr	r2, [r3, #8]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002664:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	6899      	ldr	r1, [r3, #8]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	430a      	orrs	r2, r1
 8002676:	609a      	str	r2, [r3, #8]
 8002678:	e00f      	b.n	800269a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689a      	ldr	r2, [r3, #8]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002688:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	689a      	ldr	r2, [r3, #8]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002698:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0202 	bic.w	r2, r2, #2
 80026a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6899      	ldr	r1, [r3, #8]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	7e1b      	ldrb	r3, [r3, #24]
 80026b4:	005a      	lsls	r2, r3, #1
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	430a      	orrs	r2, r1
 80026bc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d01b      	beq.n	8002700 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80026d6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80026e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6859      	ldr	r1, [r3, #4]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f2:	3b01      	subs	r3, #1
 80026f4:	035a      	lsls	r2, r3, #13
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	e007      	b.n	8002710 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800270e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800271e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	69db      	ldr	r3, [r3, #28]
 800272a:	3b01      	subs	r3, #1
 800272c:	051a      	lsls	r2, r3, #20
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689a      	ldr	r2, [r3, #8]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002744:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6899      	ldr	r1, [r3, #8]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002752:	025a      	lsls	r2, r3, #9
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689a      	ldr	r2, [r3, #8]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800276a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	6899      	ldr	r1, [r3, #8]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	695b      	ldr	r3, [r3, #20]
 8002776:	029a      	lsls	r2, r3, #10
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	430a      	orrs	r2, r1
 800277e:	609a      	str	r2, [r3, #8]
}
 8002780:	bf00      	nop
 8002782:	3714      	adds	r7, #20
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	40012300 	.word	0x40012300
 8002790:	0f000001 	.word	0x0f000001

08002794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002794:	b480      	push	{r7}
 8002796:	b085      	sub	sp, #20
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	f003 0307 	and.w	r3, r3, #7
 80027a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027a4:	4b0c      	ldr	r3, [pc, #48]	@ (80027d8 <__NVIC_SetPriorityGrouping+0x44>)
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027aa:	68ba      	ldr	r2, [r7, #8]
 80027ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027b0:	4013      	ands	r3, r2
 80027b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027c6:	4a04      	ldr	r2, [pc, #16]	@ (80027d8 <__NVIC_SetPriorityGrouping+0x44>)
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	60d3      	str	r3, [r2, #12]
}
 80027cc:	bf00      	nop
 80027ce:	3714      	adds	r7, #20
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	e000ed00 	.word	0xe000ed00

080027dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027e0:	4b04      	ldr	r3, [pc, #16]	@ (80027f4 <__NVIC_GetPriorityGrouping+0x18>)
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	0a1b      	lsrs	r3, r3, #8
 80027e6:	f003 0307 	and.w	r3, r3, #7
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	e000ed00 	.word	0xe000ed00

080027f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	4603      	mov	r3, r0
 8002800:	6039      	str	r1, [r7, #0]
 8002802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002808:	2b00      	cmp	r3, #0
 800280a:	db0a      	blt.n	8002822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	b2da      	uxtb	r2, r3
 8002810:	490c      	ldr	r1, [pc, #48]	@ (8002844 <__NVIC_SetPriority+0x4c>)
 8002812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002816:	0112      	lsls	r2, r2, #4
 8002818:	b2d2      	uxtb	r2, r2
 800281a:	440b      	add	r3, r1
 800281c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002820:	e00a      	b.n	8002838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	b2da      	uxtb	r2, r3
 8002826:	4908      	ldr	r1, [pc, #32]	@ (8002848 <__NVIC_SetPriority+0x50>)
 8002828:	79fb      	ldrb	r3, [r7, #7]
 800282a:	f003 030f 	and.w	r3, r3, #15
 800282e:	3b04      	subs	r3, #4
 8002830:	0112      	lsls	r2, r2, #4
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	440b      	add	r3, r1
 8002836:	761a      	strb	r2, [r3, #24]
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr
 8002844:	e000e100 	.word	0xe000e100
 8002848:	e000ed00 	.word	0xe000ed00

0800284c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800284c:	b480      	push	{r7}
 800284e:	b089      	sub	sp, #36	@ 0x24
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f003 0307 	and.w	r3, r3, #7
 800285e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	f1c3 0307 	rsb	r3, r3, #7
 8002866:	2b04      	cmp	r3, #4
 8002868:	bf28      	it	cs
 800286a:	2304      	movcs	r3, #4
 800286c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3304      	adds	r3, #4
 8002872:	2b06      	cmp	r3, #6
 8002874:	d902      	bls.n	800287c <NVIC_EncodePriority+0x30>
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	3b03      	subs	r3, #3
 800287a:	e000      	b.n	800287e <NVIC_EncodePriority+0x32>
 800287c:	2300      	movs	r3, #0
 800287e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002880:	f04f 32ff 	mov.w	r2, #4294967295
 8002884:	69bb      	ldr	r3, [r7, #24]
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	43da      	mvns	r2, r3
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	401a      	ands	r2, r3
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002894:	f04f 31ff 	mov.w	r1, #4294967295
 8002898:	697b      	ldr	r3, [r7, #20]
 800289a:	fa01 f303 	lsl.w	r3, r1, r3
 800289e:	43d9      	mvns	r1, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028a4:	4313      	orrs	r3, r2
         );
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3724      	adds	r7, #36	@ 0x24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
	...

080028b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3b01      	subs	r3, #1
 80028c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028c4:	d301      	bcc.n	80028ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028c6:	2301      	movs	r3, #1
 80028c8:	e00f      	b.n	80028ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028ca:	4a0a      	ldr	r2, [pc, #40]	@ (80028f4 <SysTick_Config+0x40>)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3b01      	subs	r3, #1
 80028d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028d2:	210f      	movs	r1, #15
 80028d4:	f04f 30ff 	mov.w	r0, #4294967295
 80028d8:	f7ff ff8e 	bl	80027f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028dc:	4b05      	ldr	r3, [pc, #20]	@ (80028f4 <SysTick_Config+0x40>)
 80028de:	2200      	movs	r2, #0
 80028e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028e2:	4b04      	ldr	r3, [pc, #16]	@ (80028f4 <SysTick_Config+0x40>)
 80028e4:	2207      	movs	r2, #7
 80028e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e8:	2300      	movs	r3, #0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	e000e010 	.word	0xe000e010

080028f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b082      	sub	sp, #8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f7ff ff47 	bl	8002794 <__NVIC_SetPriorityGrouping>
}
 8002906:	bf00      	nop
 8002908:	3708      	adds	r7, #8
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800290e:	b580      	push	{r7, lr}
 8002910:	b086      	sub	sp, #24
 8002912:	af00      	add	r7, sp, #0
 8002914:	4603      	mov	r3, r0
 8002916:	60b9      	str	r1, [r7, #8]
 8002918:	607a      	str	r2, [r7, #4]
 800291a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002920:	f7ff ff5c 	bl	80027dc <__NVIC_GetPriorityGrouping>
 8002924:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	68b9      	ldr	r1, [r7, #8]
 800292a:	6978      	ldr	r0, [r7, #20]
 800292c:	f7ff ff8e 	bl	800284c <NVIC_EncodePriority>
 8002930:	4602      	mov	r2, r0
 8002932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002936:	4611      	mov	r1, r2
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff ff5d 	bl	80027f8 <__NVIC_SetPriority>
}
 800293e:	bf00      	nop
 8002940:	3718      	adds	r7, #24
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b082      	sub	sp, #8
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7ff ffb0 	bl	80028b4 <SysTick_Config>
 8002954:	4603      	mov	r3, r0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
	...

08002960 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002960:	b480      	push	{r7}
 8002962:	b089      	sub	sp, #36	@ 0x24
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800296e:	2300      	movs	r3, #0
 8002970:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002972:	2300      	movs	r3, #0
 8002974:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
 800297a:	e159      	b.n	8002c30 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800297c:	2201      	movs	r2, #1
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	4013      	ands	r3, r2
 800298e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	429a      	cmp	r2, r3
 8002996:	f040 8148 	bne.w	8002c2a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f003 0303 	and.w	r3, r3, #3
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d005      	beq.n	80029b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d130      	bne.n	8002a14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	2203      	movs	r2, #3
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43db      	mvns	r3, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4013      	ands	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	005b      	lsls	r3, r3, #1
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	4313      	orrs	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69ba      	ldr	r2, [r7, #24]
 80029e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029e8:	2201      	movs	r2, #1
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	091b      	lsrs	r3, r3, #4
 80029fe:	f003 0201 	and.w	r2, r3, #1
 8002a02:	69fb      	ldr	r3, [r7, #28]
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f003 0303 	and.w	r3, r3, #3
 8002a1c:	2b03      	cmp	r3, #3
 8002a1e:	d017      	beq.n	8002a50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	2203      	movs	r2, #3
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	69fb      	ldr	r3, [r7, #28]
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	fa02 f303 	lsl.w	r3, r2, r3
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 0303 	and.w	r3, r3, #3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d123      	bne.n	8002aa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a5c:	69fb      	ldr	r3, [r7, #28]
 8002a5e:	08da      	lsrs	r2, r3, #3
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	3208      	adds	r2, #8
 8002a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	f003 0307 	and.w	r3, r3, #7
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	220f      	movs	r2, #15
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	691a      	ldr	r2, [r3, #16]
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	08da      	lsrs	r2, r3, #3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	3208      	adds	r2, #8
 8002a9e:	69b9      	ldr	r1, [r7, #24]
 8002aa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	2203      	movs	r2, #3
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f003 0203 	and.w	r2, r3, #3
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	69ba      	ldr	r2, [r7, #24]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	69ba      	ldr	r2, [r7, #24]
 8002ad6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	f000 80a2 	beq.w	8002c2a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	4b57      	ldr	r3, [pc, #348]	@ (8002c48 <HAL_GPIO_Init+0x2e8>)
 8002aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aee:	4a56      	ldr	r2, [pc, #344]	@ (8002c48 <HAL_GPIO_Init+0x2e8>)
 8002af0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002af4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002af6:	4b54      	ldr	r3, [pc, #336]	@ (8002c48 <HAL_GPIO_Init+0x2e8>)
 8002af8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002afa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b02:	4a52      	ldr	r2, [pc, #328]	@ (8002c4c <HAL_GPIO_Init+0x2ec>)
 8002b04:	69fb      	ldr	r3, [r7, #28]
 8002b06:	089b      	lsrs	r3, r3, #2
 8002b08:	3302      	adds	r3, #2
 8002b0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	f003 0303 	and.w	r3, r3, #3
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	220f      	movs	r2, #15
 8002b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1e:	43db      	mvns	r3, r3
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	4013      	ands	r3, r2
 8002b24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a49      	ldr	r2, [pc, #292]	@ (8002c50 <HAL_GPIO_Init+0x2f0>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d019      	beq.n	8002b62 <HAL_GPIO_Init+0x202>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a48      	ldr	r2, [pc, #288]	@ (8002c54 <HAL_GPIO_Init+0x2f4>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d013      	beq.n	8002b5e <HAL_GPIO_Init+0x1fe>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a47      	ldr	r2, [pc, #284]	@ (8002c58 <HAL_GPIO_Init+0x2f8>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d00d      	beq.n	8002b5a <HAL_GPIO_Init+0x1fa>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4a46      	ldr	r2, [pc, #280]	@ (8002c5c <HAL_GPIO_Init+0x2fc>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d007      	beq.n	8002b56 <HAL_GPIO_Init+0x1f6>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	4a45      	ldr	r2, [pc, #276]	@ (8002c60 <HAL_GPIO_Init+0x300>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d101      	bne.n	8002b52 <HAL_GPIO_Init+0x1f2>
 8002b4e:	2304      	movs	r3, #4
 8002b50:	e008      	b.n	8002b64 <HAL_GPIO_Init+0x204>
 8002b52:	2307      	movs	r3, #7
 8002b54:	e006      	b.n	8002b64 <HAL_GPIO_Init+0x204>
 8002b56:	2303      	movs	r3, #3
 8002b58:	e004      	b.n	8002b64 <HAL_GPIO_Init+0x204>
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	e002      	b.n	8002b64 <HAL_GPIO_Init+0x204>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <HAL_GPIO_Init+0x204>
 8002b62:	2300      	movs	r3, #0
 8002b64:	69fa      	ldr	r2, [r7, #28]
 8002b66:	f002 0203 	and.w	r2, r2, #3
 8002b6a:	0092      	lsls	r2, r2, #2
 8002b6c:	4093      	lsls	r3, r2
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b74:	4935      	ldr	r1, [pc, #212]	@ (8002c4c <HAL_GPIO_Init+0x2ec>)
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	089b      	lsrs	r3, r3, #2
 8002b7a:	3302      	adds	r3, #2
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b82:	4b38      	ldr	r3, [pc, #224]	@ (8002c64 <HAL_GPIO_Init+0x304>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	43db      	mvns	r3, r3
 8002b8c:	69ba      	ldr	r2, [r7, #24]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ba6:	4a2f      	ldr	r2, [pc, #188]	@ (8002c64 <HAL_GPIO_Init+0x304>)
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bac:	4b2d      	ldr	r3, [pc, #180]	@ (8002c64 <HAL_GPIO_Init+0x304>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bb2:	693b      	ldr	r3, [r7, #16]
 8002bb4:	43db      	mvns	r3, r3
 8002bb6:	69ba      	ldr	r2, [r7, #24]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d003      	beq.n	8002bd0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bd0:	4a24      	ldr	r2, [pc, #144]	@ (8002c64 <HAL_GPIO_Init+0x304>)
 8002bd2:	69bb      	ldr	r3, [r7, #24]
 8002bd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bd6:	4b23      	ldr	r3, [pc, #140]	@ (8002c64 <HAL_GPIO_Init+0x304>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	43db      	mvns	r3, r3
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	4013      	ands	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002bf2:	69ba      	ldr	r2, [r7, #24]
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bfa:	4a1a      	ldr	r2, [pc, #104]	@ (8002c64 <HAL_GPIO_Init+0x304>)
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c00:	4b18      	ldr	r3, [pc, #96]	@ (8002c64 <HAL_GPIO_Init+0x304>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d003      	beq.n	8002c24 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002c1c:	69ba      	ldr	r2, [r7, #24]
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c24:	4a0f      	ldr	r2, [pc, #60]	@ (8002c64 <HAL_GPIO_Init+0x304>)
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	61fb      	str	r3, [r7, #28]
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	2b0f      	cmp	r3, #15
 8002c34:	f67f aea2 	bls.w	800297c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c38:	bf00      	nop
 8002c3a:	bf00      	nop
 8002c3c:	3724      	adds	r7, #36	@ 0x24
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	40013800 	.word	0x40013800
 8002c50:	40020000 	.word	0x40020000
 8002c54:	40020400 	.word	0x40020400
 8002c58:	40020800 	.word	0x40020800
 8002c5c:	40020c00 	.word	0x40020c00
 8002c60:	40021000 	.word	0x40021000
 8002c64:	40013c00 	.word	0x40013c00

08002c68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	460b      	mov	r3, r1
 8002c72:	807b      	strh	r3, [r7, #2]
 8002c74:	4613      	mov	r3, r2
 8002c76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c78:	787b      	ldrb	r3, [r7, #1]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d003      	beq.n	8002c86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c7e:	887a      	ldrh	r2, [r7, #2]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c84:	e003      	b.n	8002c8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c86:	887b      	ldrh	r3, [r7, #2]
 8002c88:	041a      	lsls	r2, r3, #16
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	619a      	str	r2, [r3, #24]
}
 8002c8e:	bf00      	nop
 8002c90:	370c      	adds	r7, #12
 8002c92:	46bd      	mov	sp, r7
 8002c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c98:	4770      	bx	lr

08002c9a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b085      	sub	sp, #20
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cac:	887a      	ldrh	r2, [r7, #2]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	041a      	lsls	r2, r3, #16
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	43d9      	mvns	r1, r3
 8002cb8:	887b      	ldrh	r3, [r7, #2]
 8002cba:	400b      	ands	r3, r1
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	619a      	str	r2, [r3, #24]
}
 8002cc2:	bf00      	nop
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
	...

08002cd0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d101      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e267      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d075      	beq.n	8002dda <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002cee:	4b88      	ldr	r3, [pc, #544]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 030c 	and.w	r3, r3, #12
 8002cf6:	2b04      	cmp	r3, #4
 8002cf8:	d00c      	beq.n	8002d14 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cfa:	4b85      	ldr	r3, [pc, #532]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002d02:	2b08      	cmp	r3, #8
 8002d04:	d112      	bne.n	8002d2c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d06:	4b82      	ldr	r3, [pc, #520]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d0e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d12:	d10b      	bne.n	8002d2c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d14:	4b7e      	ldr	r3, [pc, #504]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d05b      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x108>
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d157      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e242      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d34:	d106      	bne.n	8002d44 <HAL_RCC_OscConfig+0x74>
 8002d36:	4b76      	ldr	r3, [pc, #472]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a75      	ldr	r2, [pc, #468]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d40:	6013      	str	r3, [r2, #0]
 8002d42:	e01d      	b.n	8002d80 <HAL_RCC_OscConfig+0xb0>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d4c:	d10c      	bne.n	8002d68 <HAL_RCC_OscConfig+0x98>
 8002d4e:	4b70      	ldr	r3, [pc, #448]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a6f      	ldr	r2, [pc, #444]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	4b6d      	ldr	r3, [pc, #436]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a6c      	ldr	r2, [pc, #432]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d64:	6013      	str	r3, [r2, #0]
 8002d66:	e00b      	b.n	8002d80 <HAL_RCC_OscConfig+0xb0>
 8002d68:	4b69      	ldr	r3, [pc, #420]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a68      	ldr	r2, [pc, #416]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d72:	6013      	str	r3, [r2, #0]
 8002d74:	4b66      	ldr	r3, [pc, #408]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a65      	ldr	r2, [pc, #404]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002d7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d013      	beq.n	8002db0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d88:	f7ff f8f2 	bl	8001f70 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d90:	f7ff f8ee 	bl	8001f70 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b64      	cmp	r3, #100	@ 0x64
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e207      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002da2:	4b5b      	ldr	r3, [pc, #364]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d0f0      	beq.n	8002d90 <HAL_RCC_OscConfig+0xc0>
 8002dae:	e014      	b.n	8002dda <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db0:	f7ff f8de 	bl	8001f70 <HAL_GetTick>
 8002db4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002db6:	e008      	b.n	8002dca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002db8:	f7ff f8da 	bl	8001f70 <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	2b64      	cmp	r3, #100	@ 0x64
 8002dc4:	d901      	bls.n	8002dca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e1f3      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dca:	4b51      	ldr	r3, [pc, #324]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1f0      	bne.n	8002db8 <HAL_RCC_OscConfig+0xe8>
 8002dd6:	e000      	b.n	8002dda <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d063      	beq.n	8002eae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002de6:	4b4a      	ldr	r3, [pc, #296]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 030c 	and.w	r3, r3, #12
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d00b      	beq.n	8002e0a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002df2:	4b47      	ldr	r3, [pc, #284]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002dfa:	2b08      	cmp	r3, #8
 8002dfc:	d11c      	bne.n	8002e38 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dfe:	4b44      	ldr	r3, [pc, #272]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d116      	bne.n	8002e38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e0a:	4b41      	ldr	r3, [pc, #260]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d005      	beq.n	8002e22 <HAL_RCC_OscConfig+0x152>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d001      	beq.n	8002e22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e1c7      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e22:	4b3b      	ldr	r3, [pc, #236]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	4937      	ldr	r1, [pc, #220]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e36:	e03a      	b.n	8002eae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d020      	beq.n	8002e82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e40:	4b34      	ldr	r3, [pc, #208]	@ (8002f14 <HAL_RCC_OscConfig+0x244>)
 8002e42:	2201      	movs	r2, #1
 8002e44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e46:	f7ff f893 	bl	8001f70 <HAL_GetTick>
 8002e4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e4c:	e008      	b.n	8002e60 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e4e:	f7ff f88f 	bl	8001f70 <HAL_GetTick>
 8002e52:	4602      	mov	r2, r0
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	2b02      	cmp	r3, #2
 8002e5a:	d901      	bls.n	8002e60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e5c:	2303      	movs	r3, #3
 8002e5e:	e1a8      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e60:	4b2b      	ldr	r3, [pc, #172]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0302 	and.w	r3, r3, #2
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d0f0      	beq.n	8002e4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e6c:	4b28      	ldr	r3, [pc, #160]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	4925      	ldr	r1, [pc, #148]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	600b      	str	r3, [r1, #0]
 8002e80:	e015      	b.n	8002eae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e82:	4b24      	ldr	r3, [pc, #144]	@ (8002f14 <HAL_RCC_OscConfig+0x244>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e88:	f7ff f872 	bl	8001f70 <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e90:	f7ff f86e 	bl	8001f70 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e187      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ea2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1f0      	bne.n	8002e90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0308 	and.w	r3, r3, #8
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d036      	beq.n	8002f28 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d016      	beq.n	8002ef0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ec2:	4b15      	ldr	r3, [pc, #84]	@ (8002f18 <HAL_RCC_OscConfig+0x248>)
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec8:	f7ff f852 	bl	8001f70 <HAL_GetTick>
 8002ecc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ece:	e008      	b.n	8002ee2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed0:	f7ff f84e 	bl	8001f70 <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	2b02      	cmp	r3, #2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e167      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8002f10 <HAL_RCC_OscConfig+0x240>)
 8002ee4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ee6:	f003 0302 	and.w	r3, r3, #2
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d0f0      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x200>
 8002eee:	e01b      	b.n	8002f28 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ef0:	4b09      	ldr	r3, [pc, #36]	@ (8002f18 <HAL_RCC_OscConfig+0x248>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ef6:	f7ff f83b 	bl	8001f70 <HAL_GetTick>
 8002efa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002efc:	e00e      	b.n	8002f1c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002efe:	f7ff f837 	bl	8001f70 <HAL_GetTick>
 8002f02:	4602      	mov	r2, r0
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	1ad3      	subs	r3, r2, r3
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d907      	bls.n	8002f1c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e150      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
 8002f10:	40023800 	.word	0x40023800
 8002f14:	42470000 	.word	0x42470000
 8002f18:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f1c:	4b88      	ldr	r3, [pc, #544]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002f1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f20:	f003 0302 	and.w	r3, r3, #2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1ea      	bne.n	8002efe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0304 	and.w	r3, r3, #4
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f000 8097 	beq.w	8003064 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f36:	2300      	movs	r3, #0
 8002f38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f3a:	4b81      	ldr	r3, [pc, #516]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10f      	bne.n	8002f66 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f46:	2300      	movs	r3, #0
 8002f48:	60bb      	str	r3, [r7, #8]
 8002f4a:	4b7d      	ldr	r3, [pc, #500]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4e:	4a7c      	ldr	r2, [pc, #496]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002f50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f54:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f56:	4b7a      	ldr	r3, [pc, #488]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f5e:	60bb      	str	r3, [r7, #8]
 8002f60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f62:	2301      	movs	r3, #1
 8002f64:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f66:	4b77      	ldr	r3, [pc, #476]	@ (8003144 <HAL_RCC_OscConfig+0x474>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d118      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f72:	4b74      	ldr	r3, [pc, #464]	@ (8003144 <HAL_RCC_OscConfig+0x474>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a73      	ldr	r2, [pc, #460]	@ (8003144 <HAL_RCC_OscConfig+0x474>)
 8002f78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f7e:	f7fe fff7 	bl	8001f70 <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f86:	f7fe fff3 	bl	8001f70 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e10c      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f98:	4b6a      	ldr	r3, [pc, #424]	@ (8003144 <HAL_RCC_OscConfig+0x474>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d0f0      	beq.n	8002f86 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d106      	bne.n	8002fba <HAL_RCC_OscConfig+0x2ea>
 8002fac:	4b64      	ldr	r3, [pc, #400]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb0:	4a63      	ldr	r2, [pc, #396]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fb2:	f043 0301 	orr.w	r3, r3, #1
 8002fb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fb8:	e01c      	b.n	8002ff4 <HAL_RCC_OscConfig+0x324>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b05      	cmp	r3, #5
 8002fc0:	d10c      	bne.n	8002fdc <HAL_RCC_OscConfig+0x30c>
 8002fc2:	4b5f      	ldr	r3, [pc, #380]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc6:	4a5e      	ldr	r2, [pc, #376]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fc8:	f043 0304 	orr.w	r3, r3, #4
 8002fcc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fce:	4b5c      	ldr	r3, [pc, #368]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd2:	4a5b      	ldr	r2, [pc, #364]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fd4:	f043 0301 	orr.w	r3, r3, #1
 8002fd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fda:	e00b      	b.n	8002ff4 <HAL_RCC_OscConfig+0x324>
 8002fdc:	4b58      	ldr	r3, [pc, #352]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe0:	4a57      	ldr	r2, [pc, #348]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fe2:	f023 0301 	bic.w	r3, r3, #1
 8002fe6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fe8:	4b55      	ldr	r3, [pc, #340]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fec:	4a54      	ldr	r2, [pc, #336]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8002fee:	f023 0304 	bic.w	r3, r3, #4
 8002ff2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d015      	beq.n	8003028 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ffc:	f7fe ffb8 	bl	8001f70 <HAL_GetTick>
 8003000:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003002:	e00a      	b.n	800301a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003004:	f7fe ffb4 	bl	8001f70 <HAL_GetTick>
 8003008:	4602      	mov	r2, r0
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	1ad3      	subs	r3, r2, r3
 800300e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003012:	4293      	cmp	r3, r2
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e0cb      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800301a:	4b49      	ldr	r3, [pc, #292]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 800301c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0ee      	beq.n	8003004 <HAL_RCC_OscConfig+0x334>
 8003026:	e014      	b.n	8003052 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003028:	f7fe ffa2 	bl	8001f70 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800302e:	e00a      	b.n	8003046 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003030:	f7fe ff9e 	bl	8001f70 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e0b5      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003046:	4b3e      	ldr	r3, [pc, #248]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8003048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d1ee      	bne.n	8003030 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003052:	7dfb      	ldrb	r3, [r7, #23]
 8003054:	2b01      	cmp	r3, #1
 8003056:	d105      	bne.n	8003064 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003058:	4b39      	ldr	r3, [pc, #228]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 800305a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305c:	4a38      	ldr	r2, [pc, #224]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 800305e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003062:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	2b00      	cmp	r3, #0
 800306a:	f000 80a1 	beq.w	80031b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800306e:	4b34      	ldr	r3, [pc, #208]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	f003 030c 	and.w	r3, r3, #12
 8003076:	2b08      	cmp	r3, #8
 8003078:	d05c      	beq.n	8003134 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	699b      	ldr	r3, [r3, #24]
 800307e:	2b02      	cmp	r3, #2
 8003080:	d141      	bne.n	8003106 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003082:	4b31      	ldr	r3, [pc, #196]	@ (8003148 <HAL_RCC_OscConfig+0x478>)
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003088:	f7fe ff72 	bl	8001f70 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003090:	f7fe ff6e 	bl	8001f70 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e087      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030a2:	4b27      	ldr	r3, [pc, #156]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f0      	bne.n	8003090 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	69da      	ldr	r2, [r3, #28]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a1b      	ldr	r3, [r3, #32]
 80030b6:	431a      	orrs	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030bc:	019b      	lsls	r3, r3, #6
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030c4:	085b      	lsrs	r3, r3, #1
 80030c6:	3b01      	subs	r3, #1
 80030c8:	041b      	lsls	r3, r3, #16
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030d0:	061b      	lsls	r3, r3, #24
 80030d2:	491b      	ldr	r1, [pc, #108]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 80030d4:	4313      	orrs	r3, r2
 80030d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003148 <HAL_RCC_OscConfig+0x478>)
 80030da:	2201      	movs	r2, #1
 80030dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030de:	f7fe ff47 	bl	8001f70 <HAL_GetTick>
 80030e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e4:	e008      	b.n	80030f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030e6:	f7fe ff43 	bl	8001f70 <HAL_GetTick>
 80030ea:	4602      	mov	r2, r0
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d901      	bls.n	80030f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030f4:	2303      	movs	r3, #3
 80030f6:	e05c      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030f8:	4b11      	ldr	r3, [pc, #68]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003100:	2b00      	cmp	r3, #0
 8003102:	d0f0      	beq.n	80030e6 <HAL_RCC_OscConfig+0x416>
 8003104:	e054      	b.n	80031b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003106:	4b10      	ldr	r3, [pc, #64]	@ (8003148 <HAL_RCC_OscConfig+0x478>)
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800310c:	f7fe ff30 	bl	8001f70 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003114:	f7fe ff2c 	bl	8001f70 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b02      	cmp	r3, #2
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e045      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003126:	4b06      	ldr	r3, [pc, #24]	@ (8003140 <HAL_RCC_OscConfig+0x470>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d1f0      	bne.n	8003114 <HAL_RCC_OscConfig+0x444>
 8003132:	e03d      	b.n	80031b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	2b01      	cmp	r3, #1
 800313a:	d107      	bne.n	800314c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e038      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
 8003140:	40023800 	.word	0x40023800
 8003144:	40007000 	.word	0x40007000
 8003148:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800314c:	4b1b      	ldr	r3, [pc, #108]	@ (80031bc <HAL_RCC_OscConfig+0x4ec>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	699b      	ldr	r3, [r3, #24]
 8003156:	2b01      	cmp	r3, #1
 8003158:	d028      	beq.n	80031ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003164:	429a      	cmp	r2, r3
 8003166:	d121      	bne.n	80031ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003172:	429a      	cmp	r2, r3
 8003174:	d11a      	bne.n	80031ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003176:	68fa      	ldr	r2, [r7, #12]
 8003178:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800317c:	4013      	ands	r3, r2
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003182:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003184:	4293      	cmp	r3, r2
 8003186:	d111      	bne.n	80031ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003192:	085b      	lsrs	r3, r3, #1
 8003194:	3b01      	subs	r3, #1
 8003196:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003198:	429a      	cmp	r2, r3
 800319a:	d107      	bne.n	80031ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d001      	beq.n	80031b0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	e000      	b.n	80031b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3718      	adds	r7, #24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	40023800 	.word	0x40023800

080031c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d101      	bne.n	80031d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e0cc      	b.n	800336e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031d4:	4b68      	ldr	r3, [pc, #416]	@ (8003378 <HAL_RCC_ClockConfig+0x1b8>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f003 0307 	and.w	r3, r3, #7
 80031dc:	683a      	ldr	r2, [r7, #0]
 80031de:	429a      	cmp	r2, r3
 80031e0:	d90c      	bls.n	80031fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031e2:	4b65      	ldr	r3, [pc, #404]	@ (8003378 <HAL_RCC_ClockConfig+0x1b8>)
 80031e4:	683a      	ldr	r2, [r7, #0]
 80031e6:	b2d2      	uxtb	r2, r2
 80031e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ea:	4b63      	ldr	r3, [pc, #396]	@ (8003378 <HAL_RCC_ClockConfig+0x1b8>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0307 	and.w	r3, r3, #7
 80031f2:	683a      	ldr	r2, [r7, #0]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d001      	beq.n	80031fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0b8      	b.n	800336e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b00      	cmp	r3, #0
 8003206:	d020      	beq.n	800324a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0304 	and.w	r3, r3, #4
 8003210:	2b00      	cmp	r3, #0
 8003212:	d005      	beq.n	8003220 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003214:	4b59      	ldr	r3, [pc, #356]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	4a58      	ldr	r2, [pc, #352]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 800321a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800321e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0308 	and.w	r3, r3, #8
 8003228:	2b00      	cmp	r3, #0
 800322a:	d005      	beq.n	8003238 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800322c:	4b53      	ldr	r3, [pc, #332]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	4a52      	ldr	r2, [pc, #328]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003232:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003236:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003238:	4b50      	ldr	r3, [pc, #320]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	494d      	ldr	r1, [pc, #308]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003246:	4313      	orrs	r3, r2
 8003248:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0301 	and.w	r3, r3, #1
 8003252:	2b00      	cmp	r3, #0
 8003254:	d044      	beq.n	80032e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	2b01      	cmp	r3, #1
 800325c:	d107      	bne.n	800326e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800325e:	4b47      	ldr	r3, [pc, #284]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003266:	2b00      	cmp	r3, #0
 8003268:	d119      	bne.n	800329e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e07f      	b.n	800336e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	2b02      	cmp	r3, #2
 8003274:	d003      	beq.n	800327e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800327a:	2b03      	cmp	r3, #3
 800327c:	d107      	bne.n	800328e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800327e:	4b3f      	ldr	r3, [pc, #252]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003286:	2b00      	cmp	r3, #0
 8003288:	d109      	bne.n	800329e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e06f      	b.n	800336e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800328e:	4b3b      	ldr	r3, [pc, #236]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0302 	and.w	r3, r3, #2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e067      	b.n	800336e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800329e:	4b37      	ldr	r3, [pc, #220]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	f023 0203 	bic.w	r2, r3, #3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	4934      	ldr	r1, [pc, #208]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032b0:	f7fe fe5e 	bl	8001f70 <HAL_GetTick>
 80032b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b6:	e00a      	b.n	80032ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b8:	f7fe fe5a 	bl	8001f70 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e04f      	b.n	800336e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ce:	4b2b      	ldr	r3, [pc, #172]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	f003 020c 	and.w	r2, r3, #12
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	429a      	cmp	r2, r3
 80032de:	d1eb      	bne.n	80032b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032e0:	4b25      	ldr	r3, [pc, #148]	@ (8003378 <HAL_RCC_ClockConfig+0x1b8>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d20c      	bcs.n	8003308 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ee:	4b22      	ldr	r3, [pc, #136]	@ (8003378 <HAL_RCC_ClockConfig+0x1b8>)
 80032f0:	683a      	ldr	r2, [r7, #0]
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032f6:	4b20      	ldr	r3, [pc, #128]	@ (8003378 <HAL_RCC_ClockConfig+0x1b8>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0307 	and.w	r3, r3, #7
 80032fe:	683a      	ldr	r2, [r7, #0]
 8003300:	429a      	cmp	r2, r3
 8003302:	d001      	beq.n	8003308 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e032      	b.n	800336e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	d008      	beq.n	8003326 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003314:	4b19      	ldr	r3, [pc, #100]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	4916      	ldr	r1, [pc, #88]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003322:	4313      	orrs	r3, r2
 8003324:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0308 	and.w	r3, r3, #8
 800332e:	2b00      	cmp	r3, #0
 8003330:	d009      	beq.n	8003346 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003332:	4b12      	ldr	r3, [pc, #72]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	00db      	lsls	r3, r3, #3
 8003340:	490e      	ldr	r1, [pc, #56]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 8003342:	4313      	orrs	r3, r2
 8003344:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003346:	f000 f821 	bl	800338c <HAL_RCC_GetSysClockFreq>
 800334a:	4602      	mov	r2, r0
 800334c:	4b0b      	ldr	r3, [pc, #44]	@ (800337c <HAL_RCC_ClockConfig+0x1bc>)
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	091b      	lsrs	r3, r3, #4
 8003352:	f003 030f 	and.w	r3, r3, #15
 8003356:	490a      	ldr	r1, [pc, #40]	@ (8003380 <HAL_RCC_ClockConfig+0x1c0>)
 8003358:	5ccb      	ldrb	r3, [r1, r3]
 800335a:	fa22 f303 	lsr.w	r3, r2, r3
 800335e:	4a09      	ldr	r2, [pc, #36]	@ (8003384 <HAL_RCC_ClockConfig+0x1c4>)
 8003360:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003362:	4b09      	ldr	r3, [pc, #36]	@ (8003388 <HAL_RCC_ClockConfig+0x1c8>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f7fe fdbe 	bl	8001ee8 <HAL_InitTick>

  return HAL_OK;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	40023c00 	.word	0x40023c00
 800337c:	40023800 	.word	0x40023800
 8003380:	08007494 	.word	0x08007494
 8003384:	20000000 	.word	0x20000000
 8003388:	20000004 	.word	0x20000004

0800338c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800338c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003390:	b094      	sub	sp, #80	@ 0x50
 8003392:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003394:	2300      	movs	r3, #0
 8003396:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003398:	2300      	movs	r3, #0
 800339a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800339c:	2300      	movs	r3, #0
 800339e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80033a0:	2300      	movs	r3, #0
 80033a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033a4:	4b79      	ldr	r3, [pc, #484]	@ (800358c <HAL_RCC_GetSysClockFreq+0x200>)
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 030c 	and.w	r3, r3, #12
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d00d      	beq.n	80033cc <HAL_RCC_GetSysClockFreq+0x40>
 80033b0:	2b08      	cmp	r3, #8
 80033b2:	f200 80e1 	bhi.w	8003578 <HAL_RCC_GetSysClockFreq+0x1ec>
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d002      	beq.n	80033c0 <HAL_RCC_GetSysClockFreq+0x34>
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d003      	beq.n	80033c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80033be:	e0db      	b.n	8003578 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033c0:	4b73      	ldr	r3, [pc, #460]	@ (8003590 <HAL_RCC_GetSysClockFreq+0x204>)
 80033c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033c4:	e0db      	b.n	800357e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033c6:	4b73      	ldr	r3, [pc, #460]	@ (8003594 <HAL_RCC_GetSysClockFreq+0x208>)
 80033c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033ca:	e0d8      	b.n	800357e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033cc:	4b6f      	ldr	r3, [pc, #444]	@ (800358c <HAL_RCC_GetSysClockFreq+0x200>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033d4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033d6:	4b6d      	ldr	r3, [pc, #436]	@ (800358c <HAL_RCC_GetSysClockFreq+0x200>)
 80033d8:	685b      	ldr	r3, [r3, #4]
 80033da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d063      	beq.n	80034aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033e2:	4b6a      	ldr	r3, [pc, #424]	@ (800358c <HAL_RCC_GetSysClockFreq+0x200>)
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	099b      	lsrs	r3, r3, #6
 80033e8:	2200      	movs	r2, #0
 80033ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80033ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80033ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80033f6:	2300      	movs	r3, #0
 80033f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80033fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80033fe:	4622      	mov	r2, r4
 8003400:	462b      	mov	r3, r5
 8003402:	f04f 0000 	mov.w	r0, #0
 8003406:	f04f 0100 	mov.w	r1, #0
 800340a:	0159      	lsls	r1, r3, #5
 800340c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003410:	0150      	lsls	r0, r2, #5
 8003412:	4602      	mov	r2, r0
 8003414:	460b      	mov	r3, r1
 8003416:	4621      	mov	r1, r4
 8003418:	1a51      	subs	r1, r2, r1
 800341a:	6139      	str	r1, [r7, #16]
 800341c:	4629      	mov	r1, r5
 800341e:	eb63 0301 	sbc.w	r3, r3, r1
 8003422:	617b      	str	r3, [r7, #20]
 8003424:	f04f 0200 	mov.w	r2, #0
 8003428:	f04f 0300 	mov.w	r3, #0
 800342c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003430:	4659      	mov	r1, fp
 8003432:	018b      	lsls	r3, r1, #6
 8003434:	4651      	mov	r1, sl
 8003436:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800343a:	4651      	mov	r1, sl
 800343c:	018a      	lsls	r2, r1, #6
 800343e:	4651      	mov	r1, sl
 8003440:	ebb2 0801 	subs.w	r8, r2, r1
 8003444:	4659      	mov	r1, fp
 8003446:	eb63 0901 	sbc.w	r9, r3, r1
 800344a:	f04f 0200 	mov.w	r2, #0
 800344e:	f04f 0300 	mov.w	r3, #0
 8003452:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003456:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800345a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800345e:	4690      	mov	r8, r2
 8003460:	4699      	mov	r9, r3
 8003462:	4623      	mov	r3, r4
 8003464:	eb18 0303 	adds.w	r3, r8, r3
 8003468:	60bb      	str	r3, [r7, #8]
 800346a:	462b      	mov	r3, r5
 800346c:	eb49 0303 	adc.w	r3, r9, r3
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	f04f 0200 	mov.w	r2, #0
 8003476:	f04f 0300 	mov.w	r3, #0
 800347a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800347e:	4629      	mov	r1, r5
 8003480:	024b      	lsls	r3, r1, #9
 8003482:	4621      	mov	r1, r4
 8003484:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003488:	4621      	mov	r1, r4
 800348a:	024a      	lsls	r2, r1, #9
 800348c:	4610      	mov	r0, r2
 800348e:	4619      	mov	r1, r3
 8003490:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003492:	2200      	movs	r2, #0
 8003494:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003496:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003498:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800349c:	f7fd fbdc 	bl	8000c58 <__aeabi_uldivmod>
 80034a0:	4602      	mov	r2, r0
 80034a2:	460b      	mov	r3, r1
 80034a4:	4613      	mov	r3, r2
 80034a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034a8:	e058      	b.n	800355c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034aa:	4b38      	ldr	r3, [pc, #224]	@ (800358c <HAL_RCC_GetSysClockFreq+0x200>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	099b      	lsrs	r3, r3, #6
 80034b0:	2200      	movs	r2, #0
 80034b2:	4618      	mov	r0, r3
 80034b4:	4611      	mov	r1, r2
 80034b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034ba:	623b      	str	r3, [r7, #32]
 80034bc:	2300      	movs	r3, #0
 80034be:	627b      	str	r3, [r7, #36]	@ 0x24
 80034c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034c4:	4642      	mov	r2, r8
 80034c6:	464b      	mov	r3, r9
 80034c8:	f04f 0000 	mov.w	r0, #0
 80034cc:	f04f 0100 	mov.w	r1, #0
 80034d0:	0159      	lsls	r1, r3, #5
 80034d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034d6:	0150      	lsls	r0, r2, #5
 80034d8:	4602      	mov	r2, r0
 80034da:	460b      	mov	r3, r1
 80034dc:	4641      	mov	r1, r8
 80034de:	ebb2 0a01 	subs.w	sl, r2, r1
 80034e2:	4649      	mov	r1, r9
 80034e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	f04f 0300 	mov.w	r3, #0
 80034f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034fc:	ebb2 040a 	subs.w	r4, r2, sl
 8003500:	eb63 050b 	sbc.w	r5, r3, fp
 8003504:	f04f 0200 	mov.w	r2, #0
 8003508:	f04f 0300 	mov.w	r3, #0
 800350c:	00eb      	lsls	r3, r5, #3
 800350e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003512:	00e2      	lsls	r2, r4, #3
 8003514:	4614      	mov	r4, r2
 8003516:	461d      	mov	r5, r3
 8003518:	4643      	mov	r3, r8
 800351a:	18e3      	adds	r3, r4, r3
 800351c:	603b      	str	r3, [r7, #0]
 800351e:	464b      	mov	r3, r9
 8003520:	eb45 0303 	adc.w	r3, r5, r3
 8003524:	607b      	str	r3, [r7, #4]
 8003526:	f04f 0200 	mov.w	r2, #0
 800352a:	f04f 0300 	mov.w	r3, #0
 800352e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003532:	4629      	mov	r1, r5
 8003534:	028b      	lsls	r3, r1, #10
 8003536:	4621      	mov	r1, r4
 8003538:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800353c:	4621      	mov	r1, r4
 800353e:	028a      	lsls	r2, r1, #10
 8003540:	4610      	mov	r0, r2
 8003542:	4619      	mov	r1, r3
 8003544:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003546:	2200      	movs	r2, #0
 8003548:	61bb      	str	r3, [r7, #24]
 800354a:	61fa      	str	r2, [r7, #28]
 800354c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003550:	f7fd fb82 	bl	8000c58 <__aeabi_uldivmod>
 8003554:	4602      	mov	r2, r0
 8003556:	460b      	mov	r3, r1
 8003558:	4613      	mov	r3, r2
 800355a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800355c:	4b0b      	ldr	r3, [pc, #44]	@ (800358c <HAL_RCC_GetSysClockFreq+0x200>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	0c1b      	lsrs	r3, r3, #16
 8003562:	f003 0303 	and.w	r3, r3, #3
 8003566:	3301      	adds	r3, #1
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800356c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800356e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003570:	fbb2 f3f3 	udiv	r3, r2, r3
 8003574:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003576:	e002      	b.n	800357e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003578:	4b05      	ldr	r3, [pc, #20]	@ (8003590 <HAL_RCC_GetSysClockFreq+0x204>)
 800357a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800357c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800357e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003580:	4618      	mov	r0, r3
 8003582:	3750      	adds	r7, #80	@ 0x50
 8003584:	46bd      	mov	sp, r7
 8003586:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800358a:	bf00      	nop
 800358c:	40023800 	.word	0x40023800
 8003590:	00f42400 	.word	0x00f42400
 8003594:	007a1200 	.word	0x007a1200

08003598 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800359c:	4b03      	ldr	r3, [pc, #12]	@ (80035ac <HAL_RCC_GetHCLKFreq+0x14>)
 800359e:	681b      	ldr	r3, [r3, #0]
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	20000000 	.word	0x20000000

080035b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035b4:	f7ff fff0 	bl	8003598 <HAL_RCC_GetHCLKFreq>
 80035b8:	4602      	mov	r2, r0
 80035ba:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	0a9b      	lsrs	r3, r3, #10
 80035c0:	f003 0307 	and.w	r3, r3, #7
 80035c4:	4903      	ldr	r1, [pc, #12]	@ (80035d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035c6:	5ccb      	ldrb	r3, [r1, r3]
 80035c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40023800 	.word	0x40023800
 80035d4:	080074a4 	.word	0x080074a4

080035d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80035dc:	f7ff ffdc 	bl	8003598 <HAL_RCC_GetHCLKFreq>
 80035e0:	4602      	mov	r2, r0
 80035e2:	4b05      	ldr	r3, [pc, #20]	@ (80035f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	0b5b      	lsrs	r3, r3, #13
 80035e8:	f003 0307 	and.w	r3, r3, #7
 80035ec:	4903      	ldr	r1, [pc, #12]	@ (80035fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80035ee:	5ccb      	ldrb	r3, [r1, r3]
 80035f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	bd80      	pop	{r7, pc}
 80035f8:	40023800 	.word	0x40023800
 80035fc:	080074a4 	.word	0x080074a4

08003600 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d101      	bne.n	8003612 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e042      	b.n	8003698 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d106      	bne.n	800362c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7fe fab2 	bl	8001b90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2224      	movs	r2, #36	@ 0x24
 8003630:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68da      	ldr	r2, [r3, #12]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003642:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 f973 	bl	8003930 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	691a      	ldr	r2, [r3, #16]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003658:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	695a      	ldr	r2, [r3, #20]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003668:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68da      	ldr	r2, [r3, #12]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003678:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2220      	movs	r2, #32
 800368c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b08a      	sub	sp, #40	@ 0x28
 80036a4:	af02      	add	r7, sp, #8
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	603b      	str	r3, [r7, #0]
 80036ac:	4613      	mov	r3, r2
 80036ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80036b0:	2300      	movs	r3, #0
 80036b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	2b20      	cmp	r3, #32
 80036be:	d175      	bne.n	80037ac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d002      	beq.n	80036cc <HAL_UART_Transmit+0x2c>
 80036c6:	88fb      	ldrh	r3, [r7, #6]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d101      	bne.n	80036d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e06e      	b.n	80037ae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2221      	movs	r2, #33	@ 0x21
 80036da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036de:	f7fe fc47 	bl	8001f70 <HAL_GetTick>
 80036e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	88fa      	ldrh	r2, [r7, #6]
 80036e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	88fa      	ldrh	r2, [r7, #6]
 80036ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036f8:	d108      	bne.n	800370c <HAL_UART_Transmit+0x6c>
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d104      	bne.n	800370c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003702:	2300      	movs	r3, #0
 8003704:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	61bb      	str	r3, [r7, #24]
 800370a:	e003      	b.n	8003714 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003710:	2300      	movs	r3, #0
 8003712:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003714:	e02e      	b.n	8003774 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	2200      	movs	r2, #0
 800371e:	2180      	movs	r1, #128	@ 0x80
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 f848 	bl	80037b6 <UART_WaitOnFlagUntilTimeout>
 8003726:	4603      	mov	r3, r0
 8003728:	2b00      	cmp	r3, #0
 800372a:	d005      	beq.n	8003738 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2220      	movs	r2, #32
 8003730:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003734:	2303      	movs	r3, #3
 8003736:	e03a      	b.n	80037ae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10b      	bne.n	8003756 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	881b      	ldrh	r3, [r3, #0]
 8003742:	461a      	mov	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800374c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	3302      	adds	r3, #2
 8003752:	61bb      	str	r3, [r7, #24]
 8003754:	e007      	b.n	8003766 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	781a      	ldrb	r2, [r3, #0]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	3301      	adds	r3, #1
 8003764:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800376a:	b29b      	uxth	r3, r3
 800376c:	3b01      	subs	r3, #1
 800376e:	b29a      	uxth	r2, r3
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003778:	b29b      	uxth	r3, r3
 800377a:	2b00      	cmp	r3, #0
 800377c:	d1cb      	bne.n	8003716 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	9300      	str	r3, [sp, #0]
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	2200      	movs	r2, #0
 8003786:	2140      	movs	r1, #64	@ 0x40
 8003788:	68f8      	ldr	r0, [r7, #12]
 800378a:	f000 f814 	bl	80037b6 <UART_WaitOnFlagUntilTimeout>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d005      	beq.n	80037a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2220      	movs	r2, #32
 8003798:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e006      	b.n	80037ae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2220      	movs	r2, #32
 80037a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80037a8:	2300      	movs	r3, #0
 80037aa:	e000      	b.n	80037ae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80037ac:	2302      	movs	r3, #2
  }
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3720      	adds	r7, #32
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b086      	sub	sp, #24
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	603b      	str	r3, [r7, #0]
 80037c2:	4613      	mov	r3, r2
 80037c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037c6:	e03b      	b.n	8003840 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c8:	6a3b      	ldr	r3, [r7, #32]
 80037ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037ce:	d037      	beq.n	8003840 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037d0:	f7fe fbce 	bl	8001f70 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	6a3a      	ldr	r2, [r7, #32]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d302      	bcc.n	80037e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80037e0:	6a3b      	ldr	r3, [r7, #32]
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d101      	bne.n	80037ea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80037e6:	2303      	movs	r3, #3
 80037e8:	e03a      	b.n	8003860 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	f003 0304 	and.w	r3, r3, #4
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d023      	beq.n	8003840 <UART_WaitOnFlagUntilTimeout+0x8a>
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	2b80      	cmp	r3, #128	@ 0x80
 80037fc:	d020      	beq.n	8003840 <UART_WaitOnFlagUntilTimeout+0x8a>
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	2b40      	cmp	r3, #64	@ 0x40
 8003802:	d01d      	beq.n	8003840 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0308 	and.w	r3, r3, #8
 800380e:	2b08      	cmp	r3, #8
 8003810:	d116      	bne.n	8003840 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003812:	2300      	movs	r3, #0
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	617b      	str	r3, [r7, #20]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	617b      	str	r3, [r7, #20]
 8003826:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003828:	68f8      	ldr	r0, [r7, #12]
 800382a:	f000 f81d 	bl	8003868 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2208      	movs	r2, #8
 8003832:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2200      	movs	r2, #0
 8003838:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e00f      	b.n	8003860 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	4013      	ands	r3, r2
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	429a      	cmp	r2, r3
 800384e:	bf0c      	ite	eq
 8003850:	2301      	moveq	r3, #1
 8003852:	2300      	movne	r3, #0
 8003854:	b2db      	uxtb	r3, r3
 8003856:	461a      	mov	r2, r3
 8003858:	79fb      	ldrb	r3, [r7, #7]
 800385a:	429a      	cmp	r2, r3
 800385c:	d0b4      	beq.n	80037c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800385e:	2300      	movs	r3, #0
}
 8003860:	4618      	mov	r0, r3
 8003862:	3718      	adds	r7, #24
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003868:	b480      	push	{r7}
 800386a:	b095      	sub	sp, #84	@ 0x54
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	330c      	adds	r3, #12
 8003876:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800387a:	e853 3f00 	ldrex	r3, [r3]
 800387e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003882:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003886:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	330c      	adds	r3, #12
 800388e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003890:	643a      	str	r2, [r7, #64]	@ 0x40
 8003892:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003894:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003896:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003898:	e841 2300 	strex	r3, r2, [r1]
 800389c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800389e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d1e5      	bne.n	8003870 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	3314      	adds	r3, #20
 80038aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038ac:	6a3b      	ldr	r3, [r7, #32]
 80038ae:	e853 3f00 	ldrex	r3, [r3]
 80038b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80038b4:	69fb      	ldr	r3, [r7, #28]
 80038b6:	f023 0301 	bic.w	r3, r3, #1
 80038ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	3314      	adds	r3, #20
 80038c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038cc:	e841 2300 	strex	r3, r2, [r1]
 80038d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d1e5      	bne.n	80038a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038dc:	2b01      	cmp	r3, #1
 80038de:	d119      	bne.n	8003914 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	330c      	adds	r3, #12
 80038e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	e853 3f00 	ldrex	r3, [r3]
 80038ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	f023 0310 	bic.w	r3, r3, #16
 80038f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	330c      	adds	r3, #12
 80038fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003900:	61ba      	str	r2, [r7, #24]
 8003902:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003904:	6979      	ldr	r1, [r7, #20]
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	e841 2300 	strex	r3, r2, [r1]
 800390c:	613b      	str	r3, [r7, #16]
   return(result);
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1e5      	bne.n	80038e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2220      	movs	r2, #32
 8003918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003922:	bf00      	nop
 8003924:	3754      	adds	r7, #84	@ 0x54
 8003926:	46bd      	mov	sp, r7
 8003928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392c:	4770      	bx	lr
	...

08003930 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003930:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003934:	b0c0      	sub	sp, #256	@ 0x100
 8003936:	af00      	add	r7, sp, #0
 8003938:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800393c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800394c:	68d9      	ldr	r1, [r3, #12]
 800394e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	ea40 0301 	orr.w	r3, r0, r1
 8003958:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800395a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800395e:	689a      	ldr	r2, [r3, #8]
 8003960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	431a      	orrs	r2, r3
 8003968:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	431a      	orrs	r2, r3
 8003970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003974:	69db      	ldr	r3, [r3, #28]
 8003976:	4313      	orrs	r3, r2
 8003978:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800397c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003988:	f021 010c 	bic.w	r1, r1, #12
 800398c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003996:	430b      	orrs	r3, r1
 8003998:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800399a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80039a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039aa:	6999      	ldr	r1, [r3, #24]
 80039ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	ea40 0301 	orr.w	r3, r0, r1
 80039b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80039b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	4b8f      	ldr	r3, [pc, #572]	@ (8003bfc <UART_SetConfig+0x2cc>)
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d005      	beq.n	80039d0 <UART_SetConfig+0xa0>
 80039c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	4b8d      	ldr	r3, [pc, #564]	@ (8003c00 <UART_SetConfig+0x2d0>)
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d104      	bne.n	80039da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80039d0:	f7ff fe02 	bl	80035d8 <HAL_RCC_GetPCLK2Freq>
 80039d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80039d8:	e003      	b.n	80039e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80039da:	f7ff fde9 	bl	80035b0 <HAL_RCC_GetPCLK1Freq>
 80039de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039ec:	f040 810c 	bne.w	8003c08 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80039f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039f4:	2200      	movs	r2, #0
 80039f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80039fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80039fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003a02:	4622      	mov	r2, r4
 8003a04:	462b      	mov	r3, r5
 8003a06:	1891      	adds	r1, r2, r2
 8003a08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003a0a:	415b      	adcs	r3, r3
 8003a0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003a0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a12:	4621      	mov	r1, r4
 8003a14:	eb12 0801 	adds.w	r8, r2, r1
 8003a18:	4629      	mov	r1, r5
 8003a1a:	eb43 0901 	adc.w	r9, r3, r1
 8003a1e:	f04f 0200 	mov.w	r2, #0
 8003a22:	f04f 0300 	mov.w	r3, #0
 8003a26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a32:	4690      	mov	r8, r2
 8003a34:	4699      	mov	r9, r3
 8003a36:	4623      	mov	r3, r4
 8003a38:	eb18 0303 	adds.w	r3, r8, r3
 8003a3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003a40:	462b      	mov	r3, r5
 8003a42:	eb49 0303 	adc.w	r3, r9, r3
 8003a46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	2200      	movs	r2, #0
 8003a52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003a56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003a5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003a5e:	460b      	mov	r3, r1
 8003a60:	18db      	adds	r3, r3, r3
 8003a62:	653b      	str	r3, [r7, #80]	@ 0x50
 8003a64:	4613      	mov	r3, r2
 8003a66:	eb42 0303 	adc.w	r3, r2, r3
 8003a6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003a6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003a70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003a74:	f7fd f8f0 	bl	8000c58 <__aeabi_uldivmod>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	4b61      	ldr	r3, [pc, #388]	@ (8003c04 <UART_SetConfig+0x2d4>)
 8003a7e:	fba3 2302 	umull	r2, r3, r3, r2
 8003a82:	095b      	lsrs	r3, r3, #5
 8003a84:	011c      	lsls	r4, r3, #4
 8003a86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003a94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003a98:	4642      	mov	r2, r8
 8003a9a:	464b      	mov	r3, r9
 8003a9c:	1891      	adds	r1, r2, r2
 8003a9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003aa0:	415b      	adcs	r3, r3
 8003aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003aa4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003aa8:	4641      	mov	r1, r8
 8003aaa:	eb12 0a01 	adds.w	sl, r2, r1
 8003aae:	4649      	mov	r1, r9
 8003ab0:	eb43 0b01 	adc.w	fp, r3, r1
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003ac0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ac4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ac8:	4692      	mov	sl, r2
 8003aca:	469b      	mov	fp, r3
 8003acc:	4643      	mov	r3, r8
 8003ace:	eb1a 0303 	adds.w	r3, sl, r3
 8003ad2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003ad6:	464b      	mov	r3, r9
 8003ad8:	eb4b 0303 	adc.w	r3, fp, r3
 8003adc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003aec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003af0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003af4:	460b      	mov	r3, r1
 8003af6:	18db      	adds	r3, r3, r3
 8003af8:	643b      	str	r3, [r7, #64]	@ 0x40
 8003afa:	4613      	mov	r3, r2
 8003afc:	eb42 0303 	adc.w	r3, r2, r3
 8003b00:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003b0a:	f7fd f8a5 	bl	8000c58 <__aeabi_uldivmod>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	460b      	mov	r3, r1
 8003b12:	4611      	mov	r1, r2
 8003b14:	4b3b      	ldr	r3, [pc, #236]	@ (8003c04 <UART_SetConfig+0x2d4>)
 8003b16:	fba3 2301 	umull	r2, r3, r3, r1
 8003b1a:	095b      	lsrs	r3, r3, #5
 8003b1c:	2264      	movs	r2, #100	@ 0x64
 8003b1e:	fb02 f303 	mul.w	r3, r2, r3
 8003b22:	1acb      	subs	r3, r1, r3
 8003b24:	00db      	lsls	r3, r3, #3
 8003b26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003b2a:	4b36      	ldr	r3, [pc, #216]	@ (8003c04 <UART_SetConfig+0x2d4>)
 8003b2c:	fba3 2302 	umull	r2, r3, r3, r2
 8003b30:	095b      	lsrs	r3, r3, #5
 8003b32:	005b      	lsls	r3, r3, #1
 8003b34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003b38:	441c      	add	r4, r3
 8003b3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003b48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003b4c:	4642      	mov	r2, r8
 8003b4e:	464b      	mov	r3, r9
 8003b50:	1891      	adds	r1, r2, r2
 8003b52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003b54:	415b      	adcs	r3, r3
 8003b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003b5c:	4641      	mov	r1, r8
 8003b5e:	1851      	adds	r1, r2, r1
 8003b60:	6339      	str	r1, [r7, #48]	@ 0x30
 8003b62:	4649      	mov	r1, r9
 8003b64:	414b      	adcs	r3, r1
 8003b66:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b68:	f04f 0200 	mov.w	r2, #0
 8003b6c:	f04f 0300 	mov.w	r3, #0
 8003b70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003b74:	4659      	mov	r1, fp
 8003b76:	00cb      	lsls	r3, r1, #3
 8003b78:	4651      	mov	r1, sl
 8003b7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b7e:	4651      	mov	r1, sl
 8003b80:	00ca      	lsls	r2, r1, #3
 8003b82:	4610      	mov	r0, r2
 8003b84:	4619      	mov	r1, r3
 8003b86:	4603      	mov	r3, r0
 8003b88:	4642      	mov	r2, r8
 8003b8a:	189b      	adds	r3, r3, r2
 8003b8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003b90:	464b      	mov	r3, r9
 8003b92:	460a      	mov	r2, r1
 8003b94:	eb42 0303 	adc.w	r3, r2, r3
 8003b98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003ba8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003bac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003bb0:	460b      	mov	r3, r1
 8003bb2:	18db      	adds	r3, r3, r3
 8003bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003bb6:	4613      	mov	r3, r2
 8003bb8:	eb42 0303 	adc.w	r3, r2, r3
 8003bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003bc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003bc6:	f7fd f847 	bl	8000c58 <__aeabi_uldivmod>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	460b      	mov	r3, r1
 8003bce:	4b0d      	ldr	r3, [pc, #52]	@ (8003c04 <UART_SetConfig+0x2d4>)
 8003bd0:	fba3 1302 	umull	r1, r3, r3, r2
 8003bd4:	095b      	lsrs	r3, r3, #5
 8003bd6:	2164      	movs	r1, #100	@ 0x64
 8003bd8:	fb01 f303 	mul.w	r3, r1, r3
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	3332      	adds	r3, #50	@ 0x32
 8003be2:	4a08      	ldr	r2, [pc, #32]	@ (8003c04 <UART_SetConfig+0x2d4>)
 8003be4:	fba2 2303 	umull	r2, r3, r2, r3
 8003be8:	095b      	lsrs	r3, r3, #5
 8003bea:	f003 0207 	and.w	r2, r3, #7
 8003bee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4422      	add	r2, r4
 8003bf6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003bf8:	e106      	b.n	8003e08 <UART_SetConfig+0x4d8>
 8003bfa:	bf00      	nop
 8003bfc:	40011000 	.word	0x40011000
 8003c00:	40011400 	.word	0x40011400
 8003c04:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003c08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003c12:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003c16:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003c1a:	4642      	mov	r2, r8
 8003c1c:	464b      	mov	r3, r9
 8003c1e:	1891      	adds	r1, r2, r2
 8003c20:	6239      	str	r1, [r7, #32]
 8003c22:	415b      	adcs	r3, r3
 8003c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c26:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003c2a:	4641      	mov	r1, r8
 8003c2c:	1854      	adds	r4, r2, r1
 8003c2e:	4649      	mov	r1, r9
 8003c30:	eb43 0501 	adc.w	r5, r3, r1
 8003c34:	f04f 0200 	mov.w	r2, #0
 8003c38:	f04f 0300 	mov.w	r3, #0
 8003c3c:	00eb      	lsls	r3, r5, #3
 8003c3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003c42:	00e2      	lsls	r2, r4, #3
 8003c44:	4614      	mov	r4, r2
 8003c46:	461d      	mov	r5, r3
 8003c48:	4643      	mov	r3, r8
 8003c4a:	18e3      	adds	r3, r4, r3
 8003c4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003c50:	464b      	mov	r3, r9
 8003c52:	eb45 0303 	adc.w	r3, r5, r3
 8003c56:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003c66:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003c6a:	f04f 0200 	mov.w	r2, #0
 8003c6e:	f04f 0300 	mov.w	r3, #0
 8003c72:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003c76:	4629      	mov	r1, r5
 8003c78:	008b      	lsls	r3, r1, #2
 8003c7a:	4621      	mov	r1, r4
 8003c7c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c80:	4621      	mov	r1, r4
 8003c82:	008a      	lsls	r2, r1, #2
 8003c84:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003c88:	f7fc ffe6 	bl	8000c58 <__aeabi_uldivmod>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	4b60      	ldr	r3, [pc, #384]	@ (8003e14 <UART_SetConfig+0x4e4>)
 8003c92:	fba3 2302 	umull	r2, r3, r3, r2
 8003c96:	095b      	lsrs	r3, r3, #5
 8003c98:	011c      	lsls	r4, r3, #4
 8003c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003ca4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003ca8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003cac:	4642      	mov	r2, r8
 8003cae:	464b      	mov	r3, r9
 8003cb0:	1891      	adds	r1, r2, r2
 8003cb2:	61b9      	str	r1, [r7, #24]
 8003cb4:	415b      	adcs	r3, r3
 8003cb6:	61fb      	str	r3, [r7, #28]
 8003cb8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003cbc:	4641      	mov	r1, r8
 8003cbe:	1851      	adds	r1, r2, r1
 8003cc0:	6139      	str	r1, [r7, #16]
 8003cc2:	4649      	mov	r1, r9
 8003cc4:	414b      	adcs	r3, r1
 8003cc6:	617b      	str	r3, [r7, #20]
 8003cc8:	f04f 0200 	mov.w	r2, #0
 8003ccc:	f04f 0300 	mov.w	r3, #0
 8003cd0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003cd4:	4659      	mov	r1, fp
 8003cd6:	00cb      	lsls	r3, r1, #3
 8003cd8:	4651      	mov	r1, sl
 8003cda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cde:	4651      	mov	r1, sl
 8003ce0:	00ca      	lsls	r2, r1, #3
 8003ce2:	4610      	mov	r0, r2
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	4642      	mov	r2, r8
 8003cea:	189b      	adds	r3, r3, r2
 8003cec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003cf0:	464b      	mov	r3, r9
 8003cf2:	460a      	mov	r2, r1
 8003cf4:	eb42 0303 	adc.w	r3, r2, r3
 8003cf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003d06:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003d08:	f04f 0200 	mov.w	r2, #0
 8003d0c:	f04f 0300 	mov.w	r3, #0
 8003d10:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003d14:	4649      	mov	r1, r9
 8003d16:	008b      	lsls	r3, r1, #2
 8003d18:	4641      	mov	r1, r8
 8003d1a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d1e:	4641      	mov	r1, r8
 8003d20:	008a      	lsls	r2, r1, #2
 8003d22:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003d26:	f7fc ff97 	bl	8000c58 <__aeabi_uldivmod>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	4611      	mov	r1, r2
 8003d30:	4b38      	ldr	r3, [pc, #224]	@ (8003e14 <UART_SetConfig+0x4e4>)
 8003d32:	fba3 2301 	umull	r2, r3, r3, r1
 8003d36:	095b      	lsrs	r3, r3, #5
 8003d38:	2264      	movs	r2, #100	@ 0x64
 8003d3a:	fb02 f303 	mul.w	r3, r2, r3
 8003d3e:	1acb      	subs	r3, r1, r3
 8003d40:	011b      	lsls	r3, r3, #4
 8003d42:	3332      	adds	r3, #50	@ 0x32
 8003d44:	4a33      	ldr	r2, [pc, #204]	@ (8003e14 <UART_SetConfig+0x4e4>)
 8003d46:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4a:	095b      	lsrs	r3, r3, #5
 8003d4c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d50:	441c      	add	r4, r3
 8003d52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d56:	2200      	movs	r2, #0
 8003d58:	673b      	str	r3, [r7, #112]	@ 0x70
 8003d5a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d5c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003d60:	4642      	mov	r2, r8
 8003d62:	464b      	mov	r3, r9
 8003d64:	1891      	adds	r1, r2, r2
 8003d66:	60b9      	str	r1, [r7, #8]
 8003d68:	415b      	adcs	r3, r3
 8003d6a:	60fb      	str	r3, [r7, #12]
 8003d6c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003d70:	4641      	mov	r1, r8
 8003d72:	1851      	adds	r1, r2, r1
 8003d74:	6039      	str	r1, [r7, #0]
 8003d76:	4649      	mov	r1, r9
 8003d78:	414b      	adcs	r3, r1
 8003d7a:	607b      	str	r3, [r7, #4]
 8003d7c:	f04f 0200 	mov.w	r2, #0
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003d88:	4659      	mov	r1, fp
 8003d8a:	00cb      	lsls	r3, r1, #3
 8003d8c:	4651      	mov	r1, sl
 8003d8e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003d92:	4651      	mov	r1, sl
 8003d94:	00ca      	lsls	r2, r1, #3
 8003d96:	4610      	mov	r0, r2
 8003d98:	4619      	mov	r1, r3
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	4642      	mov	r2, r8
 8003d9e:	189b      	adds	r3, r3, r2
 8003da0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003da2:	464b      	mov	r3, r9
 8003da4:	460a      	mov	r2, r1
 8003da6:	eb42 0303 	adc.w	r3, r2, r3
 8003daa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003db6:	667a      	str	r2, [r7, #100]	@ 0x64
 8003db8:	f04f 0200 	mov.w	r2, #0
 8003dbc:	f04f 0300 	mov.w	r3, #0
 8003dc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003dc4:	4649      	mov	r1, r9
 8003dc6:	008b      	lsls	r3, r1, #2
 8003dc8:	4641      	mov	r1, r8
 8003dca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003dce:	4641      	mov	r1, r8
 8003dd0:	008a      	lsls	r2, r1, #2
 8003dd2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003dd6:	f7fc ff3f 	bl	8000c58 <__aeabi_uldivmod>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4b0d      	ldr	r3, [pc, #52]	@ (8003e14 <UART_SetConfig+0x4e4>)
 8003de0:	fba3 1302 	umull	r1, r3, r3, r2
 8003de4:	095b      	lsrs	r3, r3, #5
 8003de6:	2164      	movs	r1, #100	@ 0x64
 8003de8:	fb01 f303 	mul.w	r3, r1, r3
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	011b      	lsls	r3, r3, #4
 8003df0:	3332      	adds	r3, #50	@ 0x32
 8003df2:	4a08      	ldr	r2, [pc, #32]	@ (8003e14 <UART_SetConfig+0x4e4>)
 8003df4:	fba2 2303 	umull	r2, r3, r2, r3
 8003df8:	095b      	lsrs	r3, r3, #5
 8003dfa:	f003 020f 	and.w	r2, r3, #15
 8003dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4422      	add	r2, r4
 8003e06:	609a      	str	r2, [r3, #8]
}
 8003e08:	bf00      	nop
 8003e0a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e14:	51eb851f 	.word	0x51eb851f

08003e18 <__cvt>:
 8003e18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e1c:	ec57 6b10 	vmov	r6, r7, d0
 8003e20:	2f00      	cmp	r7, #0
 8003e22:	460c      	mov	r4, r1
 8003e24:	4619      	mov	r1, r3
 8003e26:	463b      	mov	r3, r7
 8003e28:	bfbb      	ittet	lt
 8003e2a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003e2e:	461f      	movlt	r7, r3
 8003e30:	2300      	movge	r3, #0
 8003e32:	232d      	movlt	r3, #45	@ 0x2d
 8003e34:	700b      	strb	r3, [r1, #0]
 8003e36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003e38:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003e3c:	4691      	mov	r9, r2
 8003e3e:	f023 0820 	bic.w	r8, r3, #32
 8003e42:	bfbc      	itt	lt
 8003e44:	4632      	movlt	r2, r6
 8003e46:	4616      	movlt	r6, r2
 8003e48:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003e4c:	d005      	beq.n	8003e5a <__cvt+0x42>
 8003e4e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003e52:	d100      	bne.n	8003e56 <__cvt+0x3e>
 8003e54:	3401      	adds	r4, #1
 8003e56:	2102      	movs	r1, #2
 8003e58:	e000      	b.n	8003e5c <__cvt+0x44>
 8003e5a:	2103      	movs	r1, #3
 8003e5c:	ab03      	add	r3, sp, #12
 8003e5e:	9301      	str	r3, [sp, #4]
 8003e60:	ab02      	add	r3, sp, #8
 8003e62:	9300      	str	r3, [sp, #0]
 8003e64:	ec47 6b10 	vmov	d0, r6, r7
 8003e68:	4653      	mov	r3, sl
 8003e6a:	4622      	mov	r2, r4
 8003e6c:	f000 ff00 	bl	8004c70 <_dtoa_r>
 8003e70:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003e74:	4605      	mov	r5, r0
 8003e76:	d119      	bne.n	8003eac <__cvt+0x94>
 8003e78:	f019 0f01 	tst.w	r9, #1
 8003e7c:	d00e      	beq.n	8003e9c <__cvt+0x84>
 8003e7e:	eb00 0904 	add.w	r9, r0, r4
 8003e82:	2200      	movs	r2, #0
 8003e84:	2300      	movs	r3, #0
 8003e86:	4630      	mov	r0, r6
 8003e88:	4639      	mov	r1, r7
 8003e8a:	f7fc fe25 	bl	8000ad8 <__aeabi_dcmpeq>
 8003e8e:	b108      	cbz	r0, 8003e94 <__cvt+0x7c>
 8003e90:	f8cd 900c 	str.w	r9, [sp, #12]
 8003e94:	2230      	movs	r2, #48	@ 0x30
 8003e96:	9b03      	ldr	r3, [sp, #12]
 8003e98:	454b      	cmp	r3, r9
 8003e9a:	d31e      	bcc.n	8003eda <__cvt+0xc2>
 8003e9c:	9b03      	ldr	r3, [sp, #12]
 8003e9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003ea0:	1b5b      	subs	r3, r3, r5
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	b004      	add	sp, #16
 8003ea8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003eac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003eb0:	eb00 0904 	add.w	r9, r0, r4
 8003eb4:	d1e5      	bne.n	8003e82 <__cvt+0x6a>
 8003eb6:	7803      	ldrb	r3, [r0, #0]
 8003eb8:	2b30      	cmp	r3, #48	@ 0x30
 8003eba:	d10a      	bne.n	8003ed2 <__cvt+0xba>
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	4630      	mov	r0, r6
 8003ec2:	4639      	mov	r1, r7
 8003ec4:	f7fc fe08 	bl	8000ad8 <__aeabi_dcmpeq>
 8003ec8:	b918      	cbnz	r0, 8003ed2 <__cvt+0xba>
 8003eca:	f1c4 0401 	rsb	r4, r4, #1
 8003ece:	f8ca 4000 	str.w	r4, [sl]
 8003ed2:	f8da 3000 	ldr.w	r3, [sl]
 8003ed6:	4499      	add	r9, r3
 8003ed8:	e7d3      	b.n	8003e82 <__cvt+0x6a>
 8003eda:	1c59      	adds	r1, r3, #1
 8003edc:	9103      	str	r1, [sp, #12]
 8003ede:	701a      	strb	r2, [r3, #0]
 8003ee0:	e7d9      	b.n	8003e96 <__cvt+0x7e>

08003ee2 <__exponent>:
 8003ee2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ee4:	2900      	cmp	r1, #0
 8003ee6:	bfba      	itte	lt
 8003ee8:	4249      	neglt	r1, r1
 8003eea:	232d      	movlt	r3, #45	@ 0x2d
 8003eec:	232b      	movge	r3, #43	@ 0x2b
 8003eee:	2909      	cmp	r1, #9
 8003ef0:	7002      	strb	r2, [r0, #0]
 8003ef2:	7043      	strb	r3, [r0, #1]
 8003ef4:	dd29      	ble.n	8003f4a <__exponent+0x68>
 8003ef6:	f10d 0307 	add.w	r3, sp, #7
 8003efa:	461d      	mov	r5, r3
 8003efc:	270a      	movs	r7, #10
 8003efe:	461a      	mov	r2, r3
 8003f00:	fbb1 f6f7 	udiv	r6, r1, r7
 8003f04:	fb07 1416 	mls	r4, r7, r6, r1
 8003f08:	3430      	adds	r4, #48	@ 0x30
 8003f0a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003f0e:	460c      	mov	r4, r1
 8003f10:	2c63      	cmp	r4, #99	@ 0x63
 8003f12:	f103 33ff 	add.w	r3, r3, #4294967295
 8003f16:	4631      	mov	r1, r6
 8003f18:	dcf1      	bgt.n	8003efe <__exponent+0x1c>
 8003f1a:	3130      	adds	r1, #48	@ 0x30
 8003f1c:	1e94      	subs	r4, r2, #2
 8003f1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003f22:	1c41      	adds	r1, r0, #1
 8003f24:	4623      	mov	r3, r4
 8003f26:	42ab      	cmp	r3, r5
 8003f28:	d30a      	bcc.n	8003f40 <__exponent+0x5e>
 8003f2a:	f10d 0309 	add.w	r3, sp, #9
 8003f2e:	1a9b      	subs	r3, r3, r2
 8003f30:	42ac      	cmp	r4, r5
 8003f32:	bf88      	it	hi
 8003f34:	2300      	movhi	r3, #0
 8003f36:	3302      	adds	r3, #2
 8003f38:	4403      	add	r3, r0
 8003f3a:	1a18      	subs	r0, r3, r0
 8003f3c:	b003      	add	sp, #12
 8003f3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f40:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003f44:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003f48:	e7ed      	b.n	8003f26 <__exponent+0x44>
 8003f4a:	2330      	movs	r3, #48	@ 0x30
 8003f4c:	3130      	adds	r1, #48	@ 0x30
 8003f4e:	7083      	strb	r3, [r0, #2]
 8003f50:	70c1      	strb	r1, [r0, #3]
 8003f52:	1d03      	adds	r3, r0, #4
 8003f54:	e7f1      	b.n	8003f3a <__exponent+0x58>
	...

08003f58 <_printf_float>:
 8003f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f5c:	b08d      	sub	sp, #52	@ 0x34
 8003f5e:	460c      	mov	r4, r1
 8003f60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003f64:	4616      	mov	r6, r2
 8003f66:	461f      	mov	r7, r3
 8003f68:	4605      	mov	r5, r0
 8003f6a:	f000 fd81 	bl	8004a70 <_localeconv_r>
 8003f6e:	6803      	ldr	r3, [r0, #0]
 8003f70:	9304      	str	r3, [sp, #16]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fc f984 	bl	8000280 <strlen>
 8003f78:	2300      	movs	r3, #0
 8003f7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f7c:	f8d8 3000 	ldr.w	r3, [r8]
 8003f80:	9005      	str	r0, [sp, #20]
 8003f82:	3307      	adds	r3, #7
 8003f84:	f023 0307 	bic.w	r3, r3, #7
 8003f88:	f103 0208 	add.w	r2, r3, #8
 8003f8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003f90:	f8d4 b000 	ldr.w	fp, [r4]
 8003f94:	f8c8 2000 	str.w	r2, [r8]
 8003f98:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003f9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003fa0:	9307      	str	r3, [sp, #28]
 8003fa2:	f8cd 8018 	str.w	r8, [sp, #24]
 8003fa6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003faa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fae:	4b9c      	ldr	r3, [pc, #624]	@ (8004220 <_printf_float+0x2c8>)
 8003fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fb4:	f7fc fdc2 	bl	8000b3c <__aeabi_dcmpun>
 8003fb8:	bb70      	cbnz	r0, 8004018 <_printf_float+0xc0>
 8003fba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003fbe:	4b98      	ldr	r3, [pc, #608]	@ (8004220 <_printf_float+0x2c8>)
 8003fc0:	f04f 32ff 	mov.w	r2, #4294967295
 8003fc4:	f7fc fd9c 	bl	8000b00 <__aeabi_dcmple>
 8003fc8:	bb30      	cbnz	r0, 8004018 <_printf_float+0xc0>
 8003fca:	2200      	movs	r2, #0
 8003fcc:	2300      	movs	r3, #0
 8003fce:	4640      	mov	r0, r8
 8003fd0:	4649      	mov	r1, r9
 8003fd2:	f7fc fd8b 	bl	8000aec <__aeabi_dcmplt>
 8003fd6:	b110      	cbz	r0, 8003fde <_printf_float+0x86>
 8003fd8:	232d      	movs	r3, #45	@ 0x2d
 8003fda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003fde:	4a91      	ldr	r2, [pc, #580]	@ (8004224 <_printf_float+0x2cc>)
 8003fe0:	4b91      	ldr	r3, [pc, #580]	@ (8004228 <_printf_float+0x2d0>)
 8003fe2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003fe6:	bf94      	ite	ls
 8003fe8:	4690      	movls	r8, r2
 8003fea:	4698      	movhi	r8, r3
 8003fec:	2303      	movs	r3, #3
 8003fee:	6123      	str	r3, [r4, #16]
 8003ff0:	f02b 0304 	bic.w	r3, fp, #4
 8003ff4:	6023      	str	r3, [r4, #0]
 8003ff6:	f04f 0900 	mov.w	r9, #0
 8003ffa:	9700      	str	r7, [sp, #0]
 8003ffc:	4633      	mov	r3, r6
 8003ffe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004000:	4621      	mov	r1, r4
 8004002:	4628      	mov	r0, r5
 8004004:	f000 f9d2 	bl	80043ac <_printf_common>
 8004008:	3001      	adds	r0, #1
 800400a:	f040 808d 	bne.w	8004128 <_printf_float+0x1d0>
 800400e:	f04f 30ff 	mov.w	r0, #4294967295
 8004012:	b00d      	add	sp, #52	@ 0x34
 8004014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004018:	4642      	mov	r2, r8
 800401a:	464b      	mov	r3, r9
 800401c:	4640      	mov	r0, r8
 800401e:	4649      	mov	r1, r9
 8004020:	f7fc fd8c 	bl	8000b3c <__aeabi_dcmpun>
 8004024:	b140      	cbz	r0, 8004038 <_printf_float+0xe0>
 8004026:	464b      	mov	r3, r9
 8004028:	2b00      	cmp	r3, #0
 800402a:	bfbc      	itt	lt
 800402c:	232d      	movlt	r3, #45	@ 0x2d
 800402e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004032:	4a7e      	ldr	r2, [pc, #504]	@ (800422c <_printf_float+0x2d4>)
 8004034:	4b7e      	ldr	r3, [pc, #504]	@ (8004230 <_printf_float+0x2d8>)
 8004036:	e7d4      	b.n	8003fe2 <_printf_float+0x8a>
 8004038:	6863      	ldr	r3, [r4, #4]
 800403a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800403e:	9206      	str	r2, [sp, #24]
 8004040:	1c5a      	adds	r2, r3, #1
 8004042:	d13b      	bne.n	80040bc <_printf_float+0x164>
 8004044:	2306      	movs	r3, #6
 8004046:	6063      	str	r3, [r4, #4]
 8004048:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800404c:	2300      	movs	r3, #0
 800404e:	6022      	str	r2, [r4, #0]
 8004050:	9303      	str	r3, [sp, #12]
 8004052:	ab0a      	add	r3, sp, #40	@ 0x28
 8004054:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004058:	ab09      	add	r3, sp, #36	@ 0x24
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	6861      	ldr	r1, [r4, #4]
 800405e:	ec49 8b10 	vmov	d0, r8, r9
 8004062:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004066:	4628      	mov	r0, r5
 8004068:	f7ff fed6 	bl	8003e18 <__cvt>
 800406c:	9b06      	ldr	r3, [sp, #24]
 800406e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004070:	2b47      	cmp	r3, #71	@ 0x47
 8004072:	4680      	mov	r8, r0
 8004074:	d129      	bne.n	80040ca <_printf_float+0x172>
 8004076:	1cc8      	adds	r0, r1, #3
 8004078:	db02      	blt.n	8004080 <_printf_float+0x128>
 800407a:	6863      	ldr	r3, [r4, #4]
 800407c:	4299      	cmp	r1, r3
 800407e:	dd41      	ble.n	8004104 <_printf_float+0x1ac>
 8004080:	f1aa 0a02 	sub.w	sl, sl, #2
 8004084:	fa5f fa8a 	uxtb.w	sl, sl
 8004088:	3901      	subs	r1, #1
 800408a:	4652      	mov	r2, sl
 800408c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004090:	9109      	str	r1, [sp, #36]	@ 0x24
 8004092:	f7ff ff26 	bl	8003ee2 <__exponent>
 8004096:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004098:	1813      	adds	r3, r2, r0
 800409a:	2a01      	cmp	r2, #1
 800409c:	4681      	mov	r9, r0
 800409e:	6123      	str	r3, [r4, #16]
 80040a0:	dc02      	bgt.n	80040a8 <_printf_float+0x150>
 80040a2:	6822      	ldr	r2, [r4, #0]
 80040a4:	07d2      	lsls	r2, r2, #31
 80040a6:	d501      	bpl.n	80040ac <_printf_float+0x154>
 80040a8:	3301      	adds	r3, #1
 80040aa:	6123      	str	r3, [r4, #16]
 80040ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d0a2      	beq.n	8003ffa <_printf_float+0xa2>
 80040b4:	232d      	movs	r3, #45	@ 0x2d
 80040b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80040ba:	e79e      	b.n	8003ffa <_printf_float+0xa2>
 80040bc:	9a06      	ldr	r2, [sp, #24]
 80040be:	2a47      	cmp	r2, #71	@ 0x47
 80040c0:	d1c2      	bne.n	8004048 <_printf_float+0xf0>
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1c0      	bne.n	8004048 <_printf_float+0xf0>
 80040c6:	2301      	movs	r3, #1
 80040c8:	e7bd      	b.n	8004046 <_printf_float+0xee>
 80040ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80040ce:	d9db      	bls.n	8004088 <_printf_float+0x130>
 80040d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80040d4:	d118      	bne.n	8004108 <_printf_float+0x1b0>
 80040d6:	2900      	cmp	r1, #0
 80040d8:	6863      	ldr	r3, [r4, #4]
 80040da:	dd0b      	ble.n	80040f4 <_printf_float+0x19c>
 80040dc:	6121      	str	r1, [r4, #16]
 80040de:	b913      	cbnz	r3, 80040e6 <_printf_float+0x18e>
 80040e0:	6822      	ldr	r2, [r4, #0]
 80040e2:	07d0      	lsls	r0, r2, #31
 80040e4:	d502      	bpl.n	80040ec <_printf_float+0x194>
 80040e6:	3301      	adds	r3, #1
 80040e8:	440b      	add	r3, r1
 80040ea:	6123      	str	r3, [r4, #16]
 80040ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 80040ee:	f04f 0900 	mov.w	r9, #0
 80040f2:	e7db      	b.n	80040ac <_printf_float+0x154>
 80040f4:	b913      	cbnz	r3, 80040fc <_printf_float+0x1a4>
 80040f6:	6822      	ldr	r2, [r4, #0]
 80040f8:	07d2      	lsls	r2, r2, #31
 80040fa:	d501      	bpl.n	8004100 <_printf_float+0x1a8>
 80040fc:	3302      	adds	r3, #2
 80040fe:	e7f4      	b.n	80040ea <_printf_float+0x192>
 8004100:	2301      	movs	r3, #1
 8004102:	e7f2      	b.n	80040ea <_printf_float+0x192>
 8004104:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800410a:	4299      	cmp	r1, r3
 800410c:	db05      	blt.n	800411a <_printf_float+0x1c2>
 800410e:	6823      	ldr	r3, [r4, #0]
 8004110:	6121      	str	r1, [r4, #16]
 8004112:	07d8      	lsls	r0, r3, #31
 8004114:	d5ea      	bpl.n	80040ec <_printf_float+0x194>
 8004116:	1c4b      	adds	r3, r1, #1
 8004118:	e7e7      	b.n	80040ea <_printf_float+0x192>
 800411a:	2900      	cmp	r1, #0
 800411c:	bfd4      	ite	le
 800411e:	f1c1 0202 	rsble	r2, r1, #2
 8004122:	2201      	movgt	r2, #1
 8004124:	4413      	add	r3, r2
 8004126:	e7e0      	b.n	80040ea <_printf_float+0x192>
 8004128:	6823      	ldr	r3, [r4, #0]
 800412a:	055a      	lsls	r2, r3, #21
 800412c:	d407      	bmi.n	800413e <_printf_float+0x1e6>
 800412e:	6923      	ldr	r3, [r4, #16]
 8004130:	4642      	mov	r2, r8
 8004132:	4631      	mov	r1, r6
 8004134:	4628      	mov	r0, r5
 8004136:	47b8      	blx	r7
 8004138:	3001      	adds	r0, #1
 800413a:	d12b      	bne.n	8004194 <_printf_float+0x23c>
 800413c:	e767      	b.n	800400e <_printf_float+0xb6>
 800413e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004142:	f240 80dd 	bls.w	8004300 <_printf_float+0x3a8>
 8004146:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800414a:	2200      	movs	r2, #0
 800414c:	2300      	movs	r3, #0
 800414e:	f7fc fcc3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004152:	2800      	cmp	r0, #0
 8004154:	d033      	beq.n	80041be <_printf_float+0x266>
 8004156:	4a37      	ldr	r2, [pc, #220]	@ (8004234 <_printf_float+0x2dc>)
 8004158:	2301      	movs	r3, #1
 800415a:	4631      	mov	r1, r6
 800415c:	4628      	mov	r0, r5
 800415e:	47b8      	blx	r7
 8004160:	3001      	adds	r0, #1
 8004162:	f43f af54 	beq.w	800400e <_printf_float+0xb6>
 8004166:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800416a:	4543      	cmp	r3, r8
 800416c:	db02      	blt.n	8004174 <_printf_float+0x21c>
 800416e:	6823      	ldr	r3, [r4, #0]
 8004170:	07d8      	lsls	r0, r3, #31
 8004172:	d50f      	bpl.n	8004194 <_printf_float+0x23c>
 8004174:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004178:	4631      	mov	r1, r6
 800417a:	4628      	mov	r0, r5
 800417c:	47b8      	blx	r7
 800417e:	3001      	adds	r0, #1
 8004180:	f43f af45 	beq.w	800400e <_printf_float+0xb6>
 8004184:	f04f 0900 	mov.w	r9, #0
 8004188:	f108 38ff 	add.w	r8, r8, #4294967295
 800418c:	f104 0a1a 	add.w	sl, r4, #26
 8004190:	45c8      	cmp	r8, r9
 8004192:	dc09      	bgt.n	80041a8 <_printf_float+0x250>
 8004194:	6823      	ldr	r3, [r4, #0]
 8004196:	079b      	lsls	r3, r3, #30
 8004198:	f100 8103 	bmi.w	80043a2 <_printf_float+0x44a>
 800419c:	68e0      	ldr	r0, [r4, #12]
 800419e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80041a0:	4298      	cmp	r0, r3
 80041a2:	bfb8      	it	lt
 80041a4:	4618      	movlt	r0, r3
 80041a6:	e734      	b.n	8004012 <_printf_float+0xba>
 80041a8:	2301      	movs	r3, #1
 80041aa:	4652      	mov	r2, sl
 80041ac:	4631      	mov	r1, r6
 80041ae:	4628      	mov	r0, r5
 80041b0:	47b8      	blx	r7
 80041b2:	3001      	adds	r0, #1
 80041b4:	f43f af2b 	beq.w	800400e <_printf_float+0xb6>
 80041b8:	f109 0901 	add.w	r9, r9, #1
 80041bc:	e7e8      	b.n	8004190 <_printf_float+0x238>
 80041be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	dc39      	bgt.n	8004238 <_printf_float+0x2e0>
 80041c4:	4a1b      	ldr	r2, [pc, #108]	@ (8004234 <_printf_float+0x2dc>)
 80041c6:	2301      	movs	r3, #1
 80041c8:	4631      	mov	r1, r6
 80041ca:	4628      	mov	r0, r5
 80041cc:	47b8      	blx	r7
 80041ce:	3001      	adds	r0, #1
 80041d0:	f43f af1d 	beq.w	800400e <_printf_float+0xb6>
 80041d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80041d8:	ea59 0303 	orrs.w	r3, r9, r3
 80041dc:	d102      	bne.n	80041e4 <_printf_float+0x28c>
 80041de:	6823      	ldr	r3, [r4, #0]
 80041e0:	07d9      	lsls	r1, r3, #31
 80041e2:	d5d7      	bpl.n	8004194 <_printf_float+0x23c>
 80041e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80041e8:	4631      	mov	r1, r6
 80041ea:	4628      	mov	r0, r5
 80041ec:	47b8      	blx	r7
 80041ee:	3001      	adds	r0, #1
 80041f0:	f43f af0d 	beq.w	800400e <_printf_float+0xb6>
 80041f4:	f04f 0a00 	mov.w	sl, #0
 80041f8:	f104 0b1a 	add.w	fp, r4, #26
 80041fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041fe:	425b      	negs	r3, r3
 8004200:	4553      	cmp	r3, sl
 8004202:	dc01      	bgt.n	8004208 <_printf_float+0x2b0>
 8004204:	464b      	mov	r3, r9
 8004206:	e793      	b.n	8004130 <_printf_float+0x1d8>
 8004208:	2301      	movs	r3, #1
 800420a:	465a      	mov	r2, fp
 800420c:	4631      	mov	r1, r6
 800420e:	4628      	mov	r0, r5
 8004210:	47b8      	blx	r7
 8004212:	3001      	adds	r0, #1
 8004214:	f43f aefb 	beq.w	800400e <_printf_float+0xb6>
 8004218:	f10a 0a01 	add.w	sl, sl, #1
 800421c:	e7ee      	b.n	80041fc <_printf_float+0x2a4>
 800421e:	bf00      	nop
 8004220:	7fefffff 	.word	0x7fefffff
 8004224:	080074ac 	.word	0x080074ac
 8004228:	080074b0 	.word	0x080074b0
 800422c:	080074b4 	.word	0x080074b4
 8004230:	080074b8 	.word	0x080074b8
 8004234:	080074bc 	.word	0x080074bc
 8004238:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800423a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800423e:	4553      	cmp	r3, sl
 8004240:	bfa8      	it	ge
 8004242:	4653      	movge	r3, sl
 8004244:	2b00      	cmp	r3, #0
 8004246:	4699      	mov	r9, r3
 8004248:	dc36      	bgt.n	80042b8 <_printf_float+0x360>
 800424a:	f04f 0b00 	mov.w	fp, #0
 800424e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004252:	f104 021a 	add.w	r2, r4, #26
 8004256:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004258:	9306      	str	r3, [sp, #24]
 800425a:	eba3 0309 	sub.w	r3, r3, r9
 800425e:	455b      	cmp	r3, fp
 8004260:	dc31      	bgt.n	80042c6 <_printf_float+0x36e>
 8004262:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004264:	459a      	cmp	sl, r3
 8004266:	dc3a      	bgt.n	80042de <_printf_float+0x386>
 8004268:	6823      	ldr	r3, [r4, #0]
 800426a:	07da      	lsls	r2, r3, #31
 800426c:	d437      	bmi.n	80042de <_printf_float+0x386>
 800426e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004270:	ebaa 0903 	sub.w	r9, sl, r3
 8004274:	9b06      	ldr	r3, [sp, #24]
 8004276:	ebaa 0303 	sub.w	r3, sl, r3
 800427a:	4599      	cmp	r9, r3
 800427c:	bfa8      	it	ge
 800427e:	4699      	movge	r9, r3
 8004280:	f1b9 0f00 	cmp.w	r9, #0
 8004284:	dc33      	bgt.n	80042ee <_printf_float+0x396>
 8004286:	f04f 0800 	mov.w	r8, #0
 800428a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800428e:	f104 0b1a 	add.w	fp, r4, #26
 8004292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004294:	ebaa 0303 	sub.w	r3, sl, r3
 8004298:	eba3 0309 	sub.w	r3, r3, r9
 800429c:	4543      	cmp	r3, r8
 800429e:	f77f af79 	ble.w	8004194 <_printf_float+0x23c>
 80042a2:	2301      	movs	r3, #1
 80042a4:	465a      	mov	r2, fp
 80042a6:	4631      	mov	r1, r6
 80042a8:	4628      	mov	r0, r5
 80042aa:	47b8      	blx	r7
 80042ac:	3001      	adds	r0, #1
 80042ae:	f43f aeae 	beq.w	800400e <_printf_float+0xb6>
 80042b2:	f108 0801 	add.w	r8, r8, #1
 80042b6:	e7ec      	b.n	8004292 <_printf_float+0x33a>
 80042b8:	4642      	mov	r2, r8
 80042ba:	4631      	mov	r1, r6
 80042bc:	4628      	mov	r0, r5
 80042be:	47b8      	blx	r7
 80042c0:	3001      	adds	r0, #1
 80042c2:	d1c2      	bne.n	800424a <_printf_float+0x2f2>
 80042c4:	e6a3      	b.n	800400e <_printf_float+0xb6>
 80042c6:	2301      	movs	r3, #1
 80042c8:	4631      	mov	r1, r6
 80042ca:	4628      	mov	r0, r5
 80042cc:	9206      	str	r2, [sp, #24]
 80042ce:	47b8      	blx	r7
 80042d0:	3001      	adds	r0, #1
 80042d2:	f43f ae9c 	beq.w	800400e <_printf_float+0xb6>
 80042d6:	9a06      	ldr	r2, [sp, #24]
 80042d8:	f10b 0b01 	add.w	fp, fp, #1
 80042dc:	e7bb      	b.n	8004256 <_printf_float+0x2fe>
 80042de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042e2:	4631      	mov	r1, r6
 80042e4:	4628      	mov	r0, r5
 80042e6:	47b8      	blx	r7
 80042e8:	3001      	adds	r0, #1
 80042ea:	d1c0      	bne.n	800426e <_printf_float+0x316>
 80042ec:	e68f      	b.n	800400e <_printf_float+0xb6>
 80042ee:	9a06      	ldr	r2, [sp, #24]
 80042f0:	464b      	mov	r3, r9
 80042f2:	4442      	add	r2, r8
 80042f4:	4631      	mov	r1, r6
 80042f6:	4628      	mov	r0, r5
 80042f8:	47b8      	blx	r7
 80042fa:	3001      	adds	r0, #1
 80042fc:	d1c3      	bne.n	8004286 <_printf_float+0x32e>
 80042fe:	e686      	b.n	800400e <_printf_float+0xb6>
 8004300:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004304:	f1ba 0f01 	cmp.w	sl, #1
 8004308:	dc01      	bgt.n	800430e <_printf_float+0x3b6>
 800430a:	07db      	lsls	r3, r3, #31
 800430c:	d536      	bpl.n	800437c <_printf_float+0x424>
 800430e:	2301      	movs	r3, #1
 8004310:	4642      	mov	r2, r8
 8004312:	4631      	mov	r1, r6
 8004314:	4628      	mov	r0, r5
 8004316:	47b8      	blx	r7
 8004318:	3001      	adds	r0, #1
 800431a:	f43f ae78 	beq.w	800400e <_printf_float+0xb6>
 800431e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004322:	4631      	mov	r1, r6
 8004324:	4628      	mov	r0, r5
 8004326:	47b8      	blx	r7
 8004328:	3001      	adds	r0, #1
 800432a:	f43f ae70 	beq.w	800400e <_printf_float+0xb6>
 800432e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004332:	2200      	movs	r2, #0
 8004334:	2300      	movs	r3, #0
 8004336:	f10a 3aff 	add.w	sl, sl, #4294967295
 800433a:	f7fc fbcd 	bl	8000ad8 <__aeabi_dcmpeq>
 800433e:	b9c0      	cbnz	r0, 8004372 <_printf_float+0x41a>
 8004340:	4653      	mov	r3, sl
 8004342:	f108 0201 	add.w	r2, r8, #1
 8004346:	4631      	mov	r1, r6
 8004348:	4628      	mov	r0, r5
 800434a:	47b8      	blx	r7
 800434c:	3001      	adds	r0, #1
 800434e:	d10c      	bne.n	800436a <_printf_float+0x412>
 8004350:	e65d      	b.n	800400e <_printf_float+0xb6>
 8004352:	2301      	movs	r3, #1
 8004354:	465a      	mov	r2, fp
 8004356:	4631      	mov	r1, r6
 8004358:	4628      	mov	r0, r5
 800435a:	47b8      	blx	r7
 800435c:	3001      	adds	r0, #1
 800435e:	f43f ae56 	beq.w	800400e <_printf_float+0xb6>
 8004362:	f108 0801 	add.w	r8, r8, #1
 8004366:	45d0      	cmp	r8, sl
 8004368:	dbf3      	blt.n	8004352 <_printf_float+0x3fa>
 800436a:	464b      	mov	r3, r9
 800436c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004370:	e6df      	b.n	8004132 <_printf_float+0x1da>
 8004372:	f04f 0800 	mov.w	r8, #0
 8004376:	f104 0b1a 	add.w	fp, r4, #26
 800437a:	e7f4      	b.n	8004366 <_printf_float+0x40e>
 800437c:	2301      	movs	r3, #1
 800437e:	4642      	mov	r2, r8
 8004380:	e7e1      	b.n	8004346 <_printf_float+0x3ee>
 8004382:	2301      	movs	r3, #1
 8004384:	464a      	mov	r2, r9
 8004386:	4631      	mov	r1, r6
 8004388:	4628      	mov	r0, r5
 800438a:	47b8      	blx	r7
 800438c:	3001      	adds	r0, #1
 800438e:	f43f ae3e 	beq.w	800400e <_printf_float+0xb6>
 8004392:	f108 0801 	add.w	r8, r8, #1
 8004396:	68e3      	ldr	r3, [r4, #12]
 8004398:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800439a:	1a5b      	subs	r3, r3, r1
 800439c:	4543      	cmp	r3, r8
 800439e:	dcf0      	bgt.n	8004382 <_printf_float+0x42a>
 80043a0:	e6fc      	b.n	800419c <_printf_float+0x244>
 80043a2:	f04f 0800 	mov.w	r8, #0
 80043a6:	f104 0919 	add.w	r9, r4, #25
 80043aa:	e7f4      	b.n	8004396 <_printf_float+0x43e>

080043ac <_printf_common>:
 80043ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043b0:	4616      	mov	r6, r2
 80043b2:	4698      	mov	r8, r3
 80043b4:	688a      	ldr	r2, [r1, #8]
 80043b6:	690b      	ldr	r3, [r1, #16]
 80043b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043bc:	4293      	cmp	r3, r2
 80043be:	bfb8      	it	lt
 80043c0:	4613      	movlt	r3, r2
 80043c2:	6033      	str	r3, [r6, #0]
 80043c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043c8:	4607      	mov	r7, r0
 80043ca:	460c      	mov	r4, r1
 80043cc:	b10a      	cbz	r2, 80043d2 <_printf_common+0x26>
 80043ce:	3301      	adds	r3, #1
 80043d0:	6033      	str	r3, [r6, #0]
 80043d2:	6823      	ldr	r3, [r4, #0]
 80043d4:	0699      	lsls	r1, r3, #26
 80043d6:	bf42      	ittt	mi
 80043d8:	6833      	ldrmi	r3, [r6, #0]
 80043da:	3302      	addmi	r3, #2
 80043dc:	6033      	strmi	r3, [r6, #0]
 80043de:	6825      	ldr	r5, [r4, #0]
 80043e0:	f015 0506 	ands.w	r5, r5, #6
 80043e4:	d106      	bne.n	80043f4 <_printf_common+0x48>
 80043e6:	f104 0a19 	add.w	sl, r4, #25
 80043ea:	68e3      	ldr	r3, [r4, #12]
 80043ec:	6832      	ldr	r2, [r6, #0]
 80043ee:	1a9b      	subs	r3, r3, r2
 80043f0:	42ab      	cmp	r3, r5
 80043f2:	dc26      	bgt.n	8004442 <_printf_common+0x96>
 80043f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80043f8:	6822      	ldr	r2, [r4, #0]
 80043fa:	3b00      	subs	r3, #0
 80043fc:	bf18      	it	ne
 80043fe:	2301      	movne	r3, #1
 8004400:	0692      	lsls	r2, r2, #26
 8004402:	d42b      	bmi.n	800445c <_printf_common+0xb0>
 8004404:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004408:	4641      	mov	r1, r8
 800440a:	4638      	mov	r0, r7
 800440c:	47c8      	blx	r9
 800440e:	3001      	adds	r0, #1
 8004410:	d01e      	beq.n	8004450 <_printf_common+0xa4>
 8004412:	6823      	ldr	r3, [r4, #0]
 8004414:	6922      	ldr	r2, [r4, #16]
 8004416:	f003 0306 	and.w	r3, r3, #6
 800441a:	2b04      	cmp	r3, #4
 800441c:	bf02      	ittt	eq
 800441e:	68e5      	ldreq	r5, [r4, #12]
 8004420:	6833      	ldreq	r3, [r6, #0]
 8004422:	1aed      	subeq	r5, r5, r3
 8004424:	68a3      	ldr	r3, [r4, #8]
 8004426:	bf0c      	ite	eq
 8004428:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800442c:	2500      	movne	r5, #0
 800442e:	4293      	cmp	r3, r2
 8004430:	bfc4      	itt	gt
 8004432:	1a9b      	subgt	r3, r3, r2
 8004434:	18ed      	addgt	r5, r5, r3
 8004436:	2600      	movs	r6, #0
 8004438:	341a      	adds	r4, #26
 800443a:	42b5      	cmp	r5, r6
 800443c:	d11a      	bne.n	8004474 <_printf_common+0xc8>
 800443e:	2000      	movs	r0, #0
 8004440:	e008      	b.n	8004454 <_printf_common+0xa8>
 8004442:	2301      	movs	r3, #1
 8004444:	4652      	mov	r2, sl
 8004446:	4641      	mov	r1, r8
 8004448:	4638      	mov	r0, r7
 800444a:	47c8      	blx	r9
 800444c:	3001      	adds	r0, #1
 800444e:	d103      	bne.n	8004458 <_printf_common+0xac>
 8004450:	f04f 30ff 	mov.w	r0, #4294967295
 8004454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004458:	3501      	adds	r5, #1
 800445a:	e7c6      	b.n	80043ea <_printf_common+0x3e>
 800445c:	18e1      	adds	r1, r4, r3
 800445e:	1c5a      	adds	r2, r3, #1
 8004460:	2030      	movs	r0, #48	@ 0x30
 8004462:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004466:	4422      	add	r2, r4
 8004468:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800446c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004470:	3302      	adds	r3, #2
 8004472:	e7c7      	b.n	8004404 <_printf_common+0x58>
 8004474:	2301      	movs	r3, #1
 8004476:	4622      	mov	r2, r4
 8004478:	4641      	mov	r1, r8
 800447a:	4638      	mov	r0, r7
 800447c:	47c8      	blx	r9
 800447e:	3001      	adds	r0, #1
 8004480:	d0e6      	beq.n	8004450 <_printf_common+0xa4>
 8004482:	3601      	adds	r6, #1
 8004484:	e7d9      	b.n	800443a <_printf_common+0x8e>
	...

08004488 <_printf_i>:
 8004488:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800448c:	7e0f      	ldrb	r7, [r1, #24]
 800448e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004490:	2f78      	cmp	r7, #120	@ 0x78
 8004492:	4691      	mov	r9, r2
 8004494:	4680      	mov	r8, r0
 8004496:	460c      	mov	r4, r1
 8004498:	469a      	mov	sl, r3
 800449a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800449e:	d807      	bhi.n	80044b0 <_printf_i+0x28>
 80044a0:	2f62      	cmp	r7, #98	@ 0x62
 80044a2:	d80a      	bhi.n	80044ba <_printf_i+0x32>
 80044a4:	2f00      	cmp	r7, #0
 80044a6:	f000 80d2 	beq.w	800464e <_printf_i+0x1c6>
 80044aa:	2f58      	cmp	r7, #88	@ 0x58
 80044ac:	f000 80b9 	beq.w	8004622 <_printf_i+0x19a>
 80044b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044b8:	e03a      	b.n	8004530 <_printf_i+0xa8>
 80044ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044be:	2b15      	cmp	r3, #21
 80044c0:	d8f6      	bhi.n	80044b0 <_printf_i+0x28>
 80044c2:	a101      	add	r1, pc, #4	@ (adr r1, 80044c8 <_printf_i+0x40>)
 80044c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044c8:	08004521 	.word	0x08004521
 80044cc:	08004535 	.word	0x08004535
 80044d0:	080044b1 	.word	0x080044b1
 80044d4:	080044b1 	.word	0x080044b1
 80044d8:	080044b1 	.word	0x080044b1
 80044dc:	080044b1 	.word	0x080044b1
 80044e0:	08004535 	.word	0x08004535
 80044e4:	080044b1 	.word	0x080044b1
 80044e8:	080044b1 	.word	0x080044b1
 80044ec:	080044b1 	.word	0x080044b1
 80044f0:	080044b1 	.word	0x080044b1
 80044f4:	08004635 	.word	0x08004635
 80044f8:	0800455f 	.word	0x0800455f
 80044fc:	080045ef 	.word	0x080045ef
 8004500:	080044b1 	.word	0x080044b1
 8004504:	080044b1 	.word	0x080044b1
 8004508:	08004657 	.word	0x08004657
 800450c:	080044b1 	.word	0x080044b1
 8004510:	0800455f 	.word	0x0800455f
 8004514:	080044b1 	.word	0x080044b1
 8004518:	080044b1 	.word	0x080044b1
 800451c:	080045f7 	.word	0x080045f7
 8004520:	6833      	ldr	r3, [r6, #0]
 8004522:	1d1a      	adds	r2, r3, #4
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	6032      	str	r2, [r6, #0]
 8004528:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800452c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004530:	2301      	movs	r3, #1
 8004532:	e09d      	b.n	8004670 <_printf_i+0x1e8>
 8004534:	6833      	ldr	r3, [r6, #0]
 8004536:	6820      	ldr	r0, [r4, #0]
 8004538:	1d19      	adds	r1, r3, #4
 800453a:	6031      	str	r1, [r6, #0]
 800453c:	0606      	lsls	r6, r0, #24
 800453e:	d501      	bpl.n	8004544 <_printf_i+0xbc>
 8004540:	681d      	ldr	r5, [r3, #0]
 8004542:	e003      	b.n	800454c <_printf_i+0xc4>
 8004544:	0645      	lsls	r5, r0, #25
 8004546:	d5fb      	bpl.n	8004540 <_printf_i+0xb8>
 8004548:	f9b3 5000 	ldrsh.w	r5, [r3]
 800454c:	2d00      	cmp	r5, #0
 800454e:	da03      	bge.n	8004558 <_printf_i+0xd0>
 8004550:	232d      	movs	r3, #45	@ 0x2d
 8004552:	426d      	negs	r5, r5
 8004554:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004558:	4859      	ldr	r0, [pc, #356]	@ (80046c0 <_printf_i+0x238>)
 800455a:	230a      	movs	r3, #10
 800455c:	e011      	b.n	8004582 <_printf_i+0xfa>
 800455e:	6821      	ldr	r1, [r4, #0]
 8004560:	6833      	ldr	r3, [r6, #0]
 8004562:	0608      	lsls	r0, r1, #24
 8004564:	f853 5b04 	ldr.w	r5, [r3], #4
 8004568:	d402      	bmi.n	8004570 <_printf_i+0xe8>
 800456a:	0649      	lsls	r1, r1, #25
 800456c:	bf48      	it	mi
 800456e:	b2ad      	uxthmi	r5, r5
 8004570:	2f6f      	cmp	r7, #111	@ 0x6f
 8004572:	4853      	ldr	r0, [pc, #332]	@ (80046c0 <_printf_i+0x238>)
 8004574:	6033      	str	r3, [r6, #0]
 8004576:	bf14      	ite	ne
 8004578:	230a      	movne	r3, #10
 800457a:	2308      	moveq	r3, #8
 800457c:	2100      	movs	r1, #0
 800457e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004582:	6866      	ldr	r6, [r4, #4]
 8004584:	60a6      	str	r6, [r4, #8]
 8004586:	2e00      	cmp	r6, #0
 8004588:	bfa2      	ittt	ge
 800458a:	6821      	ldrge	r1, [r4, #0]
 800458c:	f021 0104 	bicge.w	r1, r1, #4
 8004590:	6021      	strge	r1, [r4, #0]
 8004592:	b90d      	cbnz	r5, 8004598 <_printf_i+0x110>
 8004594:	2e00      	cmp	r6, #0
 8004596:	d04b      	beq.n	8004630 <_printf_i+0x1a8>
 8004598:	4616      	mov	r6, r2
 800459a:	fbb5 f1f3 	udiv	r1, r5, r3
 800459e:	fb03 5711 	mls	r7, r3, r1, r5
 80045a2:	5dc7      	ldrb	r7, [r0, r7]
 80045a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045a8:	462f      	mov	r7, r5
 80045aa:	42bb      	cmp	r3, r7
 80045ac:	460d      	mov	r5, r1
 80045ae:	d9f4      	bls.n	800459a <_printf_i+0x112>
 80045b0:	2b08      	cmp	r3, #8
 80045b2:	d10b      	bne.n	80045cc <_printf_i+0x144>
 80045b4:	6823      	ldr	r3, [r4, #0]
 80045b6:	07df      	lsls	r7, r3, #31
 80045b8:	d508      	bpl.n	80045cc <_printf_i+0x144>
 80045ba:	6923      	ldr	r3, [r4, #16]
 80045bc:	6861      	ldr	r1, [r4, #4]
 80045be:	4299      	cmp	r1, r3
 80045c0:	bfde      	ittt	le
 80045c2:	2330      	movle	r3, #48	@ 0x30
 80045c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045cc:	1b92      	subs	r2, r2, r6
 80045ce:	6122      	str	r2, [r4, #16]
 80045d0:	f8cd a000 	str.w	sl, [sp]
 80045d4:	464b      	mov	r3, r9
 80045d6:	aa03      	add	r2, sp, #12
 80045d8:	4621      	mov	r1, r4
 80045da:	4640      	mov	r0, r8
 80045dc:	f7ff fee6 	bl	80043ac <_printf_common>
 80045e0:	3001      	adds	r0, #1
 80045e2:	d14a      	bne.n	800467a <_printf_i+0x1f2>
 80045e4:	f04f 30ff 	mov.w	r0, #4294967295
 80045e8:	b004      	add	sp, #16
 80045ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045ee:	6823      	ldr	r3, [r4, #0]
 80045f0:	f043 0320 	orr.w	r3, r3, #32
 80045f4:	6023      	str	r3, [r4, #0]
 80045f6:	4833      	ldr	r0, [pc, #204]	@ (80046c4 <_printf_i+0x23c>)
 80045f8:	2778      	movs	r7, #120	@ 0x78
 80045fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80045fe:	6823      	ldr	r3, [r4, #0]
 8004600:	6831      	ldr	r1, [r6, #0]
 8004602:	061f      	lsls	r7, r3, #24
 8004604:	f851 5b04 	ldr.w	r5, [r1], #4
 8004608:	d402      	bmi.n	8004610 <_printf_i+0x188>
 800460a:	065f      	lsls	r7, r3, #25
 800460c:	bf48      	it	mi
 800460e:	b2ad      	uxthmi	r5, r5
 8004610:	6031      	str	r1, [r6, #0]
 8004612:	07d9      	lsls	r1, r3, #31
 8004614:	bf44      	itt	mi
 8004616:	f043 0320 	orrmi.w	r3, r3, #32
 800461a:	6023      	strmi	r3, [r4, #0]
 800461c:	b11d      	cbz	r5, 8004626 <_printf_i+0x19e>
 800461e:	2310      	movs	r3, #16
 8004620:	e7ac      	b.n	800457c <_printf_i+0xf4>
 8004622:	4827      	ldr	r0, [pc, #156]	@ (80046c0 <_printf_i+0x238>)
 8004624:	e7e9      	b.n	80045fa <_printf_i+0x172>
 8004626:	6823      	ldr	r3, [r4, #0]
 8004628:	f023 0320 	bic.w	r3, r3, #32
 800462c:	6023      	str	r3, [r4, #0]
 800462e:	e7f6      	b.n	800461e <_printf_i+0x196>
 8004630:	4616      	mov	r6, r2
 8004632:	e7bd      	b.n	80045b0 <_printf_i+0x128>
 8004634:	6833      	ldr	r3, [r6, #0]
 8004636:	6825      	ldr	r5, [r4, #0]
 8004638:	6961      	ldr	r1, [r4, #20]
 800463a:	1d18      	adds	r0, r3, #4
 800463c:	6030      	str	r0, [r6, #0]
 800463e:	062e      	lsls	r6, r5, #24
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	d501      	bpl.n	8004648 <_printf_i+0x1c0>
 8004644:	6019      	str	r1, [r3, #0]
 8004646:	e002      	b.n	800464e <_printf_i+0x1c6>
 8004648:	0668      	lsls	r0, r5, #25
 800464a:	d5fb      	bpl.n	8004644 <_printf_i+0x1bc>
 800464c:	8019      	strh	r1, [r3, #0]
 800464e:	2300      	movs	r3, #0
 8004650:	6123      	str	r3, [r4, #16]
 8004652:	4616      	mov	r6, r2
 8004654:	e7bc      	b.n	80045d0 <_printf_i+0x148>
 8004656:	6833      	ldr	r3, [r6, #0]
 8004658:	1d1a      	adds	r2, r3, #4
 800465a:	6032      	str	r2, [r6, #0]
 800465c:	681e      	ldr	r6, [r3, #0]
 800465e:	6862      	ldr	r2, [r4, #4]
 8004660:	2100      	movs	r1, #0
 8004662:	4630      	mov	r0, r6
 8004664:	f7fb fdbc 	bl	80001e0 <memchr>
 8004668:	b108      	cbz	r0, 800466e <_printf_i+0x1e6>
 800466a:	1b80      	subs	r0, r0, r6
 800466c:	6060      	str	r0, [r4, #4]
 800466e:	6863      	ldr	r3, [r4, #4]
 8004670:	6123      	str	r3, [r4, #16]
 8004672:	2300      	movs	r3, #0
 8004674:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004678:	e7aa      	b.n	80045d0 <_printf_i+0x148>
 800467a:	6923      	ldr	r3, [r4, #16]
 800467c:	4632      	mov	r2, r6
 800467e:	4649      	mov	r1, r9
 8004680:	4640      	mov	r0, r8
 8004682:	47d0      	blx	sl
 8004684:	3001      	adds	r0, #1
 8004686:	d0ad      	beq.n	80045e4 <_printf_i+0x15c>
 8004688:	6823      	ldr	r3, [r4, #0]
 800468a:	079b      	lsls	r3, r3, #30
 800468c:	d413      	bmi.n	80046b6 <_printf_i+0x22e>
 800468e:	68e0      	ldr	r0, [r4, #12]
 8004690:	9b03      	ldr	r3, [sp, #12]
 8004692:	4298      	cmp	r0, r3
 8004694:	bfb8      	it	lt
 8004696:	4618      	movlt	r0, r3
 8004698:	e7a6      	b.n	80045e8 <_printf_i+0x160>
 800469a:	2301      	movs	r3, #1
 800469c:	4632      	mov	r2, r6
 800469e:	4649      	mov	r1, r9
 80046a0:	4640      	mov	r0, r8
 80046a2:	47d0      	blx	sl
 80046a4:	3001      	adds	r0, #1
 80046a6:	d09d      	beq.n	80045e4 <_printf_i+0x15c>
 80046a8:	3501      	adds	r5, #1
 80046aa:	68e3      	ldr	r3, [r4, #12]
 80046ac:	9903      	ldr	r1, [sp, #12]
 80046ae:	1a5b      	subs	r3, r3, r1
 80046b0:	42ab      	cmp	r3, r5
 80046b2:	dcf2      	bgt.n	800469a <_printf_i+0x212>
 80046b4:	e7eb      	b.n	800468e <_printf_i+0x206>
 80046b6:	2500      	movs	r5, #0
 80046b8:	f104 0619 	add.w	r6, r4, #25
 80046bc:	e7f5      	b.n	80046aa <_printf_i+0x222>
 80046be:	bf00      	nop
 80046c0:	080074be 	.word	0x080074be
 80046c4:	080074cf 	.word	0x080074cf

080046c8 <std>:
 80046c8:	2300      	movs	r3, #0
 80046ca:	b510      	push	{r4, lr}
 80046cc:	4604      	mov	r4, r0
 80046ce:	e9c0 3300 	strd	r3, r3, [r0]
 80046d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80046d6:	6083      	str	r3, [r0, #8]
 80046d8:	8181      	strh	r1, [r0, #12]
 80046da:	6643      	str	r3, [r0, #100]	@ 0x64
 80046dc:	81c2      	strh	r2, [r0, #14]
 80046de:	6183      	str	r3, [r0, #24]
 80046e0:	4619      	mov	r1, r3
 80046e2:	2208      	movs	r2, #8
 80046e4:	305c      	adds	r0, #92	@ 0x5c
 80046e6:	f000 f9ba 	bl	8004a5e <memset>
 80046ea:	4b0d      	ldr	r3, [pc, #52]	@ (8004720 <std+0x58>)
 80046ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80046ee:	4b0d      	ldr	r3, [pc, #52]	@ (8004724 <std+0x5c>)
 80046f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80046f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004728 <std+0x60>)
 80046f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80046f6:	4b0d      	ldr	r3, [pc, #52]	@ (800472c <std+0x64>)
 80046f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80046fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004730 <std+0x68>)
 80046fc:	6224      	str	r4, [r4, #32]
 80046fe:	429c      	cmp	r4, r3
 8004700:	d006      	beq.n	8004710 <std+0x48>
 8004702:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004706:	4294      	cmp	r4, r2
 8004708:	d002      	beq.n	8004710 <std+0x48>
 800470a:	33d0      	adds	r3, #208	@ 0xd0
 800470c:	429c      	cmp	r4, r3
 800470e:	d105      	bne.n	800471c <std+0x54>
 8004710:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004718:	f000 ba1e 	b.w	8004b58 <__retarget_lock_init_recursive>
 800471c:	bd10      	pop	{r4, pc}
 800471e:	bf00      	nop
 8004720:	080049d9 	.word	0x080049d9
 8004724:	080049fb 	.word	0x080049fb
 8004728:	08004a33 	.word	0x08004a33
 800472c:	08004a57 	.word	0x08004a57
 8004730:	20002a90 	.word	0x20002a90

08004734 <stdio_exit_handler>:
 8004734:	4a02      	ldr	r2, [pc, #8]	@ (8004740 <stdio_exit_handler+0xc>)
 8004736:	4903      	ldr	r1, [pc, #12]	@ (8004744 <stdio_exit_handler+0x10>)
 8004738:	4803      	ldr	r0, [pc, #12]	@ (8004748 <stdio_exit_handler+0x14>)
 800473a:	f000 b869 	b.w	8004810 <_fwalk_sglue>
 800473e:	bf00      	nop
 8004740:	2000000c 	.word	0x2000000c
 8004744:	08006489 	.word	0x08006489
 8004748:	2000001c 	.word	0x2000001c

0800474c <cleanup_stdio>:
 800474c:	6841      	ldr	r1, [r0, #4]
 800474e:	4b0c      	ldr	r3, [pc, #48]	@ (8004780 <cleanup_stdio+0x34>)
 8004750:	4299      	cmp	r1, r3
 8004752:	b510      	push	{r4, lr}
 8004754:	4604      	mov	r4, r0
 8004756:	d001      	beq.n	800475c <cleanup_stdio+0x10>
 8004758:	f001 fe96 	bl	8006488 <_fflush_r>
 800475c:	68a1      	ldr	r1, [r4, #8]
 800475e:	4b09      	ldr	r3, [pc, #36]	@ (8004784 <cleanup_stdio+0x38>)
 8004760:	4299      	cmp	r1, r3
 8004762:	d002      	beq.n	800476a <cleanup_stdio+0x1e>
 8004764:	4620      	mov	r0, r4
 8004766:	f001 fe8f 	bl	8006488 <_fflush_r>
 800476a:	68e1      	ldr	r1, [r4, #12]
 800476c:	4b06      	ldr	r3, [pc, #24]	@ (8004788 <cleanup_stdio+0x3c>)
 800476e:	4299      	cmp	r1, r3
 8004770:	d004      	beq.n	800477c <cleanup_stdio+0x30>
 8004772:	4620      	mov	r0, r4
 8004774:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004778:	f001 be86 	b.w	8006488 <_fflush_r>
 800477c:	bd10      	pop	{r4, pc}
 800477e:	bf00      	nop
 8004780:	20002a90 	.word	0x20002a90
 8004784:	20002af8 	.word	0x20002af8
 8004788:	20002b60 	.word	0x20002b60

0800478c <global_stdio_init.part.0>:
 800478c:	b510      	push	{r4, lr}
 800478e:	4b0b      	ldr	r3, [pc, #44]	@ (80047bc <global_stdio_init.part.0+0x30>)
 8004790:	4c0b      	ldr	r4, [pc, #44]	@ (80047c0 <global_stdio_init.part.0+0x34>)
 8004792:	4a0c      	ldr	r2, [pc, #48]	@ (80047c4 <global_stdio_init.part.0+0x38>)
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	4620      	mov	r0, r4
 8004798:	2200      	movs	r2, #0
 800479a:	2104      	movs	r1, #4
 800479c:	f7ff ff94 	bl	80046c8 <std>
 80047a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80047a4:	2201      	movs	r2, #1
 80047a6:	2109      	movs	r1, #9
 80047a8:	f7ff ff8e 	bl	80046c8 <std>
 80047ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80047b0:	2202      	movs	r2, #2
 80047b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047b6:	2112      	movs	r1, #18
 80047b8:	f7ff bf86 	b.w	80046c8 <std>
 80047bc:	20002bc8 	.word	0x20002bc8
 80047c0:	20002a90 	.word	0x20002a90
 80047c4:	08004735 	.word	0x08004735

080047c8 <__sfp_lock_acquire>:
 80047c8:	4801      	ldr	r0, [pc, #4]	@ (80047d0 <__sfp_lock_acquire+0x8>)
 80047ca:	f000 b9c6 	b.w	8004b5a <__retarget_lock_acquire_recursive>
 80047ce:	bf00      	nop
 80047d0:	20002bd1 	.word	0x20002bd1

080047d4 <__sfp_lock_release>:
 80047d4:	4801      	ldr	r0, [pc, #4]	@ (80047dc <__sfp_lock_release+0x8>)
 80047d6:	f000 b9c1 	b.w	8004b5c <__retarget_lock_release_recursive>
 80047da:	bf00      	nop
 80047dc:	20002bd1 	.word	0x20002bd1

080047e0 <__sinit>:
 80047e0:	b510      	push	{r4, lr}
 80047e2:	4604      	mov	r4, r0
 80047e4:	f7ff fff0 	bl	80047c8 <__sfp_lock_acquire>
 80047e8:	6a23      	ldr	r3, [r4, #32]
 80047ea:	b11b      	cbz	r3, 80047f4 <__sinit+0x14>
 80047ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047f0:	f7ff bff0 	b.w	80047d4 <__sfp_lock_release>
 80047f4:	4b04      	ldr	r3, [pc, #16]	@ (8004808 <__sinit+0x28>)
 80047f6:	6223      	str	r3, [r4, #32]
 80047f8:	4b04      	ldr	r3, [pc, #16]	@ (800480c <__sinit+0x2c>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1f5      	bne.n	80047ec <__sinit+0xc>
 8004800:	f7ff ffc4 	bl	800478c <global_stdio_init.part.0>
 8004804:	e7f2      	b.n	80047ec <__sinit+0xc>
 8004806:	bf00      	nop
 8004808:	0800474d 	.word	0x0800474d
 800480c:	20002bc8 	.word	0x20002bc8

08004810 <_fwalk_sglue>:
 8004810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004814:	4607      	mov	r7, r0
 8004816:	4688      	mov	r8, r1
 8004818:	4614      	mov	r4, r2
 800481a:	2600      	movs	r6, #0
 800481c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004820:	f1b9 0901 	subs.w	r9, r9, #1
 8004824:	d505      	bpl.n	8004832 <_fwalk_sglue+0x22>
 8004826:	6824      	ldr	r4, [r4, #0]
 8004828:	2c00      	cmp	r4, #0
 800482a:	d1f7      	bne.n	800481c <_fwalk_sglue+0xc>
 800482c:	4630      	mov	r0, r6
 800482e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004832:	89ab      	ldrh	r3, [r5, #12]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d907      	bls.n	8004848 <_fwalk_sglue+0x38>
 8004838:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800483c:	3301      	adds	r3, #1
 800483e:	d003      	beq.n	8004848 <_fwalk_sglue+0x38>
 8004840:	4629      	mov	r1, r5
 8004842:	4638      	mov	r0, r7
 8004844:	47c0      	blx	r8
 8004846:	4306      	orrs	r6, r0
 8004848:	3568      	adds	r5, #104	@ 0x68
 800484a:	e7e9      	b.n	8004820 <_fwalk_sglue+0x10>

0800484c <iprintf>:
 800484c:	b40f      	push	{r0, r1, r2, r3}
 800484e:	b507      	push	{r0, r1, r2, lr}
 8004850:	4906      	ldr	r1, [pc, #24]	@ (800486c <iprintf+0x20>)
 8004852:	ab04      	add	r3, sp, #16
 8004854:	6808      	ldr	r0, [r1, #0]
 8004856:	f853 2b04 	ldr.w	r2, [r3], #4
 800485a:	6881      	ldr	r1, [r0, #8]
 800485c:	9301      	str	r3, [sp, #4]
 800485e:	f001 fc77 	bl	8006150 <_vfiprintf_r>
 8004862:	b003      	add	sp, #12
 8004864:	f85d eb04 	ldr.w	lr, [sp], #4
 8004868:	b004      	add	sp, #16
 800486a:	4770      	bx	lr
 800486c:	20000018 	.word	0x20000018

08004870 <setvbuf>:
 8004870:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004874:	461d      	mov	r5, r3
 8004876:	4b57      	ldr	r3, [pc, #348]	@ (80049d4 <setvbuf+0x164>)
 8004878:	681f      	ldr	r7, [r3, #0]
 800487a:	4604      	mov	r4, r0
 800487c:	460e      	mov	r6, r1
 800487e:	4690      	mov	r8, r2
 8004880:	b127      	cbz	r7, 800488c <setvbuf+0x1c>
 8004882:	6a3b      	ldr	r3, [r7, #32]
 8004884:	b913      	cbnz	r3, 800488c <setvbuf+0x1c>
 8004886:	4638      	mov	r0, r7
 8004888:	f7ff ffaa 	bl	80047e0 <__sinit>
 800488c:	f1b8 0f02 	cmp.w	r8, #2
 8004890:	d006      	beq.n	80048a0 <setvbuf+0x30>
 8004892:	f1b8 0f01 	cmp.w	r8, #1
 8004896:	f200 809a 	bhi.w	80049ce <setvbuf+0x15e>
 800489a:	2d00      	cmp	r5, #0
 800489c:	f2c0 8097 	blt.w	80049ce <setvbuf+0x15e>
 80048a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80048a2:	07d9      	lsls	r1, r3, #31
 80048a4:	d405      	bmi.n	80048b2 <setvbuf+0x42>
 80048a6:	89a3      	ldrh	r3, [r4, #12]
 80048a8:	059a      	lsls	r2, r3, #22
 80048aa:	d402      	bmi.n	80048b2 <setvbuf+0x42>
 80048ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80048ae:	f000 f954 	bl	8004b5a <__retarget_lock_acquire_recursive>
 80048b2:	4621      	mov	r1, r4
 80048b4:	4638      	mov	r0, r7
 80048b6:	f001 fde7 	bl	8006488 <_fflush_r>
 80048ba:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048bc:	b141      	cbz	r1, 80048d0 <setvbuf+0x60>
 80048be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048c2:	4299      	cmp	r1, r3
 80048c4:	d002      	beq.n	80048cc <setvbuf+0x5c>
 80048c6:	4638      	mov	r0, r7
 80048c8:	f000 ff96 	bl	80057f8 <_free_r>
 80048cc:	2300      	movs	r3, #0
 80048ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80048d0:	2300      	movs	r3, #0
 80048d2:	61a3      	str	r3, [r4, #24]
 80048d4:	6063      	str	r3, [r4, #4]
 80048d6:	89a3      	ldrh	r3, [r4, #12]
 80048d8:	061b      	lsls	r3, r3, #24
 80048da:	d503      	bpl.n	80048e4 <setvbuf+0x74>
 80048dc:	6921      	ldr	r1, [r4, #16]
 80048de:	4638      	mov	r0, r7
 80048e0:	f000 ff8a 	bl	80057f8 <_free_r>
 80048e4:	89a3      	ldrh	r3, [r4, #12]
 80048e6:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80048ea:	f023 0303 	bic.w	r3, r3, #3
 80048ee:	f1b8 0f02 	cmp.w	r8, #2
 80048f2:	81a3      	strh	r3, [r4, #12]
 80048f4:	d061      	beq.n	80049ba <setvbuf+0x14a>
 80048f6:	ab01      	add	r3, sp, #4
 80048f8:	466a      	mov	r2, sp
 80048fa:	4621      	mov	r1, r4
 80048fc:	4638      	mov	r0, r7
 80048fe:	f001 fdeb 	bl	80064d8 <__swhatbuf_r>
 8004902:	89a3      	ldrh	r3, [r4, #12]
 8004904:	4318      	orrs	r0, r3
 8004906:	81a0      	strh	r0, [r4, #12]
 8004908:	bb2d      	cbnz	r5, 8004956 <setvbuf+0xe6>
 800490a:	9d00      	ldr	r5, [sp, #0]
 800490c:	4628      	mov	r0, r5
 800490e:	f000 ffbd 	bl	800588c <malloc>
 8004912:	4606      	mov	r6, r0
 8004914:	2800      	cmp	r0, #0
 8004916:	d152      	bne.n	80049be <setvbuf+0x14e>
 8004918:	f8dd 9000 	ldr.w	r9, [sp]
 800491c:	45a9      	cmp	r9, r5
 800491e:	d140      	bne.n	80049a2 <setvbuf+0x132>
 8004920:	f04f 35ff 	mov.w	r5, #4294967295
 8004924:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004928:	f043 0202 	orr.w	r2, r3, #2
 800492c:	81a2      	strh	r2, [r4, #12]
 800492e:	2200      	movs	r2, #0
 8004930:	60a2      	str	r2, [r4, #8]
 8004932:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8004936:	6022      	str	r2, [r4, #0]
 8004938:	6122      	str	r2, [r4, #16]
 800493a:	2201      	movs	r2, #1
 800493c:	6162      	str	r2, [r4, #20]
 800493e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004940:	07d6      	lsls	r6, r2, #31
 8004942:	d404      	bmi.n	800494e <setvbuf+0xde>
 8004944:	0598      	lsls	r0, r3, #22
 8004946:	d402      	bmi.n	800494e <setvbuf+0xde>
 8004948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800494a:	f000 f907 	bl	8004b5c <__retarget_lock_release_recursive>
 800494e:	4628      	mov	r0, r5
 8004950:	b003      	add	sp, #12
 8004952:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004956:	2e00      	cmp	r6, #0
 8004958:	d0d8      	beq.n	800490c <setvbuf+0x9c>
 800495a:	6a3b      	ldr	r3, [r7, #32]
 800495c:	b913      	cbnz	r3, 8004964 <setvbuf+0xf4>
 800495e:	4638      	mov	r0, r7
 8004960:	f7ff ff3e 	bl	80047e0 <__sinit>
 8004964:	f1b8 0f01 	cmp.w	r8, #1
 8004968:	bf08      	it	eq
 800496a:	89a3      	ldrheq	r3, [r4, #12]
 800496c:	6026      	str	r6, [r4, #0]
 800496e:	bf04      	itt	eq
 8004970:	f043 0301 	orreq.w	r3, r3, #1
 8004974:	81a3      	strheq	r3, [r4, #12]
 8004976:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800497a:	f013 0208 	ands.w	r2, r3, #8
 800497e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8004982:	d01e      	beq.n	80049c2 <setvbuf+0x152>
 8004984:	07d9      	lsls	r1, r3, #31
 8004986:	bf41      	itttt	mi
 8004988:	2200      	movmi	r2, #0
 800498a:	426d      	negmi	r5, r5
 800498c:	60a2      	strmi	r2, [r4, #8]
 800498e:	61a5      	strmi	r5, [r4, #24]
 8004990:	bf58      	it	pl
 8004992:	60a5      	strpl	r5, [r4, #8]
 8004994:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004996:	07d2      	lsls	r2, r2, #31
 8004998:	d401      	bmi.n	800499e <setvbuf+0x12e>
 800499a:	059b      	lsls	r3, r3, #22
 800499c:	d513      	bpl.n	80049c6 <setvbuf+0x156>
 800499e:	2500      	movs	r5, #0
 80049a0:	e7d5      	b.n	800494e <setvbuf+0xde>
 80049a2:	4648      	mov	r0, r9
 80049a4:	f000 ff72 	bl	800588c <malloc>
 80049a8:	4606      	mov	r6, r0
 80049aa:	2800      	cmp	r0, #0
 80049ac:	d0b8      	beq.n	8004920 <setvbuf+0xb0>
 80049ae:	89a3      	ldrh	r3, [r4, #12]
 80049b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049b4:	81a3      	strh	r3, [r4, #12]
 80049b6:	464d      	mov	r5, r9
 80049b8:	e7cf      	b.n	800495a <setvbuf+0xea>
 80049ba:	2500      	movs	r5, #0
 80049bc:	e7b2      	b.n	8004924 <setvbuf+0xb4>
 80049be:	46a9      	mov	r9, r5
 80049c0:	e7f5      	b.n	80049ae <setvbuf+0x13e>
 80049c2:	60a2      	str	r2, [r4, #8]
 80049c4:	e7e6      	b.n	8004994 <setvbuf+0x124>
 80049c6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80049c8:	f000 f8c8 	bl	8004b5c <__retarget_lock_release_recursive>
 80049cc:	e7e7      	b.n	800499e <setvbuf+0x12e>
 80049ce:	f04f 35ff 	mov.w	r5, #4294967295
 80049d2:	e7bc      	b.n	800494e <setvbuf+0xde>
 80049d4:	20000018 	.word	0x20000018

080049d8 <__sread>:
 80049d8:	b510      	push	{r4, lr}
 80049da:	460c      	mov	r4, r1
 80049dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049e0:	f000 f86c 	bl	8004abc <_read_r>
 80049e4:	2800      	cmp	r0, #0
 80049e6:	bfab      	itete	ge
 80049e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80049ea:	89a3      	ldrhlt	r3, [r4, #12]
 80049ec:	181b      	addge	r3, r3, r0
 80049ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80049f2:	bfac      	ite	ge
 80049f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80049f6:	81a3      	strhlt	r3, [r4, #12]
 80049f8:	bd10      	pop	{r4, pc}

080049fa <__swrite>:
 80049fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049fe:	461f      	mov	r7, r3
 8004a00:	898b      	ldrh	r3, [r1, #12]
 8004a02:	05db      	lsls	r3, r3, #23
 8004a04:	4605      	mov	r5, r0
 8004a06:	460c      	mov	r4, r1
 8004a08:	4616      	mov	r6, r2
 8004a0a:	d505      	bpl.n	8004a18 <__swrite+0x1e>
 8004a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a10:	2302      	movs	r3, #2
 8004a12:	2200      	movs	r2, #0
 8004a14:	f000 f840 	bl	8004a98 <_lseek_r>
 8004a18:	89a3      	ldrh	r3, [r4, #12]
 8004a1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a22:	81a3      	strh	r3, [r4, #12]
 8004a24:	4632      	mov	r2, r6
 8004a26:	463b      	mov	r3, r7
 8004a28:	4628      	mov	r0, r5
 8004a2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a2e:	f000 b857 	b.w	8004ae0 <_write_r>

08004a32 <__sseek>:
 8004a32:	b510      	push	{r4, lr}
 8004a34:	460c      	mov	r4, r1
 8004a36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a3a:	f000 f82d 	bl	8004a98 <_lseek_r>
 8004a3e:	1c43      	adds	r3, r0, #1
 8004a40:	89a3      	ldrh	r3, [r4, #12]
 8004a42:	bf15      	itete	ne
 8004a44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004a46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a4e:	81a3      	strheq	r3, [r4, #12]
 8004a50:	bf18      	it	ne
 8004a52:	81a3      	strhne	r3, [r4, #12]
 8004a54:	bd10      	pop	{r4, pc}

08004a56 <__sclose>:
 8004a56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a5a:	f000 b80d 	b.w	8004a78 <_close_r>

08004a5e <memset>:
 8004a5e:	4402      	add	r2, r0
 8004a60:	4603      	mov	r3, r0
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d100      	bne.n	8004a68 <memset+0xa>
 8004a66:	4770      	bx	lr
 8004a68:	f803 1b01 	strb.w	r1, [r3], #1
 8004a6c:	e7f9      	b.n	8004a62 <memset+0x4>
	...

08004a70 <_localeconv_r>:
 8004a70:	4800      	ldr	r0, [pc, #0]	@ (8004a74 <_localeconv_r+0x4>)
 8004a72:	4770      	bx	lr
 8004a74:	20000158 	.word	0x20000158

08004a78 <_close_r>:
 8004a78:	b538      	push	{r3, r4, r5, lr}
 8004a7a:	4d06      	ldr	r5, [pc, #24]	@ (8004a94 <_close_r+0x1c>)
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	4604      	mov	r4, r0
 8004a80:	4608      	mov	r0, r1
 8004a82:	602b      	str	r3, [r5, #0]
 8004a84:	f7fd f967 	bl	8001d56 <_close>
 8004a88:	1c43      	adds	r3, r0, #1
 8004a8a:	d102      	bne.n	8004a92 <_close_r+0x1a>
 8004a8c:	682b      	ldr	r3, [r5, #0]
 8004a8e:	b103      	cbz	r3, 8004a92 <_close_r+0x1a>
 8004a90:	6023      	str	r3, [r4, #0]
 8004a92:	bd38      	pop	{r3, r4, r5, pc}
 8004a94:	20002bcc 	.word	0x20002bcc

08004a98 <_lseek_r>:
 8004a98:	b538      	push	{r3, r4, r5, lr}
 8004a9a:	4d07      	ldr	r5, [pc, #28]	@ (8004ab8 <_lseek_r+0x20>)
 8004a9c:	4604      	mov	r4, r0
 8004a9e:	4608      	mov	r0, r1
 8004aa0:	4611      	mov	r1, r2
 8004aa2:	2200      	movs	r2, #0
 8004aa4:	602a      	str	r2, [r5, #0]
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	f7fd f97c 	bl	8001da4 <_lseek>
 8004aac:	1c43      	adds	r3, r0, #1
 8004aae:	d102      	bne.n	8004ab6 <_lseek_r+0x1e>
 8004ab0:	682b      	ldr	r3, [r5, #0]
 8004ab2:	b103      	cbz	r3, 8004ab6 <_lseek_r+0x1e>
 8004ab4:	6023      	str	r3, [r4, #0]
 8004ab6:	bd38      	pop	{r3, r4, r5, pc}
 8004ab8:	20002bcc 	.word	0x20002bcc

08004abc <_read_r>:
 8004abc:	b538      	push	{r3, r4, r5, lr}
 8004abe:	4d07      	ldr	r5, [pc, #28]	@ (8004adc <_read_r+0x20>)
 8004ac0:	4604      	mov	r4, r0
 8004ac2:	4608      	mov	r0, r1
 8004ac4:	4611      	mov	r1, r2
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	602a      	str	r2, [r5, #0]
 8004aca:	461a      	mov	r2, r3
 8004acc:	f7fd f90a 	bl	8001ce4 <_read>
 8004ad0:	1c43      	adds	r3, r0, #1
 8004ad2:	d102      	bne.n	8004ada <_read_r+0x1e>
 8004ad4:	682b      	ldr	r3, [r5, #0]
 8004ad6:	b103      	cbz	r3, 8004ada <_read_r+0x1e>
 8004ad8:	6023      	str	r3, [r4, #0]
 8004ada:	bd38      	pop	{r3, r4, r5, pc}
 8004adc:	20002bcc 	.word	0x20002bcc

08004ae0 <_write_r>:
 8004ae0:	b538      	push	{r3, r4, r5, lr}
 8004ae2:	4d07      	ldr	r5, [pc, #28]	@ (8004b00 <_write_r+0x20>)
 8004ae4:	4604      	mov	r4, r0
 8004ae6:	4608      	mov	r0, r1
 8004ae8:	4611      	mov	r1, r2
 8004aea:	2200      	movs	r2, #0
 8004aec:	602a      	str	r2, [r5, #0]
 8004aee:	461a      	mov	r2, r3
 8004af0:	f7fd f915 	bl	8001d1e <_write>
 8004af4:	1c43      	adds	r3, r0, #1
 8004af6:	d102      	bne.n	8004afe <_write_r+0x1e>
 8004af8:	682b      	ldr	r3, [r5, #0]
 8004afa:	b103      	cbz	r3, 8004afe <_write_r+0x1e>
 8004afc:	6023      	str	r3, [r4, #0]
 8004afe:	bd38      	pop	{r3, r4, r5, pc}
 8004b00:	20002bcc 	.word	0x20002bcc

08004b04 <__errno>:
 8004b04:	4b01      	ldr	r3, [pc, #4]	@ (8004b0c <__errno+0x8>)
 8004b06:	6818      	ldr	r0, [r3, #0]
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	20000018 	.word	0x20000018

08004b10 <__libc_init_array>:
 8004b10:	b570      	push	{r4, r5, r6, lr}
 8004b12:	4d0d      	ldr	r5, [pc, #52]	@ (8004b48 <__libc_init_array+0x38>)
 8004b14:	4c0d      	ldr	r4, [pc, #52]	@ (8004b4c <__libc_init_array+0x3c>)
 8004b16:	1b64      	subs	r4, r4, r5
 8004b18:	10a4      	asrs	r4, r4, #2
 8004b1a:	2600      	movs	r6, #0
 8004b1c:	42a6      	cmp	r6, r4
 8004b1e:	d109      	bne.n	8004b34 <__libc_init_array+0x24>
 8004b20:	4d0b      	ldr	r5, [pc, #44]	@ (8004b50 <__libc_init_array+0x40>)
 8004b22:	4c0c      	ldr	r4, [pc, #48]	@ (8004b54 <__libc_init_array+0x44>)
 8004b24:	f002 fc5e 	bl	80073e4 <_init>
 8004b28:	1b64      	subs	r4, r4, r5
 8004b2a:	10a4      	asrs	r4, r4, #2
 8004b2c:	2600      	movs	r6, #0
 8004b2e:	42a6      	cmp	r6, r4
 8004b30:	d105      	bne.n	8004b3e <__libc_init_array+0x2e>
 8004b32:	bd70      	pop	{r4, r5, r6, pc}
 8004b34:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b38:	4798      	blx	r3
 8004b3a:	3601      	adds	r6, #1
 8004b3c:	e7ee      	b.n	8004b1c <__libc_init_array+0xc>
 8004b3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b42:	4798      	blx	r3
 8004b44:	3601      	adds	r6, #1
 8004b46:	e7f2      	b.n	8004b2e <__libc_init_array+0x1e>
 8004b48:	08007bf8 	.word	0x08007bf8
 8004b4c:	08007bf8 	.word	0x08007bf8
 8004b50:	08007bf8 	.word	0x08007bf8
 8004b54:	08007bfc 	.word	0x08007bfc

08004b58 <__retarget_lock_init_recursive>:
 8004b58:	4770      	bx	lr

08004b5a <__retarget_lock_acquire_recursive>:
 8004b5a:	4770      	bx	lr

08004b5c <__retarget_lock_release_recursive>:
 8004b5c:	4770      	bx	lr

08004b5e <quorem>:
 8004b5e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b62:	6903      	ldr	r3, [r0, #16]
 8004b64:	690c      	ldr	r4, [r1, #16]
 8004b66:	42a3      	cmp	r3, r4
 8004b68:	4607      	mov	r7, r0
 8004b6a:	db7e      	blt.n	8004c6a <quorem+0x10c>
 8004b6c:	3c01      	subs	r4, #1
 8004b6e:	f101 0814 	add.w	r8, r1, #20
 8004b72:	00a3      	lsls	r3, r4, #2
 8004b74:	f100 0514 	add.w	r5, r0, #20
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b7e:	9301      	str	r3, [sp, #4]
 8004b80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004b84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b88:	3301      	adds	r3, #1
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004b90:	fbb2 f6f3 	udiv	r6, r2, r3
 8004b94:	d32e      	bcc.n	8004bf4 <quorem+0x96>
 8004b96:	f04f 0a00 	mov.w	sl, #0
 8004b9a:	46c4      	mov	ip, r8
 8004b9c:	46ae      	mov	lr, r5
 8004b9e:	46d3      	mov	fp, sl
 8004ba0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004ba4:	b298      	uxth	r0, r3
 8004ba6:	fb06 a000 	mla	r0, r6, r0, sl
 8004baa:	0c02      	lsrs	r2, r0, #16
 8004bac:	0c1b      	lsrs	r3, r3, #16
 8004bae:	fb06 2303 	mla	r3, r6, r3, r2
 8004bb2:	f8de 2000 	ldr.w	r2, [lr]
 8004bb6:	b280      	uxth	r0, r0
 8004bb8:	b292      	uxth	r2, r2
 8004bba:	1a12      	subs	r2, r2, r0
 8004bbc:	445a      	add	r2, fp
 8004bbe:	f8de 0000 	ldr.w	r0, [lr]
 8004bc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004bc6:	b29b      	uxth	r3, r3
 8004bc8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004bcc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004bd0:	b292      	uxth	r2, r2
 8004bd2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004bd6:	45e1      	cmp	r9, ip
 8004bd8:	f84e 2b04 	str.w	r2, [lr], #4
 8004bdc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004be0:	d2de      	bcs.n	8004ba0 <quorem+0x42>
 8004be2:	9b00      	ldr	r3, [sp, #0]
 8004be4:	58eb      	ldr	r3, [r5, r3]
 8004be6:	b92b      	cbnz	r3, 8004bf4 <quorem+0x96>
 8004be8:	9b01      	ldr	r3, [sp, #4]
 8004bea:	3b04      	subs	r3, #4
 8004bec:	429d      	cmp	r5, r3
 8004bee:	461a      	mov	r2, r3
 8004bf0:	d32f      	bcc.n	8004c52 <quorem+0xf4>
 8004bf2:	613c      	str	r4, [r7, #16]
 8004bf4:	4638      	mov	r0, r7
 8004bf6:	f001 f979 	bl	8005eec <__mcmp>
 8004bfa:	2800      	cmp	r0, #0
 8004bfc:	db25      	blt.n	8004c4a <quorem+0xec>
 8004bfe:	4629      	mov	r1, r5
 8004c00:	2000      	movs	r0, #0
 8004c02:	f858 2b04 	ldr.w	r2, [r8], #4
 8004c06:	f8d1 c000 	ldr.w	ip, [r1]
 8004c0a:	fa1f fe82 	uxth.w	lr, r2
 8004c0e:	fa1f f38c 	uxth.w	r3, ip
 8004c12:	eba3 030e 	sub.w	r3, r3, lr
 8004c16:	4403      	add	r3, r0
 8004c18:	0c12      	lsrs	r2, r2, #16
 8004c1a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004c1e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c28:	45c1      	cmp	r9, r8
 8004c2a:	f841 3b04 	str.w	r3, [r1], #4
 8004c2e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004c32:	d2e6      	bcs.n	8004c02 <quorem+0xa4>
 8004c34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c3c:	b922      	cbnz	r2, 8004c48 <quorem+0xea>
 8004c3e:	3b04      	subs	r3, #4
 8004c40:	429d      	cmp	r5, r3
 8004c42:	461a      	mov	r2, r3
 8004c44:	d30b      	bcc.n	8004c5e <quorem+0x100>
 8004c46:	613c      	str	r4, [r7, #16]
 8004c48:	3601      	adds	r6, #1
 8004c4a:	4630      	mov	r0, r6
 8004c4c:	b003      	add	sp, #12
 8004c4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c52:	6812      	ldr	r2, [r2, #0]
 8004c54:	3b04      	subs	r3, #4
 8004c56:	2a00      	cmp	r2, #0
 8004c58:	d1cb      	bne.n	8004bf2 <quorem+0x94>
 8004c5a:	3c01      	subs	r4, #1
 8004c5c:	e7c6      	b.n	8004bec <quorem+0x8e>
 8004c5e:	6812      	ldr	r2, [r2, #0]
 8004c60:	3b04      	subs	r3, #4
 8004c62:	2a00      	cmp	r2, #0
 8004c64:	d1ef      	bne.n	8004c46 <quorem+0xe8>
 8004c66:	3c01      	subs	r4, #1
 8004c68:	e7ea      	b.n	8004c40 <quorem+0xe2>
 8004c6a:	2000      	movs	r0, #0
 8004c6c:	e7ee      	b.n	8004c4c <quorem+0xee>
	...

08004c70 <_dtoa_r>:
 8004c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c74:	69c7      	ldr	r7, [r0, #28]
 8004c76:	b099      	sub	sp, #100	@ 0x64
 8004c78:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004c7c:	ec55 4b10 	vmov	r4, r5, d0
 8004c80:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8004c82:	9109      	str	r1, [sp, #36]	@ 0x24
 8004c84:	4683      	mov	fp, r0
 8004c86:	920e      	str	r2, [sp, #56]	@ 0x38
 8004c88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004c8a:	b97f      	cbnz	r7, 8004cac <_dtoa_r+0x3c>
 8004c8c:	2010      	movs	r0, #16
 8004c8e:	f000 fdfd 	bl	800588c <malloc>
 8004c92:	4602      	mov	r2, r0
 8004c94:	f8cb 001c 	str.w	r0, [fp, #28]
 8004c98:	b920      	cbnz	r0, 8004ca4 <_dtoa_r+0x34>
 8004c9a:	4ba7      	ldr	r3, [pc, #668]	@ (8004f38 <_dtoa_r+0x2c8>)
 8004c9c:	21ef      	movs	r1, #239	@ 0xef
 8004c9e:	48a7      	ldr	r0, [pc, #668]	@ (8004f3c <_dtoa_r+0x2cc>)
 8004ca0:	f001 fd50 	bl	8006744 <__assert_func>
 8004ca4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004ca8:	6007      	str	r7, [r0, #0]
 8004caa:	60c7      	str	r7, [r0, #12]
 8004cac:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004cb0:	6819      	ldr	r1, [r3, #0]
 8004cb2:	b159      	cbz	r1, 8004ccc <_dtoa_r+0x5c>
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	604a      	str	r2, [r1, #4]
 8004cb8:	2301      	movs	r3, #1
 8004cba:	4093      	lsls	r3, r2
 8004cbc:	608b      	str	r3, [r1, #8]
 8004cbe:	4658      	mov	r0, fp
 8004cc0:	f000 feda 	bl	8005a78 <_Bfree>
 8004cc4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]
 8004ccc:	1e2b      	subs	r3, r5, #0
 8004cce:	bfb9      	ittee	lt
 8004cd0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004cd4:	9303      	strlt	r3, [sp, #12]
 8004cd6:	2300      	movge	r3, #0
 8004cd8:	6033      	strge	r3, [r6, #0]
 8004cda:	9f03      	ldr	r7, [sp, #12]
 8004cdc:	4b98      	ldr	r3, [pc, #608]	@ (8004f40 <_dtoa_r+0x2d0>)
 8004cde:	bfbc      	itt	lt
 8004ce0:	2201      	movlt	r2, #1
 8004ce2:	6032      	strlt	r2, [r6, #0]
 8004ce4:	43bb      	bics	r3, r7
 8004ce6:	d112      	bne.n	8004d0e <_dtoa_r+0x9e>
 8004ce8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004cea:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004cee:	6013      	str	r3, [r2, #0]
 8004cf0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004cf4:	4323      	orrs	r3, r4
 8004cf6:	f000 854d 	beq.w	8005794 <_dtoa_r+0xb24>
 8004cfa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004cfc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8004f54 <_dtoa_r+0x2e4>
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	f000 854f 	beq.w	80057a4 <_dtoa_r+0xb34>
 8004d06:	f10a 0303 	add.w	r3, sl, #3
 8004d0a:	f000 bd49 	b.w	80057a0 <_dtoa_r+0xb30>
 8004d0e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004d12:	2200      	movs	r2, #0
 8004d14:	ec51 0b17 	vmov	r0, r1, d7
 8004d18:	2300      	movs	r3, #0
 8004d1a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8004d1e:	f7fb fedb 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d22:	4680      	mov	r8, r0
 8004d24:	b158      	cbz	r0, 8004d3e <_dtoa_r+0xce>
 8004d26:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8004d28:	2301      	movs	r3, #1
 8004d2a:	6013      	str	r3, [r2, #0]
 8004d2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8004d2e:	b113      	cbz	r3, 8004d36 <_dtoa_r+0xc6>
 8004d30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8004d32:	4b84      	ldr	r3, [pc, #528]	@ (8004f44 <_dtoa_r+0x2d4>)
 8004d34:	6013      	str	r3, [r2, #0]
 8004d36:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8004f58 <_dtoa_r+0x2e8>
 8004d3a:	f000 bd33 	b.w	80057a4 <_dtoa_r+0xb34>
 8004d3e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8004d42:	aa16      	add	r2, sp, #88	@ 0x58
 8004d44:	a917      	add	r1, sp, #92	@ 0x5c
 8004d46:	4658      	mov	r0, fp
 8004d48:	f001 f980 	bl	800604c <__d2b>
 8004d4c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004d50:	4681      	mov	r9, r0
 8004d52:	2e00      	cmp	r6, #0
 8004d54:	d077      	beq.n	8004e46 <_dtoa_r+0x1d6>
 8004d56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d58:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8004d5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004d64:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004d68:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004d6c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004d70:	4619      	mov	r1, r3
 8004d72:	2200      	movs	r2, #0
 8004d74:	4b74      	ldr	r3, [pc, #464]	@ (8004f48 <_dtoa_r+0x2d8>)
 8004d76:	f7fb fa8f 	bl	8000298 <__aeabi_dsub>
 8004d7a:	a369      	add	r3, pc, #420	@ (adr r3, 8004f20 <_dtoa_r+0x2b0>)
 8004d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d80:	f7fb fc42 	bl	8000608 <__aeabi_dmul>
 8004d84:	a368      	add	r3, pc, #416	@ (adr r3, 8004f28 <_dtoa_r+0x2b8>)
 8004d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8a:	f7fb fa87 	bl	800029c <__adddf3>
 8004d8e:	4604      	mov	r4, r0
 8004d90:	4630      	mov	r0, r6
 8004d92:	460d      	mov	r5, r1
 8004d94:	f7fb fbce 	bl	8000534 <__aeabi_i2d>
 8004d98:	a365      	add	r3, pc, #404	@ (adr r3, 8004f30 <_dtoa_r+0x2c0>)
 8004d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d9e:	f7fb fc33 	bl	8000608 <__aeabi_dmul>
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	4620      	mov	r0, r4
 8004da8:	4629      	mov	r1, r5
 8004daa:	f7fb fa77 	bl	800029c <__adddf3>
 8004dae:	4604      	mov	r4, r0
 8004db0:	460d      	mov	r5, r1
 8004db2:	f7fb fed9 	bl	8000b68 <__aeabi_d2iz>
 8004db6:	2200      	movs	r2, #0
 8004db8:	4607      	mov	r7, r0
 8004dba:	2300      	movs	r3, #0
 8004dbc:	4620      	mov	r0, r4
 8004dbe:	4629      	mov	r1, r5
 8004dc0:	f7fb fe94 	bl	8000aec <__aeabi_dcmplt>
 8004dc4:	b140      	cbz	r0, 8004dd8 <_dtoa_r+0x168>
 8004dc6:	4638      	mov	r0, r7
 8004dc8:	f7fb fbb4 	bl	8000534 <__aeabi_i2d>
 8004dcc:	4622      	mov	r2, r4
 8004dce:	462b      	mov	r3, r5
 8004dd0:	f7fb fe82 	bl	8000ad8 <__aeabi_dcmpeq>
 8004dd4:	b900      	cbnz	r0, 8004dd8 <_dtoa_r+0x168>
 8004dd6:	3f01      	subs	r7, #1
 8004dd8:	2f16      	cmp	r7, #22
 8004dda:	d851      	bhi.n	8004e80 <_dtoa_r+0x210>
 8004ddc:	4b5b      	ldr	r3, [pc, #364]	@ (8004f4c <_dtoa_r+0x2dc>)
 8004dde:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004dea:	f7fb fe7f 	bl	8000aec <__aeabi_dcmplt>
 8004dee:	2800      	cmp	r0, #0
 8004df0:	d048      	beq.n	8004e84 <_dtoa_r+0x214>
 8004df2:	3f01      	subs	r7, #1
 8004df4:	2300      	movs	r3, #0
 8004df6:	9312      	str	r3, [sp, #72]	@ 0x48
 8004df8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8004dfa:	1b9b      	subs	r3, r3, r6
 8004dfc:	1e5a      	subs	r2, r3, #1
 8004dfe:	bf44      	itt	mi
 8004e00:	f1c3 0801 	rsbmi	r8, r3, #1
 8004e04:	2300      	movmi	r3, #0
 8004e06:	9208      	str	r2, [sp, #32]
 8004e08:	bf54      	ite	pl
 8004e0a:	f04f 0800 	movpl.w	r8, #0
 8004e0e:	9308      	strmi	r3, [sp, #32]
 8004e10:	2f00      	cmp	r7, #0
 8004e12:	db39      	blt.n	8004e88 <_dtoa_r+0x218>
 8004e14:	9b08      	ldr	r3, [sp, #32]
 8004e16:	970f      	str	r7, [sp, #60]	@ 0x3c
 8004e18:	443b      	add	r3, r7
 8004e1a:	9308      	str	r3, [sp, #32]
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e22:	2b09      	cmp	r3, #9
 8004e24:	d864      	bhi.n	8004ef0 <_dtoa_r+0x280>
 8004e26:	2b05      	cmp	r3, #5
 8004e28:	bfc4      	itt	gt
 8004e2a:	3b04      	subgt	r3, #4
 8004e2c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8004e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e30:	f1a3 0302 	sub.w	r3, r3, #2
 8004e34:	bfcc      	ite	gt
 8004e36:	2400      	movgt	r4, #0
 8004e38:	2401      	movle	r4, #1
 8004e3a:	2b03      	cmp	r3, #3
 8004e3c:	d863      	bhi.n	8004f06 <_dtoa_r+0x296>
 8004e3e:	e8df f003 	tbb	[pc, r3]
 8004e42:	372a      	.short	0x372a
 8004e44:	5535      	.short	0x5535
 8004e46:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8004e4a:	441e      	add	r6, r3
 8004e4c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004e50:	2b20      	cmp	r3, #32
 8004e52:	bfc1      	itttt	gt
 8004e54:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004e58:	409f      	lslgt	r7, r3
 8004e5a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004e5e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004e62:	bfd6      	itet	le
 8004e64:	f1c3 0320 	rsble	r3, r3, #32
 8004e68:	ea47 0003 	orrgt.w	r0, r7, r3
 8004e6c:	fa04 f003 	lslle.w	r0, r4, r3
 8004e70:	f7fb fb50 	bl	8000514 <__aeabi_ui2d>
 8004e74:	2201      	movs	r2, #1
 8004e76:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004e7a:	3e01      	subs	r6, #1
 8004e7c:	9214      	str	r2, [sp, #80]	@ 0x50
 8004e7e:	e777      	b.n	8004d70 <_dtoa_r+0x100>
 8004e80:	2301      	movs	r3, #1
 8004e82:	e7b8      	b.n	8004df6 <_dtoa_r+0x186>
 8004e84:	9012      	str	r0, [sp, #72]	@ 0x48
 8004e86:	e7b7      	b.n	8004df8 <_dtoa_r+0x188>
 8004e88:	427b      	negs	r3, r7
 8004e8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	eba8 0807 	sub.w	r8, r8, r7
 8004e92:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004e94:	e7c4      	b.n	8004e20 <_dtoa_r+0x1b0>
 8004e96:	2300      	movs	r3, #0
 8004e98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	dc35      	bgt.n	8004f0c <_dtoa_r+0x29c>
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	9300      	str	r3, [sp, #0]
 8004ea4:	9307      	str	r3, [sp, #28]
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	920e      	str	r2, [sp, #56]	@ 0x38
 8004eaa:	e00b      	b.n	8004ec4 <_dtoa_r+0x254>
 8004eac:	2301      	movs	r3, #1
 8004eae:	e7f3      	b.n	8004e98 <_dtoa_r+0x228>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004eb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004eb6:	18fb      	adds	r3, r7, r3
 8004eb8:	9300      	str	r3, [sp, #0]
 8004eba:	3301      	adds	r3, #1
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	9307      	str	r3, [sp, #28]
 8004ec0:	bfb8      	it	lt
 8004ec2:	2301      	movlt	r3, #1
 8004ec4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004ec8:	2100      	movs	r1, #0
 8004eca:	2204      	movs	r2, #4
 8004ecc:	f102 0514 	add.w	r5, r2, #20
 8004ed0:	429d      	cmp	r5, r3
 8004ed2:	d91f      	bls.n	8004f14 <_dtoa_r+0x2a4>
 8004ed4:	6041      	str	r1, [r0, #4]
 8004ed6:	4658      	mov	r0, fp
 8004ed8:	f000 fd8e 	bl	80059f8 <_Balloc>
 8004edc:	4682      	mov	sl, r0
 8004ede:	2800      	cmp	r0, #0
 8004ee0:	d13c      	bne.n	8004f5c <_dtoa_r+0x2ec>
 8004ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8004f50 <_dtoa_r+0x2e0>)
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	f240 11af 	movw	r1, #431	@ 0x1af
 8004eea:	e6d8      	b.n	8004c9e <_dtoa_r+0x2e>
 8004eec:	2301      	movs	r3, #1
 8004eee:	e7e0      	b.n	8004eb2 <_dtoa_r+0x242>
 8004ef0:	2401      	movs	r4, #1
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ef6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004ef8:	f04f 33ff 	mov.w	r3, #4294967295
 8004efc:	9300      	str	r3, [sp, #0]
 8004efe:	9307      	str	r3, [sp, #28]
 8004f00:	2200      	movs	r2, #0
 8004f02:	2312      	movs	r3, #18
 8004f04:	e7d0      	b.n	8004ea8 <_dtoa_r+0x238>
 8004f06:	2301      	movs	r3, #1
 8004f08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004f0a:	e7f5      	b.n	8004ef8 <_dtoa_r+0x288>
 8004f0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	9307      	str	r3, [sp, #28]
 8004f12:	e7d7      	b.n	8004ec4 <_dtoa_r+0x254>
 8004f14:	3101      	adds	r1, #1
 8004f16:	0052      	lsls	r2, r2, #1
 8004f18:	e7d8      	b.n	8004ecc <_dtoa_r+0x25c>
 8004f1a:	bf00      	nop
 8004f1c:	f3af 8000 	nop.w
 8004f20:	636f4361 	.word	0x636f4361
 8004f24:	3fd287a7 	.word	0x3fd287a7
 8004f28:	8b60c8b3 	.word	0x8b60c8b3
 8004f2c:	3fc68a28 	.word	0x3fc68a28
 8004f30:	509f79fb 	.word	0x509f79fb
 8004f34:	3fd34413 	.word	0x3fd34413
 8004f38:	080074ed 	.word	0x080074ed
 8004f3c:	08007504 	.word	0x08007504
 8004f40:	7ff00000 	.word	0x7ff00000
 8004f44:	080074bd 	.word	0x080074bd
 8004f48:	3ff80000 	.word	0x3ff80000
 8004f4c:	08007600 	.word	0x08007600
 8004f50:	0800755c 	.word	0x0800755c
 8004f54:	080074e9 	.word	0x080074e9
 8004f58:	080074bc 	.word	0x080074bc
 8004f5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004f60:	6018      	str	r0, [r3, #0]
 8004f62:	9b07      	ldr	r3, [sp, #28]
 8004f64:	2b0e      	cmp	r3, #14
 8004f66:	f200 80a4 	bhi.w	80050b2 <_dtoa_r+0x442>
 8004f6a:	2c00      	cmp	r4, #0
 8004f6c:	f000 80a1 	beq.w	80050b2 <_dtoa_r+0x442>
 8004f70:	2f00      	cmp	r7, #0
 8004f72:	dd33      	ble.n	8004fdc <_dtoa_r+0x36c>
 8004f74:	4bad      	ldr	r3, [pc, #692]	@ (800522c <_dtoa_r+0x5bc>)
 8004f76:	f007 020f 	and.w	r2, r7, #15
 8004f7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f7e:	ed93 7b00 	vldr	d7, [r3]
 8004f82:	05f8      	lsls	r0, r7, #23
 8004f84:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004f88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004f8c:	d516      	bpl.n	8004fbc <_dtoa_r+0x34c>
 8004f8e:	4ba8      	ldr	r3, [pc, #672]	@ (8005230 <_dtoa_r+0x5c0>)
 8004f90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004f94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004f98:	f7fb fc60 	bl	800085c <__aeabi_ddiv>
 8004f9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fa0:	f004 040f 	and.w	r4, r4, #15
 8004fa4:	2603      	movs	r6, #3
 8004fa6:	4da2      	ldr	r5, [pc, #648]	@ (8005230 <_dtoa_r+0x5c0>)
 8004fa8:	b954      	cbnz	r4, 8004fc0 <_dtoa_r+0x350>
 8004faa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fb2:	f7fb fc53 	bl	800085c <__aeabi_ddiv>
 8004fb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fba:	e028      	b.n	800500e <_dtoa_r+0x39e>
 8004fbc:	2602      	movs	r6, #2
 8004fbe:	e7f2      	b.n	8004fa6 <_dtoa_r+0x336>
 8004fc0:	07e1      	lsls	r1, r4, #31
 8004fc2:	d508      	bpl.n	8004fd6 <_dtoa_r+0x366>
 8004fc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004fcc:	f7fb fb1c 	bl	8000608 <__aeabi_dmul>
 8004fd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fd4:	3601      	adds	r6, #1
 8004fd6:	1064      	asrs	r4, r4, #1
 8004fd8:	3508      	adds	r5, #8
 8004fda:	e7e5      	b.n	8004fa8 <_dtoa_r+0x338>
 8004fdc:	f000 80d2 	beq.w	8005184 <_dtoa_r+0x514>
 8004fe0:	427c      	negs	r4, r7
 8004fe2:	4b92      	ldr	r3, [pc, #584]	@ (800522c <_dtoa_r+0x5bc>)
 8004fe4:	4d92      	ldr	r5, [pc, #584]	@ (8005230 <_dtoa_r+0x5c0>)
 8004fe6:	f004 020f 	and.w	r2, r4, #15
 8004fea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ff2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ff6:	f7fb fb07 	bl	8000608 <__aeabi_dmul>
 8004ffa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ffe:	1124      	asrs	r4, r4, #4
 8005000:	2300      	movs	r3, #0
 8005002:	2602      	movs	r6, #2
 8005004:	2c00      	cmp	r4, #0
 8005006:	f040 80b2 	bne.w	800516e <_dtoa_r+0x4fe>
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1d3      	bne.n	8004fb6 <_dtoa_r+0x346>
 800500e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005010:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005014:	2b00      	cmp	r3, #0
 8005016:	f000 80b7 	beq.w	8005188 <_dtoa_r+0x518>
 800501a:	4b86      	ldr	r3, [pc, #536]	@ (8005234 <_dtoa_r+0x5c4>)
 800501c:	2200      	movs	r2, #0
 800501e:	4620      	mov	r0, r4
 8005020:	4629      	mov	r1, r5
 8005022:	f7fb fd63 	bl	8000aec <__aeabi_dcmplt>
 8005026:	2800      	cmp	r0, #0
 8005028:	f000 80ae 	beq.w	8005188 <_dtoa_r+0x518>
 800502c:	9b07      	ldr	r3, [sp, #28]
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 80aa 	beq.w	8005188 <_dtoa_r+0x518>
 8005034:	9b00      	ldr	r3, [sp, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	dd37      	ble.n	80050aa <_dtoa_r+0x43a>
 800503a:	1e7b      	subs	r3, r7, #1
 800503c:	9304      	str	r3, [sp, #16]
 800503e:	4620      	mov	r0, r4
 8005040:	4b7d      	ldr	r3, [pc, #500]	@ (8005238 <_dtoa_r+0x5c8>)
 8005042:	2200      	movs	r2, #0
 8005044:	4629      	mov	r1, r5
 8005046:	f7fb fadf 	bl	8000608 <__aeabi_dmul>
 800504a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800504e:	9c00      	ldr	r4, [sp, #0]
 8005050:	3601      	adds	r6, #1
 8005052:	4630      	mov	r0, r6
 8005054:	f7fb fa6e 	bl	8000534 <__aeabi_i2d>
 8005058:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800505c:	f7fb fad4 	bl	8000608 <__aeabi_dmul>
 8005060:	4b76      	ldr	r3, [pc, #472]	@ (800523c <_dtoa_r+0x5cc>)
 8005062:	2200      	movs	r2, #0
 8005064:	f7fb f91a 	bl	800029c <__adddf3>
 8005068:	4605      	mov	r5, r0
 800506a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800506e:	2c00      	cmp	r4, #0
 8005070:	f040 808d 	bne.w	800518e <_dtoa_r+0x51e>
 8005074:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005078:	4b71      	ldr	r3, [pc, #452]	@ (8005240 <_dtoa_r+0x5d0>)
 800507a:	2200      	movs	r2, #0
 800507c:	f7fb f90c 	bl	8000298 <__aeabi_dsub>
 8005080:	4602      	mov	r2, r0
 8005082:	460b      	mov	r3, r1
 8005084:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005088:	462a      	mov	r2, r5
 800508a:	4633      	mov	r3, r6
 800508c:	f7fb fd4c 	bl	8000b28 <__aeabi_dcmpgt>
 8005090:	2800      	cmp	r0, #0
 8005092:	f040 828b 	bne.w	80055ac <_dtoa_r+0x93c>
 8005096:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800509a:	462a      	mov	r2, r5
 800509c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80050a0:	f7fb fd24 	bl	8000aec <__aeabi_dcmplt>
 80050a4:	2800      	cmp	r0, #0
 80050a6:	f040 8128 	bne.w	80052fa <_dtoa_r+0x68a>
 80050aa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80050ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80050b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	f2c0 815a 	blt.w	800536e <_dtoa_r+0x6fe>
 80050ba:	2f0e      	cmp	r7, #14
 80050bc:	f300 8157 	bgt.w	800536e <_dtoa_r+0x6fe>
 80050c0:	4b5a      	ldr	r3, [pc, #360]	@ (800522c <_dtoa_r+0x5bc>)
 80050c2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80050c6:	ed93 7b00 	vldr	d7, [r3]
 80050ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	ed8d 7b00 	vstr	d7, [sp]
 80050d2:	da03      	bge.n	80050dc <_dtoa_r+0x46c>
 80050d4:	9b07      	ldr	r3, [sp, #28]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f340 8101 	ble.w	80052de <_dtoa_r+0x66e>
 80050dc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80050e0:	4656      	mov	r6, sl
 80050e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050e6:	4620      	mov	r0, r4
 80050e8:	4629      	mov	r1, r5
 80050ea:	f7fb fbb7 	bl	800085c <__aeabi_ddiv>
 80050ee:	f7fb fd3b 	bl	8000b68 <__aeabi_d2iz>
 80050f2:	4680      	mov	r8, r0
 80050f4:	f7fb fa1e 	bl	8000534 <__aeabi_i2d>
 80050f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050fc:	f7fb fa84 	bl	8000608 <__aeabi_dmul>
 8005100:	4602      	mov	r2, r0
 8005102:	460b      	mov	r3, r1
 8005104:	4620      	mov	r0, r4
 8005106:	4629      	mov	r1, r5
 8005108:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800510c:	f7fb f8c4 	bl	8000298 <__aeabi_dsub>
 8005110:	f806 4b01 	strb.w	r4, [r6], #1
 8005114:	9d07      	ldr	r5, [sp, #28]
 8005116:	eba6 040a 	sub.w	r4, r6, sl
 800511a:	42a5      	cmp	r5, r4
 800511c:	4602      	mov	r2, r0
 800511e:	460b      	mov	r3, r1
 8005120:	f040 8117 	bne.w	8005352 <_dtoa_r+0x6e2>
 8005124:	f7fb f8ba 	bl	800029c <__adddf3>
 8005128:	e9dd 2300 	ldrd	r2, r3, [sp]
 800512c:	4604      	mov	r4, r0
 800512e:	460d      	mov	r5, r1
 8005130:	f7fb fcfa 	bl	8000b28 <__aeabi_dcmpgt>
 8005134:	2800      	cmp	r0, #0
 8005136:	f040 80f9 	bne.w	800532c <_dtoa_r+0x6bc>
 800513a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800513e:	4620      	mov	r0, r4
 8005140:	4629      	mov	r1, r5
 8005142:	f7fb fcc9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005146:	b118      	cbz	r0, 8005150 <_dtoa_r+0x4e0>
 8005148:	f018 0f01 	tst.w	r8, #1
 800514c:	f040 80ee 	bne.w	800532c <_dtoa_r+0x6bc>
 8005150:	4649      	mov	r1, r9
 8005152:	4658      	mov	r0, fp
 8005154:	f000 fc90 	bl	8005a78 <_Bfree>
 8005158:	2300      	movs	r3, #0
 800515a:	7033      	strb	r3, [r6, #0]
 800515c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800515e:	3701      	adds	r7, #1
 8005160:	601f      	str	r7, [r3, #0]
 8005162:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005164:	2b00      	cmp	r3, #0
 8005166:	f000 831d 	beq.w	80057a4 <_dtoa_r+0xb34>
 800516a:	601e      	str	r6, [r3, #0]
 800516c:	e31a      	b.n	80057a4 <_dtoa_r+0xb34>
 800516e:	07e2      	lsls	r2, r4, #31
 8005170:	d505      	bpl.n	800517e <_dtoa_r+0x50e>
 8005172:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005176:	f7fb fa47 	bl	8000608 <__aeabi_dmul>
 800517a:	3601      	adds	r6, #1
 800517c:	2301      	movs	r3, #1
 800517e:	1064      	asrs	r4, r4, #1
 8005180:	3508      	adds	r5, #8
 8005182:	e73f      	b.n	8005004 <_dtoa_r+0x394>
 8005184:	2602      	movs	r6, #2
 8005186:	e742      	b.n	800500e <_dtoa_r+0x39e>
 8005188:	9c07      	ldr	r4, [sp, #28]
 800518a:	9704      	str	r7, [sp, #16]
 800518c:	e761      	b.n	8005052 <_dtoa_r+0x3e2>
 800518e:	4b27      	ldr	r3, [pc, #156]	@ (800522c <_dtoa_r+0x5bc>)
 8005190:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005192:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005196:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800519a:	4454      	add	r4, sl
 800519c:	2900      	cmp	r1, #0
 800519e:	d053      	beq.n	8005248 <_dtoa_r+0x5d8>
 80051a0:	4928      	ldr	r1, [pc, #160]	@ (8005244 <_dtoa_r+0x5d4>)
 80051a2:	2000      	movs	r0, #0
 80051a4:	f7fb fb5a 	bl	800085c <__aeabi_ddiv>
 80051a8:	4633      	mov	r3, r6
 80051aa:	462a      	mov	r2, r5
 80051ac:	f7fb f874 	bl	8000298 <__aeabi_dsub>
 80051b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80051b4:	4656      	mov	r6, sl
 80051b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051ba:	f7fb fcd5 	bl	8000b68 <__aeabi_d2iz>
 80051be:	4605      	mov	r5, r0
 80051c0:	f7fb f9b8 	bl	8000534 <__aeabi_i2d>
 80051c4:	4602      	mov	r2, r0
 80051c6:	460b      	mov	r3, r1
 80051c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80051cc:	f7fb f864 	bl	8000298 <__aeabi_dsub>
 80051d0:	3530      	adds	r5, #48	@ 0x30
 80051d2:	4602      	mov	r2, r0
 80051d4:	460b      	mov	r3, r1
 80051d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80051da:	f806 5b01 	strb.w	r5, [r6], #1
 80051de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80051e2:	f7fb fc83 	bl	8000aec <__aeabi_dcmplt>
 80051e6:	2800      	cmp	r0, #0
 80051e8:	d171      	bne.n	80052ce <_dtoa_r+0x65e>
 80051ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80051ee:	4911      	ldr	r1, [pc, #68]	@ (8005234 <_dtoa_r+0x5c4>)
 80051f0:	2000      	movs	r0, #0
 80051f2:	f7fb f851 	bl	8000298 <__aeabi_dsub>
 80051f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80051fa:	f7fb fc77 	bl	8000aec <__aeabi_dcmplt>
 80051fe:	2800      	cmp	r0, #0
 8005200:	f040 8095 	bne.w	800532e <_dtoa_r+0x6be>
 8005204:	42a6      	cmp	r6, r4
 8005206:	f43f af50 	beq.w	80050aa <_dtoa_r+0x43a>
 800520a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800520e:	4b0a      	ldr	r3, [pc, #40]	@ (8005238 <_dtoa_r+0x5c8>)
 8005210:	2200      	movs	r2, #0
 8005212:	f7fb f9f9 	bl	8000608 <__aeabi_dmul>
 8005216:	4b08      	ldr	r3, [pc, #32]	@ (8005238 <_dtoa_r+0x5c8>)
 8005218:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800521c:	2200      	movs	r2, #0
 800521e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005222:	f7fb f9f1 	bl	8000608 <__aeabi_dmul>
 8005226:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800522a:	e7c4      	b.n	80051b6 <_dtoa_r+0x546>
 800522c:	08007600 	.word	0x08007600
 8005230:	080075d8 	.word	0x080075d8
 8005234:	3ff00000 	.word	0x3ff00000
 8005238:	40240000 	.word	0x40240000
 800523c:	401c0000 	.word	0x401c0000
 8005240:	40140000 	.word	0x40140000
 8005244:	3fe00000 	.word	0x3fe00000
 8005248:	4631      	mov	r1, r6
 800524a:	4628      	mov	r0, r5
 800524c:	f7fb f9dc 	bl	8000608 <__aeabi_dmul>
 8005250:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005254:	9415      	str	r4, [sp, #84]	@ 0x54
 8005256:	4656      	mov	r6, sl
 8005258:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800525c:	f7fb fc84 	bl	8000b68 <__aeabi_d2iz>
 8005260:	4605      	mov	r5, r0
 8005262:	f7fb f967 	bl	8000534 <__aeabi_i2d>
 8005266:	4602      	mov	r2, r0
 8005268:	460b      	mov	r3, r1
 800526a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800526e:	f7fb f813 	bl	8000298 <__aeabi_dsub>
 8005272:	3530      	adds	r5, #48	@ 0x30
 8005274:	f806 5b01 	strb.w	r5, [r6], #1
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	42a6      	cmp	r6, r4
 800527e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005282:	f04f 0200 	mov.w	r2, #0
 8005286:	d124      	bne.n	80052d2 <_dtoa_r+0x662>
 8005288:	4bac      	ldr	r3, [pc, #688]	@ (800553c <_dtoa_r+0x8cc>)
 800528a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800528e:	f7fb f805 	bl	800029c <__adddf3>
 8005292:	4602      	mov	r2, r0
 8005294:	460b      	mov	r3, r1
 8005296:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800529a:	f7fb fc45 	bl	8000b28 <__aeabi_dcmpgt>
 800529e:	2800      	cmp	r0, #0
 80052a0:	d145      	bne.n	800532e <_dtoa_r+0x6be>
 80052a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80052a6:	49a5      	ldr	r1, [pc, #660]	@ (800553c <_dtoa_r+0x8cc>)
 80052a8:	2000      	movs	r0, #0
 80052aa:	f7fa fff5 	bl	8000298 <__aeabi_dsub>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80052b6:	f7fb fc19 	bl	8000aec <__aeabi_dcmplt>
 80052ba:	2800      	cmp	r0, #0
 80052bc:	f43f aef5 	beq.w	80050aa <_dtoa_r+0x43a>
 80052c0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80052c2:	1e73      	subs	r3, r6, #1
 80052c4:	9315      	str	r3, [sp, #84]	@ 0x54
 80052c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80052ca:	2b30      	cmp	r3, #48	@ 0x30
 80052cc:	d0f8      	beq.n	80052c0 <_dtoa_r+0x650>
 80052ce:	9f04      	ldr	r7, [sp, #16]
 80052d0:	e73e      	b.n	8005150 <_dtoa_r+0x4e0>
 80052d2:	4b9b      	ldr	r3, [pc, #620]	@ (8005540 <_dtoa_r+0x8d0>)
 80052d4:	f7fb f998 	bl	8000608 <__aeabi_dmul>
 80052d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80052dc:	e7bc      	b.n	8005258 <_dtoa_r+0x5e8>
 80052de:	d10c      	bne.n	80052fa <_dtoa_r+0x68a>
 80052e0:	4b98      	ldr	r3, [pc, #608]	@ (8005544 <_dtoa_r+0x8d4>)
 80052e2:	2200      	movs	r2, #0
 80052e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052e8:	f7fb f98e 	bl	8000608 <__aeabi_dmul>
 80052ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80052f0:	f7fb fc10 	bl	8000b14 <__aeabi_dcmpge>
 80052f4:	2800      	cmp	r0, #0
 80052f6:	f000 8157 	beq.w	80055a8 <_dtoa_r+0x938>
 80052fa:	2400      	movs	r4, #0
 80052fc:	4625      	mov	r5, r4
 80052fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005300:	43db      	mvns	r3, r3
 8005302:	9304      	str	r3, [sp, #16]
 8005304:	4656      	mov	r6, sl
 8005306:	2700      	movs	r7, #0
 8005308:	4621      	mov	r1, r4
 800530a:	4658      	mov	r0, fp
 800530c:	f000 fbb4 	bl	8005a78 <_Bfree>
 8005310:	2d00      	cmp	r5, #0
 8005312:	d0dc      	beq.n	80052ce <_dtoa_r+0x65e>
 8005314:	b12f      	cbz	r7, 8005322 <_dtoa_r+0x6b2>
 8005316:	42af      	cmp	r7, r5
 8005318:	d003      	beq.n	8005322 <_dtoa_r+0x6b2>
 800531a:	4639      	mov	r1, r7
 800531c:	4658      	mov	r0, fp
 800531e:	f000 fbab 	bl	8005a78 <_Bfree>
 8005322:	4629      	mov	r1, r5
 8005324:	4658      	mov	r0, fp
 8005326:	f000 fba7 	bl	8005a78 <_Bfree>
 800532a:	e7d0      	b.n	80052ce <_dtoa_r+0x65e>
 800532c:	9704      	str	r7, [sp, #16]
 800532e:	4633      	mov	r3, r6
 8005330:	461e      	mov	r6, r3
 8005332:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005336:	2a39      	cmp	r2, #57	@ 0x39
 8005338:	d107      	bne.n	800534a <_dtoa_r+0x6da>
 800533a:	459a      	cmp	sl, r3
 800533c:	d1f8      	bne.n	8005330 <_dtoa_r+0x6c0>
 800533e:	9a04      	ldr	r2, [sp, #16]
 8005340:	3201      	adds	r2, #1
 8005342:	9204      	str	r2, [sp, #16]
 8005344:	2230      	movs	r2, #48	@ 0x30
 8005346:	f88a 2000 	strb.w	r2, [sl]
 800534a:	781a      	ldrb	r2, [r3, #0]
 800534c:	3201      	adds	r2, #1
 800534e:	701a      	strb	r2, [r3, #0]
 8005350:	e7bd      	b.n	80052ce <_dtoa_r+0x65e>
 8005352:	4b7b      	ldr	r3, [pc, #492]	@ (8005540 <_dtoa_r+0x8d0>)
 8005354:	2200      	movs	r2, #0
 8005356:	f7fb f957 	bl	8000608 <__aeabi_dmul>
 800535a:	2200      	movs	r2, #0
 800535c:	2300      	movs	r3, #0
 800535e:	4604      	mov	r4, r0
 8005360:	460d      	mov	r5, r1
 8005362:	f7fb fbb9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005366:	2800      	cmp	r0, #0
 8005368:	f43f aebb 	beq.w	80050e2 <_dtoa_r+0x472>
 800536c:	e6f0      	b.n	8005150 <_dtoa_r+0x4e0>
 800536e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005370:	2a00      	cmp	r2, #0
 8005372:	f000 80db 	beq.w	800552c <_dtoa_r+0x8bc>
 8005376:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005378:	2a01      	cmp	r2, #1
 800537a:	f300 80bf 	bgt.w	80054fc <_dtoa_r+0x88c>
 800537e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005380:	2a00      	cmp	r2, #0
 8005382:	f000 80b7 	beq.w	80054f4 <_dtoa_r+0x884>
 8005386:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800538a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800538c:	4646      	mov	r6, r8
 800538e:	9a08      	ldr	r2, [sp, #32]
 8005390:	2101      	movs	r1, #1
 8005392:	441a      	add	r2, r3
 8005394:	4658      	mov	r0, fp
 8005396:	4498      	add	r8, r3
 8005398:	9208      	str	r2, [sp, #32]
 800539a:	f000 fc21 	bl	8005be0 <__i2b>
 800539e:	4605      	mov	r5, r0
 80053a0:	b15e      	cbz	r6, 80053ba <_dtoa_r+0x74a>
 80053a2:	9b08      	ldr	r3, [sp, #32]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	dd08      	ble.n	80053ba <_dtoa_r+0x74a>
 80053a8:	42b3      	cmp	r3, r6
 80053aa:	9a08      	ldr	r2, [sp, #32]
 80053ac:	bfa8      	it	ge
 80053ae:	4633      	movge	r3, r6
 80053b0:	eba8 0803 	sub.w	r8, r8, r3
 80053b4:	1af6      	subs	r6, r6, r3
 80053b6:	1ad3      	subs	r3, r2, r3
 80053b8:	9308      	str	r3, [sp, #32]
 80053ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053bc:	b1f3      	cbz	r3, 80053fc <_dtoa_r+0x78c>
 80053be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f000 80b7 	beq.w	8005534 <_dtoa_r+0x8c4>
 80053c6:	b18c      	cbz	r4, 80053ec <_dtoa_r+0x77c>
 80053c8:	4629      	mov	r1, r5
 80053ca:	4622      	mov	r2, r4
 80053cc:	4658      	mov	r0, fp
 80053ce:	f000 fcc7 	bl	8005d60 <__pow5mult>
 80053d2:	464a      	mov	r2, r9
 80053d4:	4601      	mov	r1, r0
 80053d6:	4605      	mov	r5, r0
 80053d8:	4658      	mov	r0, fp
 80053da:	f000 fc17 	bl	8005c0c <__multiply>
 80053de:	4649      	mov	r1, r9
 80053e0:	9004      	str	r0, [sp, #16]
 80053e2:	4658      	mov	r0, fp
 80053e4:	f000 fb48 	bl	8005a78 <_Bfree>
 80053e8:	9b04      	ldr	r3, [sp, #16]
 80053ea:	4699      	mov	r9, r3
 80053ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053ee:	1b1a      	subs	r2, r3, r4
 80053f0:	d004      	beq.n	80053fc <_dtoa_r+0x78c>
 80053f2:	4649      	mov	r1, r9
 80053f4:	4658      	mov	r0, fp
 80053f6:	f000 fcb3 	bl	8005d60 <__pow5mult>
 80053fa:	4681      	mov	r9, r0
 80053fc:	2101      	movs	r1, #1
 80053fe:	4658      	mov	r0, fp
 8005400:	f000 fbee 	bl	8005be0 <__i2b>
 8005404:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005406:	4604      	mov	r4, r0
 8005408:	2b00      	cmp	r3, #0
 800540a:	f000 81cf 	beq.w	80057ac <_dtoa_r+0xb3c>
 800540e:	461a      	mov	r2, r3
 8005410:	4601      	mov	r1, r0
 8005412:	4658      	mov	r0, fp
 8005414:	f000 fca4 	bl	8005d60 <__pow5mult>
 8005418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800541a:	2b01      	cmp	r3, #1
 800541c:	4604      	mov	r4, r0
 800541e:	f300 8095 	bgt.w	800554c <_dtoa_r+0x8dc>
 8005422:	9b02      	ldr	r3, [sp, #8]
 8005424:	2b00      	cmp	r3, #0
 8005426:	f040 8087 	bne.w	8005538 <_dtoa_r+0x8c8>
 800542a:	9b03      	ldr	r3, [sp, #12]
 800542c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005430:	2b00      	cmp	r3, #0
 8005432:	f040 8089 	bne.w	8005548 <_dtoa_r+0x8d8>
 8005436:	9b03      	ldr	r3, [sp, #12]
 8005438:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800543c:	0d1b      	lsrs	r3, r3, #20
 800543e:	051b      	lsls	r3, r3, #20
 8005440:	b12b      	cbz	r3, 800544e <_dtoa_r+0x7de>
 8005442:	9b08      	ldr	r3, [sp, #32]
 8005444:	3301      	adds	r3, #1
 8005446:	9308      	str	r3, [sp, #32]
 8005448:	f108 0801 	add.w	r8, r8, #1
 800544c:	2301      	movs	r3, #1
 800544e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005450:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005452:	2b00      	cmp	r3, #0
 8005454:	f000 81b0 	beq.w	80057b8 <_dtoa_r+0xb48>
 8005458:	6923      	ldr	r3, [r4, #16]
 800545a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800545e:	6918      	ldr	r0, [r3, #16]
 8005460:	f000 fb72 	bl	8005b48 <__hi0bits>
 8005464:	f1c0 0020 	rsb	r0, r0, #32
 8005468:	9b08      	ldr	r3, [sp, #32]
 800546a:	4418      	add	r0, r3
 800546c:	f010 001f 	ands.w	r0, r0, #31
 8005470:	d077      	beq.n	8005562 <_dtoa_r+0x8f2>
 8005472:	f1c0 0320 	rsb	r3, r0, #32
 8005476:	2b04      	cmp	r3, #4
 8005478:	dd6b      	ble.n	8005552 <_dtoa_r+0x8e2>
 800547a:	9b08      	ldr	r3, [sp, #32]
 800547c:	f1c0 001c 	rsb	r0, r0, #28
 8005480:	4403      	add	r3, r0
 8005482:	4480      	add	r8, r0
 8005484:	4406      	add	r6, r0
 8005486:	9308      	str	r3, [sp, #32]
 8005488:	f1b8 0f00 	cmp.w	r8, #0
 800548c:	dd05      	ble.n	800549a <_dtoa_r+0x82a>
 800548e:	4649      	mov	r1, r9
 8005490:	4642      	mov	r2, r8
 8005492:	4658      	mov	r0, fp
 8005494:	f000 fcbe 	bl	8005e14 <__lshift>
 8005498:	4681      	mov	r9, r0
 800549a:	9b08      	ldr	r3, [sp, #32]
 800549c:	2b00      	cmp	r3, #0
 800549e:	dd05      	ble.n	80054ac <_dtoa_r+0x83c>
 80054a0:	4621      	mov	r1, r4
 80054a2:	461a      	mov	r2, r3
 80054a4:	4658      	mov	r0, fp
 80054a6:	f000 fcb5 	bl	8005e14 <__lshift>
 80054aa:	4604      	mov	r4, r0
 80054ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d059      	beq.n	8005566 <_dtoa_r+0x8f6>
 80054b2:	4621      	mov	r1, r4
 80054b4:	4648      	mov	r0, r9
 80054b6:	f000 fd19 	bl	8005eec <__mcmp>
 80054ba:	2800      	cmp	r0, #0
 80054bc:	da53      	bge.n	8005566 <_dtoa_r+0x8f6>
 80054be:	1e7b      	subs	r3, r7, #1
 80054c0:	9304      	str	r3, [sp, #16]
 80054c2:	4649      	mov	r1, r9
 80054c4:	2300      	movs	r3, #0
 80054c6:	220a      	movs	r2, #10
 80054c8:	4658      	mov	r0, fp
 80054ca:	f000 faf7 	bl	8005abc <__multadd>
 80054ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054d0:	4681      	mov	r9, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f000 8172 	beq.w	80057bc <_dtoa_r+0xb4c>
 80054d8:	2300      	movs	r3, #0
 80054da:	4629      	mov	r1, r5
 80054dc:	220a      	movs	r2, #10
 80054de:	4658      	mov	r0, fp
 80054e0:	f000 faec 	bl	8005abc <__multadd>
 80054e4:	9b00      	ldr	r3, [sp, #0]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	4605      	mov	r5, r0
 80054ea:	dc67      	bgt.n	80055bc <_dtoa_r+0x94c>
 80054ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	dc41      	bgt.n	8005576 <_dtoa_r+0x906>
 80054f2:	e063      	b.n	80055bc <_dtoa_r+0x94c>
 80054f4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80054f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80054fa:	e746      	b.n	800538a <_dtoa_r+0x71a>
 80054fc:	9b07      	ldr	r3, [sp, #28]
 80054fe:	1e5c      	subs	r4, r3, #1
 8005500:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005502:	42a3      	cmp	r3, r4
 8005504:	bfbf      	itttt	lt
 8005506:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005508:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800550a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800550c:	1ae3      	sublt	r3, r4, r3
 800550e:	bfb4      	ite	lt
 8005510:	18d2      	addlt	r2, r2, r3
 8005512:	1b1c      	subge	r4, r3, r4
 8005514:	9b07      	ldr	r3, [sp, #28]
 8005516:	bfbc      	itt	lt
 8005518:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800551a:	2400      	movlt	r4, #0
 800551c:	2b00      	cmp	r3, #0
 800551e:	bfb5      	itete	lt
 8005520:	eba8 0603 	sublt.w	r6, r8, r3
 8005524:	9b07      	ldrge	r3, [sp, #28]
 8005526:	2300      	movlt	r3, #0
 8005528:	4646      	movge	r6, r8
 800552a:	e730      	b.n	800538e <_dtoa_r+0x71e>
 800552c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800552e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005530:	4646      	mov	r6, r8
 8005532:	e735      	b.n	80053a0 <_dtoa_r+0x730>
 8005534:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005536:	e75c      	b.n	80053f2 <_dtoa_r+0x782>
 8005538:	2300      	movs	r3, #0
 800553a:	e788      	b.n	800544e <_dtoa_r+0x7de>
 800553c:	3fe00000 	.word	0x3fe00000
 8005540:	40240000 	.word	0x40240000
 8005544:	40140000 	.word	0x40140000
 8005548:	9b02      	ldr	r3, [sp, #8]
 800554a:	e780      	b.n	800544e <_dtoa_r+0x7de>
 800554c:	2300      	movs	r3, #0
 800554e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005550:	e782      	b.n	8005458 <_dtoa_r+0x7e8>
 8005552:	d099      	beq.n	8005488 <_dtoa_r+0x818>
 8005554:	9a08      	ldr	r2, [sp, #32]
 8005556:	331c      	adds	r3, #28
 8005558:	441a      	add	r2, r3
 800555a:	4498      	add	r8, r3
 800555c:	441e      	add	r6, r3
 800555e:	9208      	str	r2, [sp, #32]
 8005560:	e792      	b.n	8005488 <_dtoa_r+0x818>
 8005562:	4603      	mov	r3, r0
 8005564:	e7f6      	b.n	8005554 <_dtoa_r+0x8e4>
 8005566:	9b07      	ldr	r3, [sp, #28]
 8005568:	9704      	str	r7, [sp, #16]
 800556a:	2b00      	cmp	r3, #0
 800556c:	dc20      	bgt.n	80055b0 <_dtoa_r+0x940>
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005572:	2b02      	cmp	r3, #2
 8005574:	dd1e      	ble.n	80055b4 <_dtoa_r+0x944>
 8005576:	9b00      	ldr	r3, [sp, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	f47f aec0 	bne.w	80052fe <_dtoa_r+0x68e>
 800557e:	4621      	mov	r1, r4
 8005580:	2205      	movs	r2, #5
 8005582:	4658      	mov	r0, fp
 8005584:	f000 fa9a 	bl	8005abc <__multadd>
 8005588:	4601      	mov	r1, r0
 800558a:	4604      	mov	r4, r0
 800558c:	4648      	mov	r0, r9
 800558e:	f000 fcad 	bl	8005eec <__mcmp>
 8005592:	2800      	cmp	r0, #0
 8005594:	f77f aeb3 	ble.w	80052fe <_dtoa_r+0x68e>
 8005598:	4656      	mov	r6, sl
 800559a:	2331      	movs	r3, #49	@ 0x31
 800559c:	f806 3b01 	strb.w	r3, [r6], #1
 80055a0:	9b04      	ldr	r3, [sp, #16]
 80055a2:	3301      	adds	r3, #1
 80055a4:	9304      	str	r3, [sp, #16]
 80055a6:	e6ae      	b.n	8005306 <_dtoa_r+0x696>
 80055a8:	9c07      	ldr	r4, [sp, #28]
 80055aa:	9704      	str	r7, [sp, #16]
 80055ac:	4625      	mov	r5, r4
 80055ae:	e7f3      	b.n	8005598 <_dtoa_r+0x928>
 80055b0:	9b07      	ldr	r3, [sp, #28]
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f000 8104 	beq.w	80057c4 <_dtoa_r+0xb54>
 80055bc:	2e00      	cmp	r6, #0
 80055be:	dd05      	ble.n	80055cc <_dtoa_r+0x95c>
 80055c0:	4629      	mov	r1, r5
 80055c2:	4632      	mov	r2, r6
 80055c4:	4658      	mov	r0, fp
 80055c6:	f000 fc25 	bl	8005e14 <__lshift>
 80055ca:	4605      	mov	r5, r0
 80055cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d05a      	beq.n	8005688 <_dtoa_r+0xa18>
 80055d2:	6869      	ldr	r1, [r5, #4]
 80055d4:	4658      	mov	r0, fp
 80055d6:	f000 fa0f 	bl	80059f8 <_Balloc>
 80055da:	4606      	mov	r6, r0
 80055dc:	b928      	cbnz	r0, 80055ea <_dtoa_r+0x97a>
 80055de:	4b84      	ldr	r3, [pc, #528]	@ (80057f0 <_dtoa_r+0xb80>)
 80055e0:	4602      	mov	r2, r0
 80055e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80055e6:	f7ff bb5a 	b.w	8004c9e <_dtoa_r+0x2e>
 80055ea:	692a      	ldr	r2, [r5, #16]
 80055ec:	3202      	adds	r2, #2
 80055ee:	0092      	lsls	r2, r2, #2
 80055f0:	f105 010c 	add.w	r1, r5, #12
 80055f4:	300c      	adds	r0, #12
 80055f6:	f001 f897 	bl	8006728 <memcpy>
 80055fa:	2201      	movs	r2, #1
 80055fc:	4631      	mov	r1, r6
 80055fe:	4658      	mov	r0, fp
 8005600:	f000 fc08 	bl	8005e14 <__lshift>
 8005604:	f10a 0301 	add.w	r3, sl, #1
 8005608:	9307      	str	r3, [sp, #28]
 800560a:	9b00      	ldr	r3, [sp, #0]
 800560c:	4453      	add	r3, sl
 800560e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005610:	9b02      	ldr	r3, [sp, #8]
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	462f      	mov	r7, r5
 8005618:	930a      	str	r3, [sp, #40]	@ 0x28
 800561a:	4605      	mov	r5, r0
 800561c:	9b07      	ldr	r3, [sp, #28]
 800561e:	4621      	mov	r1, r4
 8005620:	3b01      	subs	r3, #1
 8005622:	4648      	mov	r0, r9
 8005624:	9300      	str	r3, [sp, #0]
 8005626:	f7ff fa9a 	bl	8004b5e <quorem>
 800562a:	4639      	mov	r1, r7
 800562c:	9002      	str	r0, [sp, #8]
 800562e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005632:	4648      	mov	r0, r9
 8005634:	f000 fc5a 	bl	8005eec <__mcmp>
 8005638:	462a      	mov	r2, r5
 800563a:	9008      	str	r0, [sp, #32]
 800563c:	4621      	mov	r1, r4
 800563e:	4658      	mov	r0, fp
 8005640:	f000 fc70 	bl	8005f24 <__mdiff>
 8005644:	68c2      	ldr	r2, [r0, #12]
 8005646:	4606      	mov	r6, r0
 8005648:	bb02      	cbnz	r2, 800568c <_dtoa_r+0xa1c>
 800564a:	4601      	mov	r1, r0
 800564c:	4648      	mov	r0, r9
 800564e:	f000 fc4d 	bl	8005eec <__mcmp>
 8005652:	4602      	mov	r2, r0
 8005654:	4631      	mov	r1, r6
 8005656:	4658      	mov	r0, fp
 8005658:	920e      	str	r2, [sp, #56]	@ 0x38
 800565a:	f000 fa0d 	bl	8005a78 <_Bfree>
 800565e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005660:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005662:	9e07      	ldr	r6, [sp, #28]
 8005664:	ea43 0102 	orr.w	r1, r3, r2
 8005668:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800566a:	4319      	orrs	r1, r3
 800566c:	d110      	bne.n	8005690 <_dtoa_r+0xa20>
 800566e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005672:	d029      	beq.n	80056c8 <_dtoa_r+0xa58>
 8005674:	9b08      	ldr	r3, [sp, #32]
 8005676:	2b00      	cmp	r3, #0
 8005678:	dd02      	ble.n	8005680 <_dtoa_r+0xa10>
 800567a:	9b02      	ldr	r3, [sp, #8]
 800567c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005680:	9b00      	ldr	r3, [sp, #0]
 8005682:	f883 8000 	strb.w	r8, [r3]
 8005686:	e63f      	b.n	8005308 <_dtoa_r+0x698>
 8005688:	4628      	mov	r0, r5
 800568a:	e7bb      	b.n	8005604 <_dtoa_r+0x994>
 800568c:	2201      	movs	r2, #1
 800568e:	e7e1      	b.n	8005654 <_dtoa_r+0x9e4>
 8005690:	9b08      	ldr	r3, [sp, #32]
 8005692:	2b00      	cmp	r3, #0
 8005694:	db04      	blt.n	80056a0 <_dtoa_r+0xa30>
 8005696:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005698:	430b      	orrs	r3, r1
 800569a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800569c:	430b      	orrs	r3, r1
 800569e:	d120      	bne.n	80056e2 <_dtoa_r+0xa72>
 80056a0:	2a00      	cmp	r2, #0
 80056a2:	dded      	ble.n	8005680 <_dtoa_r+0xa10>
 80056a4:	4649      	mov	r1, r9
 80056a6:	2201      	movs	r2, #1
 80056a8:	4658      	mov	r0, fp
 80056aa:	f000 fbb3 	bl	8005e14 <__lshift>
 80056ae:	4621      	mov	r1, r4
 80056b0:	4681      	mov	r9, r0
 80056b2:	f000 fc1b 	bl	8005eec <__mcmp>
 80056b6:	2800      	cmp	r0, #0
 80056b8:	dc03      	bgt.n	80056c2 <_dtoa_r+0xa52>
 80056ba:	d1e1      	bne.n	8005680 <_dtoa_r+0xa10>
 80056bc:	f018 0f01 	tst.w	r8, #1
 80056c0:	d0de      	beq.n	8005680 <_dtoa_r+0xa10>
 80056c2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80056c6:	d1d8      	bne.n	800567a <_dtoa_r+0xa0a>
 80056c8:	9a00      	ldr	r2, [sp, #0]
 80056ca:	2339      	movs	r3, #57	@ 0x39
 80056cc:	7013      	strb	r3, [r2, #0]
 80056ce:	4633      	mov	r3, r6
 80056d0:	461e      	mov	r6, r3
 80056d2:	3b01      	subs	r3, #1
 80056d4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80056d8:	2a39      	cmp	r2, #57	@ 0x39
 80056da:	d052      	beq.n	8005782 <_dtoa_r+0xb12>
 80056dc:	3201      	adds	r2, #1
 80056de:	701a      	strb	r2, [r3, #0]
 80056e0:	e612      	b.n	8005308 <_dtoa_r+0x698>
 80056e2:	2a00      	cmp	r2, #0
 80056e4:	dd07      	ble.n	80056f6 <_dtoa_r+0xa86>
 80056e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80056ea:	d0ed      	beq.n	80056c8 <_dtoa_r+0xa58>
 80056ec:	9a00      	ldr	r2, [sp, #0]
 80056ee:	f108 0301 	add.w	r3, r8, #1
 80056f2:	7013      	strb	r3, [r2, #0]
 80056f4:	e608      	b.n	8005308 <_dtoa_r+0x698>
 80056f6:	9b07      	ldr	r3, [sp, #28]
 80056f8:	9a07      	ldr	r2, [sp, #28]
 80056fa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80056fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005700:	4293      	cmp	r3, r2
 8005702:	d028      	beq.n	8005756 <_dtoa_r+0xae6>
 8005704:	4649      	mov	r1, r9
 8005706:	2300      	movs	r3, #0
 8005708:	220a      	movs	r2, #10
 800570a:	4658      	mov	r0, fp
 800570c:	f000 f9d6 	bl	8005abc <__multadd>
 8005710:	42af      	cmp	r7, r5
 8005712:	4681      	mov	r9, r0
 8005714:	f04f 0300 	mov.w	r3, #0
 8005718:	f04f 020a 	mov.w	r2, #10
 800571c:	4639      	mov	r1, r7
 800571e:	4658      	mov	r0, fp
 8005720:	d107      	bne.n	8005732 <_dtoa_r+0xac2>
 8005722:	f000 f9cb 	bl	8005abc <__multadd>
 8005726:	4607      	mov	r7, r0
 8005728:	4605      	mov	r5, r0
 800572a:	9b07      	ldr	r3, [sp, #28]
 800572c:	3301      	adds	r3, #1
 800572e:	9307      	str	r3, [sp, #28]
 8005730:	e774      	b.n	800561c <_dtoa_r+0x9ac>
 8005732:	f000 f9c3 	bl	8005abc <__multadd>
 8005736:	4629      	mov	r1, r5
 8005738:	4607      	mov	r7, r0
 800573a:	2300      	movs	r3, #0
 800573c:	220a      	movs	r2, #10
 800573e:	4658      	mov	r0, fp
 8005740:	f000 f9bc 	bl	8005abc <__multadd>
 8005744:	4605      	mov	r5, r0
 8005746:	e7f0      	b.n	800572a <_dtoa_r+0xaba>
 8005748:	9b00      	ldr	r3, [sp, #0]
 800574a:	2b00      	cmp	r3, #0
 800574c:	bfcc      	ite	gt
 800574e:	461e      	movgt	r6, r3
 8005750:	2601      	movle	r6, #1
 8005752:	4456      	add	r6, sl
 8005754:	2700      	movs	r7, #0
 8005756:	4649      	mov	r1, r9
 8005758:	2201      	movs	r2, #1
 800575a:	4658      	mov	r0, fp
 800575c:	f000 fb5a 	bl	8005e14 <__lshift>
 8005760:	4621      	mov	r1, r4
 8005762:	4681      	mov	r9, r0
 8005764:	f000 fbc2 	bl	8005eec <__mcmp>
 8005768:	2800      	cmp	r0, #0
 800576a:	dcb0      	bgt.n	80056ce <_dtoa_r+0xa5e>
 800576c:	d102      	bne.n	8005774 <_dtoa_r+0xb04>
 800576e:	f018 0f01 	tst.w	r8, #1
 8005772:	d1ac      	bne.n	80056ce <_dtoa_r+0xa5e>
 8005774:	4633      	mov	r3, r6
 8005776:	461e      	mov	r6, r3
 8005778:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800577c:	2a30      	cmp	r2, #48	@ 0x30
 800577e:	d0fa      	beq.n	8005776 <_dtoa_r+0xb06>
 8005780:	e5c2      	b.n	8005308 <_dtoa_r+0x698>
 8005782:	459a      	cmp	sl, r3
 8005784:	d1a4      	bne.n	80056d0 <_dtoa_r+0xa60>
 8005786:	9b04      	ldr	r3, [sp, #16]
 8005788:	3301      	adds	r3, #1
 800578a:	9304      	str	r3, [sp, #16]
 800578c:	2331      	movs	r3, #49	@ 0x31
 800578e:	f88a 3000 	strb.w	r3, [sl]
 8005792:	e5b9      	b.n	8005308 <_dtoa_r+0x698>
 8005794:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005796:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80057f4 <_dtoa_r+0xb84>
 800579a:	b11b      	cbz	r3, 80057a4 <_dtoa_r+0xb34>
 800579c:	f10a 0308 	add.w	r3, sl, #8
 80057a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80057a2:	6013      	str	r3, [r2, #0]
 80057a4:	4650      	mov	r0, sl
 80057a6:	b019      	add	sp, #100	@ 0x64
 80057a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	f77f ae37 	ble.w	8005422 <_dtoa_r+0x7b2>
 80057b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80057b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80057b8:	2001      	movs	r0, #1
 80057ba:	e655      	b.n	8005468 <_dtoa_r+0x7f8>
 80057bc:	9b00      	ldr	r3, [sp, #0]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	f77f aed6 	ble.w	8005570 <_dtoa_r+0x900>
 80057c4:	4656      	mov	r6, sl
 80057c6:	4621      	mov	r1, r4
 80057c8:	4648      	mov	r0, r9
 80057ca:	f7ff f9c8 	bl	8004b5e <quorem>
 80057ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80057d2:	f806 8b01 	strb.w	r8, [r6], #1
 80057d6:	9b00      	ldr	r3, [sp, #0]
 80057d8:	eba6 020a 	sub.w	r2, r6, sl
 80057dc:	4293      	cmp	r3, r2
 80057de:	ddb3      	ble.n	8005748 <_dtoa_r+0xad8>
 80057e0:	4649      	mov	r1, r9
 80057e2:	2300      	movs	r3, #0
 80057e4:	220a      	movs	r2, #10
 80057e6:	4658      	mov	r0, fp
 80057e8:	f000 f968 	bl	8005abc <__multadd>
 80057ec:	4681      	mov	r9, r0
 80057ee:	e7ea      	b.n	80057c6 <_dtoa_r+0xb56>
 80057f0:	0800755c 	.word	0x0800755c
 80057f4:	080074e0 	.word	0x080074e0

080057f8 <_free_r>:
 80057f8:	b538      	push	{r3, r4, r5, lr}
 80057fa:	4605      	mov	r5, r0
 80057fc:	2900      	cmp	r1, #0
 80057fe:	d041      	beq.n	8005884 <_free_r+0x8c>
 8005800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005804:	1f0c      	subs	r4, r1, #4
 8005806:	2b00      	cmp	r3, #0
 8005808:	bfb8      	it	lt
 800580a:	18e4      	addlt	r4, r4, r3
 800580c:	f000 f8e8 	bl	80059e0 <__malloc_lock>
 8005810:	4a1d      	ldr	r2, [pc, #116]	@ (8005888 <_free_r+0x90>)
 8005812:	6813      	ldr	r3, [r2, #0]
 8005814:	b933      	cbnz	r3, 8005824 <_free_r+0x2c>
 8005816:	6063      	str	r3, [r4, #4]
 8005818:	6014      	str	r4, [r2, #0]
 800581a:	4628      	mov	r0, r5
 800581c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005820:	f000 b8e4 	b.w	80059ec <__malloc_unlock>
 8005824:	42a3      	cmp	r3, r4
 8005826:	d908      	bls.n	800583a <_free_r+0x42>
 8005828:	6820      	ldr	r0, [r4, #0]
 800582a:	1821      	adds	r1, r4, r0
 800582c:	428b      	cmp	r3, r1
 800582e:	bf01      	itttt	eq
 8005830:	6819      	ldreq	r1, [r3, #0]
 8005832:	685b      	ldreq	r3, [r3, #4]
 8005834:	1809      	addeq	r1, r1, r0
 8005836:	6021      	streq	r1, [r4, #0]
 8005838:	e7ed      	b.n	8005816 <_free_r+0x1e>
 800583a:	461a      	mov	r2, r3
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	b10b      	cbz	r3, 8005844 <_free_r+0x4c>
 8005840:	42a3      	cmp	r3, r4
 8005842:	d9fa      	bls.n	800583a <_free_r+0x42>
 8005844:	6811      	ldr	r1, [r2, #0]
 8005846:	1850      	adds	r0, r2, r1
 8005848:	42a0      	cmp	r0, r4
 800584a:	d10b      	bne.n	8005864 <_free_r+0x6c>
 800584c:	6820      	ldr	r0, [r4, #0]
 800584e:	4401      	add	r1, r0
 8005850:	1850      	adds	r0, r2, r1
 8005852:	4283      	cmp	r3, r0
 8005854:	6011      	str	r1, [r2, #0]
 8005856:	d1e0      	bne.n	800581a <_free_r+0x22>
 8005858:	6818      	ldr	r0, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	6053      	str	r3, [r2, #4]
 800585e:	4408      	add	r0, r1
 8005860:	6010      	str	r0, [r2, #0]
 8005862:	e7da      	b.n	800581a <_free_r+0x22>
 8005864:	d902      	bls.n	800586c <_free_r+0x74>
 8005866:	230c      	movs	r3, #12
 8005868:	602b      	str	r3, [r5, #0]
 800586a:	e7d6      	b.n	800581a <_free_r+0x22>
 800586c:	6820      	ldr	r0, [r4, #0]
 800586e:	1821      	adds	r1, r4, r0
 8005870:	428b      	cmp	r3, r1
 8005872:	bf04      	itt	eq
 8005874:	6819      	ldreq	r1, [r3, #0]
 8005876:	685b      	ldreq	r3, [r3, #4]
 8005878:	6063      	str	r3, [r4, #4]
 800587a:	bf04      	itt	eq
 800587c:	1809      	addeq	r1, r1, r0
 800587e:	6021      	streq	r1, [r4, #0]
 8005880:	6054      	str	r4, [r2, #4]
 8005882:	e7ca      	b.n	800581a <_free_r+0x22>
 8005884:	bd38      	pop	{r3, r4, r5, pc}
 8005886:	bf00      	nop
 8005888:	20002bd8 	.word	0x20002bd8

0800588c <malloc>:
 800588c:	4b02      	ldr	r3, [pc, #8]	@ (8005898 <malloc+0xc>)
 800588e:	4601      	mov	r1, r0
 8005890:	6818      	ldr	r0, [r3, #0]
 8005892:	f000 b825 	b.w	80058e0 <_malloc_r>
 8005896:	bf00      	nop
 8005898:	20000018 	.word	0x20000018

0800589c <sbrk_aligned>:
 800589c:	b570      	push	{r4, r5, r6, lr}
 800589e:	4e0f      	ldr	r6, [pc, #60]	@ (80058dc <sbrk_aligned+0x40>)
 80058a0:	460c      	mov	r4, r1
 80058a2:	6831      	ldr	r1, [r6, #0]
 80058a4:	4605      	mov	r5, r0
 80058a6:	b911      	cbnz	r1, 80058ae <sbrk_aligned+0x12>
 80058a8:	f000 ff2e 	bl	8006708 <_sbrk_r>
 80058ac:	6030      	str	r0, [r6, #0]
 80058ae:	4621      	mov	r1, r4
 80058b0:	4628      	mov	r0, r5
 80058b2:	f000 ff29 	bl	8006708 <_sbrk_r>
 80058b6:	1c43      	adds	r3, r0, #1
 80058b8:	d103      	bne.n	80058c2 <sbrk_aligned+0x26>
 80058ba:	f04f 34ff 	mov.w	r4, #4294967295
 80058be:	4620      	mov	r0, r4
 80058c0:	bd70      	pop	{r4, r5, r6, pc}
 80058c2:	1cc4      	adds	r4, r0, #3
 80058c4:	f024 0403 	bic.w	r4, r4, #3
 80058c8:	42a0      	cmp	r0, r4
 80058ca:	d0f8      	beq.n	80058be <sbrk_aligned+0x22>
 80058cc:	1a21      	subs	r1, r4, r0
 80058ce:	4628      	mov	r0, r5
 80058d0:	f000 ff1a 	bl	8006708 <_sbrk_r>
 80058d4:	3001      	adds	r0, #1
 80058d6:	d1f2      	bne.n	80058be <sbrk_aligned+0x22>
 80058d8:	e7ef      	b.n	80058ba <sbrk_aligned+0x1e>
 80058da:	bf00      	nop
 80058dc:	20002bd4 	.word	0x20002bd4

080058e0 <_malloc_r>:
 80058e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058e4:	1ccd      	adds	r5, r1, #3
 80058e6:	f025 0503 	bic.w	r5, r5, #3
 80058ea:	3508      	adds	r5, #8
 80058ec:	2d0c      	cmp	r5, #12
 80058ee:	bf38      	it	cc
 80058f0:	250c      	movcc	r5, #12
 80058f2:	2d00      	cmp	r5, #0
 80058f4:	4606      	mov	r6, r0
 80058f6:	db01      	blt.n	80058fc <_malloc_r+0x1c>
 80058f8:	42a9      	cmp	r1, r5
 80058fa:	d904      	bls.n	8005906 <_malloc_r+0x26>
 80058fc:	230c      	movs	r3, #12
 80058fe:	6033      	str	r3, [r6, #0]
 8005900:	2000      	movs	r0, #0
 8005902:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005906:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80059dc <_malloc_r+0xfc>
 800590a:	f000 f869 	bl	80059e0 <__malloc_lock>
 800590e:	f8d8 3000 	ldr.w	r3, [r8]
 8005912:	461c      	mov	r4, r3
 8005914:	bb44      	cbnz	r4, 8005968 <_malloc_r+0x88>
 8005916:	4629      	mov	r1, r5
 8005918:	4630      	mov	r0, r6
 800591a:	f7ff ffbf 	bl	800589c <sbrk_aligned>
 800591e:	1c43      	adds	r3, r0, #1
 8005920:	4604      	mov	r4, r0
 8005922:	d158      	bne.n	80059d6 <_malloc_r+0xf6>
 8005924:	f8d8 4000 	ldr.w	r4, [r8]
 8005928:	4627      	mov	r7, r4
 800592a:	2f00      	cmp	r7, #0
 800592c:	d143      	bne.n	80059b6 <_malloc_r+0xd6>
 800592e:	2c00      	cmp	r4, #0
 8005930:	d04b      	beq.n	80059ca <_malloc_r+0xea>
 8005932:	6823      	ldr	r3, [r4, #0]
 8005934:	4639      	mov	r1, r7
 8005936:	4630      	mov	r0, r6
 8005938:	eb04 0903 	add.w	r9, r4, r3
 800593c:	f000 fee4 	bl	8006708 <_sbrk_r>
 8005940:	4581      	cmp	r9, r0
 8005942:	d142      	bne.n	80059ca <_malloc_r+0xea>
 8005944:	6821      	ldr	r1, [r4, #0]
 8005946:	1a6d      	subs	r5, r5, r1
 8005948:	4629      	mov	r1, r5
 800594a:	4630      	mov	r0, r6
 800594c:	f7ff ffa6 	bl	800589c <sbrk_aligned>
 8005950:	3001      	adds	r0, #1
 8005952:	d03a      	beq.n	80059ca <_malloc_r+0xea>
 8005954:	6823      	ldr	r3, [r4, #0]
 8005956:	442b      	add	r3, r5
 8005958:	6023      	str	r3, [r4, #0]
 800595a:	f8d8 3000 	ldr.w	r3, [r8]
 800595e:	685a      	ldr	r2, [r3, #4]
 8005960:	bb62      	cbnz	r2, 80059bc <_malloc_r+0xdc>
 8005962:	f8c8 7000 	str.w	r7, [r8]
 8005966:	e00f      	b.n	8005988 <_malloc_r+0xa8>
 8005968:	6822      	ldr	r2, [r4, #0]
 800596a:	1b52      	subs	r2, r2, r5
 800596c:	d420      	bmi.n	80059b0 <_malloc_r+0xd0>
 800596e:	2a0b      	cmp	r2, #11
 8005970:	d917      	bls.n	80059a2 <_malloc_r+0xc2>
 8005972:	1961      	adds	r1, r4, r5
 8005974:	42a3      	cmp	r3, r4
 8005976:	6025      	str	r5, [r4, #0]
 8005978:	bf18      	it	ne
 800597a:	6059      	strne	r1, [r3, #4]
 800597c:	6863      	ldr	r3, [r4, #4]
 800597e:	bf08      	it	eq
 8005980:	f8c8 1000 	streq.w	r1, [r8]
 8005984:	5162      	str	r2, [r4, r5]
 8005986:	604b      	str	r3, [r1, #4]
 8005988:	4630      	mov	r0, r6
 800598a:	f000 f82f 	bl	80059ec <__malloc_unlock>
 800598e:	f104 000b 	add.w	r0, r4, #11
 8005992:	1d23      	adds	r3, r4, #4
 8005994:	f020 0007 	bic.w	r0, r0, #7
 8005998:	1ac2      	subs	r2, r0, r3
 800599a:	bf1c      	itt	ne
 800599c:	1a1b      	subne	r3, r3, r0
 800599e:	50a3      	strne	r3, [r4, r2]
 80059a0:	e7af      	b.n	8005902 <_malloc_r+0x22>
 80059a2:	6862      	ldr	r2, [r4, #4]
 80059a4:	42a3      	cmp	r3, r4
 80059a6:	bf0c      	ite	eq
 80059a8:	f8c8 2000 	streq.w	r2, [r8]
 80059ac:	605a      	strne	r2, [r3, #4]
 80059ae:	e7eb      	b.n	8005988 <_malloc_r+0xa8>
 80059b0:	4623      	mov	r3, r4
 80059b2:	6864      	ldr	r4, [r4, #4]
 80059b4:	e7ae      	b.n	8005914 <_malloc_r+0x34>
 80059b6:	463c      	mov	r4, r7
 80059b8:	687f      	ldr	r7, [r7, #4]
 80059ba:	e7b6      	b.n	800592a <_malloc_r+0x4a>
 80059bc:	461a      	mov	r2, r3
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	42a3      	cmp	r3, r4
 80059c2:	d1fb      	bne.n	80059bc <_malloc_r+0xdc>
 80059c4:	2300      	movs	r3, #0
 80059c6:	6053      	str	r3, [r2, #4]
 80059c8:	e7de      	b.n	8005988 <_malloc_r+0xa8>
 80059ca:	230c      	movs	r3, #12
 80059cc:	6033      	str	r3, [r6, #0]
 80059ce:	4630      	mov	r0, r6
 80059d0:	f000 f80c 	bl	80059ec <__malloc_unlock>
 80059d4:	e794      	b.n	8005900 <_malloc_r+0x20>
 80059d6:	6005      	str	r5, [r0, #0]
 80059d8:	e7d6      	b.n	8005988 <_malloc_r+0xa8>
 80059da:	bf00      	nop
 80059dc:	20002bd8 	.word	0x20002bd8

080059e0 <__malloc_lock>:
 80059e0:	4801      	ldr	r0, [pc, #4]	@ (80059e8 <__malloc_lock+0x8>)
 80059e2:	f7ff b8ba 	b.w	8004b5a <__retarget_lock_acquire_recursive>
 80059e6:	bf00      	nop
 80059e8:	20002bd0 	.word	0x20002bd0

080059ec <__malloc_unlock>:
 80059ec:	4801      	ldr	r0, [pc, #4]	@ (80059f4 <__malloc_unlock+0x8>)
 80059ee:	f7ff b8b5 	b.w	8004b5c <__retarget_lock_release_recursive>
 80059f2:	bf00      	nop
 80059f4:	20002bd0 	.word	0x20002bd0

080059f8 <_Balloc>:
 80059f8:	b570      	push	{r4, r5, r6, lr}
 80059fa:	69c6      	ldr	r6, [r0, #28]
 80059fc:	4604      	mov	r4, r0
 80059fe:	460d      	mov	r5, r1
 8005a00:	b976      	cbnz	r6, 8005a20 <_Balloc+0x28>
 8005a02:	2010      	movs	r0, #16
 8005a04:	f7ff ff42 	bl	800588c <malloc>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	61e0      	str	r0, [r4, #28]
 8005a0c:	b920      	cbnz	r0, 8005a18 <_Balloc+0x20>
 8005a0e:	4b18      	ldr	r3, [pc, #96]	@ (8005a70 <_Balloc+0x78>)
 8005a10:	4818      	ldr	r0, [pc, #96]	@ (8005a74 <_Balloc+0x7c>)
 8005a12:	216b      	movs	r1, #107	@ 0x6b
 8005a14:	f000 fe96 	bl	8006744 <__assert_func>
 8005a18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a1c:	6006      	str	r6, [r0, #0]
 8005a1e:	60c6      	str	r6, [r0, #12]
 8005a20:	69e6      	ldr	r6, [r4, #28]
 8005a22:	68f3      	ldr	r3, [r6, #12]
 8005a24:	b183      	cbz	r3, 8005a48 <_Balloc+0x50>
 8005a26:	69e3      	ldr	r3, [r4, #28]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005a2e:	b9b8      	cbnz	r0, 8005a60 <_Balloc+0x68>
 8005a30:	2101      	movs	r1, #1
 8005a32:	fa01 f605 	lsl.w	r6, r1, r5
 8005a36:	1d72      	adds	r2, r6, #5
 8005a38:	0092      	lsls	r2, r2, #2
 8005a3a:	4620      	mov	r0, r4
 8005a3c:	f000 fea0 	bl	8006780 <_calloc_r>
 8005a40:	b160      	cbz	r0, 8005a5c <_Balloc+0x64>
 8005a42:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005a46:	e00e      	b.n	8005a66 <_Balloc+0x6e>
 8005a48:	2221      	movs	r2, #33	@ 0x21
 8005a4a:	2104      	movs	r1, #4
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	f000 fe97 	bl	8006780 <_calloc_r>
 8005a52:	69e3      	ldr	r3, [r4, #28]
 8005a54:	60f0      	str	r0, [r6, #12]
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1e4      	bne.n	8005a26 <_Balloc+0x2e>
 8005a5c:	2000      	movs	r0, #0
 8005a5e:	bd70      	pop	{r4, r5, r6, pc}
 8005a60:	6802      	ldr	r2, [r0, #0]
 8005a62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005a66:	2300      	movs	r3, #0
 8005a68:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005a6c:	e7f7      	b.n	8005a5e <_Balloc+0x66>
 8005a6e:	bf00      	nop
 8005a70:	080074ed 	.word	0x080074ed
 8005a74:	0800756d 	.word	0x0800756d

08005a78 <_Bfree>:
 8005a78:	b570      	push	{r4, r5, r6, lr}
 8005a7a:	69c6      	ldr	r6, [r0, #28]
 8005a7c:	4605      	mov	r5, r0
 8005a7e:	460c      	mov	r4, r1
 8005a80:	b976      	cbnz	r6, 8005aa0 <_Bfree+0x28>
 8005a82:	2010      	movs	r0, #16
 8005a84:	f7ff ff02 	bl	800588c <malloc>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	61e8      	str	r0, [r5, #28]
 8005a8c:	b920      	cbnz	r0, 8005a98 <_Bfree+0x20>
 8005a8e:	4b09      	ldr	r3, [pc, #36]	@ (8005ab4 <_Bfree+0x3c>)
 8005a90:	4809      	ldr	r0, [pc, #36]	@ (8005ab8 <_Bfree+0x40>)
 8005a92:	218f      	movs	r1, #143	@ 0x8f
 8005a94:	f000 fe56 	bl	8006744 <__assert_func>
 8005a98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a9c:	6006      	str	r6, [r0, #0]
 8005a9e:	60c6      	str	r6, [r0, #12]
 8005aa0:	b13c      	cbz	r4, 8005ab2 <_Bfree+0x3a>
 8005aa2:	69eb      	ldr	r3, [r5, #28]
 8005aa4:	6862      	ldr	r2, [r4, #4]
 8005aa6:	68db      	ldr	r3, [r3, #12]
 8005aa8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005aac:	6021      	str	r1, [r4, #0]
 8005aae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005ab2:	bd70      	pop	{r4, r5, r6, pc}
 8005ab4:	080074ed 	.word	0x080074ed
 8005ab8:	0800756d 	.word	0x0800756d

08005abc <__multadd>:
 8005abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ac0:	690d      	ldr	r5, [r1, #16]
 8005ac2:	4607      	mov	r7, r0
 8005ac4:	460c      	mov	r4, r1
 8005ac6:	461e      	mov	r6, r3
 8005ac8:	f101 0c14 	add.w	ip, r1, #20
 8005acc:	2000      	movs	r0, #0
 8005ace:	f8dc 3000 	ldr.w	r3, [ip]
 8005ad2:	b299      	uxth	r1, r3
 8005ad4:	fb02 6101 	mla	r1, r2, r1, r6
 8005ad8:	0c1e      	lsrs	r6, r3, #16
 8005ada:	0c0b      	lsrs	r3, r1, #16
 8005adc:	fb02 3306 	mla	r3, r2, r6, r3
 8005ae0:	b289      	uxth	r1, r1
 8005ae2:	3001      	adds	r0, #1
 8005ae4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005ae8:	4285      	cmp	r5, r0
 8005aea:	f84c 1b04 	str.w	r1, [ip], #4
 8005aee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005af2:	dcec      	bgt.n	8005ace <__multadd+0x12>
 8005af4:	b30e      	cbz	r6, 8005b3a <__multadd+0x7e>
 8005af6:	68a3      	ldr	r3, [r4, #8]
 8005af8:	42ab      	cmp	r3, r5
 8005afa:	dc19      	bgt.n	8005b30 <__multadd+0x74>
 8005afc:	6861      	ldr	r1, [r4, #4]
 8005afe:	4638      	mov	r0, r7
 8005b00:	3101      	adds	r1, #1
 8005b02:	f7ff ff79 	bl	80059f8 <_Balloc>
 8005b06:	4680      	mov	r8, r0
 8005b08:	b928      	cbnz	r0, 8005b16 <__multadd+0x5a>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005b40 <__multadd+0x84>)
 8005b0e:	480d      	ldr	r0, [pc, #52]	@ (8005b44 <__multadd+0x88>)
 8005b10:	21ba      	movs	r1, #186	@ 0xba
 8005b12:	f000 fe17 	bl	8006744 <__assert_func>
 8005b16:	6922      	ldr	r2, [r4, #16]
 8005b18:	3202      	adds	r2, #2
 8005b1a:	f104 010c 	add.w	r1, r4, #12
 8005b1e:	0092      	lsls	r2, r2, #2
 8005b20:	300c      	adds	r0, #12
 8005b22:	f000 fe01 	bl	8006728 <memcpy>
 8005b26:	4621      	mov	r1, r4
 8005b28:	4638      	mov	r0, r7
 8005b2a:	f7ff ffa5 	bl	8005a78 <_Bfree>
 8005b2e:	4644      	mov	r4, r8
 8005b30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005b34:	3501      	adds	r5, #1
 8005b36:	615e      	str	r6, [r3, #20]
 8005b38:	6125      	str	r5, [r4, #16]
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b40:	0800755c 	.word	0x0800755c
 8005b44:	0800756d 	.word	0x0800756d

08005b48 <__hi0bits>:
 8005b48:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	bf36      	itet	cc
 8005b50:	0403      	lslcc	r3, r0, #16
 8005b52:	2000      	movcs	r0, #0
 8005b54:	2010      	movcc	r0, #16
 8005b56:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005b5a:	bf3c      	itt	cc
 8005b5c:	021b      	lslcc	r3, r3, #8
 8005b5e:	3008      	addcc	r0, #8
 8005b60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b64:	bf3c      	itt	cc
 8005b66:	011b      	lslcc	r3, r3, #4
 8005b68:	3004      	addcc	r0, #4
 8005b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b6e:	bf3c      	itt	cc
 8005b70:	009b      	lslcc	r3, r3, #2
 8005b72:	3002      	addcc	r0, #2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	db05      	blt.n	8005b84 <__hi0bits+0x3c>
 8005b78:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005b7c:	f100 0001 	add.w	r0, r0, #1
 8005b80:	bf08      	it	eq
 8005b82:	2020      	moveq	r0, #32
 8005b84:	4770      	bx	lr

08005b86 <__lo0bits>:
 8005b86:	6803      	ldr	r3, [r0, #0]
 8005b88:	4602      	mov	r2, r0
 8005b8a:	f013 0007 	ands.w	r0, r3, #7
 8005b8e:	d00b      	beq.n	8005ba8 <__lo0bits+0x22>
 8005b90:	07d9      	lsls	r1, r3, #31
 8005b92:	d421      	bmi.n	8005bd8 <__lo0bits+0x52>
 8005b94:	0798      	lsls	r0, r3, #30
 8005b96:	bf49      	itett	mi
 8005b98:	085b      	lsrmi	r3, r3, #1
 8005b9a:	089b      	lsrpl	r3, r3, #2
 8005b9c:	2001      	movmi	r0, #1
 8005b9e:	6013      	strmi	r3, [r2, #0]
 8005ba0:	bf5c      	itt	pl
 8005ba2:	6013      	strpl	r3, [r2, #0]
 8005ba4:	2002      	movpl	r0, #2
 8005ba6:	4770      	bx	lr
 8005ba8:	b299      	uxth	r1, r3
 8005baa:	b909      	cbnz	r1, 8005bb0 <__lo0bits+0x2a>
 8005bac:	0c1b      	lsrs	r3, r3, #16
 8005bae:	2010      	movs	r0, #16
 8005bb0:	b2d9      	uxtb	r1, r3
 8005bb2:	b909      	cbnz	r1, 8005bb8 <__lo0bits+0x32>
 8005bb4:	3008      	adds	r0, #8
 8005bb6:	0a1b      	lsrs	r3, r3, #8
 8005bb8:	0719      	lsls	r1, r3, #28
 8005bba:	bf04      	itt	eq
 8005bbc:	091b      	lsreq	r3, r3, #4
 8005bbe:	3004      	addeq	r0, #4
 8005bc0:	0799      	lsls	r1, r3, #30
 8005bc2:	bf04      	itt	eq
 8005bc4:	089b      	lsreq	r3, r3, #2
 8005bc6:	3002      	addeq	r0, #2
 8005bc8:	07d9      	lsls	r1, r3, #31
 8005bca:	d403      	bmi.n	8005bd4 <__lo0bits+0x4e>
 8005bcc:	085b      	lsrs	r3, r3, #1
 8005bce:	f100 0001 	add.w	r0, r0, #1
 8005bd2:	d003      	beq.n	8005bdc <__lo0bits+0x56>
 8005bd4:	6013      	str	r3, [r2, #0]
 8005bd6:	4770      	bx	lr
 8005bd8:	2000      	movs	r0, #0
 8005bda:	4770      	bx	lr
 8005bdc:	2020      	movs	r0, #32
 8005bde:	4770      	bx	lr

08005be0 <__i2b>:
 8005be0:	b510      	push	{r4, lr}
 8005be2:	460c      	mov	r4, r1
 8005be4:	2101      	movs	r1, #1
 8005be6:	f7ff ff07 	bl	80059f8 <_Balloc>
 8005bea:	4602      	mov	r2, r0
 8005bec:	b928      	cbnz	r0, 8005bfa <__i2b+0x1a>
 8005bee:	4b05      	ldr	r3, [pc, #20]	@ (8005c04 <__i2b+0x24>)
 8005bf0:	4805      	ldr	r0, [pc, #20]	@ (8005c08 <__i2b+0x28>)
 8005bf2:	f240 1145 	movw	r1, #325	@ 0x145
 8005bf6:	f000 fda5 	bl	8006744 <__assert_func>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	6144      	str	r4, [r0, #20]
 8005bfe:	6103      	str	r3, [r0, #16]
 8005c00:	bd10      	pop	{r4, pc}
 8005c02:	bf00      	nop
 8005c04:	0800755c 	.word	0x0800755c
 8005c08:	0800756d 	.word	0x0800756d

08005c0c <__multiply>:
 8005c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c10:	4614      	mov	r4, r2
 8005c12:	690a      	ldr	r2, [r1, #16]
 8005c14:	6923      	ldr	r3, [r4, #16]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	bfa8      	it	ge
 8005c1a:	4623      	movge	r3, r4
 8005c1c:	460f      	mov	r7, r1
 8005c1e:	bfa4      	itt	ge
 8005c20:	460c      	movge	r4, r1
 8005c22:	461f      	movge	r7, r3
 8005c24:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005c28:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005c2c:	68a3      	ldr	r3, [r4, #8]
 8005c2e:	6861      	ldr	r1, [r4, #4]
 8005c30:	eb0a 0609 	add.w	r6, sl, r9
 8005c34:	42b3      	cmp	r3, r6
 8005c36:	b085      	sub	sp, #20
 8005c38:	bfb8      	it	lt
 8005c3a:	3101      	addlt	r1, #1
 8005c3c:	f7ff fedc 	bl	80059f8 <_Balloc>
 8005c40:	b930      	cbnz	r0, 8005c50 <__multiply+0x44>
 8005c42:	4602      	mov	r2, r0
 8005c44:	4b44      	ldr	r3, [pc, #272]	@ (8005d58 <__multiply+0x14c>)
 8005c46:	4845      	ldr	r0, [pc, #276]	@ (8005d5c <__multiply+0x150>)
 8005c48:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005c4c:	f000 fd7a 	bl	8006744 <__assert_func>
 8005c50:	f100 0514 	add.w	r5, r0, #20
 8005c54:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005c58:	462b      	mov	r3, r5
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	4543      	cmp	r3, r8
 8005c5e:	d321      	bcc.n	8005ca4 <__multiply+0x98>
 8005c60:	f107 0114 	add.w	r1, r7, #20
 8005c64:	f104 0214 	add.w	r2, r4, #20
 8005c68:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005c6c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005c70:	9302      	str	r3, [sp, #8]
 8005c72:	1b13      	subs	r3, r2, r4
 8005c74:	3b15      	subs	r3, #21
 8005c76:	f023 0303 	bic.w	r3, r3, #3
 8005c7a:	3304      	adds	r3, #4
 8005c7c:	f104 0715 	add.w	r7, r4, #21
 8005c80:	42ba      	cmp	r2, r7
 8005c82:	bf38      	it	cc
 8005c84:	2304      	movcc	r3, #4
 8005c86:	9301      	str	r3, [sp, #4]
 8005c88:	9b02      	ldr	r3, [sp, #8]
 8005c8a:	9103      	str	r1, [sp, #12]
 8005c8c:	428b      	cmp	r3, r1
 8005c8e:	d80c      	bhi.n	8005caa <__multiply+0x9e>
 8005c90:	2e00      	cmp	r6, #0
 8005c92:	dd03      	ble.n	8005c9c <__multiply+0x90>
 8005c94:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d05b      	beq.n	8005d54 <__multiply+0x148>
 8005c9c:	6106      	str	r6, [r0, #16]
 8005c9e:	b005      	add	sp, #20
 8005ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ca4:	f843 2b04 	str.w	r2, [r3], #4
 8005ca8:	e7d8      	b.n	8005c5c <__multiply+0x50>
 8005caa:	f8b1 a000 	ldrh.w	sl, [r1]
 8005cae:	f1ba 0f00 	cmp.w	sl, #0
 8005cb2:	d024      	beq.n	8005cfe <__multiply+0xf2>
 8005cb4:	f104 0e14 	add.w	lr, r4, #20
 8005cb8:	46a9      	mov	r9, r5
 8005cba:	f04f 0c00 	mov.w	ip, #0
 8005cbe:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005cc2:	f8d9 3000 	ldr.w	r3, [r9]
 8005cc6:	fa1f fb87 	uxth.w	fp, r7
 8005cca:	b29b      	uxth	r3, r3
 8005ccc:	fb0a 330b 	mla	r3, sl, fp, r3
 8005cd0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8005cd4:	f8d9 7000 	ldr.w	r7, [r9]
 8005cd8:	4463      	add	r3, ip
 8005cda:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005cde:	fb0a c70b 	mla	r7, sl, fp, ip
 8005ce2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005cec:	4572      	cmp	r2, lr
 8005cee:	f849 3b04 	str.w	r3, [r9], #4
 8005cf2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005cf6:	d8e2      	bhi.n	8005cbe <__multiply+0xb2>
 8005cf8:	9b01      	ldr	r3, [sp, #4]
 8005cfa:	f845 c003 	str.w	ip, [r5, r3]
 8005cfe:	9b03      	ldr	r3, [sp, #12]
 8005d00:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005d04:	3104      	adds	r1, #4
 8005d06:	f1b9 0f00 	cmp.w	r9, #0
 8005d0a:	d021      	beq.n	8005d50 <__multiply+0x144>
 8005d0c:	682b      	ldr	r3, [r5, #0]
 8005d0e:	f104 0c14 	add.w	ip, r4, #20
 8005d12:	46ae      	mov	lr, r5
 8005d14:	f04f 0a00 	mov.w	sl, #0
 8005d18:	f8bc b000 	ldrh.w	fp, [ip]
 8005d1c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005d20:	fb09 770b 	mla	r7, r9, fp, r7
 8005d24:	4457      	add	r7, sl
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005d2c:	f84e 3b04 	str.w	r3, [lr], #4
 8005d30:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d38:	f8be 3000 	ldrh.w	r3, [lr]
 8005d3c:	fb09 330a 	mla	r3, r9, sl, r3
 8005d40:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005d44:	4562      	cmp	r2, ip
 8005d46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d4a:	d8e5      	bhi.n	8005d18 <__multiply+0x10c>
 8005d4c:	9f01      	ldr	r7, [sp, #4]
 8005d4e:	51eb      	str	r3, [r5, r7]
 8005d50:	3504      	adds	r5, #4
 8005d52:	e799      	b.n	8005c88 <__multiply+0x7c>
 8005d54:	3e01      	subs	r6, #1
 8005d56:	e79b      	b.n	8005c90 <__multiply+0x84>
 8005d58:	0800755c 	.word	0x0800755c
 8005d5c:	0800756d 	.word	0x0800756d

08005d60 <__pow5mult>:
 8005d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d64:	4615      	mov	r5, r2
 8005d66:	f012 0203 	ands.w	r2, r2, #3
 8005d6a:	4607      	mov	r7, r0
 8005d6c:	460e      	mov	r6, r1
 8005d6e:	d007      	beq.n	8005d80 <__pow5mult+0x20>
 8005d70:	4c25      	ldr	r4, [pc, #148]	@ (8005e08 <__pow5mult+0xa8>)
 8005d72:	3a01      	subs	r2, #1
 8005d74:	2300      	movs	r3, #0
 8005d76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005d7a:	f7ff fe9f 	bl	8005abc <__multadd>
 8005d7e:	4606      	mov	r6, r0
 8005d80:	10ad      	asrs	r5, r5, #2
 8005d82:	d03d      	beq.n	8005e00 <__pow5mult+0xa0>
 8005d84:	69fc      	ldr	r4, [r7, #28]
 8005d86:	b97c      	cbnz	r4, 8005da8 <__pow5mult+0x48>
 8005d88:	2010      	movs	r0, #16
 8005d8a:	f7ff fd7f 	bl	800588c <malloc>
 8005d8e:	4602      	mov	r2, r0
 8005d90:	61f8      	str	r0, [r7, #28]
 8005d92:	b928      	cbnz	r0, 8005da0 <__pow5mult+0x40>
 8005d94:	4b1d      	ldr	r3, [pc, #116]	@ (8005e0c <__pow5mult+0xac>)
 8005d96:	481e      	ldr	r0, [pc, #120]	@ (8005e10 <__pow5mult+0xb0>)
 8005d98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005d9c:	f000 fcd2 	bl	8006744 <__assert_func>
 8005da0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005da4:	6004      	str	r4, [r0, #0]
 8005da6:	60c4      	str	r4, [r0, #12]
 8005da8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005dac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005db0:	b94c      	cbnz	r4, 8005dc6 <__pow5mult+0x66>
 8005db2:	f240 2171 	movw	r1, #625	@ 0x271
 8005db6:	4638      	mov	r0, r7
 8005db8:	f7ff ff12 	bl	8005be0 <__i2b>
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8005dc2:	4604      	mov	r4, r0
 8005dc4:	6003      	str	r3, [r0, #0]
 8005dc6:	f04f 0900 	mov.w	r9, #0
 8005dca:	07eb      	lsls	r3, r5, #31
 8005dcc:	d50a      	bpl.n	8005de4 <__pow5mult+0x84>
 8005dce:	4631      	mov	r1, r6
 8005dd0:	4622      	mov	r2, r4
 8005dd2:	4638      	mov	r0, r7
 8005dd4:	f7ff ff1a 	bl	8005c0c <__multiply>
 8005dd8:	4631      	mov	r1, r6
 8005dda:	4680      	mov	r8, r0
 8005ddc:	4638      	mov	r0, r7
 8005dde:	f7ff fe4b 	bl	8005a78 <_Bfree>
 8005de2:	4646      	mov	r6, r8
 8005de4:	106d      	asrs	r5, r5, #1
 8005de6:	d00b      	beq.n	8005e00 <__pow5mult+0xa0>
 8005de8:	6820      	ldr	r0, [r4, #0]
 8005dea:	b938      	cbnz	r0, 8005dfc <__pow5mult+0x9c>
 8005dec:	4622      	mov	r2, r4
 8005dee:	4621      	mov	r1, r4
 8005df0:	4638      	mov	r0, r7
 8005df2:	f7ff ff0b 	bl	8005c0c <__multiply>
 8005df6:	6020      	str	r0, [r4, #0]
 8005df8:	f8c0 9000 	str.w	r9, [r0]
 8005dfc:	4604      	mov	r4, r0
 8005dfe:	e7e4      	b.n	8005dca <__pow5mult+0x6a>
 8005e00:	4630      	mov	r0, r6
 8005e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e06:	bf00      	nop
 8005e08:	080075c8 	.word	0x080075c8
 8005e0c:	080074ed 	.word	0x080074ed
 8005e10:	0800756d 	.word	0x0800756d

08005e14 <__lshift>:
 8005e14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e18:	460c      	mov	r4, r1
 8005e1a:	6849      	ldr	r1, [r1, #4]
 8005e1c:	6923      	ldr	r3, [r4, #16]
 8005e1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005e22:	68a3      	ldr	r3, [r4, #8]
 8005e24:	4607      	mov	r7, r0
 8005e26:	4691      	mov	r9, r2
 8005e28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005e2c:	f108 0601 	add.w	r6, r8, #1
 8005e30:	42b3      	cmp	r3, r6
 8005e32:	db0b      	blt.n	8005e4c <__lshift+0x38>
 8005e34:	4638      	mov	r0, r7
 8005e36:	f7ff fddf 	bl	80059f8 <_Balloc>
 8005e3a:	4605      	mov	r5, r0
 8005e3c:	b948      	cbnz	r0, 8005e52 <__lshift+0x3e>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	4b28      	ldr	r3, [pc, #160]	@ (8005ee4 <__lshift+0xd0>)
 8005e42:	4829      	ldr	r0, [pc, #164]	@ (8005ee8 <__lshift+0xd4>)
 8005e44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005e48:	f000 fc7c 	bl	8006744 <__assert_func>
 8005e4c:	3101      	adds	r1, #1
 8005e4e:	005b      	lsls	r3, r3, #1
 8005e50:	e7ee      	b.n	8005e30 <__lshift+0x1c>
 8005e52:	2300      	movs	r3, #0
 8005e54:	f100 0114 	add.w	r1, r0, #20
 8005e58:	f100 0210 	add.w	r2, r0, #16
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	4553      	cmp	r3, sl
 8005e60:	db33      	blt.n	8005eca <__lshift+0xb6>
 8005e62:	6920      	ldr	r0, [r4, #16]
 8005e64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005e68:	f104 0314 	add.w	r3, r4, #20
 8005e6c:	f019 091f 	ands.w	r9, r9, #31
 8005e70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005e74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005e78:	d02b      	beq.n	8005ed2 <__lshift+0xbe>
 8005e7a:	f1c9 0e20 	rsb	lr, r9, #32
 8005e7e:	468a      	mov	sl, r1
 8005e80:	2200      	movs	r2, #0
 8005e82:	6818      	ldr	r0, [r3, #0]
 8005e84:	fa00 f009 	lsl.w	r0, r0, r9
 8005e88:	4310      	orrs	r0, r2
 8005e8a:	f84a 0b04 	str.w	r0, [sl], #4
 8005e8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e92:	459c      	cmp	ip, r3
 8005e94:	fa22 f20e 	lsr.w	r2, r2, lr
 8005e98:	d8f3      	bhi.n	8005e82 <__lshift+0x6e>
 8005e9a:	ebac 0304 	sub.w	r3, ip, r4
 8005e9e:	3b15      	subs	r3, #21
 8005ea0:	f023 0303 	bic.w	r3, r3, #3
 8005ea4:	3304      	adds	r3, #4
 8005ea6:	f104 0015 	add.w	r0, r4, #21
 8005eaa:	4584      	cmp	ip, r0
 8005eac:	bf38      	it	cc
 8005eae:	2304      	movcc	r3, #4
 8005eb0:	50ca      	str	r2, [r1, r3]
 8005eb2:	b10a      	cbz	r2, 8005eb8 <__lshift+0xa4>
 8005eb4:	f108 0602 	add.w	r6, r8, #2
 8005eb8:	3e01      	subs	r6, #1
 8005eba:	4638      	mov	r0, r7
 8005ebc:	612e      	str	r6, [r5, #16]
 8005ebe:	4621      	mov	r1, r4
 8005ec0:	f7ff fdda 	bl	8005a78 <_Bfree>
 8005ec4:	4628      	mov	r0, r5
 8005ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eca:	f842 0f04 	str.w	r0, [r2, #4]!
 8005ece:	3301      	adds	r3, #1
 8005ed0:	e7c5      	b.n	8005e5e <__lshift+0x4a>
 8005ed2:	3904      	subs	r1, #4
 8005ed4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ed8:	f841 2f04 	str.w	r2, [r1, #4]!
 8005edc:	459c      	cmp	ip, r3
 8005ede:	d8f9      	bhi.n	8005ed4 <__lshift+0xc0>
 8005ee0:	e7ea      	b.n	8005eb8 <__lshift+0xa4>
 8005ee2:	bf00      	nop
 8005ee4:	0800755c 	.word	0x0800755c
 8005ee8:	0800756d 	.word	0x0800756d

08005eec <__mcmp>:
 8005eec:	690a      	ldr	r2, [r1, #16]
 8005eee:	4603      	mov	r3, r0
 8005ef0:	6900      	ldr	r0, [r0, #16]
 8005ef2:	1a80      	subs	r0, r0, r2
 8005ef4:	b530      	push	{r4, r5, lr}
 8005ef6:	d10e      	bne.n	8005f16 <__mcmp+0x2a>
 8005ef8:	3314      	adds	r3, #20
 8005efa:	3114      	adds	r1, #20
 8005efc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005f00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005f04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005f08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005f0c:	4295      	cmp	r5, r2
 8005f0e:	d003      	beq.n	8005f18 <__mcmp+0x2c>
 8005f10:	d205      	bcs.n	8005f1e <__mcmp+0x32>
 8005f12:	f04f 30ff 	mov.w	r0, #4294967295
 8005f16:	bd30      	pop	{r4, r5, pc}
 8005f18:	42a3      	cmp	r3, r4
 8005f1a:	d3f3      	bcc.n	8005f04 <__mcmp+0x18>
 8005f1c:	e7fb      	b.n	8005f16 <__mcmp+0x2a>
 8005f1e:	2001      	movs	r0, #1
 8005f20:	e7f9      	b.n	8005f16 <__mcmp+0x2a>
	...

08005f24 <__mdiff>:
 8005f24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f28:	4689      	mov	r9, r1
 8005f2a:	4606      	mov	r6, r0
 8005f2c:	4611      	mov	r1, r2
 8005f2e:	4648      	mov	r0, r9
 8005f30:	4614      	mov	r4, r2
 8005f32:	f7ff ffdb 	bl	8005eec <__mcmp>
 8005f36:	1e05      	subs	r5, r0, #0
 8005f38:	d112      	bne.n	8005f60 <__mdiff+0x3c>
 8005f3a:	4629      	mov	r1, r5
 8005f3c:	4630      	mov	r0, r6
 8005f3e:	f7ff fd5b 	bl	80059f8 <_Balloc>
 8005f42:	4602      	mov	r2, r0
 8005f44:	b928      	cbnz	r0, 8005f52 <__mdiff+0x2e>
 8005f46:	4b3f      	ldr	r3, [pc, #252]	@ (8006044 <__mdiff+0x120>)
 8005f48:	f240 2137 	movw	r1, #567	@ 0x237
 8005f4c:	483e      	ldr	r0, [pc, #248]	@ (8006048 <__mdiff+0x124>)
 8005f4e:	f000 fbf9 	bl	8006744 <__assert_func>
 8005f52:	2301      	movs	r3, #1
 8005f54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005f58:	4610      	mov	r0, r2
 8005f5a:	b003      	add	sp, #12
 8005f5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f60:	bfbc      	itt	lt
 8005f62:	464b      	movlt	r3, r9
 8005f64:	46a1      	movlt	r9, r4
 8005f66:	4630      	mov	r0, r6
 8005f68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005f6c:	bfba      	itte	lt
 8005f6e:	461c      	movlt	r4, r3
 8005f70:	2501      	movlt	r5, #1
 8005f72:	2500      	movge	r5, #0
 8005f74:	f7ff fd40 	bl	80059f8 <_Balloc>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	b918      	cbnz	r0, 8005f84 <__mdiff+0x60>
 8005f7c:	4b31      	ldr	r3, [pc, #196]	@ (8006044 <__mdiff+0x120>)
 8005f7e:	f240 2145 	movw	r1, #581	@ 0x245
 8005f82:	e7e3      	b.n	8005f4c <__mdiff+0x28>
 8005f84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005f88:	6926      	ldr	r6, [r4, #16]
 8005f8a:	60c5      	str	r5, [r0, #12]
 8005f8c:	f109 0310 	add.w	r3, r9, #16
 8005f90:	f109 0514 	add.w	r5, r9, #20
 8005f94:	f104 0e14 	add.w	lr, r4, #20
 8005f98:	f100 0b14 	add.w	fp, r0, #20
 8005f9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005fa0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005fa4:	9301      	str	r3, [sp, #4]
 8005fa6:	46d9      	mov	r9, fp
 8005fa8:	f04f 0c00 	mov.w	ip, #0
 8005fac:	9b01      	ldr	r3, [sp, #4]
 8005fae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005fb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005fb6:	9301      	str	r3, [sp, #4]
 8005fb8:	fa1f f38a 	uxth.w	r3, sl
 8005fbc:	4619      	mov	r1, r3
 8005fbe:	b283      	uxth	r3, r0
 8005fc0:	1acb      	subs	r3, r1, r3
 8005fc2:	0c00      	lsrs	r0, r0, #16
 8005fc4:	4463      	add	r3, ip
 8005fc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005fca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005fce:	b29b      	uxth	r3, r3
 8005fd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005fd4:	4576      	cmp	r6, lr
 8005fd6:	f849 3b04 	str.w	r3, [r9], #4
 8005fda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005fde:	d8e5      	bhi.n	8005fac <__mdiff+0x88>
 8005fe0:	1b33      	subs	r3, r6, r4
 8005fe2:	3b15      	subs	r3, #21
 8005fe4:	f023 0303 	bic.w	r3, r3, #3
 8005fe8:	3415      	adds	r4, #21
 8005fea:	3304      	adds	r3, #4
 8005fec:	42a6      	cmp	r6, r4
 8005fee:	bf38      	it	cc
 8005ff0:	2304      	movcc	r3, #4
 8005ff2:	441d      	add	r5, r3
 8005ff4:	445b      	add	r3, fp
 8005ff6:	461e      	mov	r6, r3
 8005ff8:	462c      	mov	r4, r5
 8005ffa:	4544      	cmp	r4, r8
 8005ffc:	d30e      	bcc.n	800601c <__mdiff+0xf8>
 8005ffe:	f108 0103 	add.w	r1, r8, #3
 8006002:	1b49      	subs	r1, r1, r5
 8006004:	f021 0103 	bic.w	r1, r1, #3
 8006008:	3d03      	subs	r5, #3
 800600a:	45a8      	cmp	r8, r5
 800600c:	bf38      	it	cc
 800600e:	2100      	movcc	r1, #0
 8006010:	440b      	add	r3, r1
 8006012:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006016:	b191      	cbz	r1, 800603e <__mdiff+0x11a>
 8006018:	6117      	str	r7, [r2, #16]
 800601a:	e79d      	b.n	8005f58 <__mdiff+0x34>
 800601c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006020:	46e6      	mov	lr, ip
 8006022:	0c08      	lsrs	r0, r1, #16
 8006024:	fa1c fc81 	uxtah	ip, ip, r1
 8006028:	4471      	add	r1, lr
 800602a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800602e:	b289      	uxth	r1, r1
 8006030:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006034:	f846 1b04 	str.w	r1, [r6], #4
 8006038:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800603c:	e7dd      	b.n	8005ffa <__mdiff+0xd6>
 800603e:	3f01      	subs	r7, #1
 8006040:	e7e7      	b.n	8006012 <__mdiff+0xee>
 8006042:	bf00      	nop
 8006044:	0800755c 	.word	0x0800755c
 8006048:	0800756d 	.word	0x0800756d

0800604c <__d2b>:
 800604c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006050:	460f      	mov	r7, r1
 8006052:	2101      	movs	r1, #1
 8006054:	ec59 8b10 	vmov	r8, r9, d0
 8006058:	4616      	mov	r6, r2
 800605a:	f7ff fccd 	bl	80059f8 <_Balloc>
 800605e:	4604      	mov	r4, r0
 8006060:	b930      	cbnz	r0, 8006070 <__d2b+0x24>
 8006062:	4602      	mov	r2, r0
 8006064:	4b23      	ldr	r3, [pc, #140]	@ (80060f4 <__d2b+0xa8>)
 8006066:	4824      	ldr	r0, [pc, #144]	@ (80060f8 <__d2b+0xac>)
 8006068:	f240 310f 	movw	r1, #783	@ 0x30f
 800606c:	f000 fb6a 	bl	8006744 <__assert_func>
 8006070:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006074:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006078:	b10d      	cbz	r5, 800607e <__d2b+0x32>
 800607a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800607e:	9301      	str	r3, [sp, #4]
 8006080:	f1b8 0300 	subs.w	r3, r8, #0
 8006084:	d023      	beq.n	80060ce <__d2b+0x82>
 8006086:	4668      	mov	r0, sp
 8006088:	9300      	str	r3, [sp, #0]
 800608a:	f7ff fd7c 	bl	8005b86 <__lo0bits>
 800608e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006092:	b1d0      	cbz	r0, 80060ca <__d2b+0x7e>
 8006094:	f1c0 0320 	rsb	r3, r0, #32
 8006098:	fa02 f303 	lsl.w	r3, r2, r3
 800609c:	430b      	orrs	r3, r1
 800609e:	40c2      	lsrs	r2, r0
 80060a0:	6163      	str	r3, [r4, #20]
 80060a2:	9201      	str	r2, [sp, #4]
 80060a4:	9b01      	ldr	r3, [sp, #4]
 80060a6:	61a3      	str	r3, [r4, #24]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	bf0c      	ite	eq
 80060ac:	2201      	moveq	r2, #1
 80060ae:	2202      	movne	r2, #2
 80060b0:	6122      	str	r2, [r4, #16]
 80060b2:	b1a5      	cbz	r5, 80060de <__d2b+0x92>
 80060b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80060b8:	4405      	add	r5, r0
 80060ba:	603d      	str	r5, [r7, #0]
 80060bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80060c0:	6030      	str	r0, [r6, #0]
 80060c2:	4620      	mov	r0, r4
 80060c4:	b003      	add	sp, #12
 80060c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80060ca:	6161      	str	r1, [r4, #20]
 80060cc:	e7ea      	b.n	80060a4 <__d2b+0x58>
 80060ce:	a801      	add	r0, sp, #4
 80060d0:	f7ff fd59 	bl	8005b86 <__lo0bits>
 80060d4:	9b01      	ldr	r3, [sp, #4]
 80060d6:	6163      	str	r3, [r4, #20]
 80060d8:	3020      	adds	r0, #32
 80060da:	2201      	movs	r2, #1
 80060dc:	e7e8      	b.n	80060b0 <__d2b+0x64>
 80060de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80060e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80060e6:	6038      	str	r0, [r7, #0]
 80060e8:	6918      	ldr	r0, [r3, #16]
 80060ea:	f7ff fd2d 	bl	8005b48 <__hi0bits>
 80060ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80060f2:	e7e5      	b.n	80060c0 <__d2b+0x74>
 80060f4:	0800755c 	.word	0x0800755c
 80060f8:	0800756d 	.word	0x0800756d

080060fc <__sfputc_r>:
 80060fc:	6893      	ldr	r3, [r2, #8]
 80060fe:	3b01      	subs	r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	b410      	push	{r4}
 8006104:	6093      	str	r3, [r2, #8]
 8006106:	da08      	bge.n	800611a <__sfputc_r+0x1e>
 8006108:	6994      	ldr	r4, [r2, #24]
 800610a:	42a3      	cmp	r3, r4
 800610c:	db01      	blt.n	8006112 <__sfputc_r+0x16>
 800610e:	290a      	cmp	r1, #10
 8006110:	d103      	bne.n	800611a <__sfputc_r+0x1e>
 8006112:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006116:	f000 ba41 	b.w	800659c <__swbuf_r>
 800611a:	6813      	ldr	r3, [r2, #0]
 800611c:	1c58      	adds	r0, r3, #1
 800611e:	6010      	str	r0, [r2, #0]
 8006120:	7019      	strb	r1, [r3, #0]
 8006122:	4608      	mov	r0, r1
 8006124:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006128:	4770      	bx	lr

0800612a <__sfputs_r>:
 800612a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800612c:	4606      	mov	r6, r0
 800612e:	460f      	mov	r7, r1
 8006130:	4614      	mov	r4, r2
 8006132:	18d5      	adds	r5, r2, r3
 8006134:	42ac      	cmp	r4, r5
 8006136:	d101      	bne.n	800613c <__sfputs_r+0x12>
 8006138:	2000      	movs	r0, #0
 800613a:	e007      	b.n	800614c <__sfputs_r+0x22>
 800613c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006140:	463a      	mov	r2, r7
 8006142:	4630      	mov	r0, r6
 8006144:	f7ff ffda 	bl	80060fc <__sfputc_r>
 8006148:	1c43      	adds	r3, r0, #1
 800614a:	d1f3      	bne.n	8006134 <__sfputs_r+0xa>
 800614c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006150 <_vfiprintf_r>:
 8006150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006154:	460d      	mov	r5, r1
 8006156:	b09d      	sub	sp, #116	@ 0x74
 8006158:	4614      	mov	r4, r2
 800615a:	4698      	mov	r8, r3
 800615c:	4606      	mov	r6, r0
 800615e:	b118      	cbz	r0, 8006168 <_vfiprintf_r+0x18>
 8006160:	6a03      	ldr	r3, [r0, #32]
 8006162:	b90b      	cbnz	r3, 8006168 <_vfiprintf_r+0x18>
 8006164:	f7fe fb3c 	bl	80047e0 <__sinit>
 8006168:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800616a:	07d9      	lsls	r1, r3, #31
 800616c:	d405      	bmi.n	800617a <_vfiprintf_r+0x2a>
 800616e:	89ab      	ldrh	r3, [r5, #12]
 8006170:	059a      	lsls	r2, r3, #22
 8006172:	d402      	bmi.n	800617a <_vfiprintf_r+0x2a>
 8006174:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006176:	f7fe fcf0 	bl	8004b5a <__retarget_lock_acquire_recursive>
 800617a:	89ab      	ldrh	r3, [r5, #12]
 800617c:	071b      	lsls	r3, r3, #28
 800617e:	d501      	bpl.n	8006184 <_vfiprintf_r+0x34>
 8006180:	692b      	ldr	r3, [r5, #16]
 8006182:	b99b      	cbnz	r3, 80061ac <_vfiprintf_r+0x5c>
 8006184:	4629      	mov	r1, r5
 8006186:	4630      	mov	r0, r6
 8006188:	f000 fa46 	bl	8006618 <__swsetup_r>
 800618c:	b170      	cbz	r0, 80061ac <_vfiprintf_r+0x5c>
 800618e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006190:	07dc      	lsls	r4, r3, #31
 8006192:	d504      	bpl.n	800619e <_vfiprintf_r+0x4e>
 8006194:	f04f 30ff 	mov.w	r0, #4294967295
 8006198:	b01d      	add	sp, #116	@ 0x74
 800619a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800619e:	89ab      	ldrh	r3, [r5, #12]
 80061a0:	0598      	lsls	r0, r3, #22
 80061a2:	d4f7      	bmi.n	8006194 <_vfiprintf_r+0x44>
 80061a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061a6:	f7fe fcd9 	bl	8004b5c <__retarget_lock_release_recursive>
 80061aa:	e7f3      	b.n	8006194 <_vfiprintf_r+0x44>
 80061ac:	2300      	movs	r3, #0
 80061ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80061b0:	2320      	movs	r3, #32
 80061b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80061ba:	2330      	movs	r3, #48	@ 0x30
 80061bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800636c <_vfiprintf_r+0x21c>
 80061c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80061c4:	f04f 0901 	mov.w	r9, #1
 80061c8:	4623      	mov	r3, r4
 80061ca:	469a      	mov	sl, r3
 80061cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061d0:	b10a      	cbz	r2, 80061d6 <_vfiprintf_r+0x86>
 80061d2:	2a25      	cmp	r2, #37	@ 0x25
 80061d4:	d1f9      	bne.n	80061ca <_vfiprintf_r+0x7a>
 80061d6:	ebba 0b04 	subs.w	fp, sl, r4
 80061da:	d00b      	beq.n	80061f4 <_vfiprintf_r+0xa4>
 80061dc:	465b      	mov	r3, fp
 80061de:	4622      	mov	r2, r4
 80061e0:	4629      	mov	r1, r5
 80061e2:	4630      	mov	r0, r6
 80061e4:	f7ff ffa1 	bl	800612a <__sfputs_r>
 80061e8:	3001      	adds	r0, #1
 80061ea:	f000 80a7 	beq.w	800633c <_vfiprintf_r+0x1ec>
 80061ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80061f0:	445a      	add	r2, fp
 80061f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80061f4:	f89a 3000 	ldrb.w	r3, [sl]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	f000 809f 	beq.w	800633c <_vfiprintf_r+0x1ec>
 80061fe:	2300      	movs	r3, #0
 8006200:	f04f 32ff 	mov.w	r2, #4294967295
 8006204:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006208:	f10a 0a01 	add.w	sl, sl, #1
 800620c:	9304      	str	r3, [sp, #16]
 800620e:	9307      	str	r3, [sp, #28]
 8006210:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006214:	931a      	str	r3, [sp, #104]	@ 0x68
 8006216:	4654      	mov	r4, sl
 8006218:	2205      	movs	r2, #5
 800621a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800621e:	4853      	ldr	r0, [pc, #332]	@ (800636c <_vfiprintf_r+0x21c>)
 8006220:	f7f9 ffde 	bl	80001e0 <memchr>
 8006224:	9a04      	ldr	r2, [sp, #16]
 8006226:	b9d8      	cbnz	r0, 8006260 <_vfiprintf_r+0x110>
 8006228:	06d1      	lsls	r1, r2, #27
 800622a:	bf44      	itt	mi
 800622c:	2320      	movmi	r3, #32
 800622e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006232:	0713      	lsls	r3, r2, #28
 8006234:	bf44      	itt	mi
 8006236:	232b      	movmi	r3, #43	@ 0x2b
 8006238:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800623c:	f89a 3000 	ldrb.w	r3, [sl]
 8006240:	2b2a      	cmp	r3, #42	@ 0x2a
 8006242:	d015      	beq.n	8006270 <_vfiprintf_r+0x120>
 8006244:	9a07      	ldr	r2, [sp, #28]
 8006246:	4654      	mov	r4, sl
 8006248:	2000      	movs	r0, #0
 800624a:	f04f 0c0a 	mov.w	ip, #10
 800624e:	4621      	mov	r1, r4
 8006250:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006254:	3b30      	subs	r3, #48	@ 0x30
 8006256:	2b09      	cmp	r3, #9
 8006258:	d94b      	bls.n	80062f2 <_vfiprintf_r+0x1a2>
 800625a:	b1b0      	cbz	r0, 800628a <_vfiprintf_r+0x13a>
 800625c:	9207      	str	r2, [sp, #28]
 800625e:	e014      	b.n	800628a <_vfiprintf_r+0x13a>
 8006260:	eba0 0308 	sub.w	r3, r0, r8
 8006264:	fa09 f303 	lsl.w	r3, r9, r3
 8006268:	4313      	orrs	r3, r2
 800626a:	9304      	str	r3, [sp, #16]
 800626c:	46a2      	mov	sl, r4
 800626e:	e7d2      	b.n	8006216 <_vfiprintf_r+0xc6>
 8006270:	9b03      	ldr	r3, [sp, #12]
 8006272:	1d19      	adds	r1, r3, #4
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	9103      	str	r1, [sp, #12]
 8006278:	2b00      	cmp	r3, #0
 800627a:	bfbb      	ittet	lt
 800627c:	425b      	neglt	r3, r3
 800627e:	f042 0202 	orrlt.w	r2, r2, #2
 8006282:	9307      	strge	r3, [sp, #28]
 8006284:	9307      	strlt	r3, [sp, #28]
 8006286:	bfb8      	it	lt
 8006288:	9204      	strlt	r2, [sp, #16]
 800628a:	7823      	ldrb	r3, [r4, #0]
 800628c:	2b2e      	cmp	r3, #46	@ 0x2e
 800628e:	d10a      	bne.n	80062a6 <_vfiprintf_r+0x156>
 8006290:	7863      	ldrb	r3, [r4, #1]
 8006292:	2b2a      	cmp	r3, #42	@ 0x2a
 8006294:	d132      	bne.n	80062fc <_vfiprintf_r+0x1ac>
 8006296:	9b03      	ldr	r3, [sp, #12]
 8006298:	1d1a      	adds	r2, r3, #4
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	9203      	str	r2, [sp, #12]
 800629e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80062a2:	3402      	adds	r4, #2
 80062a4:	9305      	str	r3, [sp, #20]
 80062a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800637c <_vfiprintf_r+0x22c>
 80062aa:	7821      	ldrb	r1, [r4, #0]
 80062ac:	2203      	movs	r2, #3
 80062ae:	4650      	mov	r0, sl
 80062b0:	f7f9 ff96 	bl	80001e0 <memchr>
 80062b4:	b138      	cbz	r0, 80062c6 <_vfiprintf_r+0x176>
 80062b6:	9b04      	ldr	r3, [sp, #16]
 80062b8:	eba0 000a 	sub.w	r0, r0, sl
 80062bc:	2240      	movs	r2, #64	@ 0x40
 80062be:	4082      	lsls	r2, r0
 80062c0:	4313      	orrs	r3, r2
 80062c2:	3401      	adds	r4, #1
 80062c4:	9304      	str	r3, [sp, #16]
 80062c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062ca:	4829      	ldr	r0, [pc, #164]	@ (8006370 <_vfiprintf_r+0x220>)
 80062cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062d0:	2206      	movs	r2, #6
 80062d2:	f7f9 ff85 	bl	80001e0 <memchr>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	d03f      	beq.n	800635a <_vfiprintf_r+0x20a>
 80062da:	4b26      	ldr	r3, [pc, #152]	@ (8006374 <_vfiprintf_r+0x224>)
 80062dc:	bb1b      	cbnz	r3, 8006326 <_vfiprintf_r+0x1d6>
 80062de:	9b03      	ldr	r3, [sp, #12]
 80062e0:	3307      	adds	r3, #7
 80062e2:	f023 0307 	bic.w	r3, r3, #7
 80062e6:	3308      	adds	r3, #8
 80062e8:	9303      	str	r3, [sp, #12]
 80062ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ec:	443b      	add	r3, r7
 80062ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80062f0:	e76a      	b.n	80061c8 <_vfiprintf_r+0x78>
 80062f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80062f6:	460c      	mov	r4, r1
 80062f8:	2001      	movs	r0, #1
 80062fa:	e7a8      	b.n	800624e <_vfiprintf_r+0xfe>
 80062fc:	2300      	movs	r3, #0
 80062fe:	3401      	adds	r4, #1
 8006300:	9305      	str	r3, [sp, #20]
 8006302:	4619      	mov	r1, r3
 8006304:	f04f 0c0a 	mov.w	ip, #10
 8006308:	4620      	mov	r0, r4
 800630a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800630e:	3a30      	subs	r2, #48	@ 0x30
 8006310:	2a09      	cmp	r2, #9
 8006312:	d903      	bls.n	800631c <_vfiprintf_r+0x1cc>
 8006314:	2b00      	cmp	r3, #0
 8006316:	d0c6      	beq.n	80062a6 <_vfiprintf_r+0x156>
 8006318:	9105      	str	r1, [sp, #20]
 800631a:	e7c4      	b.n	80062a6 <_vfiprintf_r+0x156>
 800631c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006320:	4604      	mov	r4, r0
 8006322:	2301      	movs	r3, #1
 8006324:	e7f0      	b.n	8006308 <_vfiprintf_r+0x1b8>
 8006326:	ab03      	add	r3, sp, #12
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	462a      	mov	r2, r5
 800632c:	4b12      	ldr	r3, [pc, #72]	@ (8006378 <_vfiprintf_r+0x228>)
 800632e:	a904      	add	r1, sp, #16
 8006330:	4630      	mov	r0, r6
 8006332:	f7fd fe11 	bl	8003f58 <_printf_float>
 8006336:	4607      	mov	r7, r0
 8006338:	1c78      	adds	r0, r7, #1
 800633a:	d1d6      	bne.n	80062ea <_vfiprintf_r+0x19a>
 800633c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800633e:	07d9      	lsls	r1, r3, #31
 8006340:	d405      	bmi.n	800634e <_vfiprintf_r+0x1fe>
 8006342:	89ab      	ldrh	r3, [r5, #12]
 8006344:	059a      	lsls	r2, r3, #22
 8006346:	d402      	bmi.n	800634e <_vfiprintf_r+0x1fe>
 8006348:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800634a:	f7fe fc07 	bl	8004b5c <__retarget_lock_release_recursive>
 800634e:	89ab      	ldrh	r3, [r5, #12]
 8006350:	065b      	lsls	r3, r3, #25
 8006352:	f53f af1f 	bmi.w	8006194 <_vfiprintf_r+0x44>
 8006356:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006358:	e71e      	b.n	8006198 <_vfiprintf_r+0x48>
 800635a:	ab03      	add	r3, sp, #12
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	462a      	mov	r2, r5
 8006360:	4b05      	ldr	r3, [pc, #20]	@ (8006378 <_vfiprintf_r+0x228>)
 8006362:	a904      	add	r1, sp, #16
 8006364:	4630      	mov	r0, r6
 8006366:	f7fe f88f 	bl	8004488 <_printf_i>
 800636a:	e7e4      	b.n	8006336 <_vfiprintf_r+0x1e6>
 800636c:	080076c8 	.word	0x080076c8
 8006370:	080076d2 	.word	0x080076d2
 8006374:	08003f59 	.word	0x08003f59
 8006378:	0800612b 	.word	0x0800612b
 800637c:	080076ce 	.word	0x080076ce

08006380 <__sflush_r>:
 8006380:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006388:	0716      	lsls	r6, r2, #28
 800638a:	4605      	mov	r5, r0
 800638c:	460c      	mov	r4, r1
 800638e:	d454      	bmi.n	800643a <__sflush_r+0xba>
 8006390:	684b      	ldr	r3, [r1, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	dc02      	bgt.n	800639c <__sflush_r+0x1c>
 8006396:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006398:	2b00      	cmp	r3, #0
 800639a:	dd48      	ble.n	800642e <__sflush_r+0xae>
 800639c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800639e:	2e00      	cmp	r6, #0
 80063a0:	d045      	beq.n	800642e <__sflush_r+0xae>
 80063a2:	2300      	movs	r3, #0
 80063a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80063a8:	682f      	ldr	r7, [r5, #0]
 80063aa:	6a21      	ldr	r1, [r4, #32]
 80063ac:	602b      	str	r3, [r5, #0]
 80063ae:	d030      	beq.n	8006412 <__sflush_r+0x92>
 80063b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80063b2:	89a3      	ldrh	r3, [r4, #12]
 80063b4:	0759      	lsls	r1, r3, #29
 80063b6:	d505      	bpl.n	80063c4 <__sflush_r+0x44>
 80063b8:	6863      	ldr	r3, [r4, #4]
 80063ba:	1ad2      	subs	r2, r2, r3
 80063bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80063be:	b10b      	cbz	r3, 80063c4 <__sflush_r+0x44>
 80063c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80063c2:	1ad2      	subs	r2, r2, r3
 80063c4:	2300      	movs	r3, #0
 80063c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80063c8:	6a21      	ldr	r1, [r4, #32]
 80063ca:	4628      	mov	r0, r5
 80063cc:	47b0      	blx	r6
 80063ce:	1c43      	adds	r3, r0, #1
 80063d0:	89a3      	ldrh	r3, [r4, #12]
 80063d2:	d106      	bne.n	80063e2 <__sflush_r+0x62>
 80063d4:	6829      	ldr	r1, [r5, #0]
 80063d6:	291d      	cmp	r1, #29
 80063d8:	d82b      	bhi.n	8006432 <__sflush_r+0xb2>
 80063da:	4a2a      	ldr	r2, [pc, #168]	@ (8006484 <__sflush_r+0x104>)
 80063dc:	410a      	asrs	r2, r1
 80063de:	07d6      	lsls	r6, r2, #31
 80063e0:	d427      	bmi.n	8006432 <__sflush_r+0xb2>
 80063e2:	2200      	movs	r2, #0
 80063e4:	6062      	str	r2, [r4, #4]
 80063e6:	04d9      	lsls	r1, r3, #19
 80063e8:	6922      	ldr	r2, [r4, #16]
 80063ea:	6022      	str	r2, [r4, #0]
 80063ec:	d504      	bpl.n	80063f8 <__sflush_r+0x78>
 80063ee:	1c42      	adds	r2, r0, #1
 80063f0:	d101      	bne.n	80063f6 <__sflush_r+0x76>
 80063f2:	682b      	ldr	r3, [r5, #0]
 80063f4:	b903      	cbnz	r3, 80063f8 <__sflush_r+0x78>
 80063f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80063f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063fa:	602f      	str	r7, [r5, #0]
 80063fc:	b1b9      	cbz	r1, 800642e <__sflush_r+0xae>
 80063fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006402:	4299      	cmp	r1, r3
 8006404:	d002      	beq.n	800640c <__sflush_r+0x8c>
 8006406:	4628      	mov	r0, r5
 8006408:	f7ff f9f6 	bl	80057f8 <_free_r>
 800640c:	2300      	movs	r3, #0
 800640e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006410:	e00d      	b.n	800642e <__sflush_r+0xae>
 8006412:	2301      	movs	r3, #1
 8006414:	4628      	mov	r0, r5
 8006416:	47b0      	blx	r6
 8006418:	4602      	mov	r2, r0
 800641a:	1c50      	adds	r0, r2, #1
 800641c:	d1c9      	bne.n	80063b2 <__sflush_r+0x32>
 800641e:	682b      	ldr	r3, [r5, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d0c6      	beq.n	80063b2 <__sflush_r+0x32>
 8006424:	2b1d      	cmp	r3, #29
 8006426:	d001      	beq.n	800642c <__sflush_r+0xac>
 8006428:	2b16      	cmp	r3, #22
 800642a:	d11e      	bne.n	800646a <__sflush_r+0xea>
 800642c:	602f      	str	r7, [r5, #0]
 800642e:	2000      	movs	r0, #0
 8006430:	e022      	b.n	8006478 <__sflush_r+0xf8>
 8006432:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006436:	b21b      	sxth	r3, r3
 8006438:	e01b      	b.n	8006472 <__sflush_r+0xf2>
 800643a:	690f      	ldr	r7, [r1, #16]
 800643c:	2f00      	cmp	r7, #0
 800643e:	d0f6      	beq.n	800642e <__sflush_r+0xae>
 8006440:	0793      	lsls	r3, r2, #30
 8006442:	680e      	ldr	r6, [r1, #0]
 8006444:	bf08      	it	eq
 8006446:	694b      	ldreq	r3, [r1, #20]
 8006448:	600f      	str	r7, [r1, #0]
 800644a:	bf18      	it	ne
 800644c:	2300      	movne	r3, #0
 800644e:	eba6 0807 	sub.w	r8, r6, r7
 8006452:	608b      	str	r3, [r1, #8]
 8006454:	f1b8 0f00 	cmp.w	r8, #0
 8006458:	dde9      	ble.n	800642e <__sflush_r+0xae>
 800645a:	6a21      	ldr	r1, [r4, #32]
 800645c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800645e:	4643      	mov	r3, r8
 8006460:	463a      	mov	r2, r7
 8006462:	4628      	mov	r0, r5
 8006464:	47b0      	blx	r6
 8006466:	2800      	cmp	r0, #0
 8006468:	dc08      	bgt.n	800647c <__sflush_r+0xfc>
 800646a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800646e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006472:	81a3      	strh	r3, [r4, #12]
 8006474:	f04f 30ff 	mov.w	r0, #4294967295
 8006478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800647c:	4407      	add	r7, r0
 800647e:	eba8 0800 	sub.w	r8, r8, r0
 8006482:	e7e7      	b.n	8006454 <__sflush_r+0xd4>
 8006484:	dfbffffe 	.word	0xdfbffffe

08006488 <_fflush_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	690b      	ldr	r3, [r1, #16]
 800648c:	4605      	mov	r5, r0
 800648e:	460c      	mov	r4, r1
 8006490:	b913      	cbnz	r3, 8006498 <_fflush_r+0x10>
 8006492:	2500      	movs	r5, #0
 8006494:	4628      	mov	r0, r5
 8006496:	bd38      	pop	{r3, r4, r5, pc}
 8006498:	b118      	cbz	r0, 80064a2 <_fflush_r+0x1a>
 800649a:	6a03      	ldr	r3, [r0, #32]
 800649c:	b90b      	cbnz	r3, 80064a2 <_fflush_r+0x1a>
 800649e:	f7fe f99f 	bl	80047e0 <__sinit>
 80064a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d0f3      	beq.n	8006492 <_fflush_r+0xa>
 80064aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80064ac:	07d0      	lsls	r0, r2, #31
 80064ae:	d404      	bmi.n	80064ba <_fflush_r+0x32>
 80064b0:	0599      	lsls	r1, r3, #22
 80064b2:	d402      	bmi.n	80064ba <_fflush_r+0x32>
 80064b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80064b6:	f7fe fb50 	bl	8004b5a <__retarget_lock_acquire_recursive>
 80064ba:	4628      	mov	r0, r5
 80064bc:	4621      	mov	r1, r4
 80064be:	f7ff ff5f 	bl	8006380 <__sflush_r>
 80064c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80064c4:	07da      	lsls	r2, r3, #31
 80064c6:	4605      	mov	r5, r0
 80064c8:	d4e4      	bmi.n	8006494 <_fflush_r+0xc>
 80064ca:	89a3      	ldrh	r3, [r4, #12]
 80064cc:	059b      	lsls	r3, r3, #22
 80064ce:	d4e1      	bmi.n	8006494 <_fflush_r+0xc>
 80064d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80064d2:	f7fe fb43 	bl	8004b5c <__retarget_lock_release_recursive>
 80064d6:	e7dd      	b.n	8006494 <_fflush_r+0xc>

080064d8 <__swhatbuf_r>:
 80064d8:	b570      	push	{r4, r5, r6, lr}
 80064da:	460c      	mov	r4, r1
 80064dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064e0:	2900      	cmp	r1, #0
 80064e2:	b096      	sub	sp, #88	@ 0x58
 80064e4:	4615      	mov	r5, r2
 80064e6:	461e      	mov	r6, r3
 80064e8:	da0d      	bge.n	8006506 <__swhatbuf_r+0x2e>
 80064ea:	89a3      	ldrh	r3, [r4, #12]
 80064ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80064f0:	f04f 0100 	mov.w	r1, #0
 80064f4:	bf14      	ite	ne
 80064f6:	2340      	movne	r3, #64	@ 0x40
 80064f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80064fc:	2000      	movs	r0, #0
 80064fe:	6031      	str	r1, [r6, #0]
 8006500:	602b      	str	r3, [r5, #0]
 8006502:	b016      	add	sp, #88	@ 0x58
 8006504:	bd70      	pop	{r4, r5, r6, pc}
 8006506:	466a      	mov	r2, sp
 8006508:	f000 f8dc 	bl	80066c4 <_fstat_r>
 800650c:	2800      	cmp	r0, #0
 800650e:	dbec      	blt.n	80064ea <__swhatbuf_r+0x12>
 8006510:	9901      	ldr	r1, [sp, #4]
 8006512:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006516:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800651a:	4259      	negs	r1, r3
 800651c:	4159      	adcs	r1, r3
 800651e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006522:	e7eb      	b.n	80064fc <__swhatbuf_r+0x24>

08006524 <__smakebuf_r>:
 8006524:	898b      	ldrh	r3, [r1, #12]
 8006526:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006528:	079d      	lsls	r5, r3, #30
 800652a:	4606      	mov	r6, r0
 800652c:	460c      	mov	r4, r1
 800652e:	d507      	bpl.n	8006540 <__smakebuf_r+0x1c>
 8006530:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006534:	6023      	str	r3, [r4, #0]
 8006536:	6123      	str	r3, [r4, #16]
 8006538:	2301      	movs	r3, #1
 800653a:	6163      	str	r3, [r4, #20]
 800653c:	b003      	add	sp, #12
 800653e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006540:	ab01      	add	r3, sp, #4
 8006542:	466a      	mov	r2, sp
 8006544:	f7ff ffc8 	bl	80064d8 <__swhatbuf_r>
 8006548:	9f00      	ldr	r7, [sp, #0]
 800654a:	4605      	mov	r5, r0
 800654c:	4639      	mov	r1, r7
 800654e:	4630      	mov	r0, r6
 8006550:	f7ff f9c6 	bl	80058e0 <_malloc_r>
 8006554:	b948      	cbnz	r0, 800656a <__smakebuf_r+0x46>
 8006556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800655a:	059a      	lsls	r2, r3, #22
 800655c:	d4ee      	bmi.n	800653c <__smakebuf_r+0x18>
 800655e:	f023 0303 	bic.w	r3, r3, #3
 8006562:	f043 0302 	orr.w	r3, r3, #2
 8006566:	81a3      	strh	r3, [r4, #12]
 8006568:	e7e2      	b.n	8006530 <__smakebuf_r+0xc>
 800656a:	89a3      	ldrh	r3, [r4, #12]
 800656c:	6020      	str	r0, [r4, #0]
 800656e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006572:	81a3      	strh	r3, [r4, #12]
 8006574:	9b01      	ldr	r3, [sp, #4]
 8006576:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800657a:	b15b      	cbz	r3, 8006594 <__smakebuf_r+0x70>
 800657c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006580:	4630      	mov	r0, r6
 8006582:	f000 f8b1 	bl	80066e8 <_isatty_r>
 8006586:	b128      	cbz	r0, 8006594 <__smakebuf_r+0x70>
 8006588:	89a3      	ldrh	r3, [r4, #12]
 800658a:	f023 0303 	bic.w	r3, r3, #3
 800658e:	f043 0301 	orr.w	r3, r3, #1
 8006592:	81a3      	strh	r3, [r4, #12]
 8006594:	89a3      	ldrh	r3, [r4, #12]
 8006596:	431d      	orrs	r5, r3
 8006598:	81a5      	strh	r5, [r4, #12]
 800659a:	e7cf      	b.n	800653c <__smakebuf_r+0x18>

0800659c <__swbuf_r>:
 800659c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800659e:	460e      	mov	r6, r1
 80065a0:	4614      	mov	r4, r2
 80065a2:	4605      	mov	r5, r0
 80065a4:	b118      	cbz	r0, 80065ae <__swbuf_r+0x12>
 80065a6:	6a03      	ldr	r3, [r0, #32]
 80065a8:	b90b      	cbnz	r3, 80065ae <__swbuf_r+0x12>
 80065aa:	f7fe f919 	bl	80047e0 <__sinit>
 80065ae:	69a3      	ldr	r3, [r4, #24]
 80065b0:	60a3      	str	r3, [r4, #8]
 80065b2:	89a3      	ldrh	r3, [r4, #12]
 80065b4:	071a      	lsls	r2, r3, #28
 80065b6:	d501      	bpl.n	80065bc <__swbuf_r+0x20>
 80065b8:	6923      	ldr	r3, [r4, #16]
 80065ba:	b943      	cbnz	r3, 80065ce <__swbuf_r+0x32>
 80065bc:	4621      	mov	r1, r4
 80065be:	4628      	mov	r0, r5
 80065c0:	f000 f82a 	bl	8006618 <__swsetup_r>
 80065c4:	b118      	cbz	r0, 80065ce <__swbuf_r+0x32>
 80065c6:	f04f 37ff 	mov.w	r7, #4294967295
 80065ca:	4638      	mov	r0, r7
 80065cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065ce:	6823      	ldr	r3, [r4, #0]
 80065d0:	6922      	ldr	r2, [r4, #16]
 80065d2:	1a98      	subs	r0, r3, r2
 80065d4:	6963      	ldr	r3, [r4, #20]
 80065d6:	b2f6      	uxtb	r6, r6
 80065d8:	4283      	cmp	r3, r0
 80065da:	4637      	mov	r7, r6
 80065dc:	dc05      	bgt.n	80065ea <__swbuf_r+0x4e>
 80065de:	4621      	mov	r1, r4
 80065e0:	4628      	mov	r0, r5
 80065e2:	f7ff ff51 	bl	8006488 <_fflush_r>
 80065e6:	2800      	cmp	r0, #0
 80065e8:	d1ed      	bne.n	80065c6 <__swbuf_r+0x2a>
 80065ea:	68a3      	ldr	r3, [r4, #8]
 80065ec:	3b01      	subs	r3, #1
 80065ee:	60a3      	str	r3, [r4, #8]
 80065f0:	6823      	ldr	r3, [r4, #0]
 80065f2:	1c5a      	adds	r2, r3, #1
 80065f4:	6022      	str	r2, [r4, #0]
 80065f6:	701e      	strb	r6, [r3, #0]
 80065f8:	6962      	ldr	r2, [r4, #20]
 80065fa:	1c43      	adds	r3, r0, #1
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d004      	beq.n	800660a <__swbuf_r+0x6e>
 8006600:	89a3      	ldrh	r3, [r4, #12]
 8006602:	07db      	lsls	r3, r3, #31
 8006604:	d5e1      	bpl.n	80065ca <__swbuf_r+0x2e>
 8006606:	2e0a      	cmp	r6, #10
 8006608:	d1df      	bne.n	80065ca <__swbuf_r+0x2e>
 800660a:	4621      	mov	r1, r4
 800660c:	4628      	mov	r0, r5
 800660e:	f7ff ff3b 	bl	8006488 <_fflush_r>
 8006612:	2800      	cmp	r0, #0
 8006614:	d0d9      	beq.n	80065ca <__swbuf_r+0x2e>
 8006616:	e7d6      	b.n	80065c6 <__swbuf_r+0x2a>

08006618 <__swsetup_r>:
 8006618:	b538      	push	{r3, r4, r5, lr}
 800661a:	4b29      	ldr	r3, [pc, #164]	@ (80066c0 <__swsetup_r+0xa8>)
 800661c:	4605      	mov	r5, r0
 800661e:	6818      	ldr	r0, [r3, #0]
 8006620:	460c      	mov	r4, r1
 8006622:	b118      	cbz	r0, 800662c <__swsetup_r+0x14>
 8006624:	6a03      	ldr	r3, [r0, #32]
 8006626:	b90b      	cbnz	r3, 800662c <__swsetup_r+0x14>
 8006628:	f7fe f8da 	bl	80047e0 <__sinit>
 800662c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006630:	0719      	lsls	r1, r3, #28
 8006632:	d422      	bmi.n	800667a <__swsetup_r+0x62>
 8006634:	06da      	lsls	r2, r3, #27
 8006636:	d407      	bmi.n	8006648 <__swsetup_r+0x30>
 8006638:	2209      	movs	r2, #9
 800663a:	602a      	str	r2, [r5, #0]
 800663c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006640:	81a3      	strh	r3, [r4, #12]
 8006642:	f04f 30ff 	mov.w	r0, #4294967295
 8006646:	e033      	b.n	80066b0 <__swsetup_r+0x98>
 8006648:	0758      	lsls	r0, r3, #29
 800664a:	d512      	bpl.n	8006672 <__swsetup_r+0x5a>
 800664c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800664e:	b141      	cbz	r1, 8006662 <__swsetup_r+0x4a>
 8006650:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006654:	4299      	cmp	r1, r3
 8006656:	d002      	beq.n	800665e <__swsetup_r+0x46>
 8006658:	4628      	mov	r0, r5
 800665a:	f7ff f8cd 	bl	80057f8 <_free_r>
 800665e:	2300      	movs	r3, #0
 8006660:	6363      	str	r3, [r4, #52]	@ 0x34
 8006662:	89a3      	ldrh	r3, [r4, #12]
 8006664:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006668:	81a3      	strh	r3, [r4, #12]
 800666a:	2300      	movs	r3, #0
 800666c:	6063      	str	r3, [r4, #4]
 800666e:	6923      	ldr	r3, [r4, #16]
 8006670:	6023      	str	r3, [r4, #0]
 8006672:	89a3      	ldrh	r3, [r4, #12]
 8006674:	f043 0308 	orr.w	r3, r3, #8
 8006678:	81a3      	strh	r3, [r4, #12]
 800667a:	6923      	ldr	r3, [r4, #16]
 800667c:	b94b      	cbnz	r3, 8006692 <__swsetup_r+0x7a>
 800667e:	89a3      	ldrh	r3, [r4, #12]
 8006680:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006684:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006688:	d003      	beq.n	8006692 <__swsetup_r+0x7a>
 800668a:	4621      	mov	r1, r4
 800668c:	4628      	mov	r0, r5
 800668e:	f7ff ff49 	bl	8006524 <__smakebuf_r>
 8006692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006696:	f013 0201 	ands.w	r2, r3, #1
 800669a:	d00a      	beq.n	80066b2 <__swsetup_r+0x9a>
 800669c:	2200      	movs	r2, #0
 800669e:	60a2      	str	r2, [r4, #8]
 80066a0:	6962      	ldr	r2, [r4, #20]
 80066a2:	4252      	negs	r2, r2
 80066a4:	61a2      	str	r2, [r4, #24]
 80066a6:	6922      	ldr	r2, [r4, #16]
 80066a8:	b942      	cbnz	r2, 80066bc <__swsetup_r+0xa4>
 80066aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80066ae:	d1c5      	bne.n	800663c <__swsetup_r+0x24>
 80066b0:	bd38      	pop	{r3, r4, r5, pc}
 80066b2:	0799      	lsls	r1, r3, #30
 80066b4:	bf58      	it	pl
 80066b6:	6962      	ldrpl	r2, [r4, #20]
 80066b8:	60a2      	str	r2, [r4, #8]
 80066ba:	e7f4      	b.n	80066a6 <__swsetup_r+0x8e>
 80066bc:	2000      	movs	r0, #0
 80066be:	e7f7      	b.n	80066b0 <__swsetup_r+0x98>
 80066c0:	20000018 	.word	0x20000018

080066c4 <_fstat_r>:
 80066c4:	b538      	push	{r3, r4, r5, lr}
 80066c6:	4d07      	ldr	r5, [pc, #28]	@ (80066e4 <_fstat_r+0x20>)
 80066c8:	2300      	movs	r3, #0
 80066ca:	4604      	mov	r4, r0
 80066cc:	4608      	mov	r0, r1
 80066ce:	4611      	mov	r1, r2
 80066d0:	602b      	str	r3, [r5, #0]
 80066d2:	f7fb fb4c 	bl	8001d6e <_fstat>
 80066d6:	1c43      	adds	r3, r0, #1
 80066d8:	d102      	bne.n	80066e0 <_fstat_r+0x1c>
 80066da:	682b      	ldr	r3, [r5, #0]
 80066dc:	b103      	cbz	r3, 80066e0 <_fstat_r+0x1c>
 80066de:	6023      	str	r3, [r4, #0]
 80066e0:	bd38      	pop	{r3, r4, r5, pc}
 80066e2:	bf00      	nop
 80066e4:	20002bcc 	.word	0x20002bcc

080066e8 <_isatty_r>:
 80066e8:	b538      	push	{r3, r4, r5, lr}
 80066ea:	4d06      	ldr	r5, [pc, #24]	@ (8006704 <_isatty_r+0x1c>)
 80066ec:	2300      	movs	r3, #0
 80066ee:	4604      	mov	r4, r0
 80066f0:	4608      	mov	r0, r1
 80066f2:	602b      	str	r3, [r5, #0]
 80066f4:	f7fb fb4b 	bl	8001d8e <_isatty>
 80066f8:	1c43      	adds	r3, r0, #1
 80066fa:	d102      	bne.n	8006702 <_isatty_r+0x1a>
 80066fc:	682b      	ldr	r3, [r5, #0]
 80066fe:	b103      	cbz	r3, 8006702 <_isatty_r+0x1a>
 8006700:	6023      	str	r3, [r4, #0]
 8006702:	bd38      	pop	{r3, r4, r5, pc}
 8006704:	20002bcc 	.word	0x20002bcc

08006708 <_sbrk_r>:
 8006708:	b538      	push	{r3, r4, r5, lr}
 800670a:	4d06      	ldr	r5, [pc, #24]	@ (8006724 <_sbrk_r+0x1c>)
 800670c:	2300      	movs	r3, #0
 800670e:	4604      	mov	r4, r0
 8006710:	4608      	mov	r0, r1
 8006712:	602b      	str	r3, [r5, #0]
 8006714:	f7fb fb54 	bl	8001dc0 <_sbrk>
 8006718:	1c43      	adds	r3, r0, #1
 800671a:	d102      	bne.n	8006722 <_sbrk_r+0x1a>
 800671c:	682b      	ldr	r3, [r5, #0]
 800671e:	b103      	cbz	r3, 8006722 <_sbrk_r+0x1a>
 8006720:	6023      	str	r3, [r4, #0]
 8006722:	bd38      	pop	{r3, r4, r5, pc}
 8006724:	20002bcc 	.word	0x20002bcc

08006728 <memcpy>:
 8006728:	440a      	add	r2, r1
 800672a:	4291      	cmp	r1, r2
 800672c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006730:	d100      	bne.n	8006734 <memcpy+0xc>
 8006732:	4770      	bx	lr
 8006734:	b510      	push	{r4, lr}
 8006736:	f811 4b01 	ldrb.w	r4, [r1], #1
 800673a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800673e:	4291      	cmp	r1, r2
 8006740:	d1f9      	bne.n	8006736 <memcpy+0xe>
 8006742:	bd10      	pop	{r4, pc}

08006744 <__assert_func>:
 8006744:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006746:	4614      	mov	r4, r2
 8006748:	461a      	mov	r2, r3
 800674a:	4b09      	ldr	r3, [pc, #36]	@ (8006770 <__assert_func+0x2c>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4605      	mov	r5, r0
 8006750:	68d8      	ldr	r0, [r3, #12]
 8006752:	b954      	cbnz	r4, 800676a <__assert_func+0x26>
 8006754:	4b07      	ldr	r3, [pc, #28]	@ (8006774 <__assert_func+0x30>)
 8006756:	461c      	mov	r4, r3
 8006758:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800675c:	9100      	str	r1, [sp, #0]
 800675e:	462b      	mov	r3, r5
 8006760:	4905      	ldr	r1, [pc, #20]	@ (8006778 <__assert_func+0x34>)
 8006762:	f000 f841 	bl	80067e8 <fiprintf>
 8006766:	f000 f851 	bl	800680c <abort>
 800676a:	4b04      	ldr	r3, [pc, #16]	@ (800677c <__assert_func+0x38>)
 800676c:	e7f4      	b.n	8006758 <__assert_func+0x14>
 800676e:	bf00      	nop
 8006770:	20000018 	.word	0x20000018
 8006774:	0800771e 	.word	0x0800771e
 8006778:	080076f0 	.word	0x080076f0
 800677c:	080076e3 	.word	0x080076e3

08006780 <_calloc_r>:
 8006780:	b570      	push	{r4, r5, r6, lr}
 8006782:	fba1 5402 	umull	r5, r4, r1, r2
 8006786:	b93c      	cbnz	r4, 8006798 <_calloc_r+0x18>
 8006788:	4629      	mov	r1, r5
 800678a:	f7ff f8a9 	bl	80058e0 <_malloc_r>
 800678e:	4606      	mov	r6, r0
 8006790:	b928      	cbnz	r0, 800679e <_calloc_r+0x1e>
 8006792:	2600      	movs	r6, #0
 8006794:	4630      	mov	r0, r6
 8006796:	bd70      	pop	{r4, r5, r6, pc}
 8006798:	220c      	movs	r2, #12
 800679a:	6002      	str	r2, [r0, #0]
 800679c:	e7f9      	b.n	8006792 <_calloc_r+0x12>
 800679e:	462a      	mov	r2, r5
 80067a0:	4621      	mov	r1, r4
 80067a2:	f7fe f95c 	bl	8004a5e <memset>
 80067a6:	e7f5      	b.n	8006794 <_calloc_r+0x14>

080067a8 <__ascii_mbtowc>:
 80067a8:	b082      	sub	sp, #8
 80067aa:	b901      	cbnz	r1, 80067ae <__ascii_mbtowc+0x6>
 80067ac:	a901      	add	r1, sp, #4
 80067ae:	b142      	cbz	r2, 80067c2 <__ascii_mbtowc+0x1a>
 80067b0:	b14b      	cbz	r3, 80067c6 <__ascii_mbtowc+0x1e>
 80067b2:	7813      	ldrb	r3, [r2, #0]
 80067b4:	600b      	str	r3, [r1, #0]
 80067b6:	7812      	ldrb	r2, [r2, #0]
 80067b8:	1e10      	subs	r0, r2, #0
 80067ba:	bf18      	it	ne
 80067bc:	2001      	movne	r0, #1
 80067be:	b002      	add	sp, #8
 80067c0:	4770      	bx	lr
 80067c2:	4610      	mov	r0, r2
 80067c4:	e7fb      	b.n	80067be <__ascii_mbtowc+0x16>
 80067c6:	f06f 0001 	mvn.w	r0, #1
 80067ca:	e7f8      	b.n	80067be <__ascii_mbtowc+0x16>

080067cc <__ascii_wctomb>:
 80067cc:	4603      	mov	r3, r0
 80067ce:	4608      	mov	r0, r1
 80067d0:	b141      	cbz	r1, 80067e4 <__ascii_wctomb+0x18>
 80067d2:	2aff      	cmp	r2, #255	@ 0xff
 80067d4:	d904      	bls.n	80067e0 <__ascii_wctomb+0x14>
 80067d6:	228a      	movs	r2, #138	@ 0x8a
 80067d8:	601a      	str	r2, [r3, #0]
 80067da:	f04f 30ff 	mov.w	r0, #4294967295
 80067de:	4770      	bx	lr
 80067e0:	700a      	strb	r2, [r1, #0]
 80067e2:	2001      	movs	r0, #1
 80067e4:	4770      	bx	lr
	...

080067e8 <fiprintf>:
 80067e8:	b40e      	push	{r1, r2, r3}
 80067ea:	b503      	push	{r0, r1, lr}
 80067ec:	4601      	mov	r1, r0
 80067ee:	ab03      	add	r3, sp, #12
 80067f0:	4805      	ldr	r0, [pc, #20]	@ (8006808 <fiprintf+0x20>)
 80067f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80067f6:	6800      	ldr	r0, [r0, #0]
 80067f8:	9301      	str	r3, [sp, #4]
 80067fa:	f7ff fca9 	bl	8006150 <_vfiprintf_r>
 80067fe:	b002      	add	sp, #8
 8006800:	f85d eb04 	ldr.w	lr, [sp], #4
 8006804:	b003      	add	sp, #12
 8006806:	4770      	bx	lr
 8006808:	20000018 	.word	0x20000018

0800680c <abort>:
 800680c:	b508      	push	{r3, lr}
 800680e:	2006      	movs	r0, #6
 8006810:	f000 f82c 	bl	800686c <raise>
 8006814:	2001      	movs	r0, #1
 8006816:	f7fb fa5a 	bl	8001cce <_exit>

0800681a <_raise_r>:
 800681a:	291f      	cmp	r1, #31
 800681c:	b538      	push	{r3, r4, r5, lr}
 800681e:	4605      	mov	r5, r0
 8006820:	460c      	mov	r4, r1
 8006822:	d904      	bls.n	800682e <_raise_r+0x14>
 8006824:	2316      	movs	r3, #22
 8006826:	6003      	str	r3, [r0, #0]
 8006828:	f04f 30ff 	mov.w	r0, #4294967295
 800682c:	bd38      	pop	{r3, r4, r5, pc}
 800682e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006830:	b112      	cbz	r2, 8006838 <_raise_r+0x1e>
 8006832:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006836:	b94b      	cbnz	r3, 800684c <_raise_r+0x32>
 8006838:	4628      	mov	r0, r5
 800683a:	f000 f831 	bl	80068a0 <_getpid_r>
 800683e:	4622      	mov	r2, r4
 8006840:	4601      	mov	r1, r0
 8006842:	4628      	mov	r0, r5
 8006844:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006848:	f000 b818 	b.w	800687c <_kill_r>
 800684c:	2b01      	cmp	r3, #1
 800684e:	d00a      	beq.n	8006866 <_raise_r+0x4c>
 8006850:	1c59      	adds	r1, r3, #1
 8006852:	d103      	bne.n	800685c <_raise_r+0x42>
 8006854:	2316      	movs	r3, #22
 8006856:	6003      	str	r3, [r0, #0]
 8006858:	2001      	movs	r0, #1
 800685a:	e7e7      	b.n	800682c <_raise_r+0x12>
 800685c:	2100      	movs	r1, #0
 800685e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006862:	4620      	mov	r0, r4
 8006864:	4798      	blx	r3
 8006866:	2000      	movs	r0, #0
 8006868:	e7e0      	b.n	800682c <_raise_r+0x12>
	...

0800686c <raise>:
 800686c:	4b02      	ldr	r3, [pc, #8]	@ (8006878 <raise+0xc>)
 800686e:	4601      	mov	r1, r0
 8006870:	6818      	ldr	r0, [r3, #0]
 8006872:	f7ff bfd2 	b.w	800681a <_raise_r>
 8006876:	bf00      	nop
 8006878:	20000018 	.word	0x20000018

0800687c <_kill_r>:
 800687c:	b538      	push	{r3, r4, r5, lr}
 800687e:	4d07      	ldr	r5, [pc, #28]	@ (800689c <_kill_r+0x20>)
 8006880:	2300      	movs	r3, #0
 8006882:	4604      	mov	r4, r0
 8006884:	4608      	mov	r0, r1
 8006886:	4611      	mov	r1, r2
 8006888:	602b      	str	r3, [r5, #0]
 800688a:	f7fb fa10 	bl	8001cae <_kill>
 800688e:	1c43      	adds	r3, r0, #1
 8006890:	d102      	bne.n	8006898 <_kill_r+0x1c>
 8006892:	682b      	ldr	r3, [r5, #0]
 8006894:	b103      	cbz	r3, 8006898 <_kill_r+0x1c>
 8006896:	6023      	str	r3, [r4, #0]
 8006898:	bd38      	pop	{r3, r4, r5, pc}
 800689a:	bf00      	nop
 800689c:	20002bcc 	.word	0x20002bcc

080068a0 <_getpid_r>:
 80068a0:	f7fb b9fd 	b.w	8001c9e <_getpid>

080068a4 <sqrtf>:
 80068a4:	b508      	push	{r3, lr}
 80068a6:	ed2d 8b02 	vpush	{d8}
 80068aa:	eeb0 8a40 	vmov.f32	s16, s0
 80068ae:	f000 f8a1 	bl	80069f4 <__ieee754_sqrtf>
 80068b2:	eeb4 8a48 	vcmp.f32	s16, s16
 80068b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068ba:	d60c      	bvs.n	80068d6 <sqrtf+0x32>
 80068bc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80068dc <sqrtf+0x38>
 80068c0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80068c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068c8:	d505      	bpl.n	80068d6 <sqrtf+0x32>
 80068ca:	f7fe f91b 	bl	8004b04 <__errno>
 80068ce:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80068d2:	2321      	movs	r3, #33	@ 0x21
 80068d4:	6003      	str	r3, [r0, #0]
 80068d6:	ecbd 8b02 	vpop	{d8}
 80068da:	bd08      	pop	{r3, pc}
 80068dc:	00000000 	.word	0x00000000

080068e0 <cosf>:
 80068e0:	ee10 3a10 	vmov	r3, s0
 80068e4:	b507      	push	{r0, r1, r2, lr}
 80068e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006960 <cosf+0x80>)
 80068e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d806      	bhi.n	80068fe <cosf+0x1e>
 80068f0:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8006964 <cosf+0x84>
 80068f4:	b003      	add	sp, #12
 80068f6:	f85d eb04 	ldr.w	lr, [sp], #4
 80068fa:	f000 b87f 	b.w	80069fc <__kernel_cosf>
 80068fe:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006902:	d304      	bcc.n	800690e <cosf+0x2e>
 8006904:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006908:	b003      	add	sp, #12
 800690a:	f85d fb04 	ldr.w	pc, [sp], #4
 800690e:	4668      	mov	r0, sp
 8006910:	f000 f914 	bl	8006b3c <__ieee754_rem_pio2f>
 8006914:	f000 0003 	and.w	r0, r0, #3
 8006918:	2801      	cmp	r0, #1
 800691a:	d009      	beq.n	8006930 <cosf+0x50>
 800691c:	2802      	cmp	r0, #2
 800691e:	d010      	beq.n	8006942 <cosf+0x62>
 8006920:	b9b0      	cbnz	r0, 8006950 <cosf+0x70>
 8006922:	eddd 0a01 	vldr	s1, [sp, #4]
 8006926:	ed9d 0a00 	vldr	s0, [sp]
 800692a:	f000 f867 	bl	80069fc <__kernel_cosf>
 800692e:	e7eb      	b.n	8006908 <cosf+0x28>
 8006930:	eddd 0a01 	vldr	s1, [sp, #4]
 8006934:	ed9d 0a00 	vldr	s0, [sp]
 8006938:	f000 f8b8 	bl	8006aac <__kernel_sinf>
 800693c:	eeb1 0a40 	vneg.f32	s0, s0
 8006940:	e7e2      	b.n	8006908 <cosf+0x28>
 8006942:	eddd 0a01 	vldr	s1, [sp, #4]
 8006946:	ed9d 0a00 	vldr	s0, [sp]
 800694a:	f000 f857 	bl	80069fc <__kernel_cosf>
 800694e:	e7f5      	b.n	800693c <cosf+0x5c>
 8006950:	eddd 0a01 	vldr	s1, [sp, #4]
 8006954:	ed9d 0a00 	vldr	s0, [sp]
 8006958:	2001      	movs	r0, #1
 800695a:	f000 f8a7 	bl	8006aac <__kernel_sinf>
 800695e:	e7d3      	b.n	8006908 <cosf+0x28>
 8006960:	3f490fd8 	.word	0x3f490fd8
 8006964:	00000000 	.word	0x00000000

08006968 <sinf>:
 8006968:	ee10 3a10 	vmov	r3, s0
 800696c:	b507      	push	{r0, r1, r2, lr}
 800696e:	4a1f      	ldr	r2, [pc, #124]	@ (80069ec <sinf+0x84>)
 8006970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006974:	4293      	cmp	r3, r2
 8006976:	d807      	bhi.n	8006988 <sinf+0x20>
 8006978:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 80069f0 <sinf+0x88>
 800697c:	2000      	movs	r0, #0
 800697e:	b003      	add	sp, #12
 8006980:	f85d eb04 	ldr.w	lr, [sp], #4
 8006984:	f000 b892 	b.w	8006aac <__kernel_sinf>
 8006988:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800698c:	d304      	bcc.n	8006998 <sinf+0x30>
 800698e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8006992:	b003      	add	sp, #12
 8006994:	f85d fb04 	ldr.w	pc, [sp], #4
 8006998:	4668      	mov	r0, sp
 800699a:	f000 f8cf 	bl	8006b3c <__ieee754_rem_pio2f>
 800699e:	f000 0003 	and.w	r0, r0, #3
 80069a2:	2801      	cmp	r0, #1
 80069a4:	d00a      	beq.n	80069bc <sinf+0x54>
 80069a6:	2802      	cmp	r0, #2
 80069a8:	d00f      	beq.n	80069ca <sinf+0x62>
 80069aa:	b9c0      	cbnz	r0, 80069de <sinf+0x76>
 80069ac:	eddd 0a01 	vldr	s1, [sp, #4]
 80069b0:	ed9d 0a00 	vldr	s0, [sp]
 80069b4:	2001      	movs	r0, #1
 80069b6:	f000 f879 	bl	8006aac <__kernel_sinf>
 80069ba:	e7ea      	b.n	8006992 <sinf+0x2a>
 80069bc:	eddd 0a01 	vldr	s1, [sp, #4]
 80069c0:	ed9d 0a00 	vldr	s0, [sp]
 80069c4:	f000 f81a 	bl	80069fc <__kernel_cosf>
 80069c8:	e7e3      	b.n	8006992 <sinf+0x2a>
 80069ca:	eddd 0a01 	vldr	s1, [sp, #4]
 80069ce:	ed9d 0a00 	vldr	s0, [sp]
 80069d2:	2001      	movs	r0, #1
 80069d4:	f000 f86a 	bl	8006aac <__kernel_sinf>
 80069d8:	eeb1 0a40 	vneg.f32	s0, s0
 80069dc:	e7d9      	b.n	8006992 <sinf+0x2a>
 80069de:	eddd 0a01 	vldr	s1, [sp, #4]
 80069e2:	ed9d 0a00 	vldr	s0, [sp]
 80069e6:	f000 f809 	bl	80069fc <__kernel_cosf>
 80069ea:	e7f5      	b.n	80069d8 <sinf+0x70>
 80069ec:	3f490fd8 	.word	0x3f490fd8
 80069f0:	00000000 	.word	0x00000000

080069f4 <__ieee754_sqrtf>:
 80069f4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80069f8:	4770      	bx	lr
	...

080069fc <__kernel_cosf>:
 80069fc:	ee10 3a10 	vmov	r3, s0
 8006a00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006a04:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8006a08:	eef0 6a40 	vmov.f32	s13, s0
 8006a0c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006a10:	d204      	bcs.n	8006a1c <__kernel_cosf+0x20>
 8006a12:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8006a16:	ee17 2a90 	vmov	r2, s15
 8006a1a:	b342      	cbz	r2, 8006a6e <__kernel_cosf+0x72>
 8006a1c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8006a20:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8006a8c <__kernel_cosf+0x90>
 8006a24:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8006a90 <__kernel_cosf+0x94>
 8006a28:	4a1a      	ldr	r2, [pc, #104]	@ (8006a94 <__kernel_cosf+0x98>)
 8006a2a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006a98 <__kernel_cosf+0x9c>
 8006a34:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006a38:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8006a9c <__kernel_cosf+0xa0>
 8006a3c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006a40:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8006aa0 <__kernel_cosf+0xa4>
 8006a44:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006a48:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8006aa4 <__kernel_cosf+0xa8>
 8006a4c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006a50:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8006a54:	ee26 6a07 	vmul.f32	s12, s12, s14
 8006a58:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006a5c:	eee7 0a06 	vfma.f32	s1, s14, s12
 8006a60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a64:	d804      	bhi.n	8006a70 <__kernel_cosf+0x74>
 8006a66:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006a6a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006a6e:	4770      	bx	lr
 8006a70:	4a0d      	ldr	r2, [pc, #52]	@ (8006aa8 <__kernel_cosf+0xac>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	bf9a      	itte	ls
 8006a76:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8006a7a:	ee07 3a10 	vmovls	s14, r3
 8006a7e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8006a82:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006a86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a8a:	e7ec      	b.n	8006a66 <__kernel_cosf+0x6a>
 8006a8c:	ad47d74e 	.word	0xad47d74e
 8006a90:	310f74f6 	.word	0x310f74f6
 8006a94:	3e999999 	.word	0x3e999999
 8006a98:	b493f27c 	.word	0xb493f27c
 8006a9c:	37d00d01 	.word	0x37d00d01
 8006aa0:	bab60b61 	.word	0xbab60b61
 8006aa4:	3d2aaaab 	.word	0x3d2aaaab
 8006aa8:	3f480000 	.word	0x3f480000

08006aac <__kernel_sinf>:
 8006aac:	ee10 3a10 	vmov	r3, s0
 8006ab0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ab4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8006ab8:	d204      	bcs.n	8006ac4 <__kernel_sinf+0x18>
 8006aba:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006abe:	ee17 3a90 	vmov	r3, s15
 8006ac2:	b35b      	cbz	r3, 8006b1c <__kernel_sinf+0x70>
 8006ac4:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006ac8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8006b20 <__kernel_sinf+0x74>
 8006acc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8006b24 <__kernel_sinf+0x78>
 8006ad0:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006ad4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8006b28 <__kernel_sinf+0x7c>
 8006ad8:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006adc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8006b2c <__kernel_sinf+0x80>
 8006ae0:	eea7 6a87 	vfma.f32	s12, s15, s14
 8006ae4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8006b30 <__kernel_sinf+0x84>
 8006ae8:	ee60 6a07 	vmul.f32	s13, s0, s14
 8006aec:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006af0:	b930      	cbnz	r0, 8006b00 <__kernel_sinf+0x54>
 8006af2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8006b34 <__kernel_sinf+0x88>
 8006af6:	eea7 6a27 	vfma.f32	s12, s14, s15
 8006afa:	eea6 0a26 	vfma.f32	s0, s12, s13
 8006afe:	4770      	bx	lr
 8006b00:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006b04:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8006b08:	eee0 7a86 	vfma.f32	s15, s1, s12
 8006b0c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8006b10:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8006b38 <__kernel_sinf+0x8c>
 8006b14:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8006b18:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006b1c:	4770      	bx	lr
 8006b1e:	bf00      	nop
 8006b20:	2f2ec9d3 	.word	0x2f2ec9d3
 8006b24:	b2d72f34 	.word	0xb2d72f34
 8006b28:	3638ef1b 	.word	0x3638ef1b
 8006b2c:	b9500d01 	.word	0xb9500d01
 8006b30:	3c088889 	.word	0x3c088889
 8006b34:	be2aaaab 	.word	0xbe2aaaab
 8006b38:	3e2aaaab 	.word	0x3e2aaaab

08006b3c <__ieee754_rem_pio2f>:
 8006b3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b3e:	ee10 6a10 	vmov	r6, s0
 8006b42:	4b88      	ldr	r3, [pc, #544]	@ (8006d64 <__ieee754_rem_pio2f+0x228>)
 8006b44:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8006b48:	429d      	cmp	r5, r3
 8006b4a:	b087      	sub	sp, #28
 8006b4c:	4604      	mov	r4, r0
 8006b4e:	d805      	bhi.n	8006b5c <__ieee754_rem_pio2f+0x20>
 8006b50:	2300      	movs	r3, #0
 8006b52:	ed80 0a00 	vstr	s0, [r0]
 8006b56:	6043      	str	r3, [r0, #4]
 8006b58:	2000      	movs	r0, #0
 8006b5a:	e022      	b.n	8006ba2 <__ieee754_rem_pio2f+0x66>
 8006b5c:	4b82      	ldr	r3, [pc, #520]	@ (8006d68 <__ieee754_rem_pio2f+0x22c>)
 8006b5e:	429d      	cmp	r5, r3
 8006b60:	d83a      	bhi.n	8006bd8 <__ieee754_rem_pio2f+0x9c>
 8006b62:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8006b66:	2e00      	cmp	r6, #0
 8006b68:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8006d6c <__ieee754_rem_pio2f+0x230>
 8006b6c:	4a80      	ldr	r2, [pc, #512]	@ (8006d70 <__ieee754_rem_pio2f+0x234>)
 8006b6e:	f023 030f 	bic.w	r3, r3, #15
 8006b72:	dd18      	ble.n	8006ba6 <__ieee754_rem_pio2f+0x6a>
 8006b74:	4293      	cmp	r3, r2
 8006b76:	ee70 7a47 	vsub.f32	s15, s0, s14
 8006b7a:	bf09      	itett	eq
 8006b7c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8006d74 <__ieee754_rem_pio2f+0x238>
 8006b80:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8006d78 <__ieee754_rem_pio2f+0x23c>
 8006b84:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8006d7c <__ieee754_rem_pio2f+0x240>
 8006b88:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8006b8c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8006b90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006b94:	ed80 7a00 	vstr	s14, [r0]
 8006b98:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006b9c:	edc0 7a01 	vstr	s15, [r0, #4]
 8006ba0:	2001      	movs	r0, #1
 8006ba2:	b007      	add	sp, #28
 8006ba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	ee70 7a07 	vadd.f32	s15, s0, s14
 8006bac:	bf09      	itett	eq
 8006bae:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8006d74 <__ieee754_rem_pio2f+0x238>
 8006bb2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8006d78 <__ieee754_rem_pio2f+0x23c>
 8006bb6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8006d7c <__ieee754_rem_pio2f+0x240>
 8006bba:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8006bbe:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006bc2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006bc6:	ed80 7a00 	vstr	s14, [r0]
 8006bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bce:	edc0 7a01 	vstr	s15, [r0, #4]
 8006bd2:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd6:	e7e4      	b.n	8006ba2 <__ieee754_rem_pio2f+0x66>
 8006bd8:	4b69      	ldr	r3, [pc, #420]	@ (8006d80 <__ieee754_rem_pio2f+0x244>)
 8006bda:	429d      	cmp	r5, r3
 8006bdc:	d873      	bhi.n	8006cc6 <__ieee754_rem_pio2f+0x18a>
 8006bde:	f000 f8dd 	bl	8006d9c <fabsf>
 8006be2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8006d84 <__ieee754_rem_pio2f+0x248>
 8006be6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006bea:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006bee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006bf2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006bf6:	ee17 0a90 	vmov	r0, s15
 8006bfa:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006d6c <__ieee754_rem_pio2f+0x230>
 8006bfe:	eea7 0a67 	vfms.f32	s0, s14, s15
 8006c02:	281f      	cmp	r0, #31
 8006c04:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8006d78 <__ieee754_rem_pio2f+0x23c>
 8006c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c0c:	eeb1 6a47 	vneg.f32	s12, s14
 8006c10:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006c14:	ee16 1a90 	vmov	r1, s13
 8006c18:	dc09      	bgt.n	8006c2e <__ieee754_rem_pio2f+0xf2>
 8006c1a:	4a5b      	ldr	r2, [pc, #364]	@ (8006d88 <__ieee754_rem_pio2f+0x24c>)
 8006c1c:	1e47      	subs	r7, r0, #1
 8006c1e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8006c22:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8006c26:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d107      	bne.n	8006c3e <__ieee754_rem_pio2f+0x102>
 8006c2e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8006c32:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8006c36:	2a08      	cmp	r2, #8
 8006c38:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8006c3c:	dc14      	bgt.n	8006c68 <__ieee754_rem_pio2f+0x12c>
 8006c3e:	6021      	str	r1, [r4, #0]
 8006c40:	ed94 7a00 	vldr	s14, [r4]
 8006c44:	ee30 0a47 	vsub.f32	s0, s0, s14
 8006c48:	2e00      	cmp	r6, #0
 8006c4a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006c4e:	ed84 0a01 	vstr	s0, [r4, #4]
 8006c52:	daa6      	bge.n	8006ba2 <__ieee754_rem_pio2f+0x66>
 8006c54:	eeb1 7a47 	vneg.f32	s14, s14
 8006c58:	eeb1 0a40 	vneg.f32	s0, s0
 8006c5c:	ed84 7a00 	vstr	s14, [r4]
 8006c60:	ed84 0a01 	vstr	s0, [r4, #4]
 8006c64:	4240      	negs	r0, r0
 8006c66:	e79c      	b.n	8006ba2 <__ieee754_rem_pio2f+0x66>
 8006c68:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8006d74 <__ieee754_rem_pio2f+0x238>
 8006c6c:	eef0 6a40 	vmov.f32	s13, s0
 8006c70:	eee6 6a25 	vfma.f32	s13, s12, s11
 8006c74:	ee70 7a66 	vsub.f32	s15, s0, s13
 8006c78:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006c7c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006d7c <__ieee754_rem_pio2f+0x240>
 8006c80:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8006c84:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8006c88:	ee15 2a90 	vmov	r2, s11
 8006c8c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8006c90:	1a5b      	subs	r3, r3, r1
 8006c92:	2b19      	cmp	r3, #25
 8006c94:	dc04      	bgt.n	8006ca0 <__ieee754_rem_pio2f+0x164>
 8006c96:	edc4 5a00 	vstr	s11, [r4]
 8006c9a:	eeb0 0a66 	vmov.f32	s0, s13
 8006c9e:	e7cf      	b.n	8006c40 <__ieee754_rem_pio2f+0x104>
 8006ca0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8006d8c <__ieee754_rem_pio2f+0x250>
 8006ca4:	eeb0 0a66 	vmov.f32	s0, s13
 8006ca8:	eea6 0a25 	vfma.f32	s0, s12, s11
 8006cac:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8006cb0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8006d90 <__ieee754_rem_pio2f+0x254>
 8006cb4:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006cb8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8006cbc:	ee30 7a67 	vsub.f32	s14, s0, s15
 8006cc0:	ed84 7a00 	vstr	s14, [r4]
 8006cc4:	e7bc      	b.n	8006c40 <__ieee754_rem_pio2f+0x104>
 8006cc6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8006cca:	d306      	bcc.n	8006cda <__ieee754_rem_pio2f+0x19e>
 8006ccc:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006cd0:	edc0 7a01 	vstr	s15, [r0, #4]
 8006cd4:	edc0 7a00 	vstr	s15, [r0]
 8006cd8:	e73e      	b.n	8006b58 <__ieee754_rem_pio2f+0x1c>
 8006cda:	15ea      	asrs	r2, r5, #23
 8006cdc:	3a86      	subs	r2, #134	@ 0x86
 8006cde:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8006ce2:	ee07 3a90 	vmov	s15, r3
 8006ce6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006cea:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8006d94 <__ieee754_rem_pio2f+0x258>
 8006cee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006cf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006cf6:	ed8d 7a03 	vstr	s14, [sp, #12]
 8006cfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006cfe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8006d02:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006d06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006d0a:	ed8d 7a04 	vstr	s14, [sp, #16]
 8006d0e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006d12:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006d16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d1a:	edcd 7a05 	vstr	s15, [sp, #20]
 8006d1e:	d11e      	bne.n	8006d5e <__ieee754_rem_pio2f+0x222>
 8006d20:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8006d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d28:	bf0c      	ite	eq
 8006d2a:	2301      	moveq	r3, #1
 8006d2c:	2302      	movne	r3, #2
 8006d2e:	491a      	ldr	r1, [pc, #104]	@ (8006d98 <__ieee754_rem_pio2f+0x25c>)
 8006d30:	9101      	str	r1, [sp, #4]
 8006d32:	2102      	movs	r1, #2
 8006d34:	9100      	str	r1, [sp, #0]
 8006d36:	a803      	add	r0, sp, #12
 8006d38:	4621      	mov	r1, r4
 8006d3a:	f000 f837 	bl	8006dac <__kernel_rem_pio2f>
 8006d3e:	2e00      	cmp	r6, #0
 8006d40:	f6bf af2f 	bge.w	8006ba2 <__ieee754_rem_pio2f+0x66>
 8006d44:	edd4 7a00 	vldr	s15, [r4]
 8006d48:	eef1 7a67 	vneg.f32	s15, s15
 8006d4c:	edc4 7a00 	vstr	s15, [r4]
 8006d50:	edd4 7a01 	vldr	s15, [r4, #4]
 8006d54:	eef1 7a67 	vneg.f32	s15, s15
 8006d58:	edc4 7a01 	vstr	s15, [r4, #4]
 8006d5c:	e782      	b.n	8006c64 <__ieee754_rem_pio2f+0x128>
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e7e5      	b.n	8006d2e <__ieee754_rem_pio2f+0x1f2>
 8006d62:	bf00      	nop
 8006d64:	3f490fd8 	.word	0x3f490fd8
 8006d68:	4016cbe3 	.word	0x4016cbe3
 8006d6c:	3fc90f80 	.word	0x3fc90f80
 8006d70:	3fc90fd0 	.word	0x3fc90fd0
 8006d74:	37354400 	.word	0x37354400
 8006d78:	37354443 	.word	0x37354443
 8006d7c:	2e85a308 	.word	0x2e85a308
 8006d80:	43490f80 	.word	0x43490f80
 8006d84:	3f22f984 	.word	0x3f22f984
 8006d88:	08007820 	.word	0x08007820
 8006d8c:	2e85a300 	.word	0x2e85a300
 8006d90:	248d3132 	.word	0x248d3132
 8006d94:	43800000 	.word	0x43800000
 8006d98:	080078a0 	.word	0x080078a0

08006d9c <fabsf>:
 8006d9c:	ee10 3a10 	vmov	r3, s0
 8006da0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006da4:	ee00 3a10 	vmov	s0, r3
 8006da8:	4770      	bx	lr
	...

08006dac <__kernel_rem_pio2f>:
 8006dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006db0:	ed2d 8b04 	vpush	{d8-d9}
 8006db4:	b0d9      	sub	sp, #356	@ 0x164
 8006db6:	4690      	mov	r8, r2
 8006db8:	9001      	str	r0, [sp, #4]
 8006dba:	4ab9      	ldr	r2, [pc, #740]	@ (80070a0 <__kernel_rem_pio2f+0x2f4>)
 8006dbc:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8006dbe:	f118 0f04 	cmn.w	r8, #4
 8006dc2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8006dc6:	460f      	mov	r7, r1
 8006dc8:	f103 3bff 	add.w	fp, r3, #4294967295
 8006dcc:	db27      	blt.n	8006e1e <__kernel_rem_pio2f+0x72>
 8006dce:	f1b8 0203 	subs.w	r2, r8, #3
 8006dd2:	bf48      	it	mi
 8006dd4:	f108 0204 	addmi.w	r2, r8, #4
 8006dd8:	10d2      	asrs	r2, r2, #3
 8006dda:	1c55      	adds	r5, r2, #1
 8006ddc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006dde:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 80070b0 <__kernel_rem_pio2f+0x304>
 8006de2:	00e8      	lsls	r0, r5, #3
 8006de4:	eba2 060b 	sub.w	r6, r2, fp
 8006de8:	9002      	str	r0, [sp, #8]
 8006dea:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8006dee:	eb0a 0c0b 	add.w	ip, sl, fp
 8006df2:	ac1c      	add	r4, sp, #112	@ 0x70
 8006df4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8006df8:	2000      	movs	r0, #0
 8006dfa:	4560      	cmp	r0, ip
 8006dfc:	dd11      	ble.n	8006e22 <__kernel_rem_pio2f+0x76>
 8006dfe:	a91c      	add	r1, sp, #112	@ 0x70
 8006e00:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8006e04:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8006e08:	f04f 0c00 	mov.w	ip, #0
 8006e0c:	45d4      	cmp	ip, sl
 8006e0e:	dc27      	bgt.n	8006e60 <__kernel_rem_pio2f+0xb4>
 8006e10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006e14:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 80070b0 <__kernel_rem_pio2f+0x304>
 8006e18:	4606      	mov	r6, r0
 8006e1a:	2400      	movs	r4, #0
 8006e1c:	e016      	b.n	8006e4c <__kernel_rem_pio2f+0xa0>
 8006e1e:	2200      	movs	r2, #0
 8006e20:	e7db      	b.n	8006dda <__kernel_rem_pio2f+0x2e>
 8006e22:	42c6      	cmn	r6, r0
 8006e24:	bf5d      	ittte	pl
 8006e26:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8006e2a:	ee07 1a90 	vmovpl	s15, r1
 8006e2e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8006e32:	eef0 7a47 	vmovmi.f32	s15, s14
 8006e36:	ece4 7a01 	vstmia	r4!, {s15}
 8006e3a:	3001      	adds	r0, #1
 8006e3c:	e7dd      	b.n	8006dfa <__kernel_rem_pio2f+0x4e>
 8006e3e:	ecfe 6a01 	vldmia	lr!, {s13}
 8006e42:	ed96 7a00 	vldr	s14, [r6]
 8006e46:	eee6 7a87 	vfma.f32	s15, s13, s14
 8006e4a:	3401      	adds	r4, #1
 8006e4c:	455c      	cmp	r4, fp
 8006e4e:	f1a6 0604 	sub.w	r6, r6, #4
 8006e52:	ddf4      	ble.n	8006e3e <__kernel_rem_pio2f+0x92>
 8006e54:	ece9 7a01 	vstmia	r9!, {s15}
 8006e58:	f10c 0c01 	add.w	ip, ip, #1
 8006e5c:	3004      	adds	r0, #4
 8006e5e:	e7d5      	b.n	8006e0c <__kernel_rem_pio2f+0x60>
 8006e60:	a908      	add	r1, sp, #32
 8006e62:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e66:	9104      	str	r1, [sp, #16]
 8006e68:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8006e6a:	eddf 8a90 	vldr	s17, [pc, #576]	@ 80070ac <__kernel_rem_pio2f+0x300>
 8006e6e:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 80070a8 <__kernel_rem_pio2f+0x2fc>
 8006e72:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8006e76:	9203      	str	r2, [sp, #12]
 8006e78:	4654      	mov	r4, sl
 8006e7a:	00a2      	lsls	r2, r4, #2
 8006e7c:	9205      	str	r2, [sp, #20]
 8006e7e:	aa58      	add	r2, sp, #352	@ 0x160
 8006e80:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8006e84:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8006e88:	a944      	add	r1, sp, #272	@ 0x110
 8006e8a:	aa08      	add	r2, sp, #32
 8006e8c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8006e90:	4694      	mov	ip, r2
 8006e92:	4626      	mov	r6, r4
 8006e94:	2e00      	cmp	r6, #0
 8006e96:	f1a0 0004 	sub.w	r0, r0, #4
 8006e9a:	dc4c      	bgt.n	8006f36 <__kernel_rem_pio2f+0x18a>
 8006e9c:	4628      	mov	r0, r5
 8006e9e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006ea2:	f000 f9f5 	bl	8007290 <scalbnf>
 8006ea6:	eeb0 8a40 	vmov.f32	s16, s0
 8006eaa:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8006eae:	ee28 0a00 	vmul.f32	s0, s16, s0
 8006eb2:	f000 fa53 	bl	800735c <floorf>
 8006eb6:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8006eba:	eea0 8a67 	vfms.f32	s16, s0, s15
 8006ebe:	2d00      	cmp	r5, #0
 8006ec0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006ec4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8006ec8:	ee17 9a90 	vmov	r9, s15
 8006ecc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006ed0:	ee38 8a67 	vsub.f32	s16, s16, s15
 8006ed4:	dd41      	ble.n	8006f5a <__kernel_rem_pio2f+0x1ae>
 8006ed6:	f104 3cff 	add.w	ip, r4, #4294967295
 8006eda:	a908      	add	r1, sp, #32
 8006edc:	f1c5 0e08 	rsb	lr, r5, #8
 8006ee0:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8006ee4:	fa46 f00e 	asr.w	r0, r6, lr
 8006ee8:	4481      	add	r9, r0
 8006eea:	fa00 f00e 	lsl.w	r0, r0, lr
 8006eee:	1a36      	subs	r6, r6, r0
 8006ef0:	f1c5 0007 	rsb	r0, r5, #7
 8006ef4:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8006ef8:	4106      	asrs	r6, r0
 8006efa:	2e00      	cmp	r6, #0
 8006efc:	dd3c      	ble.n	8006f78 <__kernel_rem_pio2f+0x1cc>
 8006efe:	f04f 0e00 	mov.w	lr, #0
 8006f02:	f109 0901 	add.w	r9, r9, #1
 8006f06:	4670      	mov	r0, lr
 8006f08:	4574      	cmp	r4, lr
 8006f0a:	dc68      	bgt.n	8006fde <__kernel_rem_pio2f+0x232>
 8006f0c:	2d00      	cmp	r5, #0
 8006f0e:	dd03      	ble.n	8006f18 <__kernel_rem_pio2f+0x16c>
 8006f10:	2d01      	cmp	r5, #1
 8006f12:	d074      	beq.n	8006ffe <__kernel_rem_pio2f+0x252>
 8006f14:	2d02      	cmp	r5, #2
 8006f16:	d07d      	beq.n	8007014 <__kernel_rem_pio2f+0x268>
 8006f18:	2e02      	cmp	r6, #2
 8006f1a:	d12d      	bne.n	8006f78 <__kernel_rem_pio2f+0x1cc>
 8006f1c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006f20:	ee30 8a48 	vsub.f32	s16, s0, s16
 8006f24:	b340      	cbz	r0, 8006f78 <__kernel_rem_pio2f+0x1cc>
 8006f26:	4628      	mov	r0, r5
 8006f28:	9306      	str	r3, [sp, #24]
 8006f2a:	f000 f9b1 	bl	8007290 <scalbnf>
 8006f2e:	9b06      	ldr	r3, [sp, #24]
 8006f30:	ee38 8a40 	vsub.f32	s16, s16, s0
 8006f34:	e020      	b.n	8006f78 <__kernel_rem_pio2f+0x1cc>
 8006f36:	ee60 7a28 	vmul.f32	s15, s0, s17
 8006f3a:	3e01      	subs	r6, #1
 8006f3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006f40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f44:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8006f48:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8006f4c:	ecac 0a01 	vstmia	ip!, {s0}
 8006f50:	ed90 0a00 	vldr	s0, [r0]
 8006f54:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006f58:	e79c      	b.n	8006e94 <__kernel_rem_pio2f+0xe8>
 8006f5a:	d105      	bne.n	8006f68 <__kernel_rem_pio2f+0x1bc>
 8006f5c:	1e60      	subs	r0, r4, #1
 8006f5e:	a908      	add	r1, sp, #32
 8006f60:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8006f64:	11f6      	asrs	r6, r6, #7
 8006f66:	e7c8      	b.n	8006efa <__kernel_rem_pio2f+0x14e>
 8006f68:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006f6c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8006f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f74:	da31      	bge.n	8006fda <__kernel_rem_pio2f+0x22e>
 8006f76:	2600      	movs	r6, #0
 8006f78:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f80:	f040 8098 	bne.w	80070b4 <__kernel_rem_pio2f+0x308>
 8006f84:	1e60      	subs	r0, r4, #1
 8006f86:	2200      	movs	r2, #0
 8006f88:	4550      	cmp	r0, sl
 8006f8a:	da4b      	bge.n	8007024 <__kernel_rem_pio2f+0x278>
 8006f8c:	2a00      	cmp	r2, #0
 8006f8e:	d065      	beq.n	800705c <__kernel_rem_pio2f+0x2b0>
 8006f90:	3c01      	subs	r4, #1
 8006f92:	ab08      	add	r3, sp, #32
 8006f94:	3d08      	subs	r5, #8
 8006f96:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d0f8      	beq.n	8006f90 <__kernel_rem_pio2f+0x1e4>
 8006f9e:	4628      	mov	r0, r5
 8006fa0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006fa4:	f000 f974 	bl	8007290 <scalbnf>
 8006fa8:	1c63      	adds	r3, r4, #1
 8006faa:	aa44      	add	r2, sp, #272	@ 0x110
 8006fac:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80070ac <__kernel_rem_pio2f+0x300>
 8006fb0:	0099      	lsls	r1, r3, #2
 8006fb2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8006fb6:	4623      	mov	r3, r4
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	f280 80a9 	bge.w	8007110 <__kernel_rem_pio2f+0x364>
 8006fbe:	4623      	mov	r3, r4
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	f2c0 80c7 	blt.w	8007154 <__kernel_rem_pio2f+0x3a8>
 8006fc6:	aa44      	add	r2, sp, #272	@ 0x110
 8006fc8:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8006fcc:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80070a4 <__kernel_rem_pio2f+0x2f8>
 8006fd0:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80070b0 <__kernel_rem_pio2f+0x304>
 8006fd4:	2000      	movs	r0, #0
 8006fd6:	1ae2      	subs	r2, r4, r3
 8006fd8:	e0b1      	b.n	800713e <__kernel_rem_pio2f+0x392>
 8006fda:	2602      	movs	r6, #2
 8006fdc:	e78f      	b.n	8006efe <__kernel_rem_pio2f+0x152>
 8006fde:	f852 1b04 	ldr.w	r1, [r2], #4
 8006fe2:	b948      	cbnz	r0, 8006ff8 <__kernel_rem_pio2f+0x24c>
 8006fe4:	b121      	cbz	r1, 8006ff0 <__kernel_rem_pio2f+0x244>
 8006fe6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8006fea:	f842 1c04 	str.w	r1, [r2, #-4]
 8006fee:	2101      	movs	r1, #1
 8006ff0:	f10e 0e01 	add.w	lr, lr, #1
 8006ff4:	4608      	mov	r0, r1
 8006ff6:	e787      	b.n	8006f08 <__kernel_rem_pio2f+0x15c>
 8006ff8:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8006ffc:	e7f5      	b.n	8006fea <__kernel_rem_pio2f+0x23e>
 8006ffe:	f104 3cff 	add.w	ip, r4, #4294967295
 8007002:	aa08      	add	r2, sp, #32
 8007004:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8007008:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800700c:	a908      	add	r1, sp, #32
 800700e:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8007012:	e781      	b.n	8006f18 <__kernel_rem_pio2f+0x16c>
 8007014:	f104 3cff 	add.w	ip, r4, #4294967295
 8007018:	aa08      	add	r2, sp, #32
 800701a:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800701e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8007022:	e7f3      	b.n	800700c <__kernel_rem_pio2f+0x260>
 8007024:	a908      	add	r1, sp, #32
 8007026:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800702a:	3801      	subs	r0, #1
 800702c:	430a      	orrs	r2, r1
 800702e:	e7ab      	b.n	8006f88 <__kernel_rem_pio2f+0x1dc>
 8007030:	3201      	adds	r2, #1
 8007032:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8007036:	2e00      	cmp	r6, #0
 8007038:	d0fa      	beq.n	8007030 <__kernel_rem_pio2f+0x284>
 800703a:	9905      	ldr	r1, [sp, #20]
 800703c:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8007040:	eb0d 0001 	add.w	r0, sp, r1
 8007044:	18e6      	adds	r6, r4, r3
 8007046:	a91c      	add	r1, sp, #112	@ 0x70
 8007048:	f104 0c01 	add.w	ip, r4, #1
 800704c:	384c      	subs	r0, #76	@ 0x4c
 800704e:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8007052:	4422      	add	r2, r4
 8007054:	4562      	cmp	r2, ip
 8007056:	da04      	bge.n	8007062 <__kernel_rem_pio2f+0x2b6>
 8007058:	4614      	mov	r4, r2
 800705a:	e70e      	b.n	8006e7a <__kernel_rem_pio2f+0xce>
 800705c:	9804      	ldr	r0, [sp, #16]
 800705e:	2201      	movs	r2, #1
 8007060:	e7e7      	b.n	8007032 <__kernel_rem_pio2f+0x286>
 8007062:	9903      	ldr	r1, [sp, #12]
 8007064:	f8dd e004 	ldr.w	lr, [sp, #4]
 8007068:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800706c:	9105      	str	r1, [sp, #20]
 800706e:	ee07 1a90 	vmov	s15, r1
 8007072:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007076:	2400      	movs	r4, #0
 8007078:	ece6 7a01 	vstmia	r6!, {s15}
 800707c:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80070b0 <__kernel_rem_pio2f+0x304>
 8007080:	46b1      	mov	r9, r6
 8007082:	455c      	cmp	r4, fp
 8007084:	dd04      	ble.n	8007090 <__kernel_rem_pio2f+0x2e4>
 8007086:	ece0 7a01 	vstmia	r0!, {s15}
 800708a:	f10c 0c01 	add.w	ip, ip, #1
 800708e:	e7e1      	b.n	8007054 <__kernel_rem_pio2f+0x2a8>
 8007090:	ecfe 6a01 	vldmia	lr!, {s13}
 8007094:	ed39 7a01 	vldmdb	r9!, {s14}
 8007098:	3401      	adds	r4, #1
 800709a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800709e:	e7f0      	b.n	8007082 <__kernel_rem_pio2f+0x2d6>
 80070a0:	08007be4 	.word	0x08007be4
 80070a4:	08007bb8 	.word	0x08007bb8
 80070a8:	43800000 	.word	0x43800000
 80070ac:	3b800000 	.word	0x3b800000
 80070b0:	00000000 	.word	0x00000000
 80070b4:	9b02      	ldr	r3, [sp, #8]
 80070b6:	eeb0 0a48 	vmov.f32	s0, s16
 80070ba:	eba3 0008 	sub.w	r0, r3, r8
 80070be:	f000 f8e7 	bl	8007290 <scalbnf>
 80070c2:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80070a8 <__kernel_rem_pio2f+0x2fc>
 80070c6:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80070ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ce:	db19      	blt.n	8007104 <__kernel_rem_pio2f+0x358>
 80070d0:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80070ac <__kernel_rem_pio2f+0x300>
 80070d4:	ee60 7a27 	vmul.f32	s15, s0, s15
 80070d8:	aa08      	add	r2, sp, #32
 80070da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80070de:	3508      	adds	r5, #8
 80070e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80070e4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80070e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80070ec:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80070f0:	ee10 3a10 	vmov	r3, s0
 80070f4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80070f8:	ee17 3a90 	vmov	r3, s15
 80070fc:	3401      	adds	r4, #1
 80070fe:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8007102:	e74c      	b.n	8006f9e <__kernel_rem_pio2f+0x1f2>
 8007104:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8007108:	aa08      	add	r2, sp, #32
 800710a:	ee10 3a10 	vmov	r3, s0
 800710e:	e7f6      	b.n	80070fe <__kernel_rem_pio2f+0x352>
 8007110:	a808      	add	r0, sp, #32
 8007112:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8007116:	9001      	str	r0, [sp, #4]
 8007118:	ee07 0a90 	vmov	s15, r0
 800711c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007120:	3b01      	subs	r3, #1
 8007122:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007126:	ee20 0a07 	vmul.f32	s0, s0, s14
 800712a:	ed62 7a01 	vstmdb	r2!, {s15}
 800712e:	e743      	b.n	8006fb8 <__kernel_rem_pio2f+0x20c>
 8007130:	ecfc 6a01 	vldmia	ip!, {s13}
 8007134:	ecb5 7a01 	vldmia	r5!, {s14}
 8007138:	eee6 7a87 	vfma.f32	s15, s13, s14
 800713c:	3001      	adds	r0, #1
 800713e:	4550      	cmp	r0, sl
 8007140:	dc01      	bgt.n	8007146 <__kernel_rem_pio2f+0x39a>
 8007142:	4282      	cmp	r2, r0
 8007144:	daf4      	bge.n	8007130 <__kernel_rem_pio2f+0x384>
 8007146:	a858      	add	r0, sp, #352	@ 0x160
 8007148:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800714c:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8007150:	3b01      	subs	r3, #1
 8007152:	e735      	b.n	8006fc0 <__kernel_rem_pio2f+0x214>
 8007154:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007156:	2b02      	cmp	r3, #2
 8007158:	dc09      	bgt.n	800716e <__kernel_rem_pio2f+0x3c2>
 800715a:	2b00      	cmp	r3, #0
 800715c:	dc2b      	bgt.n	80071b6 <__kernel_rem_pio2f+0x40a>
 800715e:	d044      	beq.n	80071ea <__kernel_rem_pio2f+0x43e>
 8007160:	f009 0007 	and.w	r0, r9, #7
 8007164:	b059      	add	sp, #356	@ 0x164
 8007166:	ecbd 8b04 	vpop	{d8-d9}
 800716a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800716e:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8007170:	2b03      	cmp	r3, #3
 8007172:	d1f5      	bne.n	8007160 <__kernel_rem_pio2f+0x3b4>
 8007174:	aa30      	add	r2, sp, #192	@ 0xc0
 8007176:	1f0b      	subs	r3, r1, #4
 8007178:	4413      	add	r3, r2
 800717a:	461a      	mov	r2, r3
 800717c:	4620      	mov	r0, r4
 800717e:	2800      	cmp	r0, #0
 8007180:	f1a2 0204 	sub.w	r2, r2, #4
 8007184:	dc52      	bgt.n	800722c <__kernel_rem_pio2f+0x480>
 8007186:	4622      	mov	r2, r4
 8007188:	2a01      	cmp	r2, #1
 800718a:	f1a3 0304 	sub.w	r3, r3, #4
 800718e:	dc5d      	bgt.n	800724c <__kernel_rem_pio2f+0x4a0>
 8007190:	ab30      	add	r3, sp, #192	@ 0xc0
 8007192:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 80070b0 <__kernel_rem_pio2f+0x304>
 8007196:	440b      	add	r3, r1
 8007198:	2c01      	cmp	r4, #1
 800719a:	dc67      	bgt.n	800726c <__kernel_rem_pio2f+0x4c0>
 800719c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80071a0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80071a4:	2e00      	cmp	r6, #0
 80071a6:	d167      	bne.n	8007278 <__kernel_rem_pio2f+0x4cc>
 80071a8:	edc7 6a00 	vstr	s13, [r7]
 80071ac:	ed87 7a01 	vstr	s14, [r7, #4]
 80071b0:	edc7 7a02 	vstr	s15, [r7, #8]
 80071b4:	e7d4      	b.n	8007160 <__kernel_rem_pio2f+0x3b4>
 80071b6:	ab30      	add	r3, sp, #192	@ 0xc0
 80071b8:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 80070b0 <__kernel_rem_pio2f+0x304>
 80071bc:	440b      	add	r3, r1
 80071be:	4622      	mov	r2, r4
 80071c0:	2a00      	cmp	r2, #0
 80071c2:	da24      	bge.n	800720e <__kernel_rem_pio2f+0x462>
 80071c4:	b34e      	cbz	r6, 800721a <__kernel_rem_pio2f+0x46e>
 80071c6:	eef1 7a47 	vneg.f32	s15, s14
 80071ca:	edc7 7a00 	vstr	s15, [r7]
 80071ce:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80071d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80071d6:	aa31      	add	r2, sp, #196	@ 0xc4
 80071d8:	2301      	movs	r3, #1
 80071da:	429c      	cmp	r4, r3
 80071dc:	da20      	bge.n	8007220 <__kernel_rem_pio2f+0x474>
 80071de:	b10e      	cbz	r6, 80071e4 <__kernel_rem_pio2f+0x438>
 80071e0:	eef1 7a67 	vneg.f32	s15, s15
 80071e4:	edc7 7a01 	vstr	s15, [r7, #4]
 80071e8:	e7ba      	b.n	8007160 <__kernel_rem_pio2f+0x3b4>
 80071ea:	ab30      	add	r3, sp, #192	@ 0xc0
 80071ec:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 80070b0 <__kernel_rem_pio2f+0x304>
 80071f0:	440b      	add	r3, r1
 80071f2:	2c00      	cmp	r4, #0
 80071f4:	da05      	bge.n	8007202 <__kernel_rem_pio2f+0x456>
 80071f6:	b10e      	cbz	r6, 80071fc <__kernel_rem_pio2f+0x450>
 80071f8:	eef1 7a67 	vneg.f32	s15, s15
 80071fc:	edc7 7a00 	vstr	s15, [r7]
 8007200:	e7ae      	b.n	8007160 <__kernel_rem_pio2f+0x3b4>
 8007202:	ed33 7a01 	vldmdb	r3!, {s14}
 8007206:	3c01      	subs	r4, #1
 8007208:	ee77 7a87 	vadd.f32	s15, s15, s14
 800720c:	e7f1      	b.n	80071f2 <__kernel_rem_pio2f+0x446>
 800720e:	ed73 7a01 	vldmdb	r3!, {s15}
 8007212:	3a01      	subs	r2, #1
 8007214:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007218:	e7d2      	b.n	80071c0 <__kernel_rem_pio2f+0x414>
 800721a:	eef0 7a47 	vmov.f32	s15, s14
 800721e:	e7d4      	b.n	80071ca <__kernel_rem_pio2f+0x41e>
 8007220:	ecb2 7a01 	vldmia	r2!, {s14}
 8007224:	3301      	adds	r3, #1
 8007226:	ee77 7a87 	vadd.f32	s15, s15, s14
 800722a:	e7d6      	b.n	80071da <__kernel_rem_pio2f+0x42e>
 800722c:	edd2 7a00 	vldr	s15, [r2]
 8007230:	edd2 6a01 	vldr	s13, [r2, #4]
 8007234:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007238:	3801      	subs	r0, #1
 800723a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800723e:	ed82 7a00 	vstr	s14, [r2]
 8007242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007246:	edc2 7a01 	vstr	s15, [r2, #4]
 800724a:	e798      	b.n	800717e <__kernel_rem_pio2f+0x3d2>
 800724c:	edd3 7a00 	vldr	s15, [r3]
 8007250:	edd3 6a01 	vldr	s13, [r3, #4]
 8007254:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8007258:	3a01      	subs	r2, #1
 800725a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800725e:	ed83 7a00 	vstr	s14, [r3]
 8007262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007266:	edc3 7a01 	vstr	s15, [r3, #4]
 800726a:	e78d      	b.n	8007188 <__kernel_rem_pio2f+0x3dc>
 800726c:	ed33 7a01 	vldmdb	r3!, {s14}
 8007270:	3c01      	subs	r4, #1
 8007272:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007276:	e78f      	b.n	8007198 <__kernel_rem_pio2f+0x3ec>
 8007278:	eef1 6a66 	vneg.f32	s13, s13
 800727c:	eeb1 7a47 	vneg.f32	s14, s14
 8007280:	edc7 6a00 	vstr	s13, [r7]
 8007284:	ed87 7a01 	vstr	s14, [r7, #4]
 8007288:	eef1 7a67 	vneg.f32	s15, s15
 800728c:	e790      	b.n	80071b0 <__kernel_rem_pio2f+0x404>
 800728e:	bf00      	nop

08007290 <scalbnf>:
 8007290:	ee10 3a10 	vmov	r3, s0
 8007294:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8007298:	d02b      	beq.n	80072f2 <scalbnf+0x62>
 800729a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800729e:	d302      	bcc.n	80072a6 <scalbnf+0x16>
 80072a0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80072a4:	4770      	bx	lr
 80072a6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80072aa:	d123      	bne.n	80072f4 <scalbnf+0x64>
 80072ac:	4b24      	ldr	r3, [pc, #144]	@ (8007340 <scalbnf+0xb0>)
 80072ae:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8007344 <scalbnf+0xb4>
 80072b2:	4298      	cmp	r0, r3
 80072b4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80072b8:	db17      	blt.n	80072ea <scalbnf+0x5a>
 80072ba:	ee10 3a10 	vmov	r3, s0
 80072be:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80072c2:	3a19      	subs	r2, #25
 80072c4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80072c8:	4288      	cmp	r0, r1
 80072ca:	dd15      	ble.n	80072f8 <scalbnf+0x68>
 80072cc:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8007348 <scalbnf+0xb8>
 80072d0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800734c <scalbnf+0xbc>
 80072d4:	ee10 3a10 	vmov	r3, s0
 80072d8:	eeb0 7a67 	vmov.f32	s14, s15
 80072dc:	2b00      	cmp	r3, #0
 80072de:	bfb8      	it	lt
 80072e0:	eef0 7a66 	vmovlt.f32	s15, s13
 80072e4:	ee27 0a87 	vmul.f32	s0, s15, s14
 80072e8:	4770      	bx	lr
 80072ea:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8007350 <scalbnf+0xc0>
 80072ee:	ee27 0a80 	vmul.f32	s0, s15, s0
 80072f2:	4770      	bx	lr
 80072f4:	0dd2      	lsrs	r2, r2, #23
 80072f6:	e7e5      	b.n	80072c4 <scalbnf+0x34>
 80072f8:	4410      	add	r0, r2
 80072fa:	28fe      	cmp	r0, #254	@ 0xfe
 80072fc:	dce6      	bgt.n	80072cc <scalbnf+0x3c>
 80072fe:	2800      	cmp	r0, #0
 8007300:	dd06      	ble.n	8007310 <scalbnf+0x80>
 8007302:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007306:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800730a:	ee00 3a10 	vmov	s0, r3
 800730e:	4770      	bx	lr
 8007310:	f110 0f16 	cmn.w	r0, #22
 8007314:	da09      	bge.n	800732a <scalbnf+0x9a>
 8007316:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8007350 <scalbnf+0xc0>
 800731a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8007354 <scalbnf+0xc4>
 800731e:	ee10 3a10 	vmov	r3, s0
 8007322:	eeb0 7a67 	vmov.f32	s14, s15
 8007326:	2b00      	cmp	r3, #0
 8007328:	e7d9      	b.n	80072de <scalbnf+0x4e>
 800732a:	3019      	adds	r0, #25
 800732c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8007330:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8007334:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007358 <scalbnf+0xc8>
 8007338:	ee07 3a90 	vmov	s15, r3
 800733c:	e7d7      	b.n	80072ee <scalbnf+0x5e>
 800733e:	bf00      	nop
 8007340:	ffff3cb0 	.word	0xffff3cb0
 8007344:	4c000000 	.word	0x4c000000
 8007348:	7149f2ca 	.word	0x7149f2ca
 800734c:	f149f2ca 	.word	0xf149f2ca
 8007350:	0da24260 	.word	0x0da24260
 8007354:	8da24260 	.word	0x8da24260
 8007358:	33000000 	.word	0x33000000

0800735c <floorf>:
 800735c:	ee10 3a10 	vmov	r3, s0
 8007360:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007364:	3a7f      	subs	r2, #127	@ 0x7f
 8007366:	2a16      	cmp	r2, #22
 8007368:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800736c:	dc2b      	bgt.n	80073c6 <floorf+0x6a>
 800736e:	2a00      	cmp	r2, #0
 8007370:	da12      	bge.n	8007398 <floorf+0x3c>
 8007372:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80073d8 <floorf+0x7c>
 8007376:	ee30 0a27 	vadd.f32	s0, s0, s15
 800737a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800737e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007382:	dd06      	ble.n	8007392 <floorf+0x36>
 8007384:	2b00      	cmp	r3, #0
 8007386:	da24      	bge.n	80073d2 <floorf+0x76>
 8007388:	2900      	cmp	r1, #0
 800738a:	4b14      	ldr	r3, [pc, #80]	@ (80073dc <floorf+0x80>)
 800738c:	bf08      	it	eq
 800738e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8007392:	ee00 3a10 	vmov	s0, r3
 8007396:	4770      	bx	lr
 8007398:	4911      	ldr	r1, [pc, #68]	@ (80073e0 <floorf+0x84>)
 800739a:	4111      	asrs	r1, r2
 800739c:	420b      	tst	r3, r1
 800739e:	d0fa      	beq.n	8007396 <floorf+0x3a>
 80073a0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80073d8 <floorf+0x7c>
 80073a4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80073a8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80073ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073b0:	ddef      	ble.n	8007392 <floorf+0x36>
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	bfbe      	ittt	lt
 80073b6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80073ba:	fa40 f202 	asrlt.w	r2, r0, r2
 80073be:	189b      	addlt	r3, r3, r2
 80073c0:	ea23 0301 	bic.w	r3, r3, r1
 80073c4:	e7e5      	b.n	8007392 <floorf+0x36>
 80073c6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80073ca:	d3e4      	bcc.n	8007396 <floorf+0x3a>
 80073cc:	ee30 0a00 	vadd.f32	s0, s0, s0
 80073d0:	4770      	bx	lr
 80073d2:	2300      	movs	r3, #0
 80073d4:	e7dd      	b.n	8007392 <floorf+0x36>
 80073d6:	bf00      	nop
 80073d8:	7149f2ca 	.word	0x7149f2ca
 80073dc:	bf800000 	.word	0xbf800000
 80073e0:	007fffff 	.word	0x007fffff

080073e4 <_init>:
 80073e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073e6:	bf00      	nop
 80073e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073ea:	bc08      	pop	{r3}
 80073ec:	469e      	mov	lr, r3
 80073ee:	4770      	bx	lr

080073f0 <_fini>:
 80073f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073f2:	bf00      	nop
 80073f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80073f6:	bc08      	pop	{r3}
 80073f8:	469e      	mov	lr, r3
 80073fa:	4770      	bx	lr
