#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar  3 11:51:40 2024
# Process ID: 110194
# Current directory: /home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1/vivado.jou
# Running On: kobal, OS: Linux, CPU Frequency: 1397.099 MHz, CPU Physical cores: 8, Host memory: 16108 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2032.777 ; gain = 114.992 ; free physical = 8508 ; free virtual = 35067
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/axi_gpio_alu'
INFO: [Project 1-454] Reading design checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_risc_0_0/design_1_risc_0_0.dcp' for cell 'design_1_i/risc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2446.504 ; gain = 0.000 ; free physical = 8161 ; free virtual = 34720
INFO: [Netlist 29-17] Analyzing 236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_pc/U0'
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_pc/U0'
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_pc/U0'
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_pc/U0'
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_inst/U0'
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_inst/U0'
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_inst/U0'
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_inst/U0'
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_alu/U0'
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_alu/U0'
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_alu/U0'
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_alu/U0'
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.srcs/constrs_1/new/phy.xdc]
Finished Parsing XDC File [/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.srcs/constrs_1/new/phy.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2730.988 ; gain = 0.000 ; free physical = 8051 ; free virtual = 34610
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2730.988 ; gain = 527.426 ; free physical = 8051 ; free virtual = 34610
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2730.988 ; gain = 0.000 ; free physical = 8041 ; free virtual = 34600

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 177b03841

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3130.625 ; gain = 399.637 ; free physical = 7671 ; free virtual = 34244

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fb372073

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3410.516 ; gain = 0.000 ; free physical = 7436 ; free virtual = 34009
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 64 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1fb372073

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3410.516 ; gain = 0.000 ; free physical = 7436 ; free virtual = 34009
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d1413cda

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3410.516 ; gain = 0.000 ; free physical = 7436 ; free virtual = 34009
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 103 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/risc_0/inst/clkDiv/wire_clk_BUFG_inst to drive 513 load(s) on clock net design_1_i/risc_0/inst/clkDiv/wire_clk_BUFG
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 33 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1f6fc9cf9

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3442.531 ; gain = 32.016 ; free physical = 7435 ; free virtual = 34009
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f6fc9cf9

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3442.531 ; gain = 32.016 ; free physical = 7435 ; free virtual = 34009
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 24980be7e

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3442.531 ; gain = 32.016 ; free physical = 7435 ; free virtual = 34009
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              64  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             103  |                                              0  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3442.531 ; gain = 0.000 ; free physical = 7435 ; free virtual = 34008
Ending Logic Optimization Task | Checksum: eabbfeec

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3442.531 ; gain = 32.016 ; free physical = 7435 ; free virtual = 34009

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: eabbfeec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3442.531 ; gain = 0.000 ; free physical = 7435 ; free virtual = 34008

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: eabbfeec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.531 ; gain = 0.000 ; free physical = 7435 ; free virtual = 34008

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3442.531 ; gain = 0.000 ; free physical = 7435 ; free virtual = 34008
Ending Netlist Obfuscation Task | Checksum: eabbfeec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3442.531 ; gain = 0.000 ; free physical = 7435 ; free virtual = 34009
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3442.531 ; gain = 711.543 ; free physical = 7435 ; free virtual = 34009
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3490.555 ; gain = 40.020 ; free physical = 7420 ; free virtual = 33995
INFO: [Common 17-1381] The checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7390 ; free virtual = 33968
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d2c09e0d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7390 ; free virtual = 33968
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7390 ; free virtual = 33968

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12f443ef8

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7375 ; free virtual = 33957

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1de5e7dfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7371 ; free virtual = 33962

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1de5e7dfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7371 ; free virtual = 33962
Phase 1 Placer Initialization | Checksum: 1de5e7dfd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7371 ; free virtual = 33962

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 26f011683

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7366 ; free virtual = 33958

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19c414437

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7366 ; free virtual = 33958

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19c414437

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7366 ; free virtual = 33958

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 23b33e536

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7347 ; free virtual = 33940

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 54 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 19 nets or LUTs. Breaked 0 LUT, combined 19 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7345 ; free virtual = 33941

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             19  |                    19  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             19  |                    19  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2551d0bf2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7345 ; free virtual = 33941
Phase 2.4 Global Placement Core | Checksum: 1b179ba0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7353 ; free virtual = 33943
Phase 2 Global Placement | Checksum: 1b179ba0a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7353 ; free virtual = 33943

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28c0de5c9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7353 ; free virtual = 33942

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22b591aae

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7351 ; free virtual = 33941

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 231ede415

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7352 ; free virtual = 33942

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2207ee657

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7352 ; free virtual = 33942

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dbee4a56

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7350 ; free virtual = 33940

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 190feeade

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7350 ; free virtual = 33940

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 19e97df8c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7350 ; free virtual = 33940
Phase 3 Detail Placement | Checksum: 19e97df8c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7350 ; free virtual = 33940

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 184969fec

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.738 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1488fcacc

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7347 ; free virtual = 33937
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: c957a161

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936
Phase 4.1.1.1 BUFG Insertion | Checksum: 184969fec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.738. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10c06c978

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936
Phase 4.1 Post Commit Optimization | Checksum: 10c06c978

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10c06c978

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10c06c978

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936
Phase 4.3 Placer Reporting | Checksum: 10c06c978

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1604a8eb4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936
Ending Placer Task | Checksum: 105a005be

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7346 ; free virtual = 33936
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7349 ; free virtual = 33939
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7336 ; free virtual = 33934
INFO: [Common 17-1381] The checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7354 ; free virtual = 33947
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7369 ; free virtual = 33962
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7335 ; free virtual = 33928
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3562.590 ; gain = 0.000 ; free physical = 7313 ; free virtual = 33913
INFO: [Common 17-1381] The checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 540235ff ConstDB: 0 ShapeSum: b19dcfbf RouteDB: 0
Post Restoration Checksum: NetGraph: d647b5bf NumContArr: 212a8ce9 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f77242a8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3586.965 ; gain = 0.000 ; free physical = 7249 ; free virtual = 33845

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f77242a8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3586.965 ; gain = 0.000 ; free physical = 7217 ; free virtual = 33814

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f77242a8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3586.965 ; gain = 0.000 ; free physical = 7217 ; free virtual = 33814
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16da147b8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3599.961 ; gain = 12.996 ; free physical = 7205 ; free virtual = 33803
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.761  | TNS=0.000  | WHS=-0.147 | THS=-43.385|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0118243 %
  Global Horizontal Routing Utilization  = 0.0103401 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3404
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3399
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 15

Phase 2 Router Initialization | Checksum: 174ec1a31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3603.961 ; gain = 16.996 ; free physical = 7200 ; free virtual = 33798

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 174ec1a31

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3603.961 ; gain = 16.996 ; free physical = 7200 ; free virtual = 33798
Phase 3 Initial Routing | Checksum: 1aa33f7ab

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7201 ; free virtual = 33799

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 244
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.031  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10a5dd7bf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7192 ; free virtual = 33790

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.031  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 209cc2577

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7172 ; free virtual = 33778
Phase 4 Rip-up And Reroute | Checksum: 209cc2577

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7172 ; free virtual = 33779

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 209cc2577

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7169 ; free virtual = 33782

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 209cc2577

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7169 ; free virtual = 33782
Phase 5 Delay and Skew Optimization | Checksum: 209cc2577

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7151 ; free virtual = 33775

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cad2cf79

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7117 ; free virtual = 33735
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.183  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14d675079

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7117 ; free virtual = 33735
Phase 6 Post Hold Fix | Checksum: 14d675079

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7117 ; free virtual = 33735

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.72874 %
  Global Horizontal Routing Utilization  = 2.21852 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1462e1c15

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7117 ; free virtual = 33735

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1462e1c15

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3612.961 ; gain = 25.996 ; free physical = 7102 ; free virtual = 33721

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174c4d8cc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3628.969 ; gain = 42.004 ; free physical = 7102 ; free virtual = 33721

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.183  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 174c4d8cc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3628.969 ; gain = 42.004 ; free physical = 7102 ; free virtual = 33721
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3628.969 ; gain = 42.004 ; free physical = 7130 ; free virtual = 33749

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3628.969 ; gain = 66.379 ; free physical = 7130 ; free virtual = 33749
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3628.969 ; gain = 0.000 ; free physical = 7113 ; free virtual = 33741
INFO: [Common 17-1381] The checkpoint '/home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/subi/codes/vscode/vivado/finalRISCV/finalRISCV.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/risc_0/inst/top_inst/pc/E[0] is a gated clock net sourced by a combinational pin design_1_i/risc_0/inst/top_inst/pc/ImmSel_reg_reg[2]_i_2/O, cell design_1_i/risc_0/inst/top_inst/pc/ImmSel_reg_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[0]_1 is a gated clock net sourced by a combinational pin design_1_i/risc_0/inst/top_inst/pc/PC_temp_reg_i_2/O, cell design_1_i/risc_0/inst/top_inst/pc/PC_temp_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/risc_0/inst/top_inst/pc/pc_reg_reg[4]_2 is a gated clock net sourced by a combinational pin design_1_i/risc_0/inst/top_inst/pc/MemRW_reg_reg_i_2/O, cell design_1_i/risc_0/inst/top_inst/pc/MemRW_reg_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3957.734 ; gain = 226.234 ; free physical = 7120 ; free virtual = 33751
INFO: [Common 17-206] Exiting Vivado at Sun Mar  3 11:52:51 2024...
