
*** Running vivado
    with args -log ALPIDE_Carrier.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALPIDE_Carrier.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ALPIDE_Carrier.tcl -notrace
Command: synth_design -top ALPIDE_Carrier -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 413.109 ; gain = 102.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALPIDE_Carrier' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:47]
INFO: [Synth 8-3491] module 'read_byte' declared at 'D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/read_byte.vhd:35' bound to instance 'u1' of component 'read_byte' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:117]
INFO: [Synth 8-638] synthesizing module 'read_byte' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/read_byte.vhd:46]
INFO: [Synth 8-226] default block is never used [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/read_byte.vhd:76]
WARNING: [Synth 8-614] signal 'rstn' is read in the process but is not in the sensitivity list [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/read_byte.vhd:67]
INFO: [Synth 8-226] default block is never used [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/read_byte.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'read_byte' (1#1) [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/read_byte.vhd:46]
INFO: [Synth 8-3491] module 'send_byte' declared at 'D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/send_byte.vhd:35' bound to instance 'u2' of component 'send_byte' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:128]
INFO: [Synth 8-638] synthesizing module 'send_byte' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/send_byte.vhd:45]
WARNING: [Synth 8-614] signal 'state_fsm' is read in the process but is not in the sensitivity list [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/send_byte.vhd:54]
INFO: [Synth 8-226] default block is never used [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/send_byte.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'send_byte' (2#1) [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/send_byte.vhd:45]
INFO: [Synth 8-3491] module 'phase_shifter' declared at 'D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.runs/synth_1/.Xil/Vivado-9964-DESKTOP-EKOU29H/realtime/phase_shifter_stub.vhdl:5' bound to instance 'MMCM' of component 'phase_shifter' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:136]
INFO: [Synth 8-638] synthesizing module 'phase_shifter' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.runs/synth_1/.Xil/Vivado-9964-DESKTOP-EKOU29H/realtime/phase_shifter_stub.vhdl:15]
INFO: [Synth 8-3491] module 'CMD_ROM' declared at 'D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.runs/synth_1/.Xil/Vivado-9964-DESKTOP-EKOU29H/realtime/CMD_ROM_stub.vhdl:5' bound to instance 'ROM' of component 'CMD_ROM' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:142]
INFO: [Synth 8-638] synthesizing module 'CMD_ROM' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.runs/synth_1/.Xil/Vivado-9964-DESKTOP-EKOU29H/realtime/CMD_ROM_stub.vhdl:14]
WARNING: [Synth 8-614] signal 'rstn' is read in the process but is not in the sensitivity list [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:147]
WARNING: [Synth 8-614] signal 'rstn' is read in the process but is not in the sensitivity list [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:161]
INFO: [Synth 8-226] default block is never used [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element chip_id_err_reg was removed.  [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element data_l_reg was removed.  [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:410]
WARNING: [Synth 8-6014] Unused sequential element data_h_reg was removed.  [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:414]
WARNING: [Synth 8-6014] Unused sequential element chip_id_reg was removed.  [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:347]
WARNING: [Synth 8-3848] Net command in module/entity ALPIDE_Carrier does not have driver. [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:111]
WARNING: [Synth 8-3848] Net op_command in module/entity ALPIDE_Carrier does not have driver. [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:111]
WARNING: [Synth 8-3848] Net id in module/entity ALPIDE_Carrier does not have driver. [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:111]
WARNING: [Synth 8-3848] Net w_addrl in module/entity ALPIDE_Carrier does not have driver. [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:111]
WARNING: [Synth 8-3848] Net w_addrh in module/entity ALPIDE_Carrier does not have driver. [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:111]
WARNING: [Synth 8-3848] Net w_datal in module/entity ALPIDE_Carrier does not have driver. [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:111]
WARNING: [Synth 8-3848] Net w_datah in module/entity ALPIDE_Carrier does not have driver. [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'ALPIDE_Carrier' (3#1) [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 469.496 ; gain = 158.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 469.496 ; gain = 158.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 469.496 ; gain = 158.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/ip/phase_shifter/phase_shifter/phase_shifter_in_context.xdc] for cell 'MMCM'
Finished Parsing XDC File [d:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/ip/phase_shifter/phase_shifter/phase_shifter_in_context.xdc] for cell 'MMCM'
Parsing XDC File [d:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/ip/CMD_ROM/CMD_ROM/CMD_ROM_in_context.xdc] for cell 'ROM'
Finished Parsing XDC File [d:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/ip/CMD_ROM/CMD_ROM/CMD_ROM_in_context.xdc] for cell 'ROM'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 797.430 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 797.430 ; gain = 0.012
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 797.430 ; gain = 486.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 797.430 ; gain = 486.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  d:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/ip/phase_shifter/phase_shifter/phase_shifter_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  d:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/ip/phase_shifter/phase_shifter/phase_shifter_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for MMCM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 797.430 ; gain = 486.336
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_fsm_reg' in module 'read_byte'
INFO: [Synth 8-5545] ROM "state_fsm" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "word_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "readable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "error_signal" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_fsm_reg' in module 'send_byte'
INFO: [Synth 8-5544] ROM "word_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_sent" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ready" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ALPIDEC_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-802] inferred FSM for state register 'i_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-802] inferred FSM for state register 'rr_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'ALPIDE_Carrier'
INFO: [Synth 8-5546] ROM "r_read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "word_in" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idle_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_task" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_task" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              s_wait_low |                             0001 |                               00
                  s_read |                             0010 |                               01
                  s_high |                             0100 |                               10
                 s_error |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_fsm_reg' using encoding 'one-hot' in module 'read_byte'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                             0001 |                               00
                   s_low |                             0010 |                               01
                  s_send |                             0100 |                               10
                  s_high |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_fsm_reg' using encoding 'one-hot' in module 'send_byte'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                             0000
                      s1 |                               01 |                             0001
                      s2 |                               10 |                             0010
                      s3 |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'ALPIDE_Carrier'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                             0000
                      s1 |                               01 |                             0001
                      s2 |                               10 |                             0010
                      s3 |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'ALPIDE_Carrier'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
                      s9 |                             1001 |                             1001
                     s10 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rr_state_reg' using encoding 'sequential' in module 'ALPIDE_Carrier'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                             0000
                      s1 |                              001 |                             0001
                      s2 |                              010 |                             0010
                      s3 |                              011 |                             0011
                      s4 |                              100 |                             0100
                      s5 |                              101 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i_state_reg' using encoding 'sequential' in module 'ALPIDE_Carrier'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              100
               power_off |                              001 |                              010
                power_on |                              010 |                              001
                    init |                              011 |                              000
            readregister |                              100 |                              011
            writecommand |                              101 |                              101
           writeregister |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ALPIDEC_state_reg' using encoding 'sequential' in module 'ALPIDE_Carrier'
WARNING: [Synth 8-327] inferring latch for variable 'pin_in_reg' [D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.srcs/sources_1/new/ALPIDE_Carrier.vhd:122]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 797.430 ; gain = 486.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 7     
	  11 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 9     
	  11 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	  11 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 23    
	   7 Input      1 Bit        Muxes := 28    
	  11 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ALPIDE_Carrier 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	  11 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 18    
	  11 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 10    
Module read_byte 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module send_byte 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "u1/state_fsm" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (u1/FSM_onehot_state_fsm_reg[3]) is unused and will be removed from module ALPIDE_Carrier.
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[27]' (FDE) to 'i_7/u2/word_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[18]' (FDE) to 'i_7/u2/word_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[15]' (FDE) to 'i_7/u2/word_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[5]' (FDE) to 'i_7/u2/word_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[29]' (FDE) to 'i_7/u2/word_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[4]' (FDE) to 'i_7/u2/word_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[24]' (FDE) to 'i_7/u2/word_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[14]' (FDE) to 'i_7/u2/word_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[10]' (FDE) to 'i_7/u2/word_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[6]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[22]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[21]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[25]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[23]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[16]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[9]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[28]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[20]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[19]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[8]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[11]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[26]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[12]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[30]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[13]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7/u2/word_cnt_reg[17]' (FDE) to 'i_7/u2/word_cnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\u2/word_cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_7/cnt_reg[3]' (FDE) to 'i_7/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7/cnt_reg[4]' (FDE) to 'i_7/cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_7/cnt_reg[5]' (FDE) to 'i_7/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7/cnt_reg[6]' (FDE) to 'i_7/cnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_7/idle_cnt_reg[6]' (FDCE) to 'i_7/idle_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7/idle_cnt_reg[5]' (FDCE) to 'i_7/idle_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7/idle_cnt_reg[7]' (FDCE) to 'i_7/idle_cnt_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\idle_cnt_reg[4] )
INFO: [Synth 8-3886] merging instance 'byte_cnt_reg[2]' (FDCE) to 'byte_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'byte_cnt_reg[3]' (FDCE) to 'byte_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'byte_cnt_reg[4]' (FDCE) to 'byte_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'byte_cnt_reg[7]' (FDCE) to 'byte_cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'byte_cnt_reg[5]' (FDCE) to 'byte_cnt_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\byte_cnt_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_7/cmd_cnt_reg[5]' (FDCE) to 'i_7/cmd_cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7/cmd_cnt_reg[6]' (FDCE) to 'i_7/cmd_cnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\cmd_cnt_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 797.430 ; gain = 486.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMCM/clk_out1' to pin 'MMCM/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'MMCM/clk_out2' to pin 'MMCM/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 797.430 ; gain = 486.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 810.758 ; gain = 499.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 814.188 ; gain = 503.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 814.188 ; gain = 503.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 814.188 ; gain = 503.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 814.188 ; gain = 503.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 814.188 ; gain = 503.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 814.188 ; gain = 503.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 814.188 ; gain = 503.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |phase_shifter |         1|
|2     |CMD_ROM       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |CMD_ROM_bbox_1       |     1|
|2     |phase_shifter_bbox_0 |     1|
|3     |CARRY4               |     9|
|4     |LUT1                 |     2|
|5     |LUT2                 |    21|
|6     |LUT3                 |    16|
|7     |LUT4                 |    38|
|8     |LUT5                 |    26|
|9     |LUT6                 |    63|
|10    |MUXF7                |     1|
|11    |FDCE                 |    29|
|12    |FDPE                 |     1|
|13    |FDRE                 |    81|
|14    |LD                   |     1|
|15    |IBUF                 |     6|
|16    |IOBUF                |     1|
|17    |OBUF                 |     3|
+------+---------------------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   309|
|2     |  u1     |read_byte |    78|
|3     |  u2     |send_byte |    79|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 814.188 ; gain = 503.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 814.188 ; gain = 175.160
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 814.188 ; gain = 503.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 814.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 814.188 ; gain = 514.566
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 814.188 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Progetti_vivado/ALPIDE_Reader/ALPIDE_Reader.runs/synth_1/ALPIDE_Carrier.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALPIDE_Carrier_utilization_synth.rpt -pb ALPIDE_Carrier_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 16:28:41 2019...
