{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561671026593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561671026593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 18:30:26 2019 " "Processing started: Thu Jun 27 18:30:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561671026593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561671026593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map AC -c AC --generate_functional_sim_netlist " "Command: quartus_map AC -c AC --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561671026593 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561671026900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopJK-flipFlopArch " "Found design unit 1: flipFlopJK-flipFlopArch" {  } { { "flipFlopJK.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/AC/flipFlopJK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561671027333 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopJK " "Found entity 1: flipFlopJK" {  } { { "flipFlopJK.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/AC/flipFlopJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561671027333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561671027333 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Registrador8bits.vhd " "Can't analyze file -- file Registrador8bits.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1561671027339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegAC-archRegAC " "Found design unit 1: RegAC-archRegAC" {  } { { "RegAC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/AC/RegAC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561671027344 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegAC " "Found entity 1: RegAC" {  } { { "RegAC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/AC/RegAC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561671027344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561671027344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegAC " "Elaborating entity \"RegAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561671027374 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qs_bar RegAC.vhd(29) " "Verilog HDL or VHDL warning at RegAC.vhd(29): object \"Qs_bar\" assigned a value but never read" {  } { { "RegAC.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/AC/RegAC.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561671027376 "|RegAC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopJK flipFlopJK:\\RFOR:0:FFN " "Elaborating entity \"flipFlopJK\" for hierarchy \"flipFlopJK:\\RFOR:0:FFN\"" {  } { { "RegAC.vhd" "\\RFOR:0:FFN" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/AC/RegAC.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561671027383 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load flipFlopJK.vhd(22) " "VHDL Process Statement warning at flipFlopJK.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "flipFlopJK.vhd" "" { Text "C:/Users/thaty/Desktop/ProjetoCircuitosDigitais/NEANDER/AC/flipFlopJK.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561671027384 "|RegAC|flipFlopJK:\RFOR:0:FFN"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561671027506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 18:30:27 2019 " "Processing ended: Thu Jun 27 18:30:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561671027506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561671027506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561671027506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561671027506 ""}
