#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 10 20:30:03 2020
# Process ID: 15760
# Current directory: C:/Users/Lucifer.dark/Desktop/Lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18456 C:\Users\Lucifer.dark\Desktop\Lab03\Lab03.xpr
# Log file: C:/Users/Lucifer.dark/Desktop/Lab03/vivado.log
# Journal file: C:/Users/Lucifer.dark/Desktop/Lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {c:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/DM_ip.coe}] [get_ips DM]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/DM_ip.coe' provided. It will be converted relative to IP Instance files 'DM_ip.coe'
generate_target all [get_files  C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/DM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'DM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'DM'...
catch { config_ip_cache -export [get_ips -all DM] }
export_ip_user_files -of_objects [get_files C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/DM.xci] -no_script -sync -force -quiet
reset_run DM_synth_1
launch_runs -jobs 7 DM_synth_1
[Sun May 10 21:04:10 2020] Launched DM_synth_1...
Run output will be captured here: C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.runs/DM_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/DM.xci] -directory C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files -ipstatic_source_dir C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/modelsim} {questa=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/questa} {riviera=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/riviera} {activehdl=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/IM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'IM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'IM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'IM'...
catch { config_ip_cache -export [get_ips -all IM] }
export_ip_user_files -of_objects [get_files C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/IM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/IM.xci]
launch_runs -jobs 7 IM_synth_1
[Sun May 10 21:04:37 2020] Launched IM_synth_1...
Run output will be captured here: C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.runs/IM_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/IM.xci] -directory C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files -ipstatic_source_dir C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/modelsim} {questa=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/questa} {riviera=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/riviera} {activehdl=C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v w ]
add_files -fileset sim_1 C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v
update_compile_order -fileset sim_1
set_property top DBU_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'step' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v:37]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/xsim.dir/DBU_test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 109.172 ; gain = 17.488
INFO: [Common 17-206] Exiting Webtalk at Sun May 10 21:19:43 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 825.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DBU_test_behav -key {Behavioral:sim_1:Functional:DBU_test} -tclbatch {DBU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DBU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 40 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DBU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 843.863 ; gain = 18.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 854.039 ; gain = 9.781
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DBU_test_behav -key {Behavioral:sim_1:Functional:DBU_test} -tclbatch {DBU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DBU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 40 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DBU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 854.039 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/DBU_test/dbu/cpu}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 40 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 854.039 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 40 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 854.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DBU_test_behav -key {Behavioral:sim_1:Functional:DBU_test} -tclbatch {DBU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DBU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 40 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DBU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 862.535 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DBU_test/dbu/cpu}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:83]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 40 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 862.535 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DBU_test/dbu/clock}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:83]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 40 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 862.535 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 40 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 862.535 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 40 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 862.535 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 50 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 862.535 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/DBU_test/dbu/cpu/Read_data}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:86]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 50 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 865.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DBU_test_behav -key {Behavioral:sim_1:Functional:DBU_test} -tclbatch {DBU_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DBU_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 50 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DBU_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 873.492 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/DBU_test/dbu/cpu}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:86]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 50 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 873.492 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                 5000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 50 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 873.492 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                 7000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 51 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 875.336 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                 6000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                 6000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 51 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 875.336 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:86]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                 6000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                 6000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 875.336 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:74]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                10000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                10000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 875.336 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/DBU_test/dbu/cpu/control}} 
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:74]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                10000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                10000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 882.246 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:74]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                10000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                10000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 882.246 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:72]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 6 for port 'OpCode' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:74]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.im.inst at time                10000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.im.inst is         255
WARNING in DBU_test.dbu.cpu.dm.inst at time                10000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 882.246 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:72]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.dm.inst at time                55000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 882.246 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:72]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.dm.inst at time                55000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 904.914 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:72]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.dm.inst at time                55000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 907.945 ; gain = 0.230
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:72]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in DBU_test.dbu.cpu.dm.inst at time                55000 ns: 
Reading from out-of-range address. Max address in DBU_test.dbu.cpu.dm.inst is         255
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 931.559 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 65 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 931.559 ; gain = 0.000
run all
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 115 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.633 ; gain = 57.438
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 66 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1012.699 ; gain = 0.066
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 115 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.699 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DBU_test' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/DM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IM.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim/IP.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DBU_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/DM/sim/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ip/IM/sim/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.sim/sim_1/behav/xsim'
"xelab -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d9bc9891e2dc4541b0eb551f713a1b18 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DBU_test_behav xil_defaultlib.DBU_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sources_1/new/CPU.v:87]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Jitter_clr
Compiling module xil_defaultlib.EDG
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IM
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DBU
Compiling module xil_defaultlib.DBU_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DBU_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
$finish called at time : 85 ns : File "C:/Users/Lucifer.dark/Desktop/Lab03/Lab03.srcs/sim_1/new/DBU_test.v" Line 57
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.754 ; gain = 0.055
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 10 23:07:30 2020...
