/*
 * TI81XX CM offset macros
 *
 * Copyright (C) 2011-2012 Texas Instruments Incorporated - http://www.ti.com/
 * Vaibhav Hiremath <hvaibhav@ti.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CM_81XX_H
#define __ARCH_ARM_MACH_OMAP2_CM_81XX_H

#include "common.h"

#include "cm.h"
#include "cm-regbits-33xx.h"
#include "iomap.h"

/* CM base address */
#define TI81XX_CM_BASE		0x48180000

#define TI81XX_CM_REGADDR(module, reg)					\
	TI81XX_L4_SLOW_IO_ADDRESS(TI81XX_CM_BASE + (module) + (reg))

/* CM instances */
/*
 * TI81XX common CM module offsets
 */
#define TI81XX_CM_DEVICE_MOD			0x0100	/* 256B */
#define TI81XX_CM_DPLL_MOD			0x0300	/* 256B */
#define TI81XX_CM_ACTIVE_MOD			0x0400	/* 256B */
#define TI81XX_CM_DEFAULT_MOD			0x0500	/* 256B */
#define TI81XX_CM_IVAHD0_MOD			0x0600	/* 256B */
#define TI81XX_CM_IVAHD1_MOD			0x0700	/* 256B */
#define TI81XX_CM_IVAHD2_MOD			0x0800	/* 256B */
#define TI81XX_CM_SGX_MOD			0x0900	/* 256B */
#define TI81XX_CM_ALWON_MOD			0x1400	/* 1KB */

/*
 * CM register addresses
 */

/* CM_DPLL */
/* TI81XX specific definitions */
#define TI81XX_CM_DPLL_SYSCLK3_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0008)
#define TI81XX_CM_DPLL_SYSCLK6_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0014)
#define TI81XX_CM_DPLL_SYSCLK10_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0024)
#define TI81XX_CM_DPLL_SYSCLK19_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x004C)
#define TI81XX_CM_DPLL_SYSCLK20_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0050)
#define TI81XX_CM_DPLL_SYSCLK21_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0054)
#define TI81XX_CM_DPLL_SYSCLK22_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0058)
#define TI81XX_CM_DPLL_SYSCLK14_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0070)
#define TI81XX_CM_DPLL_SYSCLK16_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0074)
#define TI81XX_CM_DPLL_SYSCLK18_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0078)
#define TI81XX_CM_DPLL_AUDIOCLK_MCASP0_CLKSEL	TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x007C)
#define TI81XX_CM_DPLL_AUDIOCLK_MCASP1_CLKSEL	TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0080)
#define TI81XX_CM_DPLL_AUDIOCLK_MCASP2_CLKSEL	TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0084)
#define TI81XX_CM_DPLL_AUDIOCLK_MCBSP_CLKSEL	TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0088)
#define TI81XX_CM_DPLL_HDMI_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x00AC)
#define TI81XX_CM_DPLL_SYSCLK23_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x00B0)

/* TI816X specific definitions */
#define TI816X_CM_DPLL_SYSCLK1_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0000)
#define TI816X_CM_DPLL_SYSCLK2_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0004)
#define TI816X_CM_DPLL_SYSCLK4_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x000C)
#define TI816X_CM_DPLL_SYSCLK5_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0010)
#define TI816X_CM_DPLL_SYSCLK7_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0018)
#define TI816X_CM_DPLL_SYSCLK11_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x002C)
#define TI816X_CM_DPLL_SYSCLK12_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0030)
#define TI816X_CM_DPLL_SYSCLK13_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0034)
#define TI816X_CM_DPLL_SYSCLK15_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0038)
#define TI816X_CM_DPLL_VPB3_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0040)
#define TI816X_CM_DPLL_VPC1_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0044)
#define TI816X_CM_DPLL_VPD1_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0048)
#define TI816X_CM_DPLL_SYSCLK22_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0058)
#define TI816X_CM_DPLL_APA_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x005C)
#define TI816X_CM_DPLL_TIMER1_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0090)
#define TI816X_CM_DPLL_TIMER2_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0094)
#define TI816X_CM_DPLL_TIMER3_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x0098)
#define TI816X_CM_DPLL_TIMER4_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x009C)
#define TI816X_CM_DPLL_TIMER5_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x00A0)
#define TI816X_CM_DPLL_TIMER6_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x00A4)
#define TI816X_CM_DPLL_TIMER7_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x00A8)
#define TI816X_CM_DPLL_SYSCLK24_CLKSEL		TI81XX_CM_REGADDR(TI81XX_CM_DPLL_MOD, 0x00B4)

/* CM_ACTIVE */
#define TI81XX_CM_ACTIVE_HDVPSS_CLKSTCTRL_OFFSET	0x0
#define TI81XX_CM_ACTIVE_HDMI_CLKSTCTRL_OFFSET		0x4
#define TI81XX_CM_ACTIVE_GEM_CLKSTCTRL_OFFSET		0x8


/* CM_DEFAULT */
#define TI81XX_CM_DEFAULT_L3_MED_CLKSTCTRL_OFFSET	0x0004
#define TI81XX_CM_DEFAULT_L3_MED_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0004)

#define TI81XX_CM_DEFAULT_L3_FAST_CLKSTCTRL_OFFSET	0x0008
#define TI81XX_CM_DEFAULT_L3_FAST_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0008)

#define TI81XX_CM_DEFAULT_TPPSS_CLKSTCTRL_OFFSET	 0x000C
#define TI81XX_CM_DEFAULT_TPPSS_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x000C)

#define TI81XX_CM_DEFAULT_PCI_CLKSTCTRL_OFFSET		0x0010
#define TI81XX_CM_DEFAULT_PCI_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0010)

#define TI81XX_CM_DEFAULT_L3_SLOW_CLKSTCTRL_OFFSET	0x0014
#define TI81XX_CM_DEFAULT_L3_SLOW_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0014)

#define TI81XX_CM_DEFAULT_DUCATI_CLKSTCTRL_OFFSET	0x0018
#define TI81XX_CM_DEFAULT_DUCATI_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0018)

#define TI81XX_CM_DEFAULT_EMIF_0_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0020)
#define TI81XX_CM_DEFAULT_EMIF_1_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0024)
#define TI81XX_CM_DEFAULT_DMM_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0028)
#define TI81XX_CM_DEFAULT_FW_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x002C)

#define TI81XX_CM_DEFAULT_TPPSS_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0054)

#define TI81XX_CM_DEFAULT_USB_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0058)
#define TI81XX_CM_DEFAULT_SATA_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0060)
#define TI81XX_CM_DEFAULT_DUCATI_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0074)
#define TI81XX_CM_DEFAULT_PCI_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_DEFAULT_MOD, 0x0078)

/* CM_IVAHD0 */
#define TI81XX_CM_IVAHD0_IVAHD_CLKSTCTRL_OFFSET	0x0000
#define TI81XX_CM_IVAHD0_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_IVAHD0_MOD, 0x0000)

#define TI81XX_CM_IVAHD0_IVAHD_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_IVAHD0_MOD, 0x0020)
#define TI81XX_CM_IVAHD0_SL2_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_IVAHD0_MOD, 0x0024)

/* CM_IVAHD1 */
#define TI81XX_CM_IVAHD1_IVAHD_CLKSTCTRL_OFFSET	0x0000
#define TI81XX_CM_IVAHD1_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_IVAHD1_MOD, 0x0000)

#define TI81XX_CM_IVAHD1_IVAHD_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_IVAHD1_MOD, 0x0020)
#define TI81XX_CM_IVAHD1_SL2_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_IVAHD1_MOD, 0x0024)

/* CM_IVAHD2 */
#define TI81XX_CM_IVAHD2_IVAHD_CLKSTCTRL_OFFSET	0x0000
#define TI81XX_CM_IVAHD2_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_IVAHD2_MOD, 0x0000)

#define TI81XX_CM_IVAHD2_IVAHD_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_IVAHD2_MOD, 0x0020)
#define TI81XX_CM_IVAHD2_SL2_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_IVAHD2_MOD, 0x0024)

/* CM_SGX */
#define TI81XX_CM_SGX_CLKSTCTRL_OFFSET		0x0000
#define TI81XX_CM_SGX_CLKSTCTRL			TI81XX_CM_REGADDR(TI81XX_CM_SGX_MOD, 0x0000)

#define TI81XX_CM_SGX_SGX_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_SGX_MOD, 0x0020)

/* CM_ALWON */
#define TI81XX_CM_ALWON_L3_SLOW_CLKSTCTRL_OFFSET	0x0000
#define TI81XX_CM_ALWON_L3_SLOW_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0000)
#define TI81XX_CM_ALWON_ETHERNET_CLKSTCTRL_OFFSET		0x0004
#define TI81XX_CM_ALWON_ETHERNET_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0004)
#define TI81XX_CM_ALWON_L3_MED_CLKSTCTRL_OFFSET		0x0008
#define TI81XX_CM_ALWON_L3_MED_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0008)
#define TI81XX_CM_ALWON_MMU_CLKSTCTRL_OFFSET			0x000C
#define TI81XX_CM_ALWON_MMU_CLKSTCTRL			TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x000C)
#define TI81XX_CM_ALWON_MMUCFG_CLKSTCTRL_OFFSET		0x0010
#define TI81XX_CM_ALWON_MMUCFG_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0010)
#define TI81XX_CM_ALWON_OCMC_0_CLKSTCTRL_OFFSET		0x0014
#define TI81XX_CM_ALWON_OCMC_0_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0014)
#define TI81XX_CM_ALWON_MPU_CLKSTCTRL_OFFSET		0x001C
#define TI81XX_CM_ALWON_MPU_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x001C)
#define TI81XX_CM_ALWON_SYSCLK4_CLKSTCTRL_OFFSET	0x0020
#define TI81XX_CM_ALWON_SYSCLK4_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0020)
#define TI81XX_CM_ALWON_SYSCLK5_CLKSTCTRL_OFFSET	0x0024
#define TI81XX_CM_ALWON_SYSCLK5_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0024)
#define TI81XX_CM_ALWON_SYSCLK6_CLKSTCTRL_OFFSET	0x0028
#define TI81XX_CM_ALWON_SYSCLK6_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0028)
#define TI81XX_CM_ALWON_RTC_CLKSTCTRL_OFFSET		0x002C
#define TI81XX_CM_ALWON_RTC_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x002C)
#define TI81XX_CM_ALWON_L3_FAST_CLKSTCTRL_OFFSET	0x0030
#define TI81XX_CM_ALWON_L3_FAST_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0030)
#define TI81XX_CM_ALWON_MCASP0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0140)
#define TI81XX_CM_ALWON_MCASP1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0144)
#define TI81XX_CM_ALWON_MCASP2_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0148)
#define TI81XX_CM_ALWON_MCBSP_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x014C)

#define TI81XX_CM_ALWON_UART_0_CLKCTRL_OFFSET	0x0150
#define TI81XX_CM_ALWON_UART_0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0150)
#define TI81XX_CM_ALWON_UART_1_CLKCTRL_OFFSET	0x0154
#define TI81XX_CM_ALWON_UART_1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0154)
#define TI81XX_CM_ALWON_UART_2_CLKCTRL_OFFSET	0x0158
#define TI81XX_CM_ALWON_UART_2_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0158)

#define TI81XX_CM_ALWON_GPIO_0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x015C)
#define TI81XX_CM_ALWON_GPIO_1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0160)
#define TI81XX_CM_ALWON_WDTIMER_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x018C)
#define TI81XX_CM_ALWON_SPI_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0190)
#define TI81XX_CM_ALWON_MAILBOX_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0194)
#define TI81XX_CM_ALWON_SPINBOX_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0198)
#define TI81XX_CM_ALWON_VLYNQ_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01A0)
#define TI81XX_CM_ALWON_MMUDATA_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x019C)
#define TI81XX_CM_ALWON_MMUCFG_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01A8)
#define TI81XX_CM_ALWON_SDIO_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01B0)
#define TI81XX_CM_ALWON_OCMC_0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01B4)
#define TI81XX_CM_ALWON_SMARTCARD_0_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01BC)
#define TI81XX_CM_ALWON_SMARTCARD_1_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01C0)
#define TI81XX_CM_ALWON_CONTROL_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01C4)
#define TI81XX_CM_ALWON_SECSS_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01C8)
#define TI81XX_CM_ALWON_GPMC_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01D0)
#define TI81XX_CM_ALWON_ETHERNET_0_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01D4)
#define TI81XX_CM_ALWON_ETHERNET_1_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01D8)

#define TI81XX_CM_ALWON_MPU_CLKCTRL_OFFSET	0x01DC
#define TI81XX_CM_ALWON_MPU_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01DC)

#define TI81XX_CM_ALWON_DEBUGSS_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01E0)
#define TI81XX_CM_ALWON_L3_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01E4)
#define TI81XX_CM_ALWON_L4HS_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01E8)
#define TI81XX_CM_ALWON_L4LS_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01EC)
#define TI81XX_CM_ALWON_RTC_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01F0)
#define TI81XX_CM_ALWON_TPCC_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01F4)
#define TI81XX_CM_ALWON_TPTC0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01F8)
#define TI81XX_CM_ALWON_TPTC1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01FC)
#define TI81XX_CM_ALWON_TPTC2_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0200)
#define TI81XX_CM_ALWON_TPTC3_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0204)
#define TI81XX_CM_ALWON_SR_0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0208)
#define TI81XX_CM_ALWON_SR_1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x020C)
#define TI81XX_CM_ALWON_SR_2_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0210)
#define TI81XX_CM_ALWON_SR_3_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0214)

/* For TI814X */
#define TI814X_CM_ALWON_VCP_CLKSTCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0018)
#define TI814X_CM_ALWON_I2C_02_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0164)
#define TI814X_CM_ALWON_I2C_13_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0168)
#define TI814X_CM_ALWON_MCASP_3_4_5_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x016C)
#define TI814X_CM_ALWON_ATL_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0170)
#define TI814X_CM_ALWON_MLB_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0174)
#define TI814X_CM_ALWON_PATA_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0178)
#define TI814X_CM_ALWON_UART_3_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0180)
#define TI814X_CM_ALWON_UART_4_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0184)
#define TI814X_CM_ALWON_UART_5_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0188)
#define TI814X_CM_ALWON_VCP_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01B8)
#define TI814X_CM_ALWON_DCAN_0_1_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0218)
#define TI814X_CM_ALWON_MMCHS_0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x021C)
#define TI814X_CM_ALWON_MMCHS_1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0220)
#define TI814X_CM_ALWON_MMCHS_2_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0224)

/* For TI816X */
#define TI81XX_CM_ALWON_OCMC_1_CLKSTCTRL_OFFSET	0x0018
#define TI816X_CM_ALWON_OCMC_1_CLKSTCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0018)
#define TI816X_CM_ALWON_I2C_0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0164)
#define TI816X_CM_ALWON_I2C_1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0168)

#define TI81XX_CM_ALWON_TIMER_0_CLKCTRL_OFFSET	0x016c
#define TI81XX_CM_ALWON_TIMER_0_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x016C)
#define TI81XX_CM_ALWON_TIMER_1_CLKCTRL_OFFSET	0x0170
#define TI81XX_CM_ALWON_TIMER_1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0170)
#define TI81XX_CM_ALWON_TIMER_2_CLKCTRL_OFFSET	0x0174
#define TI81XX_CM_ALWON_TIMER_2_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0174)
#define TI81XX_CM_ALWON_TIMER_3_CLKCTRL_OFFSET	0x0178
#define TI81XX_CM_ALWON_TIMER_3_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0178)
#define TI81XX_CM_ALWON_TIMER_4_CLKCTRL_OFFSET	0x017c
#define TI81XX_CM_ALWON_TIMER_4_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x017C)
#define TI81XX_CM_ALWON_TIMER_5_CLKCTRL_OFFSET	0x0180
#define TI81XX_CM_ALWON_TIMER_5_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0180)
#define TI81XX_CM_ALWON_TIMER_6_CLKCTRL_OFFSET	0x0184
#define TI81XX_CM_ALWON_TIMER_6_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0184)
#define TI81XX_CM_ALWON_TIMER_7_CLKCTRL_OFFSET	0x0188
#define TI81XX_CM_ALWON_TIMER_7_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0188)

#define TI816X_CM_ALWON_VLYNQ_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01A0)
#define TI816X_CM_ALWON_OCMC_1_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x01B8)
#define TI816X_CM_ALWON_SR_4_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0218)
#define TI816X_CM_ALWON_SR_5_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x021C)
#define TI816X_CM_ALWON_SR_6_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0220)
#define TI816X_CM_ALWON_SR_7_CLKCTRL		TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0224)
#define TI816X_CM_ALWON_CUST_EFUSE_CLKCTRL	TI81XX_CM_REGADDR(TI81XX_CM_ALWON_MOD, 0x0228)

/* had externs and dummy fucntions for writing to register bits
 * for clocks. since they are most likely going to be the same as
 * am33xx we can probably reuse this somehow
 */
#endif
