Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 13:29:47 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_srg/fir_srg_ED97_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 Delay2No3_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subt1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.836ns (25.249%)  route 2.475ns (74.751%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.002ns (routing 1.131ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.762ns (routing 1.026ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=1609, routed)        2.002     2.953    Delay2No3_instance/clk_IBUF_BUFG
    SLICE_X121Y336       FDCE                                         r  Delay2No3_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y336       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.032 r  Delay2No3_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.273     3.305    Delay2No2_instance/Y_reg[33]_0[1]
    SLICE_X123Y339       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.124     3.429 r  Delay2No2_instance/geqOp_carry_i_16__1/O
                         net (fo=1, routed)           0.009     3.438    Subt1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X123Y339       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.628 r  Subt1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.654    Subt1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X123Y340       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.669 r  Subt1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.695    Subt1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X123Y341       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.747 r  Subt1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.427     4.174    Delay2No2_instance/CO[0]
    SLICE_X119Y341       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     4.242 r  Delay2No2_instance/shiftedFracY_d1[32]_i_16__1/O
                         net (fo=2, routed)           0.287     4.529    Delay2No2_instance/Subt1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X123Y342       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.578 r  Delay2No2_instance/shiftedFracY_d1[49]_i_8__1/O
                         net (fo=1, routed)           0.173     4.751    Delay2No2_instance/shiftedFracY_d1[49]_i_8__1_n_0
    SLICE_X122Y342       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     4.802 r  Delay2No2_instance/shiftedFracY_d1[49]_i_3__1/O
                         net (fo=3, routed)           0.353     5.155    Delay2No2_instance/Subt1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X119Y340       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.190 r  Delay2No2_instance/shiftedFracY_d1[33]_i_3__1/O
                         net (fo=48, routed)          0.562     5.752    Delay2No3_instance/shiftVal__5[1]
    SLICE_X125Y337       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     5.802 r  Delay2No3_instance/shiftedFracY_d1[8]_i_1__1/O
                         net (fo=2, routed)           0.289     6.091    Delay2No2_instance/Y_reg[26]_0[2]
    SLICE_X119Y337       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     6.214 r  Delay2No2_instance/shiftedFracY_d1[24]_i_1__1/O
                         net (fo=1, routed)           0.050     6.264    Subt1_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X119Y337       FDRE                                         r  Subt1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=1609, routed)        1.762     6.422    Subt1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X119Y337       FDRE                                         r  Subt1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.436     6.858    
                         clock uncertainty           -0.035     6.823    
    SLICE_X119Y337       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.848    Subt1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.848    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  0.584    




