#define HDMIRX_P0_PHY_DTOP_1_BASE 0x220a00
//Page P0_HDMIRX_PHY_DTOP_1
#define REG_0000_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x00)//0x220a_00h
    #define REG_0000_P0_HDMIRX_PHY_DTOP_1_REG_DTOP_RST_SW Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0004_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x02)//0x220a_01h
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_GOOD_OV_EN_L0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_GOOD_OV_EN_L1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_GOOD_OV_EN_L2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_GOOD_OV_EN_L3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_ENOUGH_OV_EN_L0 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_ENOUGH_OV_EN_L1 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_ENOUGH_OV_EN_L2 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_ENOUGH_OV_EN_L3 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_GOOD_OV_L0 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_GOOD_OV_L1 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_GOOD_OV_L2 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_GOOD_OV_L3 Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_ENOUGH_OV_L0 Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_ENOUGH_OV_L1 Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_ENOUGH_OV_L2 Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_0004_P0_HDMIRX_PHY_DTOP_1_REG_QUALITY_ENOUGH_OV_L3 Fld(1,15,AC_MSKB1)//[15:15]
#define REG_0020_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x10)//0x220a_08h
    #define REG_0020_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H21_A Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0024_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x12)//0x220a_09h
    #define REG_0024_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H21_B Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0028_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x14)//0x220a_0ah
    #define REG_0028_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H21_C Fld(16,0,AC_FULLW10)//[15:0]
#define REG_002C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x16)//0x220a_0bh
    #define REG_002C_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H21_D Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0030_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x18)//0x220a_0ch
    #define REG_0030_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H20_A Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0034_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x1a)//0x220a_0dh
    #define REG_0034_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H20_B Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0038_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x1c)//0x220a_0eh
    #define REG_0038_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H20_C Fld(16,0,AC_FULLW10)//[15:0]
#define REG_003C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x1e)//0x220a_0fh
    #define REG_003C_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H20_D Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0040_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x20)//0x220a_10h
    #define REG_0040_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H14_A Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0044_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x22)//0x220a_11h
    #define REG_0044_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H14_B Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0048_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x24)//0x220a_12h
    #define REG_0048_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H14_C Fld(16,0,AC_FULLW10)//[15:0]
#define REG_004C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x26)//0x220a_13h
    #define REG_004C_P0_HDMIRX_PHY_DTOP_1_REG_PAT_PASS2_NUM_H14_D Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0050_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x28)//0x220a_14h
    #define REG_0050_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H21_A Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0054_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x2a)//0x220a_15h
    #define REG_0054_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H21_B Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0058_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x2c)//0x220a_16h
    #define REG_0058_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H21_C Fld(10,0,AC_MSKW10)//[9:0]
#define REG_005C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x2e)//0x220a_17h
    #define REG_005C_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H21_D Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0060_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x30)//0x220a_18h
    #define REG_0060_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H20_A Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0064_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x32)//0x220a_19h
    #define REG_0064_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H20_B Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0068_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x34)//0x220a_1ah
    #define REG_0068_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H20_C Fld(10,0,AC_MSKW10)//[9:0]
#define REG_006C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x36)//0x220a_1bh
    #define REG_006C_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H20_D Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0070_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x38)//0x220a_1ch
    #define REG_0070_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H14_A Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0074_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x3a)//0x220a_1dh
    #define REG_0074_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H14_B Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0078_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x3c)//0x220a_1eh
    #define REG_0078_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H14_C Fld(10,0,AC_MSKW10)//[9:0]
#define REG_007C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x3e)//0x220a_1fh
    #define REG_007C_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_ACC_TH_H14_D Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0080_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x40)//0x220a_20h
    #define REG_0080_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H21_A Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0084_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x42)//0x220a_21h
    #define REG_0084_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H21_B Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0088_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x44)//0x220a_22h
    #define REG_0088_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H21_C Fld(10,0,AC_MSKW10)//[9:0]
#define REG_008C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x46)//0x220a_23h
    #define REG_008C_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H21_D Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0090_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x48)//0x220a_24h
    #define REG_0090_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H20_A Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0094_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x4a)//0x220a_25h
    #define REG_0094_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H20_B Fld(10,0,AC_MSKW10)//[9:0]
#define REG_0098_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x4c)//0x220a_26h
    #define REG_0098_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H20_C Fld(10,0,AC_MSKW10)//[9:0]
#define REG_009C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x4e)//0x220a_27h
    #define REG_009C_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H20_D Fld(10,0,AC_MSKW10)//[9:0]
#define REG_00A0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x50)//0x220a_28h
    #define REG_00A0_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H14_A Fld(10,0,AC_MSKW10)//[9:0]
#define REG_00A4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x52)//0x220a_29h
    #define REG_00A4_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H14_B Fld(10,0,AC_MSKW10)//[9:0]
#define REG_00A8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x54)//0x220a_2ah
    #define REG_00A8_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H14_C Fld(10,0,AC_MSKW10)//[9:0]
#define REG_00AC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x56)//0x220a_2bh
    #define REG_00AC_P0_HDMIRX_PHY_DTOP_1_REG_EQ_STH_CHG_TH_H14_D Fld(10,0,AC_MSKW10)//[9:0]
#define REG_00C0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x60)//0x220a_30h
    #define REG_00C0_P0_HDMIRX_PHY_DTOP_1_REG_DUMMY_30 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x62)//0x220a_31h
    #define REG_00C4_P0_HDMIRX_PHY_DTOP_1_REG_DUMMY_31 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00C8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x64)//0x220a_32h
    #define REG_00C8_P0_HDMIRX_PHY_DTOP_1_REG_DUMMY_32 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00CC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x66)//0x220a_33h
    #define REG_00CC_P0_HDMIRX_PHY_DTOP_1_REG_DUMMY_33 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x68)//0x220a_34h
    #define REG_00D0_P0_HDMIRX_PHY_DTOP_1_REG_DUMMY_34 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x6a)//0x220a_35h
    #define REG_00D4_P0_HDMIRX_PHY_DTOP_1_REG_DUMMY_35 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00D8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x6c)//0x220a_36h
    #define REG_00D8_P0_HDMIRX_PHY_DTOP_1_REG_DUMMY_36 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00DC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x6e)//0x220a_37h
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD14_BAND_0 Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD14_BAND_1 Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD14_BAND_2 Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD14_BAND_3 Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD14_BAND_4 Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD14_BAND_5 Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD14_BAND_6 Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD20_BAND_0 Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD20_BAND_1 Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD20_BAND_2 Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD20_BAND_3 Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD21_3G Fld(1,11,AC_MSKB1)//[11:11]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD21_6G Fld(1,12,AC_MSKB1)//[12:12]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD21_8G Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD21_10G Fld(1,14,AC_MSKB1)//[14:14]
    #define REG_00DC_P0_HDMIRX_PHY_DTOP_1_REG_HD21_12G Fld(1,15,AC_MSKB1)//[15:15]
#define REG_00E0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x70)//0x220a_38h
    #define REG_00E0_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_UB5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00E4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x72)//0x220a_39h
    #define REG_00E4_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_LB5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00E8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x74)//0x220a_3ah
    #define REG_00E8_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_UB6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00EC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x76)//0x220a_3bh
    #define REG_00EC_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_LB6 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x78)//0x220a_3ch
    #define REG_00F0_P0_HDMIRX_PHY_DTOP_1_REG_DISABLE_NOISE_DETECT Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_00F0_P0_HDMIRX_PHY_DTOP_1_REG_DIS_POST_EQ_DONE_GATED Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_00F0_P0_HDMIRX_PHY_DTOP_1_REG_DIS_AUTO_EQ_DONE_GATED Fld(1,2,AC_MSKB0)//[2:2]
#define REG_00F4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x7a)//0x220a_3dh
    #define REG_00F4_P0_HDMIRX_PHY_DTOP_1_REG_CLOCK_LANE_FREQ_MIN_TH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00F8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x7c)//0x220a_3eh
    #define REG_00F8_P0_HDMIRX_PHY_DTOP_1_REG_CLOCK_LANE_FREQ_TH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_00FC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x7e)//0x220a_3fh
    #define REG_00FC_P0_HDMIRX_PHY_DTOP_1_REG_CLOCK_FREQ_STABLE_RANGE Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_00FC_P0_HDMIRX_PHY_DTOP_1_REG_CLOCK_FREQ_STABLE_TH Fld(4,8,AC_MSKB1)//[11:8]
#define REG_0100_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x80)//0x220a_40h
    #define REG_0100_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_UB1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0104_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x82)//0x220a_41h
    #define REG_0104_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_LB1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0108_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x84)//0x220a_42h
    #define REG_0108_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_UB2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_010C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x86)//0x220a_43h
    #define REG_010C_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_LB2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0110_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x88)//0x220a_44h
    #define REG_0110_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_UB3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0114_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x8a)//0x220a_45h
    #define REG_0114_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_LB3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0118_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x8c)//0x220a_46h
    #define REG_0118_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_UB4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_011C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x8e)//0x220a_47h
    #define REG_011C_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_LB4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0120_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x90)//0x220a_48h
    #define REG_0120_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_SEL Fld(3,0,AC_MSKB0)//[2:0]
    #define REG_0120_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_TH Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0120_P0_HDMIRX_PHY_DTOP_1_REG_NO_CLK_DET_EN Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_0120_P0_HDMIRX_PHY_DTOP_1_REG_HDMI_14_20_FREQ_DET_ONLY Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_0120_P0_HDMIRX_PHY_DTOP_1_REG_FREQ_DET_DIS Fld(1,10,AC_MSKB1)//[10:10]
#define REG_0124_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x92)//0x220a_49h
    #define REG_0124_P0_HDMIRX_PHY_DTOP_1_REG_S1_CMP_M_SEL Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0124_P0_HDMIRX_PHY_DTOP_1_REG_S1_CMP_C_SEL Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0124_P0_HDMIRX_PHY_DTOP_1_REG_S2_CMP_M_SEL Fld(4,8,AC_MSKB1)//[11:8]
    #define REG_0124_P0_HDMIRX_PHY_DTOP_1_REG_S2_CMP_C_SEL Fld(4,12,AC_MSKB1)//[15:12]
#define REG_0128_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x94)//0x220a_4ah
    #define REG_0128_P0_HDMIRX_PHY_DTOP_1_REG_S3_CMP_M_SEL Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_0128_P0_HDMIRX_PHY_DTOP_1_REG_S3_CMP_C_SEL Fld(4,4,AC_MSKB0)//[7:4]
    #define REG_0128_P0_HDMIRX_PHY_DTOP_1_REG_HDMI_CASE_READBACK Fld(5,8,AC_MSKB1)//[12:8]
#define REG_012C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x96)//0x220a_4bh
    #define REG_012C_P0_HDMIRX_PHY_DTOP_1_REG_CNT_R Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0130_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x98)//0x220a_4ch
    #define REG_0130_P0_HDMIRX_PHY_DTOP_1_REG_CNT_S_L0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0134_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x9a)//0x220a_4dh
    #define REG_0134_P0_HDMIRX_PHY_DTOP_1_REG_CNT_S_L1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0138_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x9c)//0x220a_4eh
    #define REG_0138_P0_HDMIRX_PHY_DTOP_1_REG_CNT_S_L2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_013C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0x9e)//0x220a_4fh
    #define REG_013C_P0_HDMIRX_PHY_DTOP_1_REG_CNT_S_L3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0140_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xa0)//0x220a_50h
    #define REG_0140_P0_HDMIRX_PHY_DTOP_1_REG_LANE_INT_MASK1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0144_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xa2)//0x220a_51h
    #define REG_0144_P0_HDMIRX_PHY_DTOP_1_REG_LANE_INT_FORCE1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0148_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xa4)//0x220a_52h
    #define REG_0148_P0_HDMIRX_PHY_DTOP_1_REG_LANE_INT_CLR1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_014C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xa6)//0x220a_53h
    #define REG_014C_P0_HDMIRX_PHY_DTOP_1_REG_LANE_INT_STATUS1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_015C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xae)//0x220a_57h
    #define REG_015C_P0_HDMIRX_PHY_DTOP_1_REG_BR_MODE_OV Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_015C_P0_HDMIRX_PHY_DTOP_1_REG_BR_MODE_OV_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_015C_P0_HDMIRX_PHY_DTOP_1_REG_BR_MODE_AUTO_DET_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_015C_P0_HDMIRX_PHY_DTOP_1_REG_CLK_DET_SRC_SEL Fld(2,6,AC_MSKB0)//[7:6]
    #define REG_015C_P0_HDMIRX_PHY_DTOP_1_REG_TMDS_RATE_OV Fld(1,8,AC_MSKB1)//[8:8]
    #define REG_015C_P0_HDMIRX_PHY_DTOP_1_REG_TMDS_RATE_OV_EN Fld(1,9,AC_MSKB1)//[9:9]
    #define REG_015C_P0_HDMIRX_PHY_DTOP_1_REG_TMDS_RATE_AUTO_DET_EN Fld(1,10,AC_MSKB1)//[10:10]
    #define REG_015C_P0_HDMIRX_PHY_DTOP_1_REG_SAFF_START_HW Fld(1,11,AC_MSKB1)//[11:11]
#define REG_0160_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xb0)//0x220a_58h
    #define REG_0160_P0_HDMIRX_PHY_DTOP_1_REG_PHY_ATOP_TSTBUS_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0164_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xb2)//0x220a_59h
    #define REG_0164_P0_HDMIRX_PHY_DTOP_1_REG_PHY_ATOP_TSTBUS_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_0164_P0_HDMIRX_PHY_DTOP_1_REG_DTOP_TSTBUS_SEL Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0164_P0_HDMIRX_PHY_DTOP_1_REG_SQ_SEL Fld(2,14,AC_MSKB1)//[15:14]
#define REG_0168_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xb4)//0x220a_5ah
    #define REG_0168_P0_HDMIRX_PHY_DTOP_1_REG_HD21_DE_STABLE_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0168_P0_HDMIRX_PHY_DTOP_1_REG_HD20_DE_STABLE_SEL Fld(1,1,AC_MSKB0)//[1:1]
#define REG_0170_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xb8)//0x220a_5ch
    #define REG_0170_P0_HDMIRX_PHY_DTOP_1_REG_ACTIVE_CABLE_INT_MASK Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0174_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xba)//0x220a_5dh
    #define REG_0174_P0_HDMIRX_PHY_DTOP_1_REG_ACTIVE_CABLE_INT_FORCE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0178_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xbc)//0x220a_5eh
    #define REG_0178_P0_HDMIRX_PHY_DTOP_1_REG_ACTIVE_CABLE_INT_CLR Fld(16,0,AC_FULLW10)//[15:0]
#define REG_017C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xbe)//0x220a_5fh
    #define REG_017C_P0_HDMIRX_PHY_DTOP_1_REG_ACTIVE_CABLE_INT_STATUS Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0180_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xc0)//0x220a_60h
    #define REG_0180_P0_HDMIRX_PHY_DTOP_1_REG_HDMI_CLK_RX2TX_THR5 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0184_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xc2)//0x220a_61h
    #define REG_0184_P0_HDMIRX_PHY_DTOP_1_REG_HDMI_CLK_RX2TX_THR4 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0188_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xc4)//0x220a_62h
    #define REG_0188_P0_HDMIRX_PHY_DTOP_1_REG_HDMI_CLK_RX2TX_THR3 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_018C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xc6)//0x220a_63h
    #define REG_018C_P0_HDMIRX_PHY_DTOP_1_REG_HDMI_CLK_RX2TX_THR2 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0190_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xc8)//0x220a_64h
    #define REG_0190_P0_HDMIRX_PHY_DTOP_1_REG_HDMI_CLK_RX2TX_THR1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_0194_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xca)//0x220a_65h
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_M_MSTAR_SEL Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_RATIO_DETECT_ENABLE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_RATIO_DETECT_RESET Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_HDMI_CASE_READBACK_SEL Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_RATIO_DET_FORCE_H20_EN Fld(1,4,AC_MSKB0)//[4:4]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_RATIO_DET_FORCE_12G_EN Fld(1,5,AC_MSKB0)//[5:5]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_RATIO_DETECT_DONE Fld(1,6,AC_MSKB0)//[6:6]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_RATIO_DETECT_BUSY Fld(1,7,AC_MSKB0)//[7:7]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_RATIO_DETECT_RESULT Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_L3_SQH_SETTING Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_0194_P0_HDMIRX_PHY_DTOP_1_REG_RATIO_DETECT_MODI_FUCN Fld(1,14,AC_MSKB1)//[14:14]
#define REG_0198_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xcc)//0x220a_66h
    #define REG_0198_P0_HDMIRX_PHY_DTOP_1_REG_CAL_PERIOD Fld(12,0,AC_MSKW10)//[11:0]
#define REG_019C_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xce)//0x220a_67h
    #define REG_019C_P0_HDMIRX_PHY_DTOP_1_REG_M_COMPARE_TIMES Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xd0)//0x220a_68h
    #define REG_01A0_P0_HDMIRX_PHY_DTOP_1_REG_MSTAR_COMPARE_TIMES Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xd2)//0x220a_69h
    #define REG_01A4_P0_HDMIRX_PHY_DTOP_1_REG_M_MIN_VALUE Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01A8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xd4)//0x220a_6ah
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_1_REG_21_20_RATIO Fld(4,0,AC_MSKB0)//[3:0]
    #define REG_01A8_P0_HDMIRX_PHY_DTOP_1_REG_20_14_RATIO Fld(4,4,AC_MSKB0)//[7:4]
#define REG_01AC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xd6)//0x220a_6bh
    #define REG_01AC_P0_HDMIRX_PHY_DTOP_1_REG_06G_THR Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01AC_P0_HDMIRX_PHY_DTOP_1_REG_08G_THR Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01B0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xd8)//0x220a_6ch
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_1_REG_10G_THR Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01B0_P0_HDMIRX_PHY_DTOP_1_REG_12G_THR Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01B4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xda)//0x220a_6dh
    #define REG_01B4_P0_HDMIRX_PHY_DTOP_1_REG_TIME_OUT_THR Fld(12,0,AC_MSKW10)//[11:0]
#define REG_01B8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xdc)//0x220a_6eh
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_1_REG_MAX_COUNT_LATCH Fld(6,0,AC_MSKB0)//[5:0]
    #define REG_01B8_P0_HDMIRX_PHY_DTOP_1_REG_L3_MAX_TRAN_CNT Fld(6,8,AC_MSKB1)//[13:8]
#define REG_01BC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xde)//0x220a_6fh
    #define REG_01BC_P0_HDMIRX_PHY_DTOP_1_REG_MIN_COUNT_LATCH Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xe0)//0x220a_70h
    #define REG_01C0_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01C4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xe2)//0x220a_71h
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01C4_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_TESTD Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01C8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xe4)//0x220a_72h
    #define REG_01C8_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SYNC Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01C8_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_MODE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01C8_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_DN Fld(1,3,AC_MSKB0)//[3:3]
    #define REG_01C8_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_STEP Fld(11,4,AC_MSKW10)//[14:4]
#define REG_01CC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xe6)//0x220a_73h
    #define REG_01CC_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SPAN Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xe8)//0x220a_74h
    #define REG_01D0_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_OFFSET_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01D4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xea)//0x220a_75h
    #define REG_01D4_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_OFFSET_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01D4_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_DIV Fld(5,8,AC_MSKB1)//[12:8]
    #define REG_01D4_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_OFF Fld(1,13,AC_MSKB1)//[13:13]
    #define REG_01D4_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SEGMENT Fld(2,14,AC_MSKB1)//[15:14]
#define REG_01D8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xec)//0x220a_76h
    #define REG_01D8_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SPAN_CNT Fld(15,0,AC_MSKW10)//[14:0]
    #define REG_01D8_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_OV Fld(1,15,AC_MSKB1)//[15:15]
#define REG_01DC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xee)//0x220a_77h
    #define REG_01DC_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_REVERSE_FLAG Fld(1,0,AC_MSKB0)//[0:0]
    #define REG_01DC_P0_HDMIRX_PHY_DTOP_1_REG_EN_SYNTH_MODE Fld(1,1,AC_MSKB0)//[1:1]
    #define REG_01DC_P0_HDMIRX_PHY_DTOP_1_REG_EN_FRL_MODE Fld(1,2,AC_MSKB0)//[2:2]
    #define REG_01DC_P0_HDMIRX_PHY_DTOP_1_REG_EN_LEGACY_MODE Fld(1,3,AC_MSKB0)//[3:3]
#define REG_01E0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xf0)//0x220a_78h
    #define REG_01E0_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_12G_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01E4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xf2)//0x220a_79h
    #define REG_01E4_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_12G_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01E4_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_10G_0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01E8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xf4)//0x220a_7ah
    #define REG_01E8_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_10G_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01EC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xf6)//0x220a_7bh
    #define REG_01EC_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_8G_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F0_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xf8)//0x220a_7ch
    #define REG_01F0_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_8G_1 Fld(8,0,AC_FULLB0)//[7:0]
    #define REG_01F0_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_6G_0 Fld(8,8,AC_FULLB1)//[15:8]
#define REG_01F4_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xfa)//0x220a_7dh
    #define REG_01F4_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_6G_1 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01F8_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xfc)//0x220a_7eh
    #define REG_01F8_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_3G_0 Fld(16,0,AC_FULLW10)//[15:0]
#define REG_01FC_P0_HDMIRX_PHY_DTOP_1 (HDMIRX_P0_PHY_DTOP_1_BASE +0xfe)//0x220a_7fh
    #define REG_01FC_P0_HDMIRX_PHY_DTOP_1_REG_HD21_SYNTH_SET_3G_1 Fld(8,0,AC_FULLB0)//[7:0]

