0.7
2020.2
Nov 18 2020
09:47:47
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/combinational_design/combinational_design.sim/sim_1/synth/timing/xsim/test_combinational_time_synth.v,1683556208,verilog,,,,combinational_design;glbl,,,,,,,,
D:/Study in SUSTech/Second semester of junior year/Digital system design/lab/lab2/exercise6/combinational_design/combinational_design.srcs/sim_1/new/test_combinational.vhd,1683556033,vhdl,,,,test_combinational,,,,,,,,
