Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 26 16:31:20 2021
| Host         : ALI-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Keyboard_control_sets_placed.rpt
| Design       : Keyboard
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            6 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------+--------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |               | Jump_i_1_n_0             |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |               | Reset_i_1_n_0            |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | TRIGGER       |                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |               |                          |                3 |              4 |         1.33 |
|  CLK_IBUF_BUFG | COUNT         | COUNT[3]_i_1_n_0         |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG |               | CODEWORD[7]_i_1_n_0      |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG |               | DOWNCOUNTER[7]_i_1_n_0   |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | read5_out     |                          |                2 |             11 |         5.50 |
|  CLK_IBUF_BUFG | TRIGGER       | count_reading[0]_i_1_n_0 |                3 |             12 |         4.00 |
+----------------+---------------+--------------------------+------------------+----------------+--------------+


