
LLDN_m128rfa1_kitrfa1_0x0008.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000110  00800200  00009e8e  00009f22  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00009b36  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bootloader   00000358  00009b36  00009b36  00009bca  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bss          00000ee8  00800310  00800310  0000a032  2**0
                  ALLOC
  4 .comment      0000008b  00000000  00000000  0000a032  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000a0c0  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000003b0  00000000  00000000  0000a100  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000a357  00000000  00000000  0000a4b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003b1b  00000000  00000000  00014807  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000638c  00000000  00000000  00018322  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002e38  00000000  00000000  0001e6b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000407d  00000000  00000000  000214e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005888  00000000  00000000  00025565  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000b0  00000000  00000000  0002aded  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7b 01 	jmp	0x2f6	; 0x2f6 <__ctors_end>
       4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
       8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
       c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      10:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      14:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      18:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      1c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      20:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      24:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      28:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      2c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      30:	0c 94 0c 3c 	jmp	0x7818	; 0x7818 <__vector_12>
      34:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      38:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      3c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      40:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      44:	0c 94 74 2b 	jmp	0x56e8	; 0x56e8 <__vector_17>
      48:	0c 94 b1 2b 	jmp	0x5762	; 0x5762 <__vector_18>
      4c:	0c 94 ee 2b 	jmp	0x57dc	; 0x57dc <__vector_19>
      50:	0c 94 37 2b 	jmp	0x566e	; 0x566e <__vector_20>
      54:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      58:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      5c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      60:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      64:	0c 94 08 40 	jmp	0x8010	; 0x8010 <__vector_25>
      68:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      6c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      70:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      74:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      78:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      7c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      80:	0c 94 68 2c 	jmp	0x58d0	; 0x58d0 <__vector_32>
      84:	0c 94 a5 2c 	jmp	0x594a	; 0x594a <__vector_33>
      88:	0c 94 e2 2c 	jmp	0x59c4	; 0x59c4 <__vector_34>
      8c:	0c 94 2b 2c 	jmp	0x5856	; 0x5856 <__vector_35>
      90:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      94:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      98:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      9c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      a0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      a4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      a8:	0c 94 5c 2d 	jmp	0x5ab8	; 0x5ab8 <__vector_42>
      ac:	0c 94 99 2d 	jmp	0x5b32	; 0x5b32 <__vector_43>
      b0:	0c 94 d6 2d 	jmp	0x5bac	; 0x5bac <__vector_44>
      b4:	0c 94 1f 2d 	jmp	0x5a3e	; 0x5a3e <__vector_45>
      b8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      bc:	0c 94 50 2e 	jmp	0x5ca0	; 0x5ca0 <__vector_47>
      c0:	0c 94 8d 2e 	jmp	0x5d1a	; 0x5d1a <__vector_48>
      c4:	0c 94 ca 2e 	jmp	0x5d94	; 0x5d94 <__vector_49>
      c8:	0c 94 13 2e 	jmp	0x5c26	; 0x5c26 <__vector_50>
      cc:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      d0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      d4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      d8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      dc:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      e0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      e4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      e8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      ec:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      f0:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      f4:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      f8:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
      fc:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     100:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     104:	0c 94 1d 33 	jmp	0x663a	; 0x663a <__vector_65>
     108:	0c 94 5a 33 	jmp	0x66b4	; 0x66b4 <__vector_66>
     10c:	0c 94 97 33 	jmp	0x672e	; 0x672e <__vector_67>
     110:	0c 94 e0 32 	jmp	0x65c0	; 0x65c0 <__vector_68>
     114:	0c 94 d4 33 	jmp	0x67a8	; 0x67a8 <__vector_69>
     118:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     11c:	0c 94 9a 01 	jmp	0x334	; 0x334 <__bad_interrupt>
     120:	26 18       	sub	r2, r6
     122:	4d 18       	sub	r4, r13
     124:	2b 18       	sub	r2, r11
     126:	4d 18       	sub	r4, r13
     128:	30 18       	sub	r3, r0
     12a:	35 18       	sub	r3, r5
     12c:	3a 18       	sub	r3, r10
     12e:	3f 18       	sub	r3, r15
     130:	48 18       	sub	r4, r8
     132:	44 18       	sub	r4, r4

00000134 <__trampolines_end>:
     134:	6e 61       	ori	r22, 0x1E	; 30
     136:	6e 00       	.word	0x006e	; ????

00000138 <__c.2332>:
     138:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     148:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     158:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     168:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     178:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     188:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     198:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     1a8:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     1b8:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     1c8:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     1d8:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     1e8:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     1f8:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     208:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     218:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     228:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000236 <baudctrl_1mhz>:
     236:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000246 <baudctrl_8mhz>:
     246:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000256 <baudctrl_16mhz>:
     256:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000266 <baudctrl_1mhz>:
     266:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

00000276 <baudctrl_8mhz>:
     276:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

00000286 <baudctrl_16mhz>:
     286:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

00000296 <baudctrl_1mhz>:
     296:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002a6 <baudctrl_8mhz>:
     2a6:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002b6 <baudctrl_16mhz>:
     2b6:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002c6 <baudctrl_1mhz>:
     2c6:	33 00 19 00 0c 00 06 00 03 00 02 00 01 00 ff 00     3...............

000002d6 <baudctrl_8mhz>:
     2d6:	a0 01 cf 00 67 00 33 00 19 00 0c 00 07 00 08 00     ....g.3.........

000002e6 <baudctrl_16mhz>:
     2e6:	40 03 a0 01 cf 00 67 00 33 00 19 00 10 00 10 00     @.....g.3.......

000002f6 <__ctors_end>:
     2f6:	11 24       	eor	r1, r1
     2f8:	1f be       	out	0x3f, r1	; 63
     2fa:	cf ef       	ldi	r28, 0xFF	; 255
     2fc:	d1 e4       	ldi	r29, 0x41	; 65
     2fe:	de bf       	out	0x3e, r29	; 62
     300:	cd bf       	out	0x3d, r28	; 61

00000302 <__do_copy_data>:
     302:	13 e0       	ldi	r17, 0x03	; 3
     304:	a0 e0       	ldi	r26, 0x00	; 0
     306:	b2 e0       	ldi	r27, 0x02	; 2
     308:	ee e8       	ldi	r30, 0x8E	; 142
     30a:	fe e9       	ldi	r31, 0x9E	; 158
     30c:	00 e0       	ldi	r16, 0x00	; 0
     30e:	0b bf       	out	0x3b, r16	; 59
     310:	02 c0       	rjmp	.+4      	; 0x316 <__do_copy_data+0x14>
     312:	07 90       	elpm	r0, Z+
     314:	0d 92       	st	X+, r0
     316:	a0 31       	cpi	r26, 0x10	; 16
     318:	b1 07       	cpc	r27, r17
     31a:	d9 f7       	brne	.-10     	; 0x312 <__do_copy_data+0x10>

0000031c <__do_clear_bss>:
     31c:	21 e1       	ldi	r18, 0x11	; 17
     31e:	a0 e1       	ldi	r26, 0x10	; 16
     320:	b3 e0       	ldi	r27, 0x03	; 3
     322:	01 c0       	rjmp	.+2      	; 0x326 <.do_clear_bss_start>

00000324 <.do_clear_bss_loop>:
     324:	1d 92       	st	X+, r1

00000326 <.do_clear_bss_start>:
     326:	a8 3f       	cpi	r26, 0xF8	; 248
     328:	b2 07       	cpc	r27, r18
     32a:	e1 f7       	brne	.-8      	; 0x324 <.do_clear_bss_loop>
     32c:	0e 94 f6 07 	call	0xfec	; 0xfec <main>
     330:	0c 94 99 4d 	jmp	0x9b32	; 0x9b32 <_exit>

00000334 <__bad_interrupt>:
     334:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000338 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	cd b7       	in	r28, 0x3d	; 61
     33e:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
     340:	80 e0       	ldi	r24, 0x00	; 0
     342:	94 e2       	ldi	r25, 0x24	; 36
     344:	a4 ef       	ldi	r26, 0xF4	; 244
     346:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
     348:	bc 01       	movw	r22, r24
     34a:	cd 01       	movw	r24, r26
     34c:	df 91       	pop	r29
     34e:	cf 91       	pop	r28
     350:	08 95       	ret

00000352 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
     352:	cf 93       	push	r28
     354:	df 93       	push	r29
     356:	cd b7       	in	r28, 0x3d	; 61
     358:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
     35a:	0e 94 9c 01 	call	0x338	; 0x338 <sysclk_get_main_hz>
     35e:	dc 01       	movw	r26, r24
     360:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
     362:	bc 01       	movw	r22, r24
     364:	cd 01       	movw	r24, r26
     366:	df 91       	pop	r29
     368:	cf 91       	pop	r28
     36a:	08 95       	ret

0000036c <usart_double_baud_enable>:
 * \brief Double the USART transmission speed.
 *
 * \param usart The USART module.
 */
static inline void usart_double_baud_enable(USART_t *usart)
{
     36c:	cf 93       	push	r28
     36e:	df 93       	push	r29
     370:	00 d0       	rcall	.+0      	; 0x372 <usart_double_baud_enable+0x6>
     372:	cd b7       	in	r28, 0x3d	; 61
     374:	de b7       	in	r29, 0x3e	; 62
     376:	9a 83       	std	Y+2, r25	; 0x02
     378:	89 83       	std	Y+1, r24	; 0x01
	usart->UCSRnA |=  USART_U2X_bm;
     37a:	89 81       	ldd	r24, Y+1	; 0x01
     37c:	9a 81       	ldd	r25, Y+2	; 0x02
     37e:	fc 01       	movw	r30, r24
     380:	80 81       	ld	r24, Z
     382:	28 2f       	mov	r18, r24
     384:	22 60       	ori	r18, 0x02	; 2
     386:	89 81       	ldd	r24, Y+1	; 0x01
     388:	9a 81       	ldd	r25, Y+2	; 0x02
     38a:	fc 01       	movw	r30, r24
     38c:	20 83       	st	Z, r18
}
     38e:	00 00       	nop
     390:	0f 90       	pop	r0
     392:	0f 90       	pop	r0
     394:	df 91       	pop	r29
     396:	cf 91       	pop	r28
     398:	08 95       	ret

0000039a <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
     39a:	cf 93       	push	r28
     39c:	df 93       	push	r29
     39e:	cd b7       	in	r28, 0x3d	; 61
     3a0:	de b7       	in	r29, 0x3e	; 62
     3a2:	2b 97       	sbiw	r28, 0x0b	; 11
     3a4:	0f b6       	in	r0, 0x3f	; 63
     3a6:	f8 94       	cli
     3a8:	de bf       	out	0x3e, r29	; 62
     3aa:	0f be       	out	0x3f, r0	; 63
     3ac:	cd bf       	out	0x3d, r28	; 61
     3ae:	99 87       	std	Y+9, r25	; 0x09
     3b0:	88 87       	std	Y+8, r24	; 0x08
     3b2:	7b 87       	std	Y+11, r23	; 0x0b
     3b4:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     3b6:	8a 85       	ldd	r24, Y+10	; 0x0a
     3b8:	9b 85       	ldd	r25, Y+11	; 0x0b
     3ba:	fc 01       	movw	r30, r24
     3bc:	84 81       	ldd	r24, Z+4	; 0x04
     3be:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     3c0:	8a 85       	ldd	r24, Y+10	; 0x0a
     3c2:	9b 85       	ldd	r25, Y+11	; 0x0b
     3c4:	fc 01       	movw	r30, r24
     3c6:	85 81       	ldd	r24, Z+5	; 0x05
     3c8:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     3ca:	8a 85       	ldd	r24, Y+10	; 0x0a
     3cc:	9b 85       	ldd	r25, Y+11	; 0x0b
     3ce:	fc 01       	movw	r30, r24
     3d0:	86 81       	ldd	r24, Z+6	; 0x06
     3d2:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     3d4:	8a 85       	ldd	r24, Y+10	; 0x0a
     3d6:	9b 85       	ldd	r25, Y+11	; 0x0b
     3d8:	fc 01       	movw	r30, r24
     3da:	80 81       	ld	r24, Z
     3dc:	91 81       	ldd	r25, Z+1	; 0x01
     3de:	a2 81       	ldd	r26, Z+2	; 0x02
     3e0:	b3 81       	ldd	r27, Z+3	; 0x03
     3e2:	89 83       	std	Y+1, r24	; 0x01
     3e4:	9a 83       	std	Y+2, r25	; 0x02
     3e6:	ab 83       	std	Y+3, r26	; 0x03
     3e8:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
     3ea:	88 85       	ldd	r24, Y+8	; 0x08
     3ec:	99 85       	ldd	r25, Y+9	; 0x09
     3ee:	9e 01       	movw	r18, r28
     3f0:	2f 5f       	subi	r18, 0xFF	; 255
     3f2:	3f 4f       	sbci	r19, 0xFF	; 255
     3f4:	b9 01       	movw	r22, r18
     3f6:	0e 94 64 37 	call	0x6ec8	; 0x6ec8 <usart_init_rs232>
     3fa:	88 23       	and	r24, r24
     3fc:	11 f0       	breq	.+4      	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
		return true;
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	01 c0       	rjmp	.+2      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
	} else {
		return false;
     402:	80 e0       	ldi	r24, 0x00	; 0
	}
}
     404:	2b 96       	adiw	r28, 0x0b	; 11
     406:	0f b6       	in	r0, 0x3f	; 63
     408:	f8 94       	cli
     40a:	de bf       	out	0x3e, r29	; 62
     40c:	0f be       	out	0x3f, r0	; 63
     40e:	cd bf       	out	0x3d, r28	; 61
     410:	df 91       	pop	r29
     412:	cf 91       	pop	r28
     414:	08 95       	ret

00000416 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
     416:	cf 93       	push	r28
     418:	df 93       	push	r29
     41a:	00 d0       	rcall	.+0      	; 0x41c <usart_serial_putchar+0x6>
     41c:	1f 92       	push	r1
     41e:	cd b7       	in	r28, 0x3d	; 61
     420:	de b7       	in	r29, 0x3e	; 62
     422:	9a 83       	std	Y+2, r25	; 0x02
     424:	89 83       	std	Y+1, r24	; 0x01
     426:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
     428:	89 81       	ldd	r24, Y+1	; 0x01
     42a:	9a 81       	ldd	r25, Y+2	; 0x02
     42c:	6b 81       	ldd	r22, Y+3	; 0x03
     42e:	0e 94 72 39 	call	0x72e4	; 0x72e4 <usart_putchar>
}
     432:	0f 90       	pop	r0
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	df 91       	pop	r29
     43a:	cf 91       	pop	r28
     43c:	08 95       	ret

0000043e <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     43e:	cf 93       	push	r28
     440:	df 93       	push	r29
     442:	00 d0       	rcall	.+0      	; 0x444 <usart_serial_getchar+0x6>
     444:	00 d0       	rcall	.+0      	; 0x446 <usart_serial_getchar+0x8>
     446:	cd b7       	in	r28, 0x3d	; 61
     448:	de b7       	in	r29, 0x3e	; 62
     44a:	9a 83       	std	Y+2, r25	; 0x02
     44c:	89 83       	std	Y+1, r24	; 0x01
     44e:	7c 83       	std	Y+4, r23	; 0x04
     450:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
     452:	89 81       	ldd	r24, Y+1	; 0x01
     454:	9a 81       	ldd	r25, Y+2	; 0x02
     456:	0e 94 91 39 	call	0x7322	; 0x7322 <usart_getchar>
     45a:	28 2f       	mov	r18, r24
     45c:	8b 81       	ldd	r24, Y+3	; 0x03
     45e:	9c 81       	ldd	r25, Y+4	; 0x04
     460:	fc 01       	movw	r30, r24
     462:	20 83       	st	Z, r18
}
     464:	00 00       	nop
     466:	0f 90       	pop	r0
     468:	0f 90       	pop	r0
     46a:	0f 90       	pop	r0
     46c:	0f 90       	pop	r0
     46e:	df 91       	pop	r29
     470:	cf 91       	pop	r28
     472:	08 95       	ret

00000474 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
     474:	cf 93       	push	r28
     476:	df 93       	push	r29
     478:	00 d0       	rcall	.+0      	; 0x47a <stdio_serial_init+0x6>
     47a:	00 d0       	rcall	.+0      	; 0x47c <stdio_serial_init+0x8>
     47c:	cd b7       	in	r28, 0x3d	; 61
     47e:	de b7       	in	r29, 0x3e	; 62
     480:	9a 83       	std	Y+2, r25	; 0x02
     482:	89 83       	std	Y+1, r24	; 0x01
     484:	7c 83       	std	Y+4, r23	; 0x04
     486:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
     488:	89 81       	ldd	r24, Y+1	; 0x01
     48a:	9a 81       	ldd	r25, Y+2	; 0x02
     48c:	90 93 ec 11 	sts	0x11EC, r25	; 0x8011ec <stdio_base+0x1>
     490:	80 93 eb 11 	sts	0x11EB, r24	; 0x8011eb <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     494:	8b e0       	ldi	r24, 0x0B	; 11
     496:	92 e0       	ldi	r25, 0x02	; 2
     498:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <ptr_put+0x1>
     49c:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     4a0:	8f e1       	ldi	r24, 0x1F	; 31
     4a2:	92 e0       	ldi	r25, 0x02	; 2
     4a4:	90 93 e8 11 	sts	0x11E8, r25	; 0x8011e8 <ptr_get+0x1>
     4a8:	80 93 e7 11 	sts	0x11E7, r24	; 0x8011e7 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
     4ac:	2b 81       	ldd	r18, Y+3	; 0x03
     4ae:	3c 81       	ldd	r19, Y+4	; 0x04
     4b0:	89 81       	ldd	r24, Y+1	; 0x01
     4b2:	9a 81       	ldd	r25, Y+2	; 0x02
     4b4:	b9 01       	movw	r22, r18
     4b6:	0e 94 cd 01 	call	0x39a	; 0x39a <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     4ba:	64 e4       	ldi	r22, 0x44	; 68
     4bc:	7e e3       	ldi	r23, 0x3E	; 62
     4be:	83 e6       	ldi	r24, 0x63	; 99
     4c0:	9e e3       	ldi	r25, 0x3E	; 62
     4c2:	0e 94 2b 4b 	call	0x9656	; 0x9656 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
     4c6:	00 00       	nop
     4c8:	0f 90       	pop	r0
     4ca:	0f 90       	pop	r0
     4cc:	0f 90       	pop	r0
     4ce:	0f 90       	pop	r0
     4d0:	df 91       	pop	r29
     4d2:	cf 91       	pop	r28
     4d4:	08 95       	ret

000004d6 <macsc_read32>:
 */
static inline uint32_t macsc_read32(volatile uint8_t *hh,
		volatile uint8_t *hl,
		volatile uint8_t *lh,
		volatile uint8_t *ll)
{
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	cd b7       	in	r28, 0x3d	; 61
     4dc:	de b7       	in	r29, 0x3e	; 62
     4de:	2c 97       	sbiw	r28, 0x0c	; 12
     4e0:	0f b6       	in	r0, 0x3f	; 63
     4e2:	f8 94       	cli
     4e4:	de bf       	out	0x3e, r29	; 62
     4e6:	0f be       	out	0x3f, r0	; 63
     4e8:	cd bf       	out	0x3d, r28	; 61
     4ea:	9e 83       	std	Y+6, r25	; 0x06
     4ec:	8d 83       	std	Y+5, r24	; 0x05
     4ee:	78 87       	std	Y+8, r23	; 0x08
     4f0:	6f 83       	std	Y+7, r22	; 0x07
     4f2:	5a 87       	std	Y+10, r21	; 0x0a
     4f4:	49 87       	std	Y+9, r20	; 0x09
     4f6:	3c 87       	std	Y+12, r19	; 0x0c
     4f8:	2b 87       	std	Y+11, r18	; 0x0b
		uint8_t a[4];
		uint32_t rv;
	}
	x;

	x.a[0] = *ll;
     4fa:	8b 85       	ldd	r24, Y+11	; 0x0b
     4fc:	9c 85       	ldd	r25, Y+12	; 0x0c
     4fe:	fc 01       	movw	r30, r24
     500:	80 81       	ld	r24, Z
     502:	89 83       	std	Y+1, r24	; 0x01
	x.a[1] = *lh;
     504:	89 85       	ldd	r24, Y+9	; 0x09
     506:	9a 85       	ldd	r25, Y+10	; 0x0a
     508:	fc 01       	movw	r30, r24
     50a:	80 81       	ld	r24, Z
     50c:	8a 83       	std	Y+2, r24	; 0x02
	x.a[2] = *hl;
     50e:	8f 81       	ldd	r24, Y+7	; 0x07
     510:	98 85       	ldd	r25, Y+8	; 0x08
     512:	fc 01       	movw	r30, r24
     514:	80 81       	ld	r24, Z
     516:	8b 83       	std	Y+3, r24	; 0x03
	x.a[3] = *hh;
     518:	8d 81       	ldd	r24, Y+5	; 0x05
     51a:	9e 81       	ldd	r25, Y+6	; 0x06
     51c:	fc 01       	movw	r30, r24
     51e:	80 81       	ld	r24, Z
     520:	8c 83       	std	Y+4, r24	; 0x04

	return x.rv;
     522:	89 81       	ldd	r24, Y+1	; 0x01
     524:	9a 81       	ldd	r25, Y+2	; 0x02
     526:	ab 81       	ldd	r26, Y+3	; 0x03
     528:	bc 81       	ldd	r27, Y+4	; 0x04
}
     52a:	bc 01       	movw	r22, r24
     52c:	cd 01       	movw	r24, r26
     52e:	2c 96       	adiw	r28, 0x0c	; 12
     530:	0f b6       	in	r0, 0x3f	; 63
     532:	f8 94       	cli
     534:	de bf       	out	0x3e, r29	; 62
     536:	0f be       	out	0x3f, r0	; 63
     538:	cd bf       	out	0x3d, r28	; 61
     53a:	df 91       	pop	r29
     53c:	cf 91       	pop	r28
     53e:	08 95       	ret

00000540 <macsc_read_count>:
 * \brief Reads the Counter value of the MAC Symbol counter
 *
 * \note Output the Counter value
 */
static inline uint32_t macsc_read_count(void)
{
     540:	cf 93       	push	r28
     542:	df 93       	push	r29
     544:	cd b7       	in	r28, 0x3d	; 61
     546:	de b7       	in	r29, 0x3e	; 62
	return (MACSC_READ32(SCCNT));
     548:	21 ee       	ldi	r18, 0xE1	; 225
     54a:	30 e0       	ldi	r19, 0x00	; 0
     54c:	42 ee       	ldi	r20, 0xE2	; 226
     54e:	50 e0       	ldi	r21, 0x00	; 0
     550:	63 ee       	ldi	r22, 0xE3	; 227
     552:	70 e0       	ldi	r23, 0x00	; 0
     554:	84 ee       	ldi	r24, 0xE4	; 228
     556:	90 e0       	ldi	r25, 0x00	; 0
     558:	0e 94 6b 02 	call	0x4d6	; 0x4d6 <macsc_read32>
     55c:	dc 01       	movw	r26, r24
     55e:	cb 01       	movw	r24, r22
}
     560:	bc 01       	movw	r22, r24
     562:	cd 01       	movw	r24, r26
     564:	df 91       	pop	r29
     566:	cf 91       	pop	r28
     568:	08 95       	ret

0000056a <macsc_enable_manual_bts>:
 * timestamp register.
 * The bit is cleared afterwards.
 *
 */
static inline void macsc_enable_manual_bts(void)
{
     56a:	cf 93       	push	r28
     56c:	df 93       	push	r29
     56e:	cd b7       	in	r28, 0x3d	; 61
     570:	de b7       	in	r29, 0x3e	; 62
	SCCR0 |= (1 << SCMBTS);
     572:	8c ed       	ldi	r24, 0xDC	; 220
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	2c ed       	ldi	r18, 0xDC	; 220
     578:	30 e0       	ldi	r19, 0x00	; 0
     57a:	f9 01       	movw	r30, r18
     57c:	20 81       	ld	r18, Z
     57e:	20 64       	ori	r18, 0x40	; 64
     580:	fc 01       	movw	r30, r24
     582:	20 83       	st	Z, r18
	SCCR0 &= ~(1 << SCTSE);
     584:	8c ed       	ldi	r24, 0xDC	; 220
     586:	90 e0       	ldi	r25, 0x00	; 0
     588:	2c ed       	ldi	r18, 0xDC	; 220
     58a:	30 e0       	ldi	r19, 0x00	; 0
     58c:	f9 01       	movw	r30, r18
     58e:	20 81       	ld	r18, Z
     590:	27 7f       	andi	r18, 0xF7	; 247
     592:	fc 01       	movw	r30, r24
     594:	20 83       	st	Z, r18
}
     596:	00 00       	nop
     598:	df 91       	pop	r29
     59a:	cf 91       	pop	r28
     59c:	08 95       	ret

0000059e <appSendData>:
AppState_t	appState = APP_STATE_INITIAL;
static NWK_DataReq_t msgReq;
static uint8_t PanId;

 void appSendData(void)
{
     59e:	cf 93       	push	r28
     5a0:	df 93       	push	r29
     5a2:	cd b7       	in	r28, 0x3d	; 61
     5a4:	de b7       	in	r29, 0x3e	; 62
	if(msgReq.options != 0)
     5a6:	80 91 26 03 	lds	r24, 0x0326	; 0x800326 <msgReq+0x9>
     5aa:	90 91 27 03 	lds	r25, 0x0327	; 0x800327 <msgReq+0xa>
     5ae:	89 2b       	or	r24, r25
     5b0:	41 f0       	breq	.+16     	; 0x5c2 <appSendData+0x24>
	{
		NWK_DataReq(&msgReq);
     5b2:	8d e1       	ldi	r24, 0x1D	; 29
     5b4:	93 e0       	ldi	r25, 0x03	; 3
     5b6:	0e 94 4b 09 	call	0x1296	; 0x1296 <NWK_DataReq>
		#if PRINT
		//printf("\nREQ %d",msgReq.options);
		#endif
	#if !APP_COORDINATOR
			macsc_set_cmp2_int_cb(0);
     5ba:	80 e0       	ldi	r24, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	0e 94 fb 35 	call	0x6bf6	; 0x6bf6 <macsc_set_cmp2_int_cb>
	#endif
	}
}
     5c2:	00 00       	nop
     5c4:	df 91       	pop	r29
     5c6:	cf 91       	pop	r28
     5c8:	08 95       	ret

000005ca <send_message_timeHandler>:
	uint32_t be_read = 0;
	uint32_t tmr_read= 0;
	int msg_wait_time;
	int ok_seq = -1;
	static void send_message_timeHandler(void)
	{
     5ca:	cf 93       	push	r28
     5cc:	df 93       	push	r29
     5ce:	cd b7       	in	r28, 0x3d	; 61
     5d0:	de b7       	in	r29, 0x3e	; 62
		appSendData();
     5d2:	0e 94 cf 02 	call	0x59e	; 0x59e <appSendData>
		#if MASTER_MACSC == 0
			timer_stop();
		#else 
		macsc_disable_cmp_int(MACSC_CC1);
     5d6:	81 e0       	ldi	r24, 0x01	; 1
     5d8:	0e 94 d6 34 	call	0x69ac	; 0x69ac <macsc_disable_cmp_int>
		#endif
	
	}
     5dc:	00 00       	nop
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	08 95       	ret

000005e4 <node_time_handler>:

	static void node_time_handler(void)
	{
     5e4:	cf 93       	push	r28
     5e6:	df 93       	push	r29
     5e8:	cd b7       	in	r28, 0x3d	; 61
     5ea:	de b7       	in	r29, 0x3e	; 62
		beacon_tmr = true;
     5ec:	81 e0       	ldi	r24, 0x01	; 1
     5ee:	80 93 3b 03 	sts	0x033B, r24	; 0x80033b <beacon_tmr>
		tmr_read = macsc_read_count();
     5f2:	0e 94 a0 02 	call	0x540	; 0x540 <macsc_read_count>
     5f6:	dc 01       	movw	r26, r24
     5f8:	cb 01       	movw	r24, r22
     5fa:	80 93 40 03 	sts	0x0340, r24	; 0x800340 <tmr_read>
     5fe:	90 93 41 03 	sts	0x0341, r25	; 0x800341 <tmr_read+0x1>
     602:	a0 93 42 03 	sts	0x0342, r26	; 0x800342 <tmr_read+0x2>
     606:	b0 93 43 03 	sts	0x0343, r27	; 0x800343 <tmr_read+0x3>
		return;
     60a:	00 00       	nop
	}
     60c:	df 91       	pop	r29
     60e:	cf 91       	pop	r28
     610:	08 95       	ret

00000612 <disc_time_hndlr>:
	
	
	static void disc_time_hndlr(void)
	{
     612:	cf 93       	push	r28
     614:	df 93       	push	r29
     616:	cd b7       	in	r28, 0x3d	; 61
     618:	de b7       	in	r29, 0x3e	; 62
		printf("\nDisc");
     61a:	83 e6       	ldi	r24, 0x63	; 99
     61c:	92 e0       	ldi	r25, 0x02	; 2
     61e:	89 2f       	mov	r24, r25
     620:	8f 93       	push	r24
     622:	83 e6       	ldi	r24, 0x63	; 99
     624:	92 e0       	ldi	r25, 0x02	; 2
     626:	8f 93       	push	r24
     628:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
     62c:	0f 90       	pop	r0
     62e:	0f 90       	pop	r0
			NWK_DataReq(&msgReqDiscResponse);
     630:	85 e1       	ldi	r24, 0x15	; 21
     632:	92 e0       	ldi	r25, 0x02	; 2
     634:	0e 94 4b 09 	call	0x1296	; 0x1296 <NWK_DataReq>
		macsc_set_cmp1_int_cb(0);
     638:	80 e0       	ldi	r24, 0x00	; 0
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <macsc_set_cmp1_int_cb>
		
	}
     640:	00 00       	nop
     642:	df 91       	pop	r29
     644:	cf 91       	pop	r28
     646:	08 95       	ret

00000648 <config_time_hndlr>:
	
	static void config_time_hndlr(void)
	{
     648:	cf 93       	push	r28
     64a:	df 93       	push	r29
     64c:	cd b7       	in	r28, 0x3d	; 61
     64e:	de b7       	in	r29, 0x3e	; 62
		if(ack_received)
     650:	80 91 32 03 	lds	r24, 0x0332	; 0x800332 <ack_received>
     654:	88 23       	and	r24, r24
     656:	31 f0       	breq	.+12     	; 0x664 <config_time_hndlr+0x1c>
		{
			NWK_DataReq(&msgReqConfigStatus);
     658:	89 e2       	ldi	r24, 0x29	; 41
     65a:	92 e0       	ldi	r25, 0x02	; 2
     65c:	0e 94 4b 09 	call	0x1296	; 0x1296 <NWK_DataReq>
			ack_received = false;
     660:	10 92 32 03 	sts	0x0332, r1	; 0x800332 <ack_received>
		}
		macsc_set_cmp1_int_cb(0);
     664:	80 e0       	ldi	r24, 0x00	; 0
     666:	90 e0       	ldi	r25, 0x00	; 0
     668:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <macsc_set_cmp1_int_cb>
		
	}
     66c:	00 00       	nop
     66e:	df 91       	pop	r29
     670:	cf 91       	pop	r28
     672:	08 95       	ret

00000674 <online_time_hndlr>:
	
		
	static void online_time_hndlr(void)
	{
     674:	cf 93       	push	r28
     676:	df 93       	push	r29
     678:	cd b7       	in	r28, 0x3d	; 61
     67a:	de b7       	in	r29, 0x3e	; 62
		printf("\ndata_msg");
     67c:	89 e6       	ldi	r24, 0x69	; 105
     67e:	92 e0       	ldi	r25, 0x02	; 2
     680:	89 2f       	mov	r24, r25
     682:	8f 93       	push	r24
     684:	89 e6       	ldi	r24, 0x69	; 105
     686:	92 e0       	ldi	r25, 0x02	; 2
     688:	8f 93       	push	r24
     68a:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
     68e:	0f 90       	pop	r0
     690:	0f 90       	pop	r0
		NWK_DataReq(&msgReqData);
     692:	8d e3       	ldi	r24, 0x3D	; 61
     694:	92 e0       	ldi	r25, 0x02	; 2
     696:	0e 94 4b 09 	call	0x1296	; 0x1296 <NWK_DataReq>
		macsc_set_cmp1_int_cb(0);		
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	90 e0       	ldi	r25, 0x00	; 0
     69e:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <macsc_set_cmp1_int_cb>
	}
     6a2:	00 00       	nop
     6a4:	df 91       	pop	r29
     6a6:	cf 91       	pop	r28
     6a8:	08 95       	ret

000006aa <appBeaconInd>:
	
	static bool appBeaconInd(NWK_DataInd_t *ind)
	{
     6aa:	ef 92       	push	r14
     6ac:	ff 92       	push	r15
     6ae:	0f 93       	push	r16
     6b0:	1f 93       	push	r17
     6b2:	cf 93       	push	r28
     6b4:	df 93       	push	r29
     6b6:	00 d0       	rcall	.+0      	; 0x6b8 <appBeaconInd+0xe>
     6b8:	00 d0       	rcall	.+0      	; 0x6ba <appBeaconInd+0x10>
     6ba:	cd b7       	in	r28, 0x3d	; 61
     6bc:	de b7       	in	r29, 0x3e	; 62
     6be:	9c 83       	std	Y+4, r25	; 0x04
     6c0:	8b 83       	std	Y+3, r24	; 0x03
		NwkFrameBeaconHeaderLLDN_t *tmp_beacon = (NwkFrameBeaconHeaderLLDN_t*)ind->data;
     6c2:	8b 81       	ldd	r24, Y+3	; 0x03
     6c4:	9c 81       	ldd	r25, Y+4	; 0x04
     6c6:	fc 01       	movw	r30, r24
     6c8:	80 85       	ldd	r24, Z+8	; 0x08
     6ca:	91 85       	ldd	r25, Z+9	; 0x09
     6cc:	9a 83       	std	Y+2, r25	; 0x02
     6ce:	89 83       	std	Y+1, r24	; 0x01
		rec_beacon = *tmp_beacon;
     6d0:	89 81       	ldd	r24, Y+1	; 0x01
     6d2:	9a 81       	ldd	r25, Y+2	; 0x02
     6d4:	28 e0       	ldi	r18, 0x08	; 8
     6d6:	fc 01       	movw	r30, r24
     6d8:	a1 ea       	ldi	r26, 0xA1	; 161
     6da:	b1 e1       	ldi	r27, 0x11	; 17
     6dc:	01 90       	ld	r0, Z+
     6de:	0d 92       	st	X+, r0
     6e0:	2a 95       	dec	r18
     6e2:	e1 f7       	brne	.-8      	; 0x6dc <appBeaconInd+0x32>
		PanId = tmp_beacon->PanId;
     6e4:	89 81       	ldd	r24, Y+1	; 0x01
     6e6:	9a 81       	ldd	r25, Y+2	; 0x02
     6e8:	fc 01       	movw	r30, r24
     6ea:	84 81       	ldd	r24, Z+4	; 0x04
     6ec:	80 93 31 03 	sts	0x0331, r24	; 0x800331 <PanId>
		tTS =  ((p_var*sp + (m+ tmp_beacon->TimeSlotSize )*sm + macMinLIFSPeriod)/v_var)  / (SYMBOL_TIME);
     6f0:	89 81       	ldd	r24, Y+1	; 0x01
     6f2:	9a 81       	ldd	r25, Y+2	; 0x02
     6f4:	fc 01       	movw	r30, r24
     6f6:	86 81       	ldd	r24, Z+6	; 0x06
     6f8:	88 2f       	mov	r24, r24
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	03 96       	adiw	r24, 0x03	; 3
     6fe:	88 0f       	add	r24, r24
     700:	99 1f       	adc	r25, r25
     702:	09 2e       	mov	r0, r25
     704:	00 0c       	add	r0, r0
     706:	aa 0b       	sbc	r26, r26
     708:	bb 0b       	sbc	r27, r27
     70a:	bc 01       	movw	r22, r24
     70c:	cd 01       	movw	r24, r26
     70e:	0e 94 8c 48 	call	0x9118	; 0x9118 <__floatsisf>
     712:	dc 01       	movw	r26, r24
     714:	cb 01       	movw	r24, r22
     716:	20 e0       	ldi	r18, 0x00	; 0
     718:	30 e0       	ldi	r19, 0x00	; 0
     71a:	40 e4       	ldi	r20, 0x40	; 64
     71c:	51 e4       	ldi	r21, 0x41	; 65
     71e:	bc 01       	movw	r22, r24
     720:	cd 01       	movw	r24, r26
     722:	0e 94 76 47 	call	0x8eec	; 0x8eec <__addsf3>
     726:	dc 01       	movw	r26, r24
     728:	cb 01       	movw	r24, r22
     72a:	20 e0       	ldi	r18, 0x00	; 0
     72c:	30 e0       	ldi	r19, 0x00	; 0
     72e:	40 e2       	ldi	r20, 0x20	; 32
     730:	52 e4       	ldi	r21, 0x42	; 66
     732:	bc 01       	movw	r22, r24
     734:	cd 01       	movw	r24, r26
     736:	0e 94 76 47 	call	0x8eec	; 0x8eec <__addsf3>
     73a:	dc 01       	movw	r26, r24
     73c:	cb 01       	movw	r24, r22
     73e:	20 e0       	ldi	r18, 0x00	; 0
     740:	34 e2       	ldi	r19, 0x24	; 36
     742:	44 e7       	ldi	r20, 0x74	; 116
     744:	57 e4       	ldi	r21, 0x47	; 71
     746:	bc 01       	movw	r22, r24
     748:	cd 01       	movw	r24, r26
     74a:	0e 94 e2 47 	call	0x8fc4	; 0x8fc4 <__divsf3>
     74e:	dc 01       	movw	r26, r24
     750:	cb 01       	movw	r24, r22
     752:	2d eb       	ldi	r18, 0xBD	; 189
     754:	37 e3       	ldi	r19, 0x37	; 55
     756:	46 e8       	ldi	r20, 0x86	; 134
     758:	57 e3       	ldi	r21, 0x37	; 55
     75a:	bc 01       	movw	r22, r24
     75c:	cd 01       	movw	r24, r26
     75e:	0e 94 e2 47 	call	0x8fc4	; 0x8fc4 <__divsf3>
     762:	dc 01       	movw	r26, r24
     764:	cb 01       	movw	r24, r22
     766:	80 93 a9 11 	sts	0x11A9, r24	; 0x8011a9 <tTS>
     76a:	90 93 aa 11 	sts	0x11AA, r25	; 0x8011aa <tTS+0x1>
     76e:	a0 93 ab 11 	sts	0x11AB, r26	; 0x8011ab <tTS+0x2>
     772:	b0 93 ac 11 	sts	0x11AC, r27	; 0x8011ac <tTS+0x3>
		printf("\nBE %f", tTS);
     776:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <tTS>
     77a:	90 91 aa 11 	lds	r25, 0x11AA	; 0x8011aa <tTS+0x1>
     77e:	a0 91 ab 11 	lds	r26, 0x11AB	; 0x8011ab <tTS+0x2>
     782:	b0 91 ac 11 	lds	r27, 0x11AC	; 0x8011ac <tTS+0x3>
     786:	2b 2f       	mov	r18, r27
     788:	2f 93       	push	r18
     78a:	2a 2f       	mov	r18, r26
     78c:	2f 93       	push	r18
     78e:	29 2f       	mov	r18, r25
     790:	2f 93       	push	r18
     792:	8f 93       	push	r24
     794:	83 e7       	ldi	r24, 0x73	; 115
     796:	92 e0       	ldi	r25, 0x02	; 2
     798:	89 2f       	mov	r24, r25
     79a:	8f 93       	push	r24
     79c:	83 e7       	ldi	r24, 0x73	; 115
     79e:	92 e0       	ldi	r25, 0x02	; 2
     7a0:	8f 93       	push	r24
     7a2:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
     7a6:	0f 90       	pop	r0
     7a8:	0f 90       	pop	r0
     7aa:	0f 90       	pop	r0
     7ac:	0f 90       	pop	r0
     7ae:	0f 90       	pop	r0
     7b0:	0f 90       	pop	r0
		if(rec_beacon.Flags.txState == STATE && rec_beacon.confSeqNumber == 0)
     7b2:	80 91 a4 11 	lds	r24, 0x11A4	; 0x8011a4 <rec_beacon+0x3>
     7b6:	87 70       	andi	r24, 0x07	; 7
     7b8:	28 2f       	mov	r18, r24
     7ba:	30 e0       	ldi	r19, 0x00	; 0
     7bc:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7c0:	88 2f       	mov	r24, r24
     7c2:	90 e0       	ldi	r25, 0x00	; 0
     7c4:	28 17       	cp	r18, r24
     7c6:	39 07       	cpc	r19, r25
     7c8:	09 f0       	breq	.+2      	; 0x7cc <appBeaconInd+0x122>
     7ca:	ae c0       	rjmp	.+348    	; 0x928 <appBeaconInd+0x27e>
     7cc:	80 91 a6 11 	lds	r24, 0x11A6	; 0x8011a6 <rec_beacon+0x5>
     7d0:	88 23       	and	r24, r24
     7d2:	09 f0       	breq	.+2      	; 0x7d6 <appBeaconInd+0x12c>
     7d4:	a9 c0       	rjmp	.+338    	; 0x928 <appBeaconInd+0x27e>
		{
			if(STATE == DISC_MODE) 
     7d6:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7da:	84 30       	cpi	r24, 0x04	; 4
     7dc:	29 f4       	brne	.+10     	; 0x7e8 <appBeaconInd+0x13e>
				macsc_set_cmp1_int_cb(disc_time_hndlr);
     7de:	89 e0       	ldi	r24, 0x09	; 9
     7e0:	93 e0       	ldi	r25, 0x03	; 3
     7e2:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <macsc_set_cmp1_int_cb>
     7e6:	11 c0       	rjmp	.+34     	; 0x80a <appBeaconInd+0x160>
			else if(STATE == CONFIG_MODE)
     7e8:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7ec:	86 30       	cpi	r24, 0x06	; 6
     7ee:	29 f4       	brne	.+10     	; 0x7fa <appBeaconInd+0x150>
				macsc_set_cmp1_int_cb(config_time_hndlr);
     7f0:	84 e2       	ldi	r24, 0x24	; 36
     7f2:	93 e0       	ldi	r25, 0x03	; 3
     7f4:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <macsc_set_cmp1_int_cb>
     7f8:	08 c0       	rjmp	.+16     	; 0x80a <appBeaconInd+0x160>
			else if(STATE == ONLINE_MODE)
     7fa:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     7fe:	88 23       	and	r24, r24
     800:	21 f4       	brne	.+8      	; 0x80a <appBeaconInd+0x160>
				macsc_set_cmp1_int_cb(online_time_hndlr);
     802:	8a e3       	ldi	r24, 0x3A	; 58
     804:	93 e0       	ldi	r25, 0x03	; 3
     806:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <macsc_set_cmp1_int_cb>
					
			
			
			if(STATE == ONLINE_MODE)
     80a:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     80e:	88 23       	and	r24, r24
     810:	09 f0       	breq	.+2      	; 0x814 <appBeaconInd+0x16a>
     812:	49 c0       	rjmp	.+146    	; 0x8a6 <appBeaconInd+0x1fc>
			{
				msg_wait_time = (2*rec_beacon.Flags.numBaseMgmtTimeslots + assTimeSlot) * tTS /*+ 80 + 45*assTimeSlot*/;
     814:	80 91 a4 11 	lds	r24, 0x11A4	; 0x8011a4 <rec_beacon+0x3>
     818:	82 95       	swap	r24
     81a:	86 95       	lsr	r24
     81c:	87 70       	andi	r24, 0x07	; 7
     81e:	88 2f       	mov	r24, r24
     820:	90 e0       	ldi	r25, 0x00	; 0
     822:	9c 01       	movw	r18, r24
     824:	22 0f       	add	r18, r18
     826:	33 1f       	adc	r19, r19
     828:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     82c:	88 2f       	mov	r24, r24
     82e:	90 e0       	ldi	r25, 0x00	; 0
     830:	82 0f       	add	r24, r18
     832:	93 1f       	adc	r25, r19
     834:	09 2e       	mov	r0, r25
     836:	00 0c       	add	r0, r0
     838:	aa 0b       	sbc	r26, r26
     83a:	bb 0b       	sbc	r27, r27
     83c:	bc 01       	movw	r22, r24
     83e:	cd 01       	movw	r24, r26
     840:	0e 94 8c 48 	call	0x9118	; 0x9118 <__floatsisf>
     844:	7b 01       	movw	r14, r22
     846:	8c 01       	movw	r16, r24
     848:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <tTS>
     84c:	90 91 aa 11 	lds	r25, 0x11AA	; 0x8011aa <tTS+0x1>
     850:	a0 91 ab 11 	lds	r26, 0x11AB	; 0x8011ab <tTS+0x2>
     854:	b0 91 ac 11 	lds	r27, 0x11AC	; 0x8011ac <tTS+0x3>
     858:	9c 01       	movw	r18, r24
     85a:	ad 01       	movw	r20, r26
     85c:	c8 01       	movw	r24, r16
     85e:	b7 01       	movw	r22, r14
     860:	0e 94 18 49 	call	0x9230	; 0x9230 <__mulsf3>
     864:	dc 01       	movw	r26, r24
     866:	cb 01       	movw	r24, r22
     868:	bc 01       	movw	r22, r24
     86a:	cd 01       	movw	r24, r26
     86c:	0e 94 54 48 	call	0x90a8	; 0x90a8 <__fixsfsi>
     870:	dc 01       	movw	r26, r24
     872:	cb 01       	movw	r24, r22
     874:	90 93 b2 11 	sts	0x11B2, r25	; 0x8011b2 <msg_wait_time+0x1>
     878:	80 93 b1 11 	sts	0x11B1, r24	; 0x8011b1 <msg_wait_time>
				printf("msg_wait %d", msg_wait_time);
     87c:	80 91 b1 11 	lds	r24, 0x11B1	; 0x8011b1 <msg_wait_time>
     880:	90 91 b2 11 	lds	r25, 0x11B2	; 0x8011b2 <msg_wait_time+0x1>
     884:	29 2f       	mov	r18, r25
     886:	2f 93       	push	r18
     888:	8f 93       	push	r24
     88a:	8a e7       	ldi	r24, 0x7A	; 122
     88c:	92 e0       	ldi	r25, 0x02	; 2
     88e:	89 2f       	mov	r24, r25
     890:	8f 93       	push	r24
     892:	8a e7       	ldi	r24, 0x7A	; 122
     894:	92 e0       	ldi	r25, 0x02	; 2
     896:	8f 93       	push	r24
     898:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
     89c:	0f 90       	pop	r0
     89e:	0f 90       	pop	r0
     8a0:	0f 90       	pop	r0
     8a2:	0f 90       	pop	r0
     8a4:	2b c0       	rjmp	.+86     	; 0x8fc <appBeaconInd+0x252>
			}
			else	
				msg_wait_time = tTS * rec_beacon.Flags.numBaseMgmtTimeslots; 
     8a6:	80 91 a4 11 	lds	r24, 0x11A4	; 0x8011a4 <rec_beacon+0x3>
     8aa:	82 95       	swap	r24
     8ac:	86 95       	lsr	r24
     8ae:	87 70       	andi	r24, 0x07	; 7
     8b0:	88 2f       	mov	r24, r24
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	09 2e       	mov	r0, r25
     8b6:	00 0c       	add	r0, r0
     8b8:	aa 0b       	sbc	r26, r26
     8ba:	bb 0b       	sbc	r27, r27
     8bc:	bc 01       	movw	r22, r24
     8be:	cd 01       	movw	r24, r26
     8c0:	0e 94 8c 48 	call	0x9118	; 0x9118 <__floatsisf>
     8c4:	7b 01       	movw	r14, r22
     8c6:	8c 01       	movw	r16, r24
     8c8:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <tTS>
     8cc:	90 91 aa 11 	lds	r25, 0x11AA	; 0x8011aa <tTS+0x1>
     8d0:	a0 91 ab 11 	lds	r26, 0x11AB	; 0x8011ab <tTS+0x2>
     8d4:	b0 91 ac 11 	lds	r27, 0x11AC	; 0x8011ac <tTS+0x3>
     8d8:	9c 01       	movw	r18, r24
     8da:	ad 01       	movw	r20, r26
     8dc:	c8 01       	movw	r24, r16
     8de:	b7 01       	movw	r22, r14
     8e0:	0e 94 18 49 	call	0x9230	; 0x9230 <__mulsf3>
     8e4:	dc 01       	movw	r26, r24
     8e6:	cb 01       	movw	r24, r22
     8e8:	bc 01       	movw	r22, r24
     8ea:	cd 01       	movw	r24, r26
     8ec:	0e 94 54 48 	call	0x90a8	; 0x90a8 <__fixsfsi>
     8f0:	dc 01       	movw	r26, r24
     8f2:	cb 01       	movw	r24, r22
     8f4:	90 93 b2 11 	sts	0x11B2, r25	; 0x8011b2 <msg_wait_time+0x1>
     8f8:	80 93 b1 11 	sts	0x11B1, r24	; 0x8011b1 <msg_wait_time>
			macsc_enable_cmp_int(MACSC_CC1);
     8fc:	81 e0       	ldi	r24, 0x01	; 1
     8fe:	0e 94 61 34 	call	0x68c2	; 0x68c2 <macsc_enable_cmp_int>
			macsc_use_cmp(MACSC_RELATIVE_CMP, msg_wait_time - 150, MACSC_CC1);
     902:	80 91 b1 11 	lds	r24, 0x11B1	; 0x8011b1 <msg_wait_time>
     906:	90 91 b2 11 	lds	r25, 0x11B2	; 0x8011b2 <msg_wait_time+0x1>
     90a:	86 59       	subi	r24, 0x96	; 150
     90c:	91 09       	sbc	r25, r1
     90e:	09 2e       	mov	r0, r25
     910:	00 0c       	add	r0, r0
     912:	aa 0b       	sbc	r26, r26
     914:	bb 0b       	sbc	r27, r27
     916:	21 e0       	ldi	r18, 0x01	; 1
     918:	ac 01       	movw	r20, r24
     91a:	bd 01       	movw	r22, r26
     91c:	81 e0       	ldi	r24, 0x01	; 1
     91e:	0e 94 15 35 	call	0x6a2a	; 0x6a2a <macsc_use_cmp>
 			macsc_enable_manual_bts();
     922:	0e 94 b5 02 	call	0x56a	; 0x56a <macsc_enable_manual_bts>
     926:	0d c0       	rjmp	.+26     	; 0x942 <appBeaconInd+0x298>
			
		}

		else if (rec_beacon.Flags.txState == RESET_MODE)
     928:	80 91 a4 11 	lds	r24, 0x11A4	; 0x8011a4 <rec_beacon+0x3>
     92c:	87 70       	andi	r24, 0x07	; 7
     92e:	87 30       	cpi	r24, 0x07	; 7
     930:	41 f4       	brne	.+16     	; 0x942 <appBeaconInd+0x298>
		{
			PHY_SetTdmaMode(false);
     932:	80 e0       	ldi	r24, 0x00	; 0
     934:	0e 94 ad 1d 	call	0x3b5a	; 0x3b5a <PHY_SetTdmaMode>
			ack_received = 0;
     938:	10 92 32 03 	sts	0x0332, r1	; 0x800332 <ack_received>
			STATE = DISC_MODE;
     93c:	84 e0       	ldi	r24, 0x04	; 4
     93e:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <STATE>
		}
		return true;
     942:	81 e0       	ldi	r24, 0x01	; 1
	}
     944:	0f 90       	pop	r0
     946:	0f 90       	pop	r0
     948:	0f 90       	pop	r0
     94a:	0f 90       	pop	r0
     94c:	df 91       	pop	r29
     94e:	cf 91       	pop	r28
     950:	1f 91       	pop	r17
     952:	0f 91       	pop	r16
     954:	ff 90       	pop	r15
     956:	ef 90       	pop	r14
     958:	08 95       	ret

0000095a <check_ack>:
	
	bool check_ack(int addr)
	{
     95a:	cf 93       	push	r28
     95c:	df 93       	push	r29
     95e:	00 d0       	rcall	.+0      	; 0x960 <check_ack+0x6>
     960:	00 d0       	rcall	.+0      	; 0x962 <check_ack+0x8>
     962:	00 d0       	rcall	.+0      	; 0x964 <check_ack+0xa>
     964:	cd b7       	in	r28, 0x3d	; 61
     966:	de b7       	in	r29, 0x3e	; 62
     968:	9e 83       	std	Y+6, r25	; 0x06
     96a:	8d 83       	std	Y+5, r24	; 0x05
		int pos =  addr / 8;
     96c:	8d 81       	ldd	r24, Y+5	; 0x05
     96e:	9e 81       	ldd	r25, Y+6	; 0x06
     970:	99 23       	and	r25, r25
     972:	0c f4       	brge	.+2      	; 0x976 <check_ack+0x1c>
     974:	07 96       	adiw	r24, 0x07	; 7
     976:	95 95       	asr	r25
     978:	87 95       	ror	r24
     97a:	95 95       	asr	r25
     97c:	87 95       	ror	r24
     97e:	95 95       	asr	r25
     980:	87 95       	ror	r24
     982:	9a 83       	std	Y+2, r25	; 0x02
     984:	89 83       	std	Y+1, r24	; 0x01
		int bit_shift = 8 - addr % 8;
     986:	8d 81       	ldd	r24, Y+5	; 0x05
     988:	9e 81       	ldd	r25, Y+6	; 0x06
     98a:	87 70       	andi	r24, 0x07	; 7
     98c:	90 78       	andi	r25, 0x80	; 128
     98e:	99 23       	and	r25, r25
     990:	24 f4       	brge	.+8      	; 0x99a <check_ack+0x40>
     992:	01 97       	sbiw	r24, 0x01	; 1
     994:	88 6f       	ori	r24, 0xF8	; 248
     996:	9f 6f       	ori	r25, 0xFF	; 255
     998:	01 96       	adiw	r24, 0x01	; 1
     99a:	9c 01       	movw	r18, r24
     99c:	88 e0       	ldi	r24, 0x08	; 8
     99e:	90 e0       	ldi	r25, 0x00	; 0
     9a0:	82 1b       	sub	r24, r18
     9a2:	93 0b       	sbc	r25, r19
     9a4:	9c 83       	std	Y+4, r25	; 0x04
     9a6:	8b 83       	std	Y+3, r24	; 0x03
		if(addr == 8)
     9a8:	8d 81       	ldd	r24, Y+5	; 0x05
     9aa:	9e 81       	ldd	r25, Y+6	; 0x06
     9ac:	08 97       	sbiw	r24, 0x08	; 8
     9ae:	21 f4       	brne	.+8      	; 0x9b8 <check_ack+0x5e>
		{
			pos = 0;
     9b0:	1a 82       	std	Y+2, r1	; 0x02
     9b2:	19 82       	std	Y+1, r1	; 0x01
			bit_shift = 0;
     9b4:	1c 82       	std	Y+4, r1	; 0x04
     9b6:	1b 82       	std	Y+3, r1	; 0x03
		}
		printf("\n ack rec %hhx ", ackframe->ackFlags[pos]);
     9b8:	20 91 b5 11 	lds	r18, 0x11B5	; 0x8011b5 <ackframe>
     9bc:	30 91 b6 11 	lds	r19, 0x11B6	; 0x8011b6 <ackframe+0x1>
     9c0:	89 81       	ldd	r24, Y+1	; 0x01
     9c2:	9a 81       	ldd	r25, Y+2	; 0x02
     9c4:	82 0f       	add	r24, r18
     9c6:	93 1f       	adc	r25, r19
     9c8:	01 96       	adiw	r24, 0x01	; 1
     9ca:	fc 01       	movw	r30, r24
     9cc:	80 81       	ld	r24, Z
     9ce:	88 2f       	mov	r24, r24
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	29 2f       	mov	r18, r25
     9d4:	2f 93       	push	r18
     9d6:	8f 93       	push	r24
     9d8:	86 e8       	ldi	r24, 0x86	; 134
     9da:	92 e0       	ldi	r25, 0x02	; 2
     9dc:	89 2f       	mov	r24, r25
     9de:	8f 93       	push	r24
     9e0:	86 e8       	ldi	r24, 0x86	; 134
     9e2:	92 e0       	ldi	r25, 0x02	; 2
     9e4:	8f 93       	push	r24
     9e6:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
     9ea:	0f 90       	pop	r0
     9ec:	0f 90       	pop	r0
     9ee:	0f 90       	pop	r0
     9f0:	0f 90       	pop	r0
		if( ackframe->ackFlags[pos] & 1 << bit_shift)
     9f2:	20 91 b5 11 	lds	r18, 0x11B5	; 0x8011b5 <ackframe>
     9f6:	30 91 b6 11 	lds	r19, 0x11B6	; 0x8011b6 <ackframe+0x1>
     9fa:	89 81       	ldd	r24, Y+1	; 0x01
     9fc:	9a 81       	ldd	r25, Y+2	; 0x02
     9fe:	82 0f       	add	r24, r18
     a00:	93 1f       	adc	r25, r19
     a02:	01 96       	adiw	r24, 0x01	; 1
     a04:	fc 01       	movw	r30, r24
     a06:	80 81       	ld	r24, Z
     a08:	88 2f       	mov	r24, r24
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	0b 80       	ldd	r0, Y+3	; 0x03
     a0e:	02 c0       	rjmp	.+4      	; 0xa14 <check_ack+0xba>
     a10:	95 95       	asr	r25
     a12:	87 95       	ror	r24
     a14:	0a 94       	dec	r0
     a16:	e2 f7       	brpl	.-8      	; 0xa10 <check_ack+0xb6>
     a18:	81 70       	andi	r24, 0x01	; 1
     a1a:	99 27       	eor	r25, r25
     a1c:	89 2b       	or	r24, r25
     a1e:	11 f0       	breq	.+4      	; 0xa24 <check_ack+0xca>
		{
			return true;
     a20:	81 e0       	ldi	r24, 0x01	; 1
     a22:	01 c0       	rjmp	.+2      	; 0xa26 <check_ack+0xcc>
		}
		else
			return false;
     a24:	80 e0       	ldi	r24, 0x00	; 0
	}
     a26:	26 96       	adiw	r28, 0x06	; 6
     a28:	0f b6       	in	r0, 0x3f	; 63
     a2a:	f8 94       	cli
     a2c:	de bf       	out	0x3e, r29	; 62
     a2e:	0f be       	out	0x3f, r0	; 63
     a30:	cd bf       	out	0x3d, r28	; 61
     a32:	df 91       	pop	r29
     a34:	cf 91       	pop	r28
     a36:	08 95       	ret

00000a38 <appAckInd>:
	
	static bool appAckInd(NWK_DataInd_t *ind)
	{
     a38:	ef 92       	push	r14
     a3a:	ff 92       	push	r15
     a3c:	0f 93       	push	r16
     a3e:	1f 93       	push	r17
     a40:	cf 93       	push	r28
     a42:	df 93       	push	r29
     a44:	00 d0       	rcall	.+0      	; 0xa46 <appAckInd+0xe>
     a46:	00 d0       	rcall	.+0      	; 0xa48 <appAckInd+0x10>
     a48:	00 d0       	rcall	.+0      	; 0xa4a <appAckInd+0x12>
     a4a:	cd b7       	in	r28, 0x3d	; 61
     a4c:	de b7       	in	r29, 0x3e	; 62
     a4e:	9e 83       	std	Y+6, r25	; 0x06
     a50:	8d 83       	std	Y+5, r24	; 0x05
		#if !MASTER_MACSC
		ind->data = ind->data - (uint8_t) 1;
		#endif
		ackframe = (NWK_ACKFormat_t*)ind->data;
     a52:	8d 81       	ldd	r24, Y+5	; 0x05
     a54:	9e 81       	ldd	r25, Y+6	; 0x06
     a56:	fc 01       	movw	r30, r24
     a58:	80 85       	ldd	r24, Z+8	; 0x08
     a5a:	91 85       	ldd	r25, Z+9	; 0x09
     a5c:	90 93 b6 11 	sts	0x11B6, r25	; 0x8011b6 <ackframe+0x1>
     a60:	80 93 b5 11 	sts	0x11B5, r24	; 0x8011b5 <ackframe>

		if(PanId == ackframe->sourceId)
     a64:	80 91 b5 11 	lds	r24, 0x11B5	; 0x8011b5 <ackframe>
     a68:	90 91 b6 11 	lds	r25, 0x11B6	; 0x8011b6 <ackframe+0x1>
     a6c:	fc 01       	movw	r30, r24
     a6e:	90 81       	ld	r25, Z
     a70:	80 91 31 03 	lds	r24, 0x0331	; 0x800331 <PanId>
     a74:	98 17       	cp	r25, r24
     a76:	09 f0       	breq	.+2      	; 0xa7a <appAckInd+0x42>
     a78:	c7 c0       	rjmp	.+398    	; 0xc08 <appAckInd+0x1d0>
		{
			if(STATE == ONLINE_MODE && rec_beacon.Flags.txState == ONLINE_MODE)
     a7a:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     a7e:	88 23       	and	r24, r24
     a80:	09 f0       	breq	.+2      	; 0xa84 <appAckInd+0x4c>
     a82:	b1 c0       	rjmp	.+354    	; 0xbe6 <appAckInd+0x1ae>
     a84:	80 91 a4 11 	lds	r24, 0x11A4	; 0x8011a4 <rec_beacon+0x3>
     a88:	87 70       	andi	r24, 0x07	; 7
     a8a:	88 23       	and	r24, r24
     a8c:	09 f0       	breq	.+2      	; 0xa90 <appAckInd+0x58>
     a8e:	ab c0       	rjmp	.+342    	; 0xbe6 <appAckInd+0x1ae>
			{
				ack_received = check_ack(assTimeSlot + 1);
     a90:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     a94:	88 2f       	mov	r24, r24
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	01 96       	adiw	r24, 0x01	; 1
     a9a:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     a9e:	80 93 32 03 	sts	0x0332, r24	; 0x800332 <ack_received>
				if(!ack_received)
     aa2:	90 91 32 03 	lds	r25, 0x0332	; 0x800332 <ack_received>
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	89 27       	eor	r24, r25
     aaa:	88 23       	and	r24, r24
     aac:	09 f4       	brne	.+2      	; 0xab0 <appAckInd+0x78>
     aae:	ac c0       	rjmp	.+344    	; 0xc08 <appAckInd+0x1d0>
				{
				
					int retransmition_slot = 0;
     ab0:	1a 82       	std	Y+2, r1	; 0x02
     ab2:	19 82       	std	Y+1, r1	; 0x01
					

					for(int i = 0; i < assTimeSlot && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     ab4:	1c 82       	std	Y+4, r1	; 0x04
     ab6:	1b 82       	std	Y+3, r1	; 0x03
     ab8:	14 c0       	rjmp	.+40     	; 0xae2 <appAckInd+0xaa>
						if( !check_ack(i+1) )
     aba:	8b 81       	ldd	r24, Y+3	; 0x03
     abc:	9c 81       	ldd	r25, Y+4	; 0x04
     abe:	01 96       	adiw	r24, 0x01	; 1
     ac0:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     ac4:	98 2f       	mov	r25, r24
     ac6:	81 e0       	ldi	r24, 0x01	; 1
     ac8:	89 27       	eor	r24, r25
     aca:	88 23       	and	r24, r24
     acc:	29 f0       	breq	.+10     	; 0xad8 <appAckInd+0xa0>
							retransmition_slot++;
     ace:	89 81       	ldd	r24, Y+1	; 0x01
     ad0:	9a 81       	ldd	r25, Y+2	; 0x02
     ad2:	01 96       	adiw	r24, 0x01	; 1
     ad4:	9a 83       	std	Y+2, r25	; 0x02
     ad6:	89 83       	std	Y+1, r24	; 0x01
				{
				
					int retransmition_slot = 0;
					

					for(int i = 0; i < assTimeSlot && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     ad8:	8b 81       	ldd	r24, Y+3	; 0x03
     ada:	9c 81       	ldd	r25, Y+4	; 0x04
     adc:	01 96       	adiw	r24, 0x01	; 1
     ade:	9c 83       	std	Y+4, r25	; 0x04
     ae0:	8b 83       	std	Y+3, r24	; 0x03
     ae2:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     ae6:	28 2f       	mov	r18, r24
     ae8:	30 e0       	ldi	r19, 0x00	; 0
     aea:	8b 81       	ldd	r24, Y+3	; 0x03
     aec:	9c 81       	ldd	r25, Y+4	; 0x04
     aee:	82 17       	cp	r24, r18
     af0:	93 07       	cpc	r25, r19
     af2:	84 f4       	brge	.+32     	; 0xb14 <appAckInd+0xdc>
     af4:	80 91 a8 11 	lds	r24, 0x11A8	; 0x8011a8 <rec_beacon+0x7>
     af8:	88 2f       	mov	r24, r24
     afa:	90 e0       	ldi	r25, 0x00	; 0
     afc:	03 97       	sbiw	r24, 0x03	; 3
     afe:	99 23       	and	r25, r25
     b00:	0c f4       	brge	.+2      	; 0xb04 <appAckInd+0xcc>
     b02:	01 96       	adiw	r24, 0x01	; 1
     b04:	95 95       	asr	r25
     b06:	87 95       	ror	r24
     b08:	9c 01       	movw	r18, r24
     b0a:	8b 81       	ldd	r24, Y+3	; 0x03
     b0c:	9c 81       	ldd	r25, Y+4	; 0x04
     b0e:	82 17       	cp	r24, r18
     b10:	93 07       	cpc	r25, r19
     b12:	9c f2       	brlt	.-90     	; 0xaba <appAckInd+0x82>
					
// 					if( retransmition_slot > (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2 - 1)
// 						return false;
										
					
					if(retransmition_slot == 0)
     b14:	89 81       	ldd	r24, Y+1	; 0x01
     b16:	9a 81       	ldd	r25, Y+2	; 0x02
     b18:	89 2b       	or	r24, r25
     b1a:	29 f4       	brne	.+10     	; 0xb26 <appAckInd+0xee>
					{
						NWK_DataReq(&msgReqData);
     b1c:	8d e3       	ldi	r24, 0x3D	; 61
     b1e:	92 e0       	ldi	r25, 0x02	; 2
     b20:	0e 94 4b 09 	call	0x1296	; 0x1296 <NWK_DataReq>
     b24:	3b c0       	rjmp	.+118    	; 0xb9c <appAckInd+0x164>
					}
					else
					{
						#if MASTER_MACSC
						macsc_enable_manual_bts();
     b26:	0e 94 b5 02 	call	0x56a	; 0x56a <macsc_enable_manual_bts>
						macsc_set_cmp1_int_cb(online_time_hndlr);
     b2a:	8a e3       	ldi	r24, 0x3A	; 58
     b2c:	93 e0       	ldi	r25, 0x03	; 3
     b2e:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <macsc_set_cmp1_int_cb>
						macsc_enable_cmp_int(MACSC_CC1);
     b32:	81 e0       	ldi	r24, 0x01	; 1
     b34:	0e 94 61 34 	call	0x68c2	; 0x68c2 <macsc_enable_cmp_int>
						macsc_use_cmp(MACSC_RELATIVE_CMP, tTS * retransmition_slot - 40, MACSC_CC1);
     b38:	89 81       	ldd	r24, Y+1	; 0x01
     b3a:	9a 81       	ldd	r25, Y+2	; 0x02
     b3c:	09 2e       	mov	r0, r25
     b3e:	00 0c       	add	r0, r0
     b40:	aa 0b       	sbc	r26, r26
     b42:	bb 0b       	sbc	r27, r27
     b44:	bc 01       	movw	r22, r24
     b46:	cd 01       	movw	r24, r26
     b48:	0e 94 8c 48 	call	0x9118	; 0x9118 <__floatsisf>
     b4c:	7b 01       	movw	r14, r22
     b4e:	8c 01       	movw	r16, r24
     b50:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <tTS>
     b54:	90 91 aa 11 	lds	r25, 0x11AA	; 0x8011aa <tTS+0x1>
     b58:	a0 91 ab 11 	lds	r26, 0x11AB	; 0x8011ab <tTS+0x2>
     b5c:	b0 91 ac 11 	lds	r27, 0x11AC	; 0x8011ac <tTS+0x3>
     b60:	9c 01       	movw	r18, r24
     b62:	ad 01       	movw	r20, r26
     b64:	c8 01       	movw	r24, r16
     b66:	b7 01       	movw	r22, r14
     b68:	0e 94 18 49 	call	0x9230	; 0x9230 <__mulsf3>
     b6c:	dc 01       	movw	r26, r24
     b6e:	cb 01       	movw	r24, r22
     b70:	20 e0       	ldi	r18, 0x00	; 0
     b72:	30 e0       	ldi	r19, 0x00	; 0
     b74:	40 e2       	ldi	r20, 0x20	; 32
     b76:	52 e4       	ldi	r21, 0x42	; 66
     b78:	bc 01       	movw	r22, r24
     b7a:	cd 01       	movw	r24, r26
     b7c:	0e 94 75 47 	call	0x8eea	; 0x8eea <__subsf3>
     b80:	dc 01       	movw	r26, r24
     b82:	cb 01       	movw	r24, r22
     b84:	bc 01       	movw	r22, r24
     b86:	cd 01       	movw	r24, r26
     b88:	0e 94 5b 48 	call	0x90b6	; 0x90b6 <__fixunssfsi>
     b8c:	dc 01       	movw	r26, r24
     b8e:	cb 01       	movw	r24, r22
     b90:	21 e0       	ldi	r18, 0x01	; 1
     b92:	ac 01       	movw	r20, r24
     b94:	bd 01       	movw	r22, r26
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	0e 94 15 35 	call	0x6a2a	; 0x6a2a <macsc_use_cmp>
						#endif
					}					
					printf("\nretransmition_slot %d , %f", retransmition_slot, tTS);
     b9c:	80 91 a9 11 	lds	r24, 0x11A9	; 0x8011a9 <tTS>
     ba0:	90 91 aa 11 	lds	r25, 0x11AA	; 0x8011aa <tTS+0x1>
     ba4:	a0 91 ab 11 	lds	r26, 0x11AB	; 0x8011ab <tTS+0x2>
     ba8:	b0 91 ac 11 	lds	r27, 0x11AC	; 0x8011ac <tTS+0x3>
     bac:	2b 2f       	mov	r18, r27
     bae:	2f 93       	push	r18
     bb0:	2a 2f       	mov	r18, r26
     bb2:	2f 93       	push	r18
     bb4:	29 2f       	mov	r18, r25
     bb6:	2f 93       	push	r18
     bb8:	8f 93       	push	r24
     bba:	8a 81       	ldd	r24, Y+2	; 0x02
     bbc:	8f 93       	push	r24
     bbe:	89 81       	ldd	r24, Y+1	; 0x01
     bc0:	8f 93       	push	r24
     bc2:	86 e9       	ldi	r24, 0x96	; 150
     bc4:	92 e0       	ldi	r25, 0x02	; 2
     bc6:	89 2f       	mov	r24, r25
     bc8:	8f 93       	push	r24
     bca:	86 e9       	ldi	r24, 0x96	; 150
     bcc:	92 e0       	ldi	r25, 0x02	; 2
     bce:	8f 93       	push	r24
     bd0:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
     bd4:	8d b7       	in	r24, 0x3d	; 61
     bd6:	9e b7       	in	r25, 0x3e	; 62
     bd8:	08 96       	adiw	r24, 0x08	; 8
     bda:	0f b6       	in	r0, 0x3f	; 63
     bdc:	f8 94       	cli
     bde:	de bf       	out	0x3e, r29	; 62
     be0:	0f be       	out	0x3f, r0	; 63
     be2:	cd bf       	out	0x3d, r28	; 61
		if(PanId == ackframe->sourceId)
		{
			if(STATE == ONLINE_MODE && rec_beacon.Flags.txState == ONLINE_MODE)
			{
				ack_received = check_ack(assTimeSlot + 1);
				if(!ack_received)
     be4:	11 c0       	rjmp	.+34     	; 0xc08 <appAckInd+0x1d0>

				}				
			}
			else
			{
				ack_received = check_ack(APP_ADDR);								
     be6:	88 e0       	ldi	r24, 0x08	; 8
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     bee:	80 93 32 03 	sts	0x0332, r24	; 0x800332 <ack_received>
				if(STATE == DISC_MODE && ack_received)
     bf2:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     bf6:	84 30       	cpi	r24, 0x04	; 4
     bf8:	39 f4       	brne	.+14     	; 0xc08 <appAckInd+0x1d0>
     bfa:	80 91 32 03 	lds	r24, 0x0332	; 0x800332 <ack_received>
     bfe:	88 23       	and	r24, r24
     c00:	19 f0       	breq	.+6      	; 0xc08 <appAckInd+0x1d0>
					STATE = CONFIG_MODE;
     c02:	86 e0       	ldi	r24, 0x06	; 6
     c04:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <STATE>
			}
		}
		return true;
     c08:	81 e0       	ldi	r24, 0x01	; 1
	}
     c0a:	26 96       	adiw	r28, 0x06	; 6
     c0c:	0f b6       	in	r0, 0x3f	; 63
     c0e:	f8 94       	cli
     c10:	de bf       	out	0x3e, r29	; 62
     c12:	0f be       	out	0x3f, r0	; 63
     c14:	cd bf       	out	0x3d, r28	; 61
     c16:	df 91       	pop	r29
     c18:	cf 91       	pop	r28
     c1a:	1f 91       	pop	r17
     c1c:	0f 91       	pop	r16
     c1e:	ff 90       	pop	r15
     c20:	ef 90       	pop	r14
     c22:	08 95       	ret

00000c24 <appCommandInd>:
	
	static bool appCommandInd(NWK_DataInd_t *ind)
	{
     c24:	cf 93       	push	r28
     c26:	df 93       	push	r29
     c28:	00 d0       	rcall	.+0      	; 0xc2a <appCommandInd+0x6>
     c2a:	00 d0       	rcall	.+0      	; 0xc2c <appCommandInd+0x8>
     c2c:	cd b7       	in	r28, 0x3d	; 61
     c2e:	de b7       	in	r29, 0x3e	; 62
     c30:	9c 83       	std	Y+4, r25	; 0x04
     c32:	8b 83       	std	Y+3, r24	; 0x03
		#if !MASTER_MACSC
		ind->data = ind->data - (uint8_t) 1;
		#endif
		printf("\n Command ind");
     c34:	82 eb       	ldi	r24, 0xB2	; 178
     c36:	92 e0       	ldi	r25, 0x02	; 2
     c38:	89 2f       	mov	r24, r25
     c3a:	8f 93       	push	r24
     c3c:	82 eb       	ldi	r24, 0xB2	; 178
     c3e:	92 e0       	ldi	r25, 0x02	; 2
     c40:	8f 93       	push	r24
     c42:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
     c46:	0f 90       	pop	r0
     c48:	0f 90       	pop	r0
		if(ind->data[0] == LL_CONFIGURATION_REQUEST)
     c4a:	8b 81       	ldd	r24, Y+3	; 0x03
     c4c:	9c 81       	ldd	r25, Y+4	; 0x04
     c4e:	fc 01       	movw	r30, r24
     c50:	80 85       	ldd	r24, Z+8	; 0x08
     c52:	91 85       	ldd	r25, Z+9	; 0x09
     c54:	fc 01       	movw	r30, r24
     c56:	80 81       	ld	r24, Z
     c58:	8f 30       	cpi	r24, 0x0F	; 15
     c5a:	09 f0       	breq	.+2      	; 0xc5e <appCommandInd+0x3a>
     c5c:	54 c0       	rjmp	.+168    	; 0xd06 <appCommandInd+0xe2>
		{
			NWK_ConfigRequest_t *msg = (NWK_ConfigRequest_t*)ind->data;
     c5e:	8b 81       	ldd	r24, Y+3	; 0x03
     c60:	9c 81       	ldd	r25, Y+4	; 0x04
     c62:	fc 01       	movw	r30, r24
     c64:	80 85       	ldd	r24, Z+8	; 0x08
     c66:	91 85       	ldd	r25, Z+9	; 0x09
     c68:	9a 83       	std	Y+2, r25	; 0x02
     c6a:	89 83       	std	Y+1, r24	; 0x01
			if(msg->macAddr == APP_ADDR)
     c6c:	89 81       	ldd	r24, Y+1	; 0x01
     c6e:	9a 81       	ldd	r25, Y+2	; 0x02
     c70:	fc 01       	movw	r30, r24
     c72:	84 81       	ldd	r24, Z+4	; 0x04
     c74:	88 30       	cpi	r24, 0x08	; 8
     c76:	09 f0       	breq	.+2      	; 0xc7a <appCommandInd+0x56>
     c78:	46 c0       	rjmp	.+140    	; 0xd06 <appCommandInd+0xe2>
			{
				PHY_SetChannel(msg->tx_channel);
     c7a:	89 81       	ldd	r24, Y+1	; 0x01
     c7c:	9a 81       	ldd	r25, Y+2	; 0x02
     c7e:	fc 01       	movw	r30, r24
     c80:	82 81       	ldd	r24, Z+2	; 0x02
     c82:	0e 94 6e 1e 	call	0x3cdc	; 0x3cdc <PHY_SetChannel>
				NWK_SetPanId(msg->s_macAddr);
     c86:	89 81       	ldd	r24, Y+1	; 0x01
     c88:	9a 81       	ldd	r25, Y+2	; 0x02
     c8a:	fc 01       	movw	r30, r24
     c8c:	81 81       	ldd	r24, Z+1	; 0x01
     c8e:	88 2f       	mov	r24, r24
     c90:	90 e0       	ldi	r25, 0x00	; 0
     c92:	0e 94 7d 08 	call	0x10fa	; 0x10fa <NWK_SetPanId>
				PanId = msg->s_macAddr;
     c96:	89 81       	ldd	r24, Y+1	; 0x01
     c98:	9a 81       	ldd	r25, Y+2	; 0x02
     c9a:	fc 01       	movw	r30, r24
     c9c:	81 81       	ldd	r24, Z+1	; 0x01
     c9e:	80 93 31 03 	sts	0x0331, r24	; 0x800331 <PanId>
				assTimeSlot = msg->assTimeSlot;
     ca2:	89 81       	ldd	r24, Y+1	; 0x01
     ca4:	9a 81       	ldd	r25, Y+2	; 0x02
     ca6:	fc 01       	movw	r30, r24
     ca8:	83 81       	ldd	r24, Z+3	; 0x03
     caa:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <assTimeSlot>
				n = msg->conf.tsDuration;
     cae:	89 81       	ldd	r24, Y+1	; 0x01
     cb0:	9a 81       	ldd	r25, Y+2	; 0x02
     cb2:	fc 01       	movw	r30, r24
     cb4:	85 81       	ldd	r24, Z+5	; 0x05
     cb6:	8f 77       	andi	r24, 0x7F	; 127
     cb8:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <n>
				associated = 1;
     cbc:	81 e0       	ldi	r24, 0x01	; 1
     cbe:	80 93 34 03 	sts	0x0334, r24	; 0x800334 <associated>
				STATE = ONLINE_MODE;
     cc2:	10 92 51 02 	sts	0x0251, r1	; 0x800251 <STATE>
				PHY_SetTdmaMode(true);
     cc6:	81 e0       	ldi	r24, 0x01	; 1
     cc8:	0e 94 ad 1d 	call	0x3b5a	; 0x3b5a <PHY_SetTdmaMode>
				printf("\n asstimeslot %d, tsDuration %hhx", assTimeSlot, n);
     ccc:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <n>
     cd0:	28 2f       	mov	r18, r24
     cd2:	30 e0       	ldi	r19, 0x00	; 0
     cd4:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     cd8:	88 2f       	mov	r24, r24
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	43 2f       	mov	r20, r19
     cde:	4f 93       	push	r20
     ce0:	2f 93       	push	r18
     ce2:	29 2f       	mov	r18, r25
     ce4:	2f 93       	push	r18
     ce6:	8f 93       	push	r24
     ce8:	80 ec       	ldi	r24, 0xC0	; 192
     cea:	92 e0       	ldi	r25, 0x02	; 2
     cec:	89 2f       	mov	r24, r25
     cee:	8f 93       	push	r24
     cf0:	80 ec       	ldi	r24, 0xC0	; 192
     cf2:	92 e0       	ldi	r25, 0x02	; 2
     cf4:	8f 93       	push	r24
     cf6:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
     cfa:	0f 90       	pop	r0
     cfc:	0f 90       	pop	r0
     cfe:	0f 90       	pop	r0
     d00:	0f 90       	pop	r0
     d02:	0f 90       	pop	r0
     d04:	0f 90       	pop	r0
			}
		}
		return true;
     d06:	81 e0       	ldi	r24, 0x01	; 1
	}
     d08:	0f 90       	pop	r0
     d0a:	0f 90       	pop	r0
     d0c:	0f 90       	pop	r0
     d0e:	0f 90       	pop	r0
     d10:	df 91       	pop	r29
     d12:	cf 91       	pop	r28
     d14:	08 95       	ret

00000d16 <appPrepareDiscoverResponse>:

	void appPrepareDiscoverResponse()
	{
     d16:	cf 93       	push	r28
     d18:	df 93       	push	r29
     d1a:	cd b7       	in	r28, 0x3d	; 61
     d1c:	de b7       	in	r29, 0x3e	; 62
		msgReq.dstAddr				= 0;
     d1e:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <msgReq+0x6>
     d22:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <msgReq+0x5>
		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
     d26:	83 e0       	ldi	r24, 0x03	; 3
     d28:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <msgReq+0x7>
		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
     d2c:	83 e0       	ldi	r24, 0x03	; 3
     d2e:	80 93 25 03 	sts	0x0325, r24	; 0x800325 <msgReq+0x8>
		msgReq.options				= NWK_OPT_MAC_COMMAND;
     d32:	80 e0       	ldi	r24, 0x00	; 0
     d34:	90 e8       	ldi	r25, 0x80	; 128
     d36:	90 93 27 03 	sts	0x0327, r25	; 0x800327 <msgReq+0xa>
     d3a:	80 93 26 03 	sts	0x0326, r24	; 0x800326 <msgReq+0x9>
		msgReq.data					= (uint8_t*)&msgDiscResponse;
     d3e:	8d e0       	ldi	r24, 0x0D	; 13
     d40:	92 e0       	ldi	r25, 0x02	; 2
     d42:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <msgReq+0xe>
     d46:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <msgReq+0xd>
		msgReq.size					= sizeof(msgDiscResponse);
     d4a:	83 e0       	ldi	r24, 0x03	; 3
     d4c:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <msgReq+0xf>
	}
     d50:	00 00       	nop
     d52:	df 91       	pop	r29
     d54:	cf 91       	pop	r28
     d56:	08 95       	ret

00000d58 <appPrepareConfigurationStatus>:
	
	void appPrepareConfigurationStatus()
	{		
     d58:	cf 93       	push	r28
     d5a:	df 93       	push	r29
     d5c:	cd b7       	in	r28, 0x3d	; 61
     d5e:	de b7       	in	r29, 0x3e	; 62
		msgReq.dstAddr				= 0;
     d60:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <msgReq+0x6>
     d64:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <msgReq+0x5>
		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
     d68:	83 e0       	ldi	r24, 0x03	; 3
     d6a:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <msgReq+0x7>
		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
     d6e:	83 e0       	ldi	r24, 0x03	; 3
     d70:	80 93 25 03 	sts	0x0325, r24	; 0x800325 <msgReq+0x8>
		msgReq.options				= NWK_OPT_MAC_COMMAND;
     d74:	80 e0       	ldi	r24, 0x00	; 0
     d76:	90 e8       	ldi	r25, 0x80	; 128
     d78:	90 93 27 03 	sts	0x0327, r25	; 0x800327 <msgReq+0xa>
     d7c:	80 93 26 03 	sts	0x0326, r24	; 0x800326 <msgReq+0x9>
		msgReq.data					= (uint8_t*)&msgConfigStatus;
     d80:	80 e1       	ldi	r24, 0x10	; 16
     d82:	92 e0       	ldi	r25, 0x02	; 2
     d84:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <msgReq+0xe>
     d88:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <msgReq+0xd>
		msgReq.size					= sizeof(msgConfigStatus);
     d8c:	85 e0       	ldi	r24, 0x05	; 5
     d8e:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <msgReq+0xf>
	}
     d92:	00 00       	nop
     d94:	df 91       	pop	r29
     d96:	cf 91       	pop	r28
     d98:	08 95       	ret

00000d9a <appPrepareDataFrame>:
	
	void appPrepareDataFrame(void)
	{
     d9a:	cf 93       	push	r28
     d9c:	df 93       	push	r29
     d9e:	cd b7       	in	r28, 0x3d	; 61
     da0:	de b7       	in	r29, 0x3e	; 62
		
		PHY_SetTdmaMode(true);
     da2:	81 e0       	ldi	r24, 0x01	; 1
     da4:	0e 94 ad 1d 	call	0x3b5a	; 0x3b5a <PHY_SetTdmaMode>

	
		msgReq.dstAddr				= 0;
     da8:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <msgReq+0x6>
     dac:	10 92 22 03 	sts	0x0322, r1	; 0x800322 <msgReq+0x5>
		msgReq.dstEndpoint			= APP_COMMAND_ENDPOINT;
     db0:	83 e0       	ldi	r24, 0x03	; 3
     db2:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <msgReq+0x7>
		msgReq.srcEndpoint			= APP_COMMAND_ENDPOINT;
     db6:	83 e0       	ldi	r24, 0x03	; 3
     db8:	80 93 25 03 	sts	0x0325, r24	; 0x800325 <msgReq+0x8>
		msgReq.options				= NWK_OPT_LLDN_DATA;
     dbc:	80 e0       	ldi	r24, 0x00	; 0
     dbe:	90 e2       	ldi	r25, 0x20	; 32
     dc0:	90 93 27 03 	sts	0x0327, r25	; 0x800327 <msgReq+0xa>
     dc4:	80 93 26 03 	sts	0x0326, r24	; 0x800326 <msgReq+0x9>
		msgReq.data					= (uint8_t *)&data_payload;
     dc8:	8c e0       	ldi	r24, 0x0C	; 12
     dca:	92 e0       	ldi	r25, 0x02	; 2
     dcc:	90 93 2b 03 	sts	0x032B, r25	; 0x80032b <msgReq+0xe>
     dd0:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <msgReq+0xd>
		msgReq.size					= sizeof(data_payload);
     dd4:	81 e0       	ldi	r24, 0x01	; 1
     dd6:	80 93 2c 03 	sts	0x032C, r24	; 0x80032c <msgReq+0xf>
	}
     dda:	00 00       	nop
     ddc:	df 91       	pop	r29
     dde:	cf 91       	pop	r28
     de0:	08 95       	ret

00000de2 <appInit>:
	
	
#endif // APP_COORDINATOR

static void appInit(void)
{
     de2:	cf 93       	push	r28
     de4:	df 93       	push	r29
     de6:	cd b7       	in	r28, 0x3d	; 61
     de8:	de b7       	in	r29, 0x3e	; 62
	NWK_SetAddr(APP_ADDR);
     dea:	88 e0       	ldi	r24, 0x08	; 8
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	0e 94 66 08 	call	0x10cc	; 0x10cc <NWK_SetAddr>
	PHY_SetChannel(APP_CHANNEL);
     df2:	8f e0       	ldi	r24, 0x0F	; 15
     df4:	0e 94 6e 1e 	call	0x3cdc	; 0x3cdc <PHY_SetChannel>
	PHY_SetRxState(true);
     df8:	81 e0       	ldi	r24, 0x01	; 1
     dfa:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <PHY_SetRxState>
		PanId = APP_PANID;
		ACKFrame.sourceId = APP_PANID;
		PHY_SetTdmaMode(true);
	NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
	#else
		appPrepareDiscoverResponse();	
     dfe:	0e 94 8b 06 	call	0xd16	; 0xd16 <appPrepareDiscoverResponse>
		/*
		 * Enable CSMA/CA
		 * Enable Random CSMA seed generator
		 */
		PHY_SetTdmaMode(false);
     e02:	80 e0       	ldi	r24, 0x00	; 0
     e04:	0e 94 ad 1d 	call	0x3b5a	; 0x3b5a <PHY_SetTdmaMode>
		PHY_SetOptimizedCSMAValues();
     e08:	0e 94 3c 1e 	call	0x3c78	; 0x3c78 <PHY_SetOptimizedCSMAValues>
		
		
		
		payloadSize = 127;
     e0c:	8f e7       	ldi	r24, 0x7F	; 127
     e0e:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <payloadSize>
		NWK_OpenEndpoint(APP_BEACON_ENDPOINT, appBeaconInd);
     e12:	65 e5       	ldi	r22, 0x55	; 85
     e14:	73 e0       	ldi	r23, 0x03	; 3
     e16:	80 e0       	ldi	r24, 0x00	; 0
     e18:	0e 94 94 08 	call	0x1128	; 0x1128 <NWK_OpenEndpoint>
		NWK_OpenEndpoint(APP_ACK_ENDPOINT, appAckInd);
     e1c:	6c e1       	ldi	r22, 0x1C	; 28
     e1e:	75 e0       	ldi	r23, 0x05	; 5
     e20:	84 e0       	ldi	r24, 0x04	; 4
     e22:	0e 94 94 08 	call	0x1128	; 0x1128 <NWK_OpenEndpoint>
		NWK_OpenEndpoint(APP_COMMAND_ENDPOINT, appCommandInd);
     e26:	62 e1       	ldi	r22, 0x12	; 18
     e28:	76 e0       	ldi	r23, 0x06	; 6
     e2a:	83 e0       	ldi	r24, 0x03	; 3
     e2c:	0e 94 94 08 	call	0x1128	; 0x1128 <NWK_OpenEndpoint>
		/*
		* Configure interrupts callback functions
		*/
		
	#endif // APP_COORDENATOR
	PHY_SetPromiscuousMode(true);
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	0e 94 e8 1d 	call	0x3bd0	; 0x3bd0 <PHY_SetPromiscuousMode>

}
     e36:	00 00       	nop
     e38:	df 91       	pop	r29
     e3a:	cf 91       	pop	r28
     e3c:	08 95       	ret

00000e3e <APP_TaskHandler>:

static void APP_TaskHandler(void)
{
     e3e:	cf 93       	push	r28
     e40:	df 93       	push	r29
     e42:	00 d0       	rcall	.+0      	; 0xe44 <APP_TaskHandler+0x6>
     e44:	00 d0       	rcall	.+0      	; 0xe46 <APP_TaskHandler+0x8>
     e46:	cd b7       	in	r28, 0x3d	; 61
     e48:	de b7       	in	r29, 0x3e	; 62
	switch (appState){
     e4a:	80 91 1c 03 	lds	r24, 0x031C	; 0x80031c <appState>
     e4e:	88 2f       	mov	r24, r24
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	84 30       	cpi	r24, 0x04	; 4
     e54:	91 05       	cpc	r25, r1
     e56:	e9 f0       	breq	.+58     	; 0xe92 <APP_TaskHandler+0x54>
     e58:	85 30       	cpi	r24, 0x05	; 5
     e5a:	91 05       	cpc	r25, r1
     e5c:	2c f4       	brge	.+10     	; 0xe68 <APP_TaskHandler+0x2a>
     e5e:	00 97       	sbiw	r24, 0x00	; 0
     e60:	61 f0       	breq	.+24     	; 0xe7a <APP_TaskHandler+0x3c>
     e62:	02 97       	sbiw	r24, 0x02	; 2
     e64:	81 f0       	breq	.+32     	; 0xe86 <APP_TaskHandler+0x48>
			break;
		}
		#endif
		default:
		{
			break;
     e66:	ba c0       	rjmp	.+372    	; 0xfdc <APP_TaskHandler+0x19e>

}

static void APP_TaskHandler(void)
{
	switch (appState){
     e68:	86 30       	cpi	r24, 0x06	; 6
     e6a:	91 05       	cpc	r25, r1
     e6c:	b1 f1       	breq	.+108    	; 0xeda <APP_TaskHandler+0x9c>
     e6e:	86 30       	cpi	r24, 0x06	; 6
     e70:	91 05       	cpc	r25, r1
     e72:	ac f0       	brlt	.+42     	; 0xe9e <APP_TaskHandler+0x60>
     e74:	07 97       	sbiw	r24, 0x07	; 7
     e76:	b9 f1       	breq	.+110    	; 0xee6 <APP_TaskHandler+0xa8>
			break;
		}
		#endif
		default:
		{
			break;
     e78:	b1 c0       	rjmp	.+354    	; 0xfdc <APP_TaskHandler+0x19e>
static void APP_TaskHandler(void)
{
	switch (appState){
		case APP_STATE_INITIAL:
		{
			appInit();
     e7a:	0e 94 f1 06 	call	0xde2	; 0xde2 <appInit>
			#if APP_COORDINATOR
				appState = APP_STATE_ATT_PAN_STATE;
			#else
				appState = APP_STATE_IDLE;
     e7e:	81 e0       	ldi	r24, 0x01	; 1
     e80:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <appState>
			#endif
			break;
     e84:	ab c0       	rjmp	.+342    	; 0xfdc <APP_TaskHandler+0x19e>
		}
		case APP_STATE_SEND:
		{
			appSendData();
     e86:	0e 94 cf 02 	call	0x59e	; 0x59e <appSendData>
			#if APP_COORDINATOR
				/* Every time a message is send updates coordinator to prepare next message */
				appState = APP_STATE_ATT_PAN_STATE;
			#else
				appState = APP_STATE_IDLE;
     e8a:	81 e0       	ldi	r24, 0x01	; 1
     e8c:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <appState>
			#endif
			break;
     e90:	a5 c0       	rjmp	.+330    	; 0xfdc <APP_TaskHandler+0x19e>
			break;	
		}
		#else // NODES SPECIFIC STATE MACHINE
		case APP_STATE_PREP_DISC_REPONSE:
		{
			appPrepareDiscoverResponse();
     e92:	0e 94 8b 06 	call	0xd16	; 0xd16 <appPrepareDiscoverResponse>
			appState = APP_STATE_IDLE;	
     e96:	81 e0       	ldi	r24, 0x01	; 1
     e98:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <appState>
			break;
     e9c:	9f c0       	rjmp	.+318    	; 0xfdc <APP_TaskHandler+0x19e>
		}
		
		case APP_STATE_PREP_CONFIG_STATUS:
		{
			// se o nodo recebeu ack na fase do discovery prepara a mensagem de configuration status
			if(ack_received && rec_beacon.confSeqNumber == 0 && associated == 0 && STATE != ONLINE_MODE) {
     e9e:	80 91 32 03 	lds	r24, 0x0332	; 0x800332 <ack_received>
     ea2:	88 23       	and	r24, r24
     ea4:	89 f0       	breq	.+34     	; 0xec8 <APP_TaskHandler+0x8a>
     ea6:	80 91 a6 11 	lds	r24, 0x11A6	; 0x8011a6 <rec_beacon+0x5>
     eaa:	88 23       	and	r24, r24
     eac:	69 f4       	brne	.+26     	; 0xec8 <APP_TaskHandler+0x8a>
     eae:	90 91 34 03 	lds	r25, 0x0334	; 0x800334 <associated>
     eb2:	81 e0       	ldi	r24, 0x01	; 1
     eb4:	89 27       	eor	r24, r25
     eb6:	88 23       	and	r24, r24
     eb8:	39 f0       	breq	.+14     	; 0xec8 <APP_TaskHandler+0x8a>
     eba:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <STATE>
     ebe:	88 23       	and	r24, r24
     ec0:	19 f0       	breq	.+6      	; 0xec8 <APP_TaskHandler+0x8a>
				appPrepareConfigurationStatus();
     ec2:	0e 94 ac 06 	call	0xd58	; 0xd58 <appPrepareConfigurationStatus>
     ec6:	03 c0       	rjmp	.+6      	; 0xece <APP_TaskHandler+0x90>
			}
			// se o nodo no recebeu desativa o timer e fica em idle
			else {
				#if MASTER_MACSC
				macsc_disable_cmp_int(MACSC_CC1);
     ec8:	81 e0       	ldi	r24, 0x01	; 1
     eca:	0e 94 d6 34 	call	0x69ac	; 0x69ac <macsc_disable_cmp_int>
				#else
				timer_stop();
				#endif
			}
			ack_received = 0;
     ece:	10 92 32 03 	sts	0x0332, r1	; 0x800332 <ack_received>
			appState = APP_STATE_IDLE;
     ed2:	81 e0       	ldi	r24, 0x01	; 1
     ed4:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <appState>
			break;
     ed8:	81 c0       	rjmp	.+258    	; 0xfdc <APP_TaskHandler+0x19e>
		}
		case APP_STATE_PREP_DATA_FRAME:
		{
			appPrepareDataFrame();
     eda:	0e 94 cd 06 	call	0xd9a	; 0xd9a <appPrepareDataFrame>
			appState = APP_STATE_IDLE;
     ede:	81 e0       	ldi	r24, 0x01	; 1
     ee0:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <appState>
			break;
     ee4:	7b c0       	rjmp	.+246    	; 0xfdc <APP_TaskHandler+0x19e>
		}
		case APP_STATE_RETRANSMIT_DATA:
		{
			if(!ack_received)
     ee6:	90 91 32 03 	lds	r25, 0x0332	; 0x800332 <ack_received>
     eea:	81 e0       	ldi	r24, 0x01	; 1
     eec:	89 27       	eor	r24, r25
     eee:	88 23       	and	r24, r24
     ef0:	09 f4       	brne	.+2      	; 0xef4 <APP_TaskHandler+0xb6>
     ef2:	70 c0       	rjmp	.+224    	; 0xfd4 <APP_TaskHandler+0x196>
			{
				appState = APP_STATE_IDLE;
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <appState>
				
				int retransmition_slot = 0;
     efa:	1a 82       	std	Y+2, r1	; 0x02
     efc:	19 82       	std	Y+1, r1	; 0x01
				
				
				for(int i = 0; i < assTimeSlot - 1 && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     efe:	1c 82       	std	Y+4, r1	; 0x04
     f00:	1b 82       	std	Y+3, r1	; 0x03
     f02:	13 c0       	rjmp	.+38     	; 0xf2a <APP_TaskHandler+0xec>
					if( !check_ack(i) )
     f04:	8b 81       	ldd	r24, Y+3	; 0x03
     f06:	9c 81       	ldd	r25, Y+4	; 0x04
     f08:	0e 94 ad 04 	call	0x95a	; 0x95a <check_ack>
     f0c:	98 2f       	mov	r25, r24
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	89 27       	eor	r24, r25
     f12:	88 23       	and	r24, r24
     f14:	29 f0       	breq	.+10     	; 0xf20 <APP_TaskHandler+0xe2>
						retransmition_slot++;
     f16:	89 81       	ldd	r24, Y+1	; 0x01
     f18:	9a 81       	ldd	r25, Y+2	; 0x02
     f1a:	01 96       	adiw	r24, 0x01	; 1
     f1c:	9a 83       	std	Y+2, r25	; 0x02
     f1e:	89 83       	std	Y+1, r24	; 0x01
				appState = APP_STATE_IDLE;
				
				int retransmition_slot = 0;
				
				
				for(int i = 0; i < assTimeSlot - 1 && i < (rec_beacon.NumberOfBaseTimeslotsinSuperframe - 3)/2; i++) // -3 because of 2 mgmt and 1 gack
     f20:	8b 81       	ldd	r24, Y+3	; 0x03
     f22:	9c 81       	ldd	r25, Y+4	; 0x04
     f24:	01 96       	adiw	r24, 0x01	; 1
     f26:	9c 83       	std	Y+4, r25	; 0x04
     f28:	8b 83       	std	Y+3, r24	; 0x03
     f2a:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <assTimeSlot>
     f2e:	88 2f       	mov	r24, r24
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	9c 01       	movw	r18, r24
     f34:	21 50       	subi	r18, 0x01	; 1
     f36:	31 09       	sbc	r19, r1
     f38:	8b 81       	ldd	r24, Y+3	; 0x03
     f3a:	9c 81       	ldd	r25, Y+4	; 0x04
     f3c:	82 17       	cp	r24, r18
     f3e:	93 07       	cpc	r25, r19
     f40:	84 f4       	brge	.+32     	; 0xf62 <APP_TaskHandler+0x124>
     f42:	80 91 a8 11 	lds	r24, 0x11A8	; 0x8011a8 <rec_beacon+0x7>
     f46:	88 2f       	mov	r24, r24
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	03 97       	sbiw	r24, 0x03	; 3
     f4c:	99 23       	and	r25, r25
     f4e:	0c f4       	brge	.+2      	; 0xf52 <APP_TaskHandler+0x114>
     f50:	01 96       	adiw	r24, 0x01	; 1
     f52:	95 95       	asr	r25
     f54:	87 95       	ror	r24
     f56:	9c 01       	movw	r18, r24
     f58:	8b 81       	ldd	r24, Y+3	; 0x03
     f5a:	9c 81       	ldd	r25, Y+4	; 0x04
     f5c:	82 17       	cp	r24, r18
     f5e:	93 07       	cpc	r25, r19
     f60:	8c f2       	brlt	.-94     	; 0xf04 <APP_TaskHandler+0xc6>
					if( !check_ack(i) )
						retransmition_slot++;
					
				printf("\nretransmition_slot %d", retransmition_slot);
     f62:	8a 81       	ldd	r24, Y+2	; 0x02
     f64:	8f 93       	push	r24
     f66:	89 81       	ldd	r24, Y+1	; 0x01
     f68:	8f 93       	push	r24
     f6a:	82 ee       	ldi	r24, 0xE2	; 226
     f6c:	92 e0       	ldi	r25, 0x02	; 2
     f6e:	89 2f       	mov	r24, r25
     f70:	8f 93       	push	r24
     f72:	82 ee       	ldi	r24, 0xE2	; 226
     f74:	92 e0       	ldi	r25, 0x02	; 2
     f76:	8f 93       	push	r24
     f78:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
     f7c:	0f 90       	pop	r0
     f7e:	0f 90       	pop	r0
     f80:	0f 90       	pop	r0
     f82:	0f 90       	pop	r0
				
				if(retransmition_slot == 0)
     f84:	89 81       	ldd	r24, Y+1	; 0x01
     f86:	9a 81       	ldd	r25, Y+2	; 0x02
     f88:	89 2b       	or	r24, r25
     f8a:	19 f4       	brne	.+6      	; 0xf92 <APP_TaskHandler+0x154>
				{
					appSendData();
     f8c:	0e 94 cf 02 	call	0x59e	; 0x59e <appSendData>
			else
			{
				appState = APP_STATE_IDLE;
			}
			
			break;
     f90:	24 c0       	rjmp	.+72     	; 0xfda <APP_TaskHandler+0x19c>
					// appState = APP_STATE_SEND;			
				}
				else
				{
					#if MASTER_MACSC
					macsc_enable_manual_bts();
     f92:	0e 94 b5 02 	call	0x56a	; 0x56a <macsc_enable_manual_bts>
					macsc_set_cmp1_int_cb(send_message_timeHandler);
     f96:	85 ee       	ldi	r24, 0xE5	; 229
     f98:	92 e0       	ldi	r25, 0x02	; 2
     f9a:	0e 94 e8 35 	call	0x6bd0	; 0x6bd0 <macsc_set_cmp1_int_cb>
					macsc_enable_cmp_int(MACSC_CC1);
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	0e 94 61 34 	call	0x68c2	; 0x68c2 <macsc_enable_cmp_int>
					macsc_use_cmp(MACSC_RELATIVE_CMP, ts_time * retransmition_slot, MACSC_CC1);
     fa4:	40 91 b3 11 	lds	r20, 0x11B3	; 0x8011b3 <ts_time>
     fa8:	50 91 b4 11 	lds	r21, 0x11B4	; 0x8011b4 <ts_time+0x1>
     fac:	29 81       	ldd	r18, Y+1	; 0x01
     fae:	3a 81       	ldd	r19, Y+2	; 0x02
     fb0:	42 9f       	mul	r20, r18
     fb2:	c0 01       	movw	r24, r0
     fb4:	43 9f       	mul	r20, r19
     fb6:	90 0d       	add	r25, r0
     fb8:	52 9f       	mul	r21, r18
     fba:	90 0d       	add	r25, r0
     fbc:	11 24       	eor	r1, r1
     fbe:	09 2e       	mov	r0, r25
     fc0:	00 0c       	add	r0, r0
     fc2:	aa 0b       	sbc	r26, r26
     fc4:	bb 0b       	sbc	r27, r27
     fc6:	21 e0       	ldi	r18, 0x01	; 1
     fc8:	ac 01       	movw	r20, r24
     fca:	bd 01       	movw	r22, r26
     fcc:	81 e0       	ldi	r24, 0x01	; 1
     fce:	0e 94 15 35 	call	0x6a2a	; 0x6a2a <macsc_use_cmp>
			else
			{
				appState = APP_STATE_IDLE;
			}
			
			break;
     fd2:	03 c0       	rjmp	.+6      	; 0xfda <APP_TaskHandler+0x19c>
				}
				
			}
			else
			{
				appState = APP_STATE_IDLE;
     fd4:	81 e0       	ldi	r24, 0x01	; 1
     fd6:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <appState>
			}
			
			break;
     fda:	00 00       	nop
		default:
		{
			break;
		}
	}
}
     fdc:	00 00       	nop
     fde:	0f 90       	pop	r0
     fe0:	0f 90       	pop	r0
     fe2:	0f 90       	pop	r0
     fe4:	0f 90       	pop	r0
     fe6:	df 91       	pop	r29
     fe8:	cf 91       	pop	r28
     fea:	08 95       	ret

00000fec <main>:

	/*****************************************************************************
	*****************************************************************************/
	int main(void)
	{
     fec:	0f 93       	push	r16
     fee:	1f 93       	push	r17
     ff0:	cf 93       	push	r28
     ff2:	df 93       	push	r29
     ff4:	cd b7       	in	r28, 0x3d	; 61
     ff6:	de b7       	in	r29, 0x3e	; 62
     ff8:	27 97       	sbiw	r28, 0x07	; 7
     ffa:	0f b6       	in	r0, 0x3f	; 63
     ffc:	f8 94       	cli
     ffe:	de bf       	out	0x3e, r29	; 62
    1000:	0f be       	out	0x3f, r0	; 63
    1002:	cd bf       	out	0x3d, r28	; 61
		sysclk_init();
    1004:	0e 94 2b 3d 	call	0x7a56	; 0x7a56 <sysclk_init>
		board_init();
    1008:	0e 94 60 40 	call	0x80c0	; 0x80c0 <board_init>

		SYS_Init();
    100c:	0e 94 4e 21 	call	0x429c	; 0x429c <SYS_Init>
		/* Disable CSMA/CA
		 * Disable auto ACK
		 * Enable Rx of LLDN Frame Type as described in 802.15.4e - 2012 
		 */

		sm_init();
    1010:	0e 94 8e 32 	call	0x651c	; 0x651c <sm_init>

		// Initialize interrupt vector table support.
	#if (SIO2HOST_CHANNEL == SIO_USB)
		irq_initialize_vectors();
	#endif
		cpu_irq_enable();
    1014:	78 94       	sei

	#if 1
	#if (SIO2HOST_CHANNEL == SIO_USB)
		stdio_usb_init();
	#else
		const usart_serial_options_t usart_serial_options =
    1016:	27 e0       	ldi	r18, 0x07	; 7
    1018:	e9 ef       	ldi	r30, 0xF9	; 249
    101a:	f2 e0       	ldi	r31, 0x02	; 2
    101c:	ce 01       	movw	r24, r28
    101e:	01 96       	adiw	r24, 0x01	; 1
    1020:	dc 01       	movw	r26, r24
    1022:	01 90       	ld	r0, Z+
    1024:	0d 92       	st	X+, r0
    1026:	2a 95       	dec	r18
    1028:	e1 f7       	brne	.-8      	; 0x1022 <__EEPROM_REGION_LENGTH__+0x22>
			.charlength   = USART_HOST_CHAR_LENGTH,
			.paritytype   = USART_HOST_PARITY,
			.stopbits     = USART_HOST_STOP_BITS
		};

		stdio_serial_init(USART_HOST, &usart_serial_options);
    102a:	ce 01       	movw	r24, r28
    102c:	01 96       	adiw	r24, 0x01	; 1
    102e:	bc 01       	movw	r22, r24
    1030:	80 ec       	ldi	r24, 0xC0	; 192
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	0e 94 3a 02 	call	0x474	; 0x474 <stdio_serial_init>
		usart_double_baud_enable(USART_HOST);
    1038:	80 ec       	ldi	r24, 0xC0	; 192
    103a:	90 e0       	ldi	r25, 0x00	; 0
    103c:	0e 94 b6 01 	call	0x36c	; 0x36c <usart_double_baud_enable>
		usart_set_baudrate_precalculated(USART_HOST, USART_HOST_BAUDRATE, sysclk_get_source_clock_hz());
    1040:	0e 94 a9 01 	call	0x352	; 0x352 <sysclk_get_source_clock_hz>
    1044:	dc 01       	movw	r26, r24
    1046:	cb 01       	movw	r24, r22
    1048:	8c 01       	movw	r16, r24
    104a:	9d 01       	movw	r18, r26
    104c:	40 e0       	ldi	r20, 0x00	; 0
    104e:	52 ec       	ldi	r21, 0xC2	; 194
    1050:	61 e0       	ldi	r22, 0x01	; 1
    1052:	70 e0       	ldi	r23, 0x00	; 0
    1054:	80 ec       	ldi	r24, 0xC0	; 192
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	0e 94 0d 3a 	call	0x741a	; 0x741a <usart_set_baudrate_precalculated>

	#endif
	#endif
		for(;;)
		{
			SYS_TaskHandler();
    105c:	0e 94 5e 21 	call	0x42bc	; 0x42bc <SYS_TaskHandler>
			APP_TaskHandler();
    1060:	0e 94 1f 07 	call	0xe3e	; 0xe3e <APP_TaskHandler>
		}
    1064:	fb cf       	rjmp	.-10     	; 0x105c <__EEPROM_REGION_LENGTH__+0x5c>

00001066 <NWK_Init>:

/*************************************************************************//**
*  @brief Initializes all network layer modules
*****************************************************************************/
void NWK_Init(void)
{
    1066:	cf 93       	push	r28
    1068:	df 93       	push	r29
    106a:	1f 92       	push	r1
    106c:	cd b7       	in	r28, 0x3d	; 61
    106e:	de b7       	in	r29, 0x3e	; 62
	nwkIb.nwkSeqNum = 0;
    1070:	10 92 bb 11 	sts	0x11BB, r1	; 0x8011bb <nwkIb+0x4>
	nwkIb.macSeqNum = 0;
    1074:	10 92 bc 11 	sts	0x11BC, r1	; 0x8011bc <nwkIb+0x5>
	nwkIb.addr = 0;
    1078:	10 92 b8 11 	sts	0x11B8, r1	; 0x8011b8 <nwkIb+0x1>
    107c:	10 92 b7 11 	sts	0x11B7, r1	; 0x8011b7 <nwkIb>
	nwkIb.lock = 0;
    1080:	10 92 de 11 	sts	0x11DE, r1	; 0x8011de <nwkIb+0x27>
    1084:	10 92 dd 11 	sts	0x11DD, r1	; 0x8011dd <nwkIb+0x26>

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    1088:	19 82       	std	Y+1, r1	; 0x01
    108a:	0e c0       	rjmp	.+28     	; 0x10a8 <NWK_Init+0x42>
		nwkIb.endpoint[i] = NULL;
    108c:	89 81       	ldd	r24, Y+1	; 0x01
    108e:	88 2f       	mov	r24, r24
    1090:	90 e0       	ldi	r25, 0x00	; 0
    1092:	03 96       	adiw	r24, 0x03	; 3
    1094:	88 0f       	add	r24, r24
    1096:	99 1f       	adc	r25, r25
    1098:	89 54       	subi	r24, 0x49	; 73
    109a:	9e 4e       	sbci	r25, 0xEE	; 238
    109c:	fc 01       	movw	r30, r24
    109e:	11 82       	std	Z+1, r1	; 0x01
    10a0:	10 82       	st	Z, r1
	nwkIb.nwkSeqNum = 0;
	nwkIb.macSeqNum = 0;
	nwkIb.addr = 0;
	nwkIb.lock = 0;

	for (uint8_t i = 0; i < NWK_ENDPOINTS_AMOUNT; i++) {
    10a2:	89 81       	ldd	r24, Y+1	; 0x01
    10a4:	8f 5f       	subi	r24, 0xFF	; 255
    10a6:	89 83       	std	Y+1, r24	; 0x01
    10a8:	89 81       	ldd	r24, Y+1	; 0x01
    10aa:	80 31       	cpi	r24, 0x10	; 16
    10ac:	78 f3       	brcs	.-34     	; 0x108c <NWK_Init+0x26>
		nwkIb.endpoint[i] = NULL;
	}

	nwkTxInit();
    10ae:	0e 94 5e 18 	call	0x30bc	; 0x30bc <nwkTxInit>
	nwkRxInit();
    10b2:	0e 94 02 10 	call	0x2004	; 0x2004 <nwkRxInit>
	nwkFrameInit();
    10b6:	0e 94 a0 0d 	call	0x1b40	; 0x1b40 <nwkFrameInit>
	nwkDataReqInit();
    10ba:	0e 94 3f 09 	call	0x127e	; 0x127e <nwkDataReqInit>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityInit();
#endif

#ifdef NWK_ENABLE_MULTICAST
	nwkGroupInit();
    10be:	0e 94 3c 0f 	call	0x1e78	; 0x1e78 <nwkGroupInit>
#endif

#ifdef NWK_ENABLE_ROUTE_DISCOVERY
	nwkRouteDiscoveryInit();
#endif
}
    10c2:	00 00       	nop
    10c4:	0f 90       	pop	r0
    10c6:	df 91       	pop	r29
    10c8:	cf 91       	pop	r28
    10ca:	08 95       	ret

000010cc <NWK_SetAddr>:
/*************************************************************************//**
*  @brief Sets network address of the node
*  @param[in] addr Adddress to set
*****************************************************************************/
void NWK_SetAddr(uint16_t addr)
{
    10cc:	cf 93       	push	r28
    10ce:	df 93       	push	r29
    10d0:	00 d0       	rcall	.+0      	; 0x10d2 <NWK_SetAddr+0x6>
    10d2:	cd b7       	in	r28, 0x3d	; 61
    10d4:	de b7       	in	r29, 0x3e	; 62
    10d6:	9a 83       	std	Y+2, r25	; 0x02
    10d8:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.addr = addr;
    10da:	89 81       	ldd	r24, Y+1	; 0x01
    10dc:	9a 81       	ldd	r25, Y+2	; 0x02
    10de:	90 93 b8 11 	sts	0x11B8, r25	; 0x8011b8 <nwkIb+0x1>
    10e2:	80 93 b7 11 	sts	0x11B7, r24	; 0x8011b7 <nwkIb>
	PHY_SetShortAddr(addr);
    10e6:	89 81       	ldd	r24, Y+1	; 0x01
    10e8:	9a 81       	ldd	r25, Y+2	; 0x02
    10ea:	0e 94 a8 1e 	call	0x3d50	; 0x3d50 <PHY_SetShortAddr>
}
    10ee:	00 00       	nop
    10f0:	0f 90       	pop	r0
    10f2:	0f 90       	pop	r0
    10f4:	df 91       	pop	r29
    10f6:	cf 91       	pop	r28
    10f8:	08 95       	ret

000010fa <NWK_SetPanId>:
/*************************************************************************//**
*  @brief Sets network identifier (PAN) of the node
*  @param[in] panId PAN ID to set
*****************************************************************************/
void NWK_SetPanId(uint16_t panId)
{
    10fa:	cf 93       	push	r28
    10fc:	df 93       	push	r29
    10fe:	00 d0       	rcall	.+0      	; 0x1100 <NWK_SetPanId+0x6>
    1100:	cd b7       	in	r28, 0x3d	; 61
    1102:	de b7       	in	r29, 0x3e	; 62
    1104:	9a 83       	std	Y+2, r25	; 0x02
    1106:	89 83       	std	Y+1, r24	; 0x01
	nwkIb.panId = panId;
    1108:	89 81       	ldd	r24, Y+1	; 0x01
    110a:	9a 81       	ldd	r25, Y+2	; 0x02
    110c:	90 93 ba 11 	sts	0x11BA, r25	; 0x8011ba <nwkIb+0x3>
    1110:	80 93 b9 11 	sts	0x11B9, r24	; 0x8011b9 <nwkIb+0x2>
	PHY_SetPanId(panId);
    1114:	89 81       	ldd	r24, Y+1	; 0x01
    1116:	9a 81       	ldd	r25, Y+2	; 0x02
    1118:	0e 94 84 1e 	call	0x3d08	; 0x3d08 <PHY_SetPanId>
}
    111c:	00 00       	nop
    111e:	0f 90       	pop	r0
    1120:	0f 90       	pop	r0
    1122:	df 91       	pop	r29
    1124:	cf 91       	pop	r28
    1126:	08 95       	ret

00001128 <NWK_OpenEndpoint>:
*  @brief Registers callback @a ind for the endpoint @a endpoint
*  @param[in] id Endpoint index (1-15)
*  @param[in] handler Pointer to the callback function
*****************************************************************************/
void NWK_OpenEndpoint(uint8_t id, bool (*handler)(NWK_DataInd_t *ind))
{
    1128:	cf 93       	push	r28
    112a:	df 93       	push	r29
    112c:	00 d0       	rcall	.+0      	; 0x112e <NWK_OpenEndpoint+0x6>
    112e:	1f 92       	push	r1
    1130:	cd b7       	in	r28, 0x3d	; 61
    1132:	de b7       	in	r29, 0x3e	; 62
    1134:	89 83       	std	Y+1, r24	; 0x01
    1136:	7b 83       	std	Y+3, r23	; 0x03
    1138:	6a 83       	std	Y+2, r22	; 0x02
	nwkIb.endpoint[id] = handler;
    113a:	89 81       	ldd	r24, Y+1	; 0x01
    113c:	88 2f       	mov	r24, r24
    113e:	90 e0       	ldi	r25, 0x00	; 0
    1140:	03 96       	adiw	r24, 0x03	; 3
    1142:	88 0f       	add	r24, r24
    1144:	99 1f       	adc	r25, r25
    1146:	89 54       	subi	r24, 0x49	; 73
    1148:	9e 4e       	sbci	r25, 0xEE	; 238
    114a:	2a 81       	ldd	r18, Y+2	; 0x02
    114c:	3b 81       	ldd	r19, Y+3	; 0x03
    114e:	fc 01       	movw	r30, r24
    1150:	31 83       	std	Z+1, r19	; 0x01
    1152:	20 83       	st	Z, r18
}
    1154:	00 00       	nop
    1156:	0f 90       	pop	r0
    1158:	0f 90       	pop	r0
    115a:	0f 90       	pop	r0
    115c:	df 91       	pop	r29
    115e:	cf 91       	pop	r28
    1160:	08 95       	ret

00001162 <NWK_Busy>:
/*************************************************************************//**
*  @brief Checks if network layer is ready for sleep
*  @return @c true if network layer is ready for sleep or @c false otherwise
*****************************************************************************/
bool NWK_Busy(void)
{
    1162:	cf 93       	push	r28
    1164:	df 93       	push	r29
    1166:	cd b7       	in	r28, 0x3d	; 61
    1168:	de b7       	in	r29, 0x3e	; 62
	return nwkIb.lock > 0;
    116a:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    116e:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    1172:	21 e0       	ldi	r18, 0x01	; 1
    1174:	89 2b       	or	r24, r25
    1176:	09 f4       	brne	.+2      	; 0x117a <NWK_Busy+0x18>
    1178:	20 e0       	ldi	r18, 0x00	; 0
    117a:	82 2f       	mov	r24, r18
}
    117c:	df 91       	pop	r29
    117e:	cf 91       	pop	r28
    1180:	08 95       	ret

00001182 <NWK_Lock>:

/*************************************************************************//**
*  @brief Increases the lock counter and sets a busy state
*****************************************************************************/
void NWK_Lock(void)
{
    1182:	cf 93       	push	r28
    1184:	df 93       	push	r29
    1186:	cd b7       	in	r28, 0x3d	; 61
    1188:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock++;
    118a:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    118e:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    1192:	01 96       	adiw	r24, 0x01	; 1
    1194:	90 93 de 11 	sts	0x11DE, r25	; 0x8011de <nwkIb+0x27>
    1198:	80 93 dd 11 	sts	0x11DD, r24	; 0x8011dd <nwkIb+0x26>
}
    119c:	00 00       	nop
    119e:	df 91       	pop	r29
    11a0:	cf 91       	pop	r28
    11a2:	08 95       	ret

000011a4 <NWK_Unlock>:

/*************************************************************************//**
*  @brief Decreases the lock counter and sets a free state if counter reaches 0
*****************************************************************************/
void NWK_Unlock(void)
{
    11a4:	cf 93       	push	r28
    11a6:	df 93       	push	r29
    11a8:	cd b7       	in	r28, 0x3d	; 61
    11aa:	de b7       	in	r29, 0x3e	; 62
	nwkIb.lock--;
    11ac:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    11b0:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    11b4:	01 97       	sbiw	r24, 0x01	; 1
    11b6:	90 93 de 11 	sts	0x11DE, r25	; 0x8011de <nwkIb+0x27>
    11ba:	80 93 dd 11 	sts	0x11DD, r24	; 0x8011dd <nwkIb+0x26>
}
    11be:	00 00       	nop
    11c0:	df 91       	pop	r29
    11c2:	cf 91       	pop	r28
    11c4:	08 95       	ret

000011c6 <NWK_SleepReq>:

/*************************************************************************//**
*  @brief Puts network layer to a sleeping state
*****************************************************************************/
void NWK_SleepReq(void)
{
    11c6:	cf 93       	push	r28
    11c8:	df 93       	push	r29
    11ca:	cd b7       	in	r28, 0x3d	; 61
    11cc:	de b7       	in	r29, 0x3e	; 62
	PHY_Sleep();
    11ce:	0e 94 f1 1e 	call	0x3de2	; 0x3de2 <PHY_Sleep>
}
    11d2:	00 00       	nop
    11d4:	df 91       	pop	r29
    11d6:	cf 91       	pop	r28
    11d8:	08 95       	ret

000011da <NWK_WakeupReq>:

/*************************************************************************//**
*  @brief Puts network layer to an active state
*****************************************************************************/
void NWK_WakeupReq(void)
{
    11da:	cf 93       	push	r28
    11dc:	df 93       	push	r29
    11de:	cd b7       	in	r28, 0x3d	; 61
    11e0:	de b7       	in	r29, 0x3e	; 62
	PHY_Wakeup();
    11e2:	0e 94 0a 1f 	call	0x3e14	; 0x3e14 <PHY_Wakeup>
}
    11e6:	00 00       	nop
    11e8:	df 91       	pop	r29
    11ea:	cf 91       	pop	r28
    11ec:	08 95       	ret

000011ee <NWK_LinearizeLqi>:
*  @brief Calculates linearized value for the given value of the LQI
*  @param[in] lqi LQI value as provided by the transceiver
*  @return linearized value directly proportional to the probability of delivery
*****************************************************************************/
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
    11ee:	cf 93       	push	r28
    11f0:	df 93       	push	r29
    11f2:	cd b7       	in	r28, 0x3d	; 61
    11f4:	de b7       	in	r29, 0x3e	; 62
    11f6:	2c 97       	sbiw	r28, 0x0c	; 12
    11f8:	0f b6       	in	r0, 0x3f	; 63
    11fa:	f8 94       	cli
    11fc:	de bf       	out	0x3e, r29	; 62
    11fe:	0f be       	out	0x3f, r0	; 63
    1200:	cd bf       	out	0x3d, r28	; 61
    1202:	8c 87       	std	Y+12, r24	; 0x0c
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
    1204:	89 e0       	ldi	r24, 0x09	; 9
    1206:	e0 e0       	ldi	r30, 0x00	; 0
    1208:	f3 e0       	ldi	r31, 0x03	; 3
    120a:	de 01       	movw	r26, r28
    120c:	13 96       	adiw	r26, 0x03	; 3
    120e:	01 90       	ld	r0, Z+
    1210:	0d 92       	st	X+, r0
    1212:	8a 95       	dec	r24
    1214:	e1 f7       	brne	.-8      	; 0x120e <NWK_LinearizeLqi+0x20>
	uint8_t cl = 25;
    1216:	89 e1       	ldi	r24, 0x19	; 25
    1218:	89 83       	std	Y+1, r24	; 0x01

	for (uint8_t i = 0; i < sizeof(val); i++) {
    121a:	1a 82       	std	Y+2, r1	; 0x02
    121c:	15 c0       	rjmp	.+42     	; 0x1248 <NWK_LinearizeLqi+0x5a>
		if (lqi < cl) {
    121e:	9c 85       	ldd	r25, Y+12	; 0x0c
    1220:	89 81       	ldd	r24, Y+1	; 0x01
    1222:	98 17       	cp	r25, r24
    1224:	58 f4       	brcc	.+22     	; 0x123c <NWK_LinearizeLqi+0x4e>
			return val[i];
    1226:	8a 81       	ldd	r24, Y+2	; 0x02
    1228:	88 2f       	mov	r24, r24
    122a:	90 e0       	ldi	r25, 0x00	; 0
    122c:	9e 01       	movw	r18, r28
    122e:	2d 5f       	subi	r18, 0xFD	; 253
    1230:	3f 4f       	sbci	r19, 0xFF	; 255
    1232:	82 0f       	add	r24, r18
    1234:	93 1f       	adc	r25, r19
    1236:	fc 01       	movw	r30, r24
    1238:	80 81       	ld	r24, Z
    123a:	0a c0       	rjmp	.+20     	; 0x1250 <NWK_LinearizeLqi+0x62>
		}

		cl += 25;
    123c:	89 81       	ldd	r24, Y+1	; 0x01
    123e:	87 5e       	subi	r24, 0xE7	; 231
    1240:	89 83       	std	Y+1, r24	; 0x01
uint8_t NWK_LinearizeLqi(uint8_t lqi)
{
	const uint8_t val[] = { 3, 8, 26, 64, 128, 190, 230, 247, 252 };
	uint8_t cl = 25;

	for (uint8_t i = 0; i < sizeof(val); i++) {
    1242:	8a 81       	ldd	r24, Y+2	; 0x02
    1244:	8f 5f       	subi	r24, 0xFF	; 255
    1246:	8a 83       	std	Y+2, r24	; 0x02
    1248:	8a 81       	ldd	r24, Y+2	; 0x02
    124a:	89 30       	cpi	r24, 0x09	; 9
    124c:	40 f3       	brcs	.-48     	; 0x121e <NWK_LinearizeLqi+0x30>
		}

		cl += 25;
	}

	return 255;
    124e:	8f ef       	ldi	r24, 0xFF	; 255
}
    1250:	2c 96       	adiw	r28, 0x0c	; 12
    1252:	0f b6       	in	r0, 0x3f	; 63
    1254:	f8 94       	cli
    1256:	de bf       	out	0x3e, r29	; 62
    1258:	0f be       	out	0x3f, r0	; 63
    125a:	cd bf       	out	0x3d, r28	; 61
    125c:	df 91       	pop	r29
    125e:	cf 91       	pop	r28
    1260:	08 95       	ret

00001262 <NWK_TaskHandler>:

/*************************************************************************//**
*  @brief Network layer task handler
*****************************************************************************/
void NWK_TaskHandler(void)
{
    1262:	cf 93       	push	r28
    1264:	df 93       	push	r29
    1266:	cd b7       	in	r28, 0x3d	; 61
    1268:	de b7       	in	r29, 0x3e	; 62
	nwkRxTaskHandler();
    126a:	0e 94 06 18 	call	0x300c	; 0x300c <nwkRxTaskHandler>
	nwkTxTaskHandler();
    126e:	0e 94 1d 1c 	call	0x383a	; 0x383a <nwkTxTaskHandler>
	nwkDataReqTaskHandler();
    1272:	0e 94 6a 0d 	call	0x1ad4	; 0x1ad4 <nwkDataReqTaskHandler>
#ifdef NWK_ENABLE_SECURITY
	nwkSecurityTaskHandler();
#endif
}
    1276:	00 00       	nop
    1278:	df 91       	pop	r29
    127a:	cf 91       	pop	r28
    127c:	08 95       	ret

0000127e <nwkDataReqInit>:

/*************************************************************************//**
*  @brief Initializes the Data Request module
*****************************************************************************/
void nwkDataReqInit(void)
{
    127e:	cf 93       	push	r28
    1280:	df 93       	push	r29
    1282:	cd b7       	in	r28, 0x3d	; 61
    1284:	de b7       	in	r29, 0x3e	; 62
	nwkDataReqQueue = NULL;
    1286:	10 92 45 03 	sts	0x0345, r1	; 0x800345 <nwkDataReqQueue+0x1>
    128a:	10 92 44 03 	sts	0x0344, r1	; 0x800344 <nwkDataReqQueue>
}
    128e:	00 00       	nop
    1290:	df 91       	pop	r29
    1292:	cf 91       	pop	r28
    1294:	08 95       	ret

00001296 <NWK_DataReq>:
/*************************************************************************//**
*  @brief Adds request @a req to the queue of outgoing requests
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
void NWK_DataReq(NWK_DataReq_t *req)
{
    1296:	cf 93       	push	r28
    1298:	df 93       	push	r29
    129a:	00 d0       	rcall	.+0      	; 0x129c <NWK_DataReq+0x6>
    129c:	cd b7       	in	r28, 0x3d	; 61
    129e:	de b7       	in	r29, 0x3e	; 62
    12a0:	9a 83       	std	Y+2, r25	; 0x02
    12a2:	89 83       	std	Y+1, r24	; 0x01
	req->state = NWK_DATA_REQ_STATE_INITIAL;
    12a4:	89 81       	ldd	r24, Y+1	; 0x01
    12a6:	9a 81       	ldd	r25, Y+2	; 0x02
    12a8:	fc 01       	movw	r30, r24
    12aa:	14 82       	std	Z+4, r1	; 0x04
	req->status = NWK_SUCCESS_STATUS;
    12ac:	89 81       	ldd	r24, Y+1	; 0x01
    12ae:	9a 81       	ldd	r25, Y+2	; 0x02
    12b0:	fc 01       	movw	r30, r24
    12b2:	12 8a       	std	Z+18, r1	; 0x12
	req->frame = NULL;
    12b4:	89 81       	ldd	r24, Y+1	; 0x01
    12b6:	9a 81       	ldd	r25, Y+2	; 0x02
    12b8:	fc 01       	movw	r30, r24
    12ba:	13 82       	std	Z+3, r1	; 0x03
    12bc:	12 82       	std	Z+2, r1	; 0x02

	nwkIb.lock++;
    12be:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    12c2:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    12c6:	01 96       	adiw	r24, 0x01	; 1
    12c8:	90 93 de 11 	sts	0x11DE, r25	; 0x8011de <nwkIb+0x27>
    12cc:	80 93 dd 11 	sts	0x11DD, r24	; 0x8011dd <nwkIb+0x26>

	if (NULL == nwkDataReqQueue) {
    12d0:	80 91 44 03 	lds	r24, 0x0344	; 0x800344 <nwkDataReqQueue>
    12d4:	90 91 45 03 	lds	r25, 0x0345	; 0x800345 <nwkDataReqQueue+0x1>
    12d8:	89 2b       	or	r24, r25
    12da:	61 f4       	brne	.+24     	; 0x12f4 <NWK_DataReq+0x5e>
		req->next = NULL;
    12dc:	89 81       	ldd	r24, Y+1	; 0x01
    12de:	9a 81       	ldd	r25, Y+2	; 0x02
    12e0:	fc 01       	movw	r30, r24
    12e2:	11 82       	std	Z+1, r1	; 0x01
    12e4:	10 82       	st	Z, r1
		nwkDataReqQueue = req;
    12e6:	89 81       	ldd	r24, Y+1	; 0x01
    12e8:	9a 81       	ldd	r25, Y+2	; 0x02
    12ea:	90 93 45 03 	sts	0x0345, r25	; 0x800345 <nwkDataReqQueue+0x1>
    12ee:	80 93 44 03 	sts	0x0344, r24	; 0x800344 <nwkDataReqQueue>
	} else {
		req->next = nwkDataReqQueue;
		nwkDataReqQueue = req;
	}
}
    12f2:	0f c0       	rjmp	.+30     	; 0x1312 <NWK_DataReq+0x7c>

	if (NULL == nwkDataReqQueue) {
		req->next = NULL;
		nwkDataReqQueue = req;
	} else {
		req->next = nwkDataReqQueue;
    12f4:	20 91 44 03 	lds	r18, 0x0344	; 0x800344 <nwkDataReqQueue>
    12f8:	30 91 45 03 	lds	r19, 0x0345	; 0x800345 <nwkDataReqQueue+0x1>
    12fc:	89 81       	ldd	r24, Y+1	; 0x01
    12fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1300:	fc 01       	movw	r30, r24
    1302:	31 83       	std	Z+1, r19	; 0x01
    1304:	20 83       	st	Z, r18
		nwkDataReqQueue = req;
    1306:	89 81       	ldd	r24, Y+1	; 0x01
    1308:	9a 81       	ldd	r25, Y+2	; 0x02
    130a:	90 93 45 03 	sts	0x0345, r25	; 0x800345 <nwkDataReqQueue+0x1>
    130e:	80 93 44 03 	sts	0x0344, r24	; 0x800344 <nwkDataReqQueue>
	}
}
    1312:	00 00       	nop
    1314:	0f 90       	pop	r0
    1316:	0f 90       	pop	r0
    1318:	df 91       	pop	r29
    131a:	cf 91       	pop	r28
    131c:	08 95       	ret

0000131e <nwkDataReqSendFrame>:
*  @brief Prepares and send outgoing frame based on the request @a req
* parameters
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqSendFrame(NWK_DataReq_t *req)
{
    131e:	cf 93       	push	r28
    1320:	df 93       	push	r29
    1322:	cd b7       	in	r28, 0x3d	; 61
    1324:	de b7       	in	r29, 0x3e	; 62
    1326:	28 97       	sbiw	r28, 0x08	; 8
    1328:	0f b6       	in	r0, 0x3f	; 63
    132a:	f8 94       	cli
    132c:	de bf       	out	0x3e, r29	; 62
    132e:	0f be       	out	0x3f, r0	; 63
    1330:	cd bf       	out	0x3d, r28	; 61
    1332:	98 87       	std	Y+8, r25	; 0x08
    1334:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrame_t *frame;
	if(req->options < NWK_OPT_LLDN_BEACON ) // use original frame allocation
    1336:	8f 81       	ldd	r24, Y+7	; 0x07
    1338:	98 85       	ldd	r25, Y+8	; 0x08
    133a:	fc 01       	movw	r30, r24
    133c:	81 85       	ldd	r24, Z+9	; 0x09
    133e:	92 85       	ldd	r25, Z+10	; 0x0a
    1340:	80 34       	cpi	r24, 0x40	; 64
    1342:	91 05       	cpc	r25, r1
    1344:	98 f4       	brcc	.+38     	; 0x136c <nwkDataReqSendFrame+0x4e>
	{																			 	// this is not optimezed for
		if(NULL == (frame = nwkFrameAlloc()))	// NWK_OPT_BEACON
    1346:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <nwkFrameAlloc>
    134a:	9a 83       	std	Y+2, r25	; 0x02
    134c:	89 83       	std	Y+1, r24	; 0x01
    134e:	89 81       	ldd	r24, Y+1	; 0x01
    1350:	9a 81       	ldd	r25, Y+2	; 0x02
    1352:	89 2b       	or	r24, r25
    1354:	61 f5       	brne	.+88     	; 0x13ae <nwkDataReqSendFrame+0x90>
		{
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1356:	8f 81       	ldd	r24, Y+7	; 0x07
    1358:	98 85       	ldd	r25, Y+8	; 0x08
    135a:	22 e0       	ldi	r18, 0x02	; 2
    135c:	fc 01       	movw	r30, r24
    135e:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    1360:	8f 81       	ldd	r24, Y+7	; 0x07
    1362:	98 85       	ldd	r25, Y+8	; 0x08
    1364:	22 e0       	ldi	r18, 0x02	; 2
    1366:	fc 01       	movw	r30, r24
    1368:	22 8b       	std	Z+18, r18	; 0x12
			return;
    136a:	fe c2       	rjmp	.+1532   	; 0x1968 <nwkDataReqSendFrame+0x64a>
		}
	}	else {		// use LLDN allocation, alocattes depending on header size
		if( NULL == (frame = ((req->options & NWK_OPT_LLDN_BEACON) ? nwkFrameAlloc_LLDN(true) : nwkFrameAlloc_LLDN(false))))
    136c:	8f 81       	ldd	r24, Y+7	; 0x07
    136e:	98 85       	ldd	r25, Y+8	; 0x08
    1370:	fc 01       	movw	r30, r24
    1372:	81 85       	ldd	r24, Z+9	; 0x09
    1374:	92 85       	ldd	r25, Z+10	; 0x0a
    1376:	80 74       	andi	r24, 0x40	; 64
    1378:	99 27       	eor	r25, r25
    137a:	89 2b       	or	r24, r25
    137c:	21 f0       	breq	.+8      	; 0x1386 <nwkDataReqSendFrame+0x68>
    137e:	81 e0       	ldi	r24, 0x01	; 1
    1380:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <nwkFrameAlloc_LLDN>
    1384:	03 c0       	rjmp	.+6      	; 0x138c <nwkDataReqSendFrame+0x6e>
    1386:	80 e0       	ldi	r24, 0x00	; 0
    1388:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <nwkFrameAlloc_LLDN>
    138c:	9a 83       	std	Y+2, r25	; 0x02
    138e:	89 83       	std	Y+1, r24	; 0x01
    1390:	89 81       	ldd	r24, Y+1	; 0x01
    1392:	9a 81       	ldd	r25, Y+2	; 0x02
    1394:	89 2b       	or	r24, r25
    1396:	59 f4       	brne	.+22     	; 0x13ae <nwkDataReqSendFrame+0x90>
		{
			// if there isn't space avaible in frame buffer queue, requested message
			// can't be process
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    1398:	8f 81       	ldd	r24, Y+7	; 0x07
    139a:	98 85       	ldd	r25, Y+8	; 0x08
    139c:	22 e0       	ldi	r18, 0x02	; 2
    139e:	fc 01       	movw	r30, r24
    13a0:	24 83       	std	Z+4, r18	; 0x04
			req->status = NWK_OUT_OF_MEMORY_STATUS;
    13a2:	8f 81       	ldd	r24, Y+7	; 0x07
    13a4:	98 85       	ldd	r25, Y+8	; 0x08
    13a6:	22 e0       	ldi	r18, 0x02	; 2
    13a8:	fc 01       	movw	r30, r24
    13aa:	22 8b       	std	Z+18, r18	; 0x12
			return;
    13ac:	dd c2       	rjmp	.+1466   	; 0x1968 <nwkDataReqSendFrame+0x64a>
		}
	}

	if(req->options & NWK_OPT_LLDN_BEACON)
    13ae:	8f 81       	ldd	r24, Y+7	; 0x07
    13b0:	98 85       	ldd	r25, Y+8	; 0x08
    13b2:	fc 01       	movw	r30, r24
    13b4:	81 85       	ldd	r24, Z+9	; 0x09
    13b6:	92 85       	ldd	r25, Z+10	; 0x0a
    13b8:	80 74       	andi	r24, 0x40	; 64
    13ba:	99 27       	eor	r25, r25
    13bc:	89 2b       	or	r24, r25
    13be:	09 f4       	brne	.+2      	; 0x13c2 <nwkDataReqSendFrame+0xa4>
    13c0:	c9 c0       	rjmp	.+402    	; 0x1554 <nwkDataReqSendFrame+0x236>
	{
		nwkTxBeaconFrameLLDN(frame);
    13c2:	89 81       	ldd	r24, Y+1	; 0x01
    13c4:	9a 81       	ldd	r25, Y+2	; 0x02
    13c6:	0e 94 dd 18 	call	0x31ba	; 0x31ba <nwkTxBeaconFrameLLDN>
		frame->tx.control = 0;
    13ca:	89 81       	ldd	r24, Y+1	; 0x01
    13cc:	9a 81       	ldd	r25, Y+2	; 0x02
    13ce:	8a 57       	subi	r24, 0x7A	; 122
    13d0:	9f 4f       	sbci	r25, 0xFF	; 255
    13d2:	fc 01       	movw	r30, r24
    13d4:	10 82       	st	Z, r1
		// Set Flag depending on current state of coordinator
		if (req->options & NWK_OPT_ONLINE_STATE)
    13d6:	8f 81       	ldd	r24, Y+7	; 0x07
    13d8:	98 85       	ldd	r25, Y+8	; 0x08
    13da:	fc 01       	movw	r30, r24
    13dc:	81 85       	ldd	r24, Z+9	; 0x09
    13de:	92 85       	ldd	r25, Z+10	; 0x0a
    13e0:	80 78       	andi	r24, 0x80	; 128
    13e2:	99 27       	eor	r25, r25
    13e4:	89 2b       	or	r24, r25
    13e6:	89 f1       	breq	.+98     	; 0x144a <nwkDataReqSendFrame+0x12c>
		{
			if(macLLDNRetransmitTS > 0)
    13e8:	80 91 9f 11 	lds	r24, 0x119F	; 0x80119f <macLLDNRetransmitTS>
    13ec:	90 91 a0 11 	lds	r25, 0x11A0	; 0x8011a0 <macLLDNRetransmitTS+0x1>
    13f0:	18 16       	cp	r1, r24
    13f2:	19 06       	cpc	r1, r25
    13f4:	14 f5       	brge	.+68     	; 0x143a <nwkDataReqSendFrame+0x11c>
			{
				memcpy(frame->payload, req->data, req->size);
    13f6:	8f 81       	ldd	r24, Y+7	; 0x07
    13f8:	98 85       	ldd	r25, Y+8	; 0x08
    13fa:	fc 01       	movw	r30, r24
    13fc:	87 85       	ldd	r24, Z+15	; 0x0f
    13fe:	48 2f       	mov	r20, r24
    1400:	50 e0       	ldi	r21, 0x00	; 0
    1402:	8f 81       	ldd	r24, Y+7	; 0x07
    1404:	98 85       	ldd	r25, Y+8	; 0x08
    1406:	fc 01       	movw	r30, r24
    1408:	25 85       	ldd	r18, Z+13	; 0x0d
    140a:	36 85       	ldd	r19, Z+14	; 0x0e
    140c:	89 81       	ldd	r24, Y+1	; 0x01
    140e:	9a 81       	ldd	r25, Y+2	; 0x02
    1410:	8f 57       	subi	r24, 0x7F	; 127
    1412:	9f 4f       	sbci	r25, 0xFF	; 255
    1414:	fc 01       	movw	r30, r24
    1416:	80 81       	ld	r24, Z
    1418:	91 81       	ldd	r25, Z+1	; 0x01
    141a:	b9 01       	movw	r22, r18
    141c:	0e 94 10 4b 	call	0x9620	; 0x9620 <memcpy>
				frame->size += req->size;
    1420:	89 81       	ldd	r24, Y+1	; 0x01
    1422:	9a 81       	ldd	r25, Y+2	; 0x02
    1424:	fc 01       	movw	r30, r24
    1426:	21 81       	ldd	r18, Z+1	; 0x01
    1428:	8f 81       	ldd	r24, Y+7	; 0x07
    142a:	98 85       	ldd	r25, Y+8	; 0x08
    142c:	fc 01       	movw	r30, r24
    142e:	87 85       	ldd	r24, Z+15	; 0x0f
    1430:	28 0f       	add	r18, r24
    1432:	89 81       	ldd	r24, Y+1	; 0x01
    1434:	9a 81       	ldd	r25, Y+2	; 0x02
    1436:	fc 01       	movw	r30, r24
    1438:	21 83       	std	Z+1, r18	; 0x01
			}
			frame->LLbeacon.Flags.txState = 0b000; // online mode
    143a:	89 81       	ldd	r24, Y+1	; 0x01
    143c:	9a 81       	ldd	r25, Y+2	; 0x02
    143e:	fc 01       	movw	r30, r24
    1440:	25 81       	ldd	r18, Z+5	; 0x05
    1442:	28 7f       	andi	r18, 0xF8	; 248
    1444:	fc 01       	movw	r30, r24
    1446:	25 83       	std	Z+5, r18	; 0x05
    1448:	34 c0       	rjmp	.+104    	; 0x14b2 <nwkDataReqSendFrame+0x194>
		}
		else if (req->options & NWK_OPT_DISCOVERY_STATE)
    144a:	8f 81       	ldd	r24, Y+7	; 0x07
    144c:	98 85       	ldd	r25, Y+8	; 0x08
    144e:	fc 01       	movw	r30, r24
    1450:	81 85       	ldd	r24, Z+9	; 0x09
    1452:	92 85       	ldd	r25, Z+10	; 0x0a
    1454:	88 27       	eor	r24, r24
    1456:	91 70       	andi	r25, 0x01	; 1
    1458:	89 2b       	or	r24, r25
    145a:	49 f0       	breq	.+18     	; 0x146e <nwkDataReqSendFrame+0x150>
			frame->LLbeacon.Flags.txState = 0b100; // discovery mode
    145c:	89 81       	ldd	r24, Y+1	; 0x01
    145e:	9a 81       	ldd	r25, Y+2	; 0x02
    1460:	fc 01       	movw	r30, r24
    1462:	25 81       	ldd	r18, Z+5	; 0x05
    1464:	28 7f       	andi	r18, 0xF8	; 248
    1466:	24 60       	ori	r18, 0x04	; 4
    1468:	fc 01       	movw	r30, r24
    146a:	25 83       	std	Z+5, r18	; 0x05
    146c:	22 c0       	rjmp	.+68     	; 0x14b2 <nwkDataReqSendFrame+0x194>
		else if (req->options & NWK_OPT_CONFIG_STATE)
    146e:	8f 81       	ldd	r24, Y+7	; 0x07
    1470:	98 85       	ldd	r25, Y+8	; 0x08
    1472:	fc 01       	movw	r30, r24
    1474:	81 85       	ldd	r24, Z+9	; 0x09
    1476:	92 85       	ldd	r25, Z+10	; 0x0a
    1478:	88 27       	eor	r24, r24
    147a:	92 70       	andi	r25, 0x02	; 2
    147c:	89 2b       	or	r24, r25
    147e:	49 f0       	breq	.+18     	; 0x1492 <nwkDataReqSendFrame+0x174>
			frame->LLbeacon.Flags.txState = 0b110; // configuration mode
    1480:	89 81       	ldd	r24, Y+1	; 0x01
    1482:	9a 81       	ldd	r25, Y+2	; 0x02
    1484:	fc 01       	movw	r30, r24
    1486:	25 81       	ldd	r18, Z+5	; 0x05
    1488:	28 7f       	andi	r18, 0xF8	; 248
    148a:	26 60       	ori	r18, 0x06	; 6
    148c:	fc 01       	movw	r30, r24
    148e:	25 83       	std	Z+5, r18	; 0x05
    1490:	10 c0       	rjmp	.+32     	; 0x14b2 <nwkDataReqSendFrame+0x194>
		else if (req->options & NWK_OPT_RESET_STATE)
    1492:	8f 81       	ldd	r24, Y+7	; 0x07
    1494:	98 85       	ldd	r25, Y+8	; 0x08
    1496:	fc 01       	movw	r30, r24
    1498:	81 85       	ldd	r24, Z+9	; 0x09
    149a:	92 85       	ldd	r25, Z+10	; 0x0a
    149c:	88 27       	eor	r24, r24
    149e:	94 70       	andi	r25, 0x04	; 4
    14a0:	89 2b       	or	r24, r25
    14a2:	39 f0       	breq	.+14     	; 0x14b2 <nwkDataReqSendFrame+0x194>
			frame->LLbeacon.Flags.txState = 0b111; // full reset mode
    14a4:	89 81       	ldd	r24, Y+1	; 0x01
    14a6:	9a 81       	ldd	r25, Y+2	; 0x02
    14a8:	fc 01       	movw	r30, r24
    14aa:	25 81       	ldd	r18, Z+5	; 0x05
    14ac:	27 60       	ori	r18, 0x07	; 7
    14ae:	fc 01       	movw	r30, r24
    14b0:	25 83       	std	Z+5, r18	; 0x05

		// set biderectional time slots: 0 - downlink 1 - uplink
		frame->LLbeacon.Flags.txDir 	= 0b0;
    14b2:	89 81       	ldd	r24, Y+1	; 0x01
    14b4:	9a 81       	ldd	r25, Y+2	; 0x02
    14b6:	fc 01       	movw	r30, r24
    14b8:	25 81       	ldd	r18, Z+5	; 0x05
    14ba:	27 7f       	andi	r18, 0xF7	; 247
    14bc:	fc 01       	movw	r30, r24
    14be:	25 83       	std	Z+5, r18	; 0x05
		frame->LLbeacon.Flags.reserved 	= 0b0;
    14c0:	89 81       	ldd	r24, Y+1	; 0x01
    14c2:	9a 81       	ldd	r25, Y+2	; 0x02
    14c4:	fc 01       	movw	r30, r24
    14c6:	25 81       	ldd	r18, Z+5	; 0x05
    14c8:	2f 7e       	andi	r18, 0xEF	; 239
    14ca:	fc 01       	movw	r30, r24
    14cc:	25 83       	std	Z+5, r18	; 0x05
		// set number of managment timeslots
		frame->LLbeacon.Flags.numBaseMgmtTimeslots = ((req->options & NWK_OPT_ONLINE_STATE) ? numBaseTimeSlotperMgmt_online : numBaseTimeSlotperMgmt_association);
    14ce:	89 81       	ldd	r24, Y+1	; 0x01
    14d0:	9a 81       	ldd	r25, Y+2	; 0x02
    14d2:	fc 01       	movw	r30, r24
    14d4:	25 81       	ldd	r18, Z+5	; 0x05
    14d6:	2f 71       	andi	r18, 0x1F	; 31
    14d8:	20 64       	ori	r18, 0x40	; 64
    14da:	fc 01       	movw	r30, r24
    14dc:	25 83       	std	Z+5, r18	; 0x05

		if (req->options & 	NWK_OPT_SECOND_BEACON)
    14de:	8f 81       	ldd	r24, Y+7	; 0x07
    14e0:	98 85       	ldd	r25, Y+8	; 0x08
    14e2:	fc 01       	movw	r30, r24
    14e4:	81 85       	ldd	r24, Z+9	; 0x09
    14e6:	92 85       	ldd	r25, Z+10	; 0x0a
    14e8:	88 27       	eor	r24, r24
    14ea:	98 70       	andi	r25, 0x08	; 8
    14ec:	89 2b       	or	r24, r25
    14ee:	31 f0       	breq	.+12     	; 0x14fc <nwkDataReqSendFrame+0x1de>
		 frame->LLbeacon.confSeqNumber = 0x01;
    14f0:	89 81       	ldd	r24, Y+1	; 0x01
    14f2:	9a 81       	ldd	r25, Y+2	; 0x02
    14f4:	21 e0       	ldi	r18, 0x01	; 1
    14f6:	fc 01       	movw	r30, r24
    14f8:	27 83       	std	Z+7, r18	; 0x07
    14fa:	13 c0       	rjmp	.+38     	; 0x1522 <nwkDataReqSendFrame+0x204>
		else if (req->options & NWK_OPT_THIRD_BEACON)
    14fc:	8f 81       	ldd	r24, Y+7	; 0x07
    14fe:	98 85       	ldd	r25, Y+8	; 0x08
    1500:	fc 01       	movw	r30, r24
    1502:	81 85       	ldd	r24, Z+9	; 0x09
    1504:	92 85       	ldd	r25, Z+10	; 0x0a
    1506:	88 27       	eor	r24, r24
    1508:	90 71       	andi	r25, 0x10	; 16
    150a:	89 2b       	or	r24, r25
    150c:	31 f0       	breq	.+12     	; 0x151a <nwkDataReqSendFrame+0x1fc>
			frame->LLbeacon.confSeqNumber = 0x02;
    150e:	89 81       	ldd	r24, Y+1	; 0x01
    1510:	9a 81       	ldd	r25, Y+2	; 0x02
    1512:	22 e0       	ldi	r18, 0x02	; 2
    1514:	fc 01       	movw	r30, r24
    1516:	27 83       	std	Z+7, r18	; 0x07
    1518:	04 c0       	rjmp	.+8      	; 0x1522 <nwkDataReqSendFrame+0x204>
		else frame->LLbeacon.confSeqNumber = 0x00;
    151a:	89 81       	ldd	r24, Y+1	; 0x01
    151c:	9a 81       	ldd	r25, Y+2	; 0x02
    151e:	fc 01       	movw	r30, r24
    1520:	17 82       	std	Z+7, r1	; 0x07

		frame->LLbeacon.TimeSlotSize = n; 
    1522:	20 91 1b 03 	lds	r18, 0x031B	; 0x80031b <n>
    1526:	89 81       	ldd	r24, Y+1	; 0x01
    1528:	9a 81       	ldd	r25, Y+2	; 0x02
    152a:	fc 01       	movw	r30, r24
    152c:	20 87       	std	Z+8, r18	; 0x08
		frame->LLbeacon.NumberOfBaseTimeslotsinSuperframe = macLLDNnumTimeSlots;
    152e:	80 91 af 11 	lds	r24, 0x11AF	; 0x8011af <macLLDNnumTimeSlots>
    1532:	90 91 b0 11 	lds	r25, 0x11B0	; 0x8011b0 <macLLDNnumTimeSlots+0x1>
    1536:	28 2f       	mov	r18, r24
    1538:	89 81       	ldd	r24, Y+1	; 0x01
    153a:	9a 81       	ldd	r25, Y+2	; 0x02
    153c:	fc 01       	movw	r30, r24
    153e:	21 87       	std	Z+9, r18	; 0x09
		
		uint8_t* shortAddr = (uint8_t* )APP_PANID;
    1540:	8e ef       	ldi	r24, 0xFE	; 254
    1542:	9a ec       	ldi	r25, 0xCA	; 202
    1544:	9c 83       	std	Y+4, r25	; 0x04
    1546:	8b 83       	std	Y+3, r24	; 0x03
		frame->LLbeacon.PanId = APP_PANID;
    1548:	89 81       	ldd	r24, Y+1	; 0x01
    154a:	9a 81       	ldd	r25, Y+2	; 0x02
    154c:	2e ef       	ldi	r18, 0xFE	; 254
    154e:	fc 01       	movw	r30, r24
    1550:	26 83       	std	Z+6, r18	; 0x06
    1552:	f5 c1       	rjmp	.+1002   	; 0x193e <nwkDataReqSendFrame+0x620>
		// set Frame Control, Security Header and Sequence Number fields
	}
	else if(req->options & NWK_OPT_MAC_COMMAND 
    1554:	8f 81       	ldd	r24, Y+7	; 0x07
    1556:	98 85       	ldd	r25, Y+8	; 0x08
    1558:	fc 01       	movw	r30, r24
    155a:	81 85       	ldd	r24, Z+9	; 0x09
    155c:	92 85       	ldd	r25, Z+10	; 0x0a
    155e:	99 23       	and	r25, r25
    1560:	94 f0       	brlt	.+36     	; 0x1586 <nwkDataReqSendFrame+0x268>
		|| req->options & NWK_OPT_LLDN_DATA
    1562:	8f 81       	ldd	r24, Y+7	; 0x07
    1564:	98 85       	ldd	r25, Y+8	; 0x08
    1566:	fc 01       	movw	r30, r24
    1568:	81 85       	ldd	r24, Z+9	; 0x09
    156a:	92 85       	ldd	r25, Z+10	; 0x0a
    156c:	88 27       	eor	r24, r24
    156e:	90 72       	andi	r25, 0x20	; 32
    1570:	89 2b       	or	r24, r25
    1572:	49 f4       	brne	.+18     	; 0x1586 <nwkDataReqSendFrame+0x268>
		|| req->options & NWK_OPT_LLDN_ACK )
    1574:	8f 81       	ldd	r24, Y+7	; 0x07
    1576:	98 85       	ldd	r25, Y+8	; 0x08
    1578:	fc 01       	movw	r30, r24
    157a:	81 85       	ldd	r24, Z+9	; 0x09
    157c:	92 85       	ldd	r25, Z+10	; 0x0a
    157e:	88 27       	eor	r24, r24
    1580:	90 74       	andi	r25, 0x40	; 64
    1582:	89 2b       	or	r24, r25
    1584:	99 f1       	breq	.+102    	; 0x15ec <nwkDataReqSendFrame+0x2ce>
	{
		nwkTxMacCommandFrameLLDN(frame, req->options);
    1586:	8f 81       	ldd	r24, Y+7	; 0x07
    1588:	98 85       	ldd	r25, Y+8	; 0x08
    158a:	fc 01       	movw	r30, r24
    158c:	21 85       	ldd	r18, Z+9	; 0x09
    158e:	32 85       	ldd	r19, Z+10	; 0x0a
    1590:	89 81       	ldd	r24, Y+1	; 0x01
    1592:	9a 81       	ldd	r25, Y+2	; 0x02
    1594:	b9 01       	movw	r22, r18
    1596:	0e 94 30 19 	call	0x3260	; 0x3260 <nwkTxMacCommandFrameLLDN>
		frame->tx.control = 0;
    159a:	89 81       	ldd	r24, Y+1	; 0x01
    159c:	9a 81       	ldd	r25, Y+2	; 0x02
    159e:	8a 57       	subi	r24, 0x7A	; 122
    15a0:	9f 4f       	sbci	r25, 0xFF	; 255
    15a2:	fc 01       	movw	r30, r24
    15a4:	10 82       	st	Z, r1
		memcpy(frame->payload, req->data, req->size);
    15a6:	8f 81       	ldd	r24, Y+7	; 0x07
    15a8:	98 85       	ldd	r25, Y+8	; 0x08
    15aa:	fc 01       	movw	r30, r24
    15ac:	87 85       	ldd	r24, Z+15	; 0x0f
    15ae:	48 2f       	mov	r20, r24
    15b0:	50 e0       	ldi	r21, 0x00	; 0
    15b2:	8f 81       	ldd	r24, Y+7	; 0x07
    15b4:	98 85       	ldd	r25, Y+8	; 0x08
    15b6:	fc 01       	movw	r30, r24
    15b8:	25 85       	ldd	r18, Z+13	; 0x0d
    15ba:	36 85       	ldd	r19, Z+14	; 0x0e
    15bc:	89 81       	ldd	r24, Y+1	; 0x01
    15be:	9a 81       	ldd	r25, Y+2	; 0x02
    15c0:	8f 57       	subi	r24, 0x7F	; 127
    15c2:	9f 4f       	sbci	r25, 0xFF	; 255
    15c4:	fc 01       	movw	r30, r24
    15c6:	80 81       	ld	r24, Z
    15c8:	91 81       	ldd	r25, Z+1	; 0x01
    15ca:	b9 01       	movw	r22, r18
    15cc:	0e 94 10 4b 	call	0x9620	; 0x9620 <memcpy>
		frame->size += req->size;
    15d0:	89 81       	ldd	r24, Y+1	; 0x01
    15d2:	9a 81       	ldd	r25, Y+2	; 0x02
    15d4:	fc 01       	movw	r30, r24
    15d6:	21 81       	ldd	r18, Z+1	; 0x01
    15d8:	8f 81       	ldd	r24, Y+7	; 0x07
    15da:	98 85       	ldd	r25, Y+8	; 0x08
    15dc:	fc 01       	movw	r30, r24
    15de:	87 85       	ldd	r24, Z+15	; 0x0f
    15e0:	28 0f       	add	r18, r24
    15e2:	89 81       	ldd	r24, Y+1	; 0x01
    15e4:	9a 81       	ldd	r25, Y+2	; 0x02
    15e6:	fc 01       	movw	r30, r24
    15e8:	21 83       	std	Z+1, r18	; 0x01
    15ea:	a9 c1       	rjmp	.+850    	; 0x193e <nwkDataReqSendFrame+0x620>
	}
	else if(req->options & NWK_OPT_BEACON )
    15ec:	8f 81       	ldd	r24, Y+7	; 0x07
    15ee:	98 85       	ldd	r25, Y+8	; 0x08
    15f0:	fc 01       	movw	r30, r24
    15f2:	81 85       	ldd	r24, Z+9	; 0x09
    15f4:	92 85       	ldd	r25, Z+10	; 0x0a
    15f6:	80 72       	andi	r24, 0x20	; 32
    15f8:	99 27       	eor	r25, r25
    15fa:	89 2b       	or	r24, r25
    15fc:	09 f4       	brne	.+2      	; 0x1600 <nwkDataReqSendFrame+0x2e2>
    15fe:	62 c0       	rjmp	.+196    	; 0x16c4 <nwkDataReqSendFrame+0x3a6>
	{
		frame->tx.control = 0;
    1600:	89 81       	ldd	r24, Y+1	; 0x01
    1602:	9a 81       	ldd	r25, Y+2	; 0x02
    1604:	8a 57       	subi	r24, 0x7A	; 122
    1606:	9f 4f       	sbci	r25, 0xFF	; 255
    1608:	fc 01       	movw	r30, r24
    160a:	10 82       	st	Z, r1

		frame->beacon.macSFS.beaconOrder = BI_COEF;
    160c:	89 81       	ldd	r24, Y+1	; 0x01
    160e:	9a 81       	ldd	r25, Y+2	; 0x02
    1610:	fc 01       	movw	r30, r24
    1612:	21 85       	ldd	r18, Z+9	; 0x09
    1614:	20 7f       	andi	r18, 0xF0	; 240
    1616:	28 60       	ori	r18, 0x08	; 8
    1618:	fc 01       	movw	r30, r24
    161a:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.superframeOrder = SD_COEF;
    161c:	89 81       	ldd	r24, Y+1	; 0x01
    161e:	9a 81       	ldd	r25, Y+2	; 0x02
    1620:	fc 01       	movw	r30, r24
    1622:	21 85       	ldd	r18, Z+9	; 0x09
    1624:	2f 70       	andi	r18, 0x0F	; 15
    1626:	20 66       	ori	r18, 0x60	; 96
    1628:	fc 01       	movw	r30, r24
    162a:	21 87       	std	Z+9, r18	; 0x09
		frame->beacon.macSFS.finalCAPslot = FINAL_CAP_SLOT;
    162c:	89 81       	ldd	r24, Y+1	; 0x01
    162e:	9a 81       	ldd	r25, Y+2	; 0x02
    1630:	fc 01       	movw	r30, r24
    1632:	22 85       	ldd	r18, Z+10	; 0x0a
    1634:	20 7f       	andi	r18, 0xF0	; 240
    1636:	21 60       	ori	r18, 0x01	; 1
    1638:	fc 01       	movw	r30, r24
    163a:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.BatteryLifeExtension = TDMA_BATTERY_EXTENSION;
    163c:	89 81       	ldd	r24, Y+1	; 0x01
    163e:	9a 81       	ldd	r25, Y+2	; 0x02
    1640:	fc 01       	movw	r30, r24
    1642:	22 85       	ldd	r18, Z+10	; 0x0a
    1644:	20 61       	ori	r18, 0x10	; 16
    1646:	fc 01       	movw	r30, r24
    1648:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.PANCoordinator = 1;
    164a:	89 81       	ldd	r24, Y+1	; 0x01
    164c:	9a 81       	ldd	r25, Y+2	; 0x02
    164e:	fc 01       	movw	r30, r24
    1650:	22 85       	ldd	r18, Z+10	; 0x0a
    1652:	20 64       	ori	r18, 0x40	; 64
    1654:	fc 01       	movw	r30, r24
    1656:	22 87       	std	Z+10, r18	; 0x0a
		frame->beacon.macSFS.AssociationPermit = 0;
    1658:	89 81       	ldd	r24, Y+1	; 0x01
    165a:	9a 81       	ldd	r25, Y+2	; 0x02
    165c:	fc 01       	movw	r30, r24
    165e:	22 85       	ldd	r18, Z+10	; 0x0a
    1660:	2f 77       	andi	r18, 0x7F	; 127
    1662:	fc 01       	movw	r30, r24
    1664:	22 87       	std	Z+10, r18	; 0x0a

		frame->beacon.macGTS = 0;
    1666:	89 81       	ldd	r24, Y+1	; 0x01
    1668:	9a 81       	ldd	r25, Y+2	; 0x02
    166a:	fc 01       	movw	r30, r24
    166c:	13 86       	std	Z+11, r1	; 0x0b
		frame->beacon.macPending = 0;
    166e:	89 81       	ldd	r24, Y+1	; 0x01
    1670:	9a 81       	ldd	r25, Y+2	; 0x02
    1672:	fc 01       	movw	r30, r24
    1674:	14 86       	std	Z+12, r1	; 0x0c

		memcpy(frame->payload, req->data, req->size);
    1676:	8f 81       	ldd	r24, Y+7	; 0x07
    1678:	98 85       	ldd	r25, Y+8	; 0x08
    167a:	fc 01       	movw	r30, r24
    167c:	87 85       	ldd	r24, Z+15	; 0x0f
    167e:	48 2f       	mov	r20, r24
    1680:	50 e0       	ldi	r21, 0x00	; 0
    1682:	8f 81       	ldd	r24, Y+7	; 0x07
    1684:	98 85       	ldd	r25, Y+8	; 0x08
    1686:	fc 01       	movw	r30, r24
    1688:	25 85       	ldd	r18, Z+13	; 0x0d
    168a:	36 85       	ldd	r19, Z+14	; 0x0e
    168c:	89 81       	ldd	r24, Y+1	; 0x01
    168e:	9a 81       	ldd	r25, Y+2	; 0x02
    1690:	8f 57       	subi	r24, 0x7F	; 127
    1692:	9f 4f       	sbci	r25, 0xFF	; 255
    1694:	fc 01       	movw	r30, r24
    1696:	80 81       	ld	r24, Z
    1698:	91 81       	ldd	r25, Z+1	; 0x01
    169a:	b9 01       	movw	r22, r18
    169c:	0e 94 10 4b 	call	0x9620	; 0x9620 <memcpy>
		frame->size += req->size;
    16a0:	89 81       	ldd	r24, Y+1	; 0x01
    16a2:	9a 81       	ldd	r25, Y+2	; 0x02
    16a4:	fc 01       	movw	r30, r24
    16a6:	21 81       	ldd	r18, Z+1	; 0x01
    16a8:	8f 81       	ldd	r24, Y+7	; 0x07
    16aa:	98 85       	ldd	r25, Y+8	; 0x08
    16ac:	fc 01       	movw	r30, r24
    16ae:	87 85       	ldd	r24, Z+15	; 0x0f
    16b0:	28 0f       	add	r18, r24
    16b2:	89 81       	ldd	r24, Y+1	; 0x01
    16b4:	9a 81       	ldd	r25, Y+2	; 0x02
    16b6:	fc 01       	movw	r30, r24
    16b8:	21 83       	std	Z+1, r18	; 0x01

		nwkTxBeaconFrame(frame);
    16ba:	89 81       	ldd	r24, Y+1	; 0x01
    16bc:	9a 81       	ldd	r25, Y+2	; 0x02
    16be:	0e 94 92 18 	call	0x3124	; 0x3124 <nwkTxBeaconFrame>
    16c2:	3d c1       	rjmp	.+634    	; 0x193e <nwkDataReqSendFrame+0x620>
	}
	else if(req->options != 0)
    16c4:	8f 81       	ldd	r24, Y+7	; 0x07
    16c6:	98 85       	ldd	r25, Y+8	; 0x08
    16c8:	fc 01       	movw	r30, r24
    16ca:	81 85       	ldd	r24, Z+9	; 0x09
    16cc:	92 85       	ldd	r25, Z+10	; 0x0a
    16ce:	89 2b       	or	r24, r25
    16d0:	09 f4       	brne	.+2      	; 0x16d4 <nwkDataReqSendFrame+0x3b6>
    16d2:	35 c1       	rjmp	.+618    	; 0x193e <nwkDataReqSendFrame+0x620>
	{
		frame->tx.control = (req->options & NWK_OPT_BROADCAST_PAN_ID) ? NWK_TX_CONTROL_BROADCAST_PAN_ID : 0;
    16d4:	8f 81       	ldd	r24, Y+7	; 0x07
    16d6:	98 85       	ldd	r25, Y+8	; 0x08
    16d8:	fc 01       	movw	r30, r24
    16da:	81 85       	ldd	r24, Z+9	; 0x09
    16dc:	92 85       	ldd	r25, Z+10	; 0x0a
    16de:	84 70       	andi	r24, 0x04	; 4
    16e0:	99 27       	eor	r25, r25
    16e2:	21 e0       	ldi	r18, 0x01	; 1
    16e4:	89 2b       	or	r24, r25
    16e6:	09 f4       	brne	.+2      	; 0x16ea <nwkDataReqSendFrame+0x3cc>
    16e8:	20 e0       	ldi	r18, 0x00	; 0
    16ea:	89 81       	ldd	r24, Y+1	; 0x01
    16ec:	9a 81       	ldd	r25, Y+2	; 0x02
    16ee:	8a 57       	subi	r24, 0x7A	; 122
    16f0:	9f 4f       	sbci	r25, 0xFF	; 255
    16f2:	fc 01       	movw	r30, r24
    16f4:	20 83       	st	Z, r18

		frame->header.nwkFcf.ackRequest = (req->options & NWK_OPT_ACK_REQUEST) ? 1 : 0;
    16f6:	8f 81       	ldd	r24, Y+7	; 0x07
    16f8:	98 85       	ldd	r25, Y+8	; 0x08
    16fa:	fc 01       	movw	r30, r24
    16fc:	81 85       	ldd	r24, Z+9	; 0x09
    16fe:	92 85       	ldd	r25, Z+10	; 0x0a
    1700:	81 70       	andi	r24, 0x01	; 1
    1702:	99 27       	eor	r25, r25
    1704:	21 e0       	ldi	r18, 0x01	; 1
    1706:	89 2b       	or	r24, r25
    1708:	09 f4       	brne	.+2      	; 0x170c <nwkDataReqSendFrame+0x3ee>
    170a:	20 e0       	ldi	r18, 0x00	; 0
    170c:	89 81       	ldd	r24, Y+1	; 0x01
    170e:	9a 81       	ldd	r25, Y+2	; 0x02
    1710:	21 70       	andi	r18, 0x01	; 1
    1712:	fc 01       	movw	r30, r24
    1714:	33 85       	ldd	r19, Z+11	; 0x0b
    1716:	3e 7f       	andi	r19, 0xFE	; 254
    1718:	23 2b       	or	r18, r19
    171a:	fc 01       	movw	r30, r24
    171c:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.linkLocal = (req->options & NWK_OPT_LINK_LOCAL) ? 1 : 0;
    171e:	8f 81       	ldd	r24, Y+7	; 0x07
    1720:	98 85       	ldd	r25, Y+8	; 0x08
    1722:	fc 01       	movw	r30, r24
    1724:	81 85       	ldd	r24, Z+9	; 0x09
    1726:	92 85       	ldd	r25, Z+10	; 0x0a
    1728:	88 70       	andi	r24, 0x08	; 8
    172a:	99 27       	eor	r25, r25
    172c:	21 e0       	ldi	r18, 0x01	; 1
    172e:	89 2b       	or	r24, r25
    1730:	09 f4       	brne	.+2      	; 0x1734 <nwkDataReqSendFrame+0x416>
    1732:	20 e0       	ldi	r18, 0x00	; 0
    1734:	89 81       	ldd	r24, Y+1	; 0x01
    1736:	9a 81       	ldd	r25, Y+2	; 0x02
    1738:	21 70       	andi	r18, 0x01	; 1
    173a:	22 0f       	add	r18, r18
    173c:	22 0f       	add	r18, r18
    173e:	fc 01       	movw	r30, r24
    1740:	33 85       	ldd	r19, Z+11	; 0x0b
    1742:	3b 7f       	andi	r19, 0xFB	; 251
    1744:	23 2b       	or	r18, r19
    1746:	fc 01       	movw	r30, r24
    1748:	23 87       	std	Z+11, r18	; 0x0b
		frame->header.nwkFcf.beacon = (req->options & NWK_OPT_BEACON) ? 1 : 0;
    174a:	8f 81       	ldd	r24, Y+7	; 0x07
    174c:	98 85       	ldd	r25, Y+8	; 0x08
    174e:	fc 01       	movw	r30, r24
    1750:	81 85       	ldd	r24, Z+9	; 0x09
    1752:	92 85       	ldd	r25, Z+10	; 0x0a
    1754:	80 72       	andi	r24, 0x20	; 32
    1756:	99 27       	eor	r25, r25
    1758:	21 e0       	ldi	r18, 0x01	; 1
    175a:	89 2b       	or	r24, r25
    175c:	09 f4       	brne	.+2      	; 0x1760 <nwkDataReqSendFrame+0x442>
    175e:	20 e0       	ldi	r18, 0x00	; 0
    1760:	89 81       	ldd	r24, Y+1	; 0x01
    1762:	9a 81       	ldd	r25, Y+2	; 0x02
    1764:	21 70       	andi	r18, 0x01	; 1
    1766:	22 95       	swap	r18
    1768:	20 7f       	andi	r18, 0xF0	; 240
    176a:	fc 01       	movw	r30, r24
    176c:	33 85       	ldd	r19, Z+11	; 0x0b
    176e:	3f 7e       	andi	r19, 0xEF	; 239
    1770:	23 2b       	or	r18, r19
    1772:	fc 01       	movw	r30, r24
    1774:	23 87       	std	Z+11, r18	; 0x0b
#ifdef NWK_ENABLE_SECURITY
		frame->header.nwkFcf.security = (req->options & NWK_OPT_ENABLE_SECURITY) ? 1 : 0;
#endif

#ifdef NWK_ENABLE_MULTICAST
		frame->header.nwkFcf.multicast = (req->options & NWK_OPT_MULTICAST) ? 1 : 0;
    1776:	8f 81       	ldd	r24, Y+7	; 0x07
    1778:	98 85       	ldd	r25, Y+8	; 0x08
    177a:	fc 01       	movw	r30, r24
    177c:	81 85       	ldd	r24, Z+9	; 0x09
    177e:	92 85       	ldd	r25, Z+10	; 0x0a
    1780:	80 71       	andi	r24, 0x10	; 16
    1782:	99 27       	eor	r25, r25
    1784:	21 e0       	ldi	r18, 0x01	; 1
    1786:	89 2b       	or	r24, r25
    1788:	09 f4       	brne	.+2      	; 0x178c <nwkDataReqSendFrame+0x46e>
    178a:	20 e0       	ldi	r18, 0x00	; 0
    178c:	89 81       	ldd	r24, Y+1	; 0x01
    178e:	9a 81       	ldd	r25, Y+2	; 0x02
    1790:	21 70       	andi	r18, 0x01	; 1
    1792:	22 0f       	add	r18, r18
    1794:	22 0f       	add	r18, r18
    1796:	22 0f       	add	r18, r18
    1798:	fc 01       	movw	r30, r24
    179a:	33 85       	ldd	r19, Z+11	; 0x0b
    179c:	37 7f       	andi	r19, 0xF7	; 247
    179e:	23 2b       	or	r18, r19
    17a0:	fc 01       	movw	r30, r24
    17a2:	23 87       	std	Z+11, r18	; 0x0b

		if(frame->header.nwkFcf.multicast)
    17a4:	89 81       	ldd	r24, Y+1	; 0x01
    17a6:	9a 81       	ldd	r25, Y+2	; 0x02
    17a8:	fc 01       	movw	r30, r24
    17aa:	83 85       	ldd	r24, Z+11	; 0x0b
    17ac:	88 70       	andi	r24, 0x08	; 8
    17ae:	88 23       	and	r24, r24
    17b0:	09 f4       	brne	.+2      	; 0x17b4 <nwkDataReqSendFrame+0x496>
    17b2:	62 c0       	rjmp	.+196    	; 0x1878 <nwkDataReqSendFrame+0x55a>
		{
			NwkFrameMulticastHeader_t *mcHeader = (NwkFrameMulticastHeader_t *)frame->payload;
    17b4:	89 81       	ldd	r24, Y+1	; 0x01
    17b6:	9a 81       	ldd	r25, Y+2	; 0x02
    17b8:	8f 57       	subi	r24, 0x7F	; 127
    17ba:	9f 4f       	sbci	r25, 0xFF	; 255
    17bc:	fc 01       	movw	r30, r24
    17be:	80 81       	ld	r24, Z
    17c0:	91 81       	ldd	r25, Z+1	; 0x01
    17c2:	9e 83       	std	Y+6, r25	; 0x06
    17c4:	8d 83       	std	Y+5, r24	; 0x05

			mcHeader->memberRadius = req->memberRadius;
    17c6:	8f 81       	ldd	r24, Y+7	; 0x07
    17c8:	98 85       	ldd	r25, Y+8	; 0x08
    17ca:	fc 01       	movw	r30, r24
    17cc:	83 85       	ldd	r24, Z+11	; 0x0b
    17ce:	28 2f       	mov	r18, r24
    17d0:	2f 70       	andi	r18, 0x0F	; 15
    17d2:	8d 81       	ldd	r24, Y+5	; 0x05
    17d4:	9e 81       	ldd	r25, Y+6	; 0x06
    17d6:	2f 70       	andi	r18, 0x0F	; 15
    17d8:	fc 01       	movw	r30, r24
    17da:	31 81       	ldd	r19, Z+1	; 0x01
    17dc:	30 7f       	andi	r19, 0xF0	; 240
    17de:	23 2b       	or	r18, r19
    17e0:	fc 01       	movw	r30, r24
    17e2:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->maxMemberRadius = req->memberRadius;
    17e4:	8f 81       	ldd	r24, Y+7	; 0x07
    17e6:	98 85       	ldd	r25, Y+8	; 0x08
    17e8:	fc 01       	movw	r30, r24
    17ea:	83 85       	ldd	r24, Z+11	; 0x0b
    17ec:	28 2f       	mov	r18, r24
    17ee:	2f 70       	andi	r18, 0x0F	; 15
    17f0:	8d 81       	ldd	r24, Y+5	; 0x05
    17f2:	9e 81       	ldd	r25, Y+6	; 0x06
    17f4:	22 95       	swap	r18
    17f6:	20 7f       	andi	r18, 0xF0	; 240
    17f8:	fc 01       	movw	r30, r24
    17fa:	31 81       	ldd	r19, Z+1	; 0x01
    17fc:	3f 70       	andi	r19, 0x0F	; 15
    17fe:	23 2b       	or	r18, r19
    1800:	fc 01       	movw	r30, r24
    1802:	21 83       	std	Z+1, r18	; 0x01
			mcHeader->nonMemberRadius = req->nonMemberRadius;
    1804:	8f 81       	ldd	r24, Y+7	; 0x07
    1806:	98 85       	ldd	r25, Y+8	; 0x08
    1808:	fc 01       	movw	r30, r24
    180a:	84 85       	ldd	r24, Z+12	; 0x0c
    180c:	28 2f       	mov	r18, r24
    180e:	2f 70       	andi	r18, 0x0F	; 15
    1810:	8d 81       	ldd	r24, Y+5	; 0x05
    1812:	9e 81       	ldd	r25, Y+6	; 0x06
    1814:	2f 70       	andi	r18, 0x0F	; 15
    1816:	fc 01       	movw	r30, r24
    1818:	30 81       	ld	r19, Z
    181a:	30 7f       	andi	r19, 0xF0	; 240
    181c:	23 2b       	or	r18, r19
    181e:	fc 01       	movw	r30, r24
    1820:	20 83       	st	Z, r18
			mcHeader->maxNonMemberRadius = req->nonMemberRadius;
    1822:	8f 81       	ldd	r24, Y+7	; 0x07
    1824:	98 85       	ldd	r25, Y+8	; 0x08
    1826:	fc 01       	movw	r30, r24
    1828:	84 85       	ldd	r24, Z+12	; 0x0c
    182a:	28 2f       	mov	r18, r24
    182c:	2f 70       	andi	r18, 0x0F	; 15
    182e:	8d 81       	ldd	r24, Y+5	; 0x05
    1830:	9e 81       	ldd	r25, Y+6	; 0x06
    1832:	22 95       	swap	r18
    1834:	20 7f       	andi	r18, 0xF0	; 240
    1836:	fc 01       	movw	r30, r24
    1838:	30 81       	ld	r19, Z
    183a:	3f 70       	andi	r19, 0x0F	; 15
    183c:	23 2b       	or	r18, r19
    183e:	fc 01       	movw	r30, r24
    1840:	20 83       	st	Z, r18

			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    1842:	89 81       	ldd	r24, Y+1	; 0x01
    1844:	9a 81       	ldd	r25, Y+2	; 0x02
    1846:	8f 57       	subi	r24, 0x7F	; 127
    1848:	9f 4f       	sbci	r25, 0xFF	; 255
    184a:	fc 01       	movw	r30, r24
    184c:	80 81       	ld	r24, Z
    184e:	91 81       	ldd	r25, Z+1	; 0x01
    1850:	9c 01       	movw	r18, r24
    1852:	2e 5f       	subi	r18, 0xFE	; 254
    1854:	3f 4f       	sbci	r19, 0xFF	; 255
    1856:	89 81       	ldd	r24, Y+1	; 0x01
    1858:	9a 81       	ldd	r25, Y+2	; 0x02
    185a:	8f 57       	subi	r24, 0x7F	; 127
    185c:	9f 4f       	sbci	r25, 0xFF	; 255
    185e:	fc 01       	movw	r30, r24
    1860:	31 83       	std	Z+1, r19	; 0x01
    1862:	20 83       	st	Z, r18
			frame->size += sizeof(NwkFrameMulticastHeader_t);
    1864:	89 81       	ldd	r24, Y+1	; 0x01
    1866:	9a 81       	ldd	r25, Y+2	; 0x02
    1868:	fc 01       	movw	r30, r24
    186a:	81 81       	ldd	r24, Z+1	; 0x01
    186c:	22 e0       	ldi	r18, 0x02	; 2
    186e:	28 0f       	add	r18, r24
    1870:	89 81       	ldd	r24, Y+1	; 0x01
    1872:	9a 81       	ldd	r25, Y+2	; 0x02
    1874:	fc 01       	movw	r30, r24
    1876:	21 83       	std	Z+1, r18	; 0x01
		}
#endif

		frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    1878:	80 91 bb 11 	lds	r24, 0x11BB	; 0x8011bb <nwkIb+0x4>
    187c:	8f 5f       	subi	r24, 0xFF	; 255
    187e:	80 93 bb 11 	sts	0x11BB, r24	; 0x8011bb <nwkIb+0x4>
    1882:	20 91 bb 11 	lds	r18, 0x11BB	; 0x8011bb <nwkIb+0x4>
    1886:	89 81       	ldd	r24, Y+1	; 0x01
    1888:	9a 81       	ldd	r25, Y+2	; 0x02
    188a:	fc 01       	movw	r30, r24
    188c:	24 87       	std	Z+12, r18	; 0x0c
		frame->header.nwkSrcAddr = nwkIb.addr;
    188e:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    1892:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    1896:	89 81       	ldd	r24, Y+1	; 0x01
    1898:	9a 81       	ldd	r25, Y+2	; 0x02
    189a:	fc 01       	movw	r30, r24
    189c:	36 87       	std	Z+14, r19	; 0x0e
    189e:	25 87       	std	Z+13, r18	; 0x0d
		frame->header.nwkDstAddr = req->dstAddr;
    18a0:	8f 81       	ldd	r24, Y+7	; 0x07
    18a2:	98 85       	ldd	r25, Y+8	; 0x08
    18a4:	fc 01       	movw	r30, r24
    18a6:	25 81       	ldd	r18, Z+5	; 0x05
    18a8:	36 81       	ldd	r19, Z+6	; 0x06
    18aa:	89 81       	ldd	r24, Y+1	; 0x01
    18ac:	9a 81       	ldd	r25, Y+2	; 0x02
    18ae:	fc 01       	movw	r30, r24
    18b0:	30 8b       	std	Z+16, r19	; 0x10
    18b2:	27 87       	std	Z+15, r18	; 0x0f
		frame->header.nwkSrcEndpoint = req->srcEndpoint;
    18b4:	8f 81       	ldd	r24, Y+7	; 0x07
    18b6:	98 85       	ldd	r25, Y+8	; 0x08
    18b8:	fc 01       	movw	r30, r24
    18ba:	80 85       	ldd	r24, Z+8	; 0x08
    18bc:	28 2f       	mov	r18, r24
    18be:	2f 70       	andi	r18, 0x0F	; 15
    18c0:	89 81       	ldd	r24, Y+1	; 0x01
    18c2:	9a 81       	ldd	r25, Y+2	; 0x02
    18c4:	2f 70       	andi	r18, 0x0F	; 15
    18c6:	fc 01       	movw	r30, r24
    18c8:	31 89       	ldd	r19, Z+17	; 0x11
    18ca:	30 7f       	andi	r19, 0xF0	; 240
    18cc:	23 2b       	or	r18, r19
    18ce:	fc 01       	movw	r30, r24
    18d0:	21 8b       	std	Z+17, r18	; 0x11
		frame->header.nwkDstEndpoint = req->dstEndpoint;
    18d2:	8f 81       	ldd	r24, Y+7	; 0x07
    18d4:	98 85       	ldd	r25, Y+8	; 0x08
    18d6:	fc 01       	movw	r30, r24
    18d8:	87 81       	ldd	r24, Z+7	; 0x07
    18da:	28 2f       	mov	r18, r24
    18dc:	2f 70       	andi	r18, 0x0F	; 15
    18de:	89 81       	ldd	r24, Y+1	; 0x01
    18e0:	9a 81       	ldd	r25, Y+2	; 0x02
    18e2:	22 95       	swap	r18
    18e4:	20 7f       	andi	r18, 0xF0	; 240
    18e6:	fc 01       	movw	r30, r24
    18e8:	31 89       	ldd	r19, Z+17	; 0x11
    18ea:	3f 70       	andi	r19, 0x0F	; 15
    18ec:	23 2b       	or	r18, r19
    18ee:	fc 01       	movw	r30, r24
    18f0:	21 8b       	std	Z+17, r18	; 0x11

		memcpy(frame->payload, req->data, req->size);
    18f2:	8f 81       	ldd	r24, Y+7	; 0x07
    18f4:	98 85       	ldd	r25, Y+8	; 0x08
    18f6:	fc 01       	movw	r30, r24
    18f8:	87 85       	ldd	r24, Z+15	; 0x0f
    18fa:	48 2f       	mov	r20, r24
    18fc:	50 e0       	ldi	r21, 0x00	; 0
    18fe:	8f 81       	ldd	r24, Y+7	; 0x07
    1900:	98 85       	ldd	r25, Y+8	; 0x08
    1902:	fc 01       	movw	r30, r24
    1904:	25 85       	ldd	r18, Z+13	; 0x0d
    1906:	36 85       	ldd	r19, Z+14	; 0x0e
    1908:	89 81       	ldd	r24, Y+1	; 0x01
    190a:	9a 81       	ldd	r25, Y+2	; 0x02
    190c:	8f 57       	subi	r24, 0x7F	; 127
    190e:	9f 4f       	sbci	r25, 0xFF	; 255
    1910:	fc 01       	movw	r30, r24
    1912:	80 81       	ld	r24, Z
    1914:	91 81       	ldd	r25, Z+1	; 0x01
    1916:	b9 01       	movw	r22, r18
    1918:	0e 94 10 4b 	call	0x9620	; 0x9620 <memcpy>
		frame->size += req->size;
    191c:	89 81       	ldd	r24, Y+1	; 0x01
    191e:	9a 81       	ldd	r25, Y+2	; 0x02
    1920:	fc 01       	movw	r30, r24
    1922:	21 81       	ldd	r18, Z+1	; 0x01
    1924:	8f 81       	ldd	r24, Y+7	; 0x07
    1926:	98 85       	ldd	r25, Y+8	; 0x08
    1928:	fc 01       	movw	r30, r24
    192a:	87 85       	ldd	r24, Z+15	; 0x0f
    192c:	28 0f       	add	r18, r24
    192e:	89 81       	ldd	r24, Y+1	; 0x01
    1930:	9a 81       	ldd	r25, Y+2	; 0x02
    1932:	fc 01       	movw	r30, r24
    1934:	21 83       	std	Z+1, r18	; 0x01

		nwkTxFrame(frame);
    1936:	89 81       	ldd	r24, Y+1	; 0x01
    1938:	9a 81       	ldd	r25, Y+2	; 0x02
    193a:	0e 94 a4 19 	call	0x3348	; 0x3348 <nwkTxFrame>
	}
	req->frame = frame;
    193e:	8f 81       	ldd	r24, Y+7	; 0x07
    1940:	98 85       	ldd	r25, Y+8	; 0x08
    1942:	29 81       	ldd	r18, Y+1	; 0x01
    1944:	3a 81       	ldd	r19, Y+2	; 0x02
    1946:	fc 01       	movw	r30, r24
    1948:	33 83       	std	Z+3, r19	; 0x03
    194a:	22 83       	std	Z+2, r18	; 0x02
	req->state = NWK_DATA_REQ_STATE_WAIT_CONF;
    194c:	8f 81       	ldd	r24, Y+7	; 0x07
    194e:	98 85       	ldd	r25, Y+8	; 0x08
    1950:	21 e0       	ldi	r18, 0x01	; 1
    1952:	fc 01       	movw	r30, r24
    1954:	24 83       	std	Z+4, r18	; 0x04

	frame->tx.confirm = nwkDataReqTxConf;
    1956:	89 81       	ldd	r24, Y+1	; 0x01
    1958:	9a 81       	ldd	r25, Y+2	; 0x02
    195a:	89 57       	subi	r24, 0x79	; 121
    195c:	9f 4f       	sbci	r25, 0xFF	; 255
    195e:	2d eb       	ldi	r18, 0xBD	; 189
    1960:	3c e0       	ldi	r19, 0x0C	; 12
    1962:	fc 01       	movw	r30, r24
    1964:	31 83       	std	Z+1, r19	; 0x01
    1966:	20 83       	st	Z, r18
}
    1968:	28 96       	adiw	r28, 0x08	; 8
    196a:	0f b6       	in	r0, 0x3f	; 63
    196c:	f8 94       	cli
    196e:	de bf       	out	0x3e, r29	; 62
    1970:	0f be       	out	0x3f, r0	; 63
    1972:	cd bf       	out	0x3d, r28	; 61
    1974:	df 91       	pop	r29
    1976:	cf 91       	pop	r28
    1978:	08 95       	ret

0000197a <nwkDataReqTxConf>:
/*************************************************************************//**
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
    197a:	cf 93       	push	r28
    197c:	df 93       	push	r29
    197e:	00 d0       	rcall	.+0      	; 0x1980 <nwkDataReqTxConf+0x6>
    1980:	00 d0       	rcall	.+0      	; 0x1982 <nwkDataReqTxConf+0x8>
    1982:	cd b7       	in	r28, 0x3d	; 61
    1984:	de b7       	in	r29, 0x3e	; 62
    1986:	9c 83       	std	Y+4, r25	; 0x04
    1988:	8b 83       	std	Y+3, r24	; 0x03
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    198a:	80 91 44 03 	lds	r24, 0x0344	; 0x800344 <nwkDataReqQueue>
    198e:	90 91 45 03 	lds	r25, 0x0345	; 0x800345 <nwkDataReqQueue+0x1>
    1992:	9a 83       	std	Y+2, r25	; 0x02
    1994:	89 83       	std	Y+1, r24	; 0x01
    1996:	2b c0       	rjmp	.+86     	; 0x19ee <nwkDataReqTxConf+0x74>
		if (req->frame == frame) {
    1998:	89 81       	ldd	r24, Y+1	; 0x01
    199a:	9a 81       	ldd	r25, Y+2	; 0x02
    199c:	fc 01       	movw	r30, r24
    199e:	22 81       	ldd	r18, Z+2	; 0x02
    19a0:	33 81       	ldd	r19, Z+3	; 0x03
    19a2:	8b 81       	ldd	r24, Y+3	; 0x03
    19a4:	9c 81       	ldd	r25, Y+4	; 0x04
    19a6:	28 17       	cp	r18, r24
    19a8:	39 07       	cpc	r19, r25
    19aa:	d1 f4       	brne	.+52     	; 0x19e0 <nwkDataReqTxConf+0x66>
			req->status = frame->tx.status;
    19ac:	8b 81       	ldd	r24, Y+3	; 0x03
    19ae:	9c 81       	ldd	r25, Y+4	; 0x04
    19b0:	8d 57       	subi	r24, 0x7D	; 125
    19b2:	9f 4f       	sbci	r25, 0xFF	; 255
    19b4:	fc 01       	movw	r30, r24
    19b6:	20 81       	ld	r18, Z
    19b8:	89 81       	ldd	r24, Y+1	; 0x01
    19ba:	9a 81       	ldd	r25, Y+2	; 0x02
    19bc:	fc 01       	movw	r30, r24
    19be:	22 8b       	std	Z+18, r18	; 0x12
			req->control = frame->tx.control;
    19c0:	8b 81       	ldd	r24, Y+3	; 0x03
    19c2:	9c 81       	ldd	r25, Y+4	; 0x04
    19c4:	8a 57       	subi	r24, 0x7A	; 122
    19c6:	9f 4f       	sbci	r25, 0xFF	; 255
    19c8:	fc 01       	movw	r30, r24
    19ca:	20 81       	ld	r18, Z
    19cc:	89 81       	ldd	r24, Y+1	; 0x01
    19ce:	9a 81       	ldd	r25, Y+2	; 0x02
    19d0:	fc 01       	movw	r30, r24
    19d2:	23 8b       	std	Z+19, r18	; 0x13
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
    19d4:	89 81       	ldd	r24, Y+1	; 0x01
    19d6:	9a 81       	ldd	r25, Y+2	; 0x02
    19d8:	22 e0       	ldi	r18, 0x02	; 2
    19da:	fc 01       	movw	r30, r24
    19dc:	24 83       	std	Z+4, r18	; 0x04
			break;
    19de:	0b c0       	rjmp	.+22     	; 0x19f6 <nwkDataReqTxConf+0x7c>
*  @brief Frame transmission confirmation handler
*  @param[in] frame Pointer to the sent frame
*****************************************************************************/
static void nwkDataReqTxConf(NwkFrame_t *frame)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    19e0:	89 81       	ldd	r24, Y+1	; 0x01
    19e2:	9a 81       	ldd	r25, Y+2	; 0x02
    19e4:	fc 01       	movw	r30, r24
    19e6:	80 81       	ld	r24, Z
    19e8:	91 81       	ldd	r25, Z+1	; 0x01
    19ea:	9a 83       	std	Y+2, r25	; 0x02
    19ec:	89 83       	std	Y+1, r24	; 0x01
    19ee:	89 81       	ldd	r24, Y+1	; 0x01
    19f0:	9a 81       	ldd	r25, Y+2	; 0x02
    19f2:	89 2b       	or	r24, r25
    19f4:	89 f6       	brne	.-94     	; 0x1998 <nwkDataReqTxConf+0x1e>
			req->state = NWK_DATA_REQ_STATE_CONFIRM;
			break;
		}
	}
	
	nwkFrameFree(frame);
    19f6:	8b 81       	ldd	r24, Y+3	; 0x03
    19f8:	9c 81       	ldd	r25, Y+4	; 0x04
    19fa:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <nwkFrameFree>
}
    19fe:	00 00       	nop
    1a00:	0f 90       	pop	r0
    1a02:	0f 90       	pop	r0
    1a04:	0f 90       	pop	r0
    1a06:	0f 90       	pop	r0
    1a08:	df 91       	pop	r29
    1a0a:	cf 91       	pop	r28
    1a0c:	08 95       	ret

00001a0e <nwkDataReqConfirm>:
/*************************************************************************//**
*  @brief Confirms request @req to the application and remove it from the queue
*  @param[in] req Pointer to the request parameters
*****************************************************************************/
static void nwkDataReqConfirm(NWK_DataReq_t *req)
{
    1a0e:	cf 93       	push	r28
    1a10:	df 93       	push	r29
    1a12:	00 d0       	rcall	.+0      	; 0x1a14 <nwkDataReqConfirm+0x6>
    1a14:	00 d0       	rcall	.+0      	; 0x1a16 <nwkDataReqConfirm+0x8>
    1a16:	cd b7       	in	r28, 0x3d	; 61
    1a18:	de b7       	in	r29, 0x3e	; 62
    1a1a:	9c 83       	std	Y+4, r25	; 0x04
    1a1c:	8b 83       	std	Y+3, r24	; 0x03
	if (nwkDataReqQueue == req) {
    1a1e:	20 91 44 03 	lds	r18, 0x0344	; 0x800344 <nwkDataReqQueue>
    1a22:	30 91 45 03 	lds	r19, 0x0345	; 0x800345 <nwkDataReqQueue+0x1>
    1a26:	8b 81       	ldd	r24, Y+3	; 0x03
    1a28:	9c 81       	ldd	r25, Y+4	; 0x04
    1a2a:	28 17       	cp	r18, r24
    1a2c:	39 07       	cpc	r19, r25
    1a2e:	61 f4       	brne	.+24     	; 0x1a48 <nwkDataReqConfirm+0x3a>
		nwkDataReqQueue = nwkDataReqQueue->next;
    1a30:	80 91 44 03 	lds	r24, 0x0344	; 0x800344 <nwkDataReqQueue>
    1a34:	90 91 45 03 	lds	r25, 0x0345	; 0x800345 <nwkDataReqQueue+0x1>
    1a38:	fc 01       	movw	r30, r24
    1a3a:	80 81       	ld	r24, Z
    1a3c:	91 81       	ldd	r25, Z+1	; 0x01
    1a3e:	90 93 45 03 	sts	0x0345, r25	; 0x800345 <nwkDataReqQueue+0x1>
    1a42:	80 93 44 03 	sts	0x0344, r24	; 0x800344 <nwkDataReqQueue>
    1a46:	25 c0       	rjmp	.+74     	; 0x1a92 <nwkDataReqConfirm+0x84>
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
    1a48:	80 91 44 03 	lds	r24, 0x0344	; 0x800344 <nwkDataReqQueue>
    1a4c:	90 91 45 03 	lds	r25, 0x0345	; 0x800345 <nwkDataReqQueue+0x1>
    1a50:	9a 83       	std	Y+2, r25	; 0x02
    1a52:	89 83       	std	Y+1, r24	; 0x01
		while (prev->next != req) {
    1a54:	07 c0       	rjmp	.+14     	; 0x1a64 <nwkDataReqConfirm+0x56>
			prev = prev->next;
    1a56:	89 81       	ldd	r24, Y+1	; 0x01
    1a58:	9a 81       	ldd	r25, Y+2	; 0x02
    1a5a:	fc 01       	movw	r30, r24
    1a5c:	80 81       	ld	r24, Z
    1a5e:	91 81       	ldd	r25, Z+1	; 0x01
    1a60:	9a 83       	std	Y+2, r25	; 0x02
    1a62:	89 83       	std	Y+1, r24	; 0x01
{
	if (nwkDataReqQueue == req) {
		nwkDataReqQueue = nwkDataReqQueue->next;
	} else {
		NWK_DataReq_t *prev = nwkDataReqQueue;
		while (prev->next != req) {
    1a64:	89 81       	ldd	r24, Y+1	; 0x01
    1a66:	9a 81       	ldd	r25, Y+2	; 0x02
    1a68:	fc 01       	movw	r30, r24
    1a6a:	20 81       	ld	r18, Z
    1a6c:	31 81       	ldd	r19, Z+1	; 0x01
    1a6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a70:	9c 81       	ldd	r25, Y+4	; 0x04
    1a72:	28 17       	cp	r18, r24
    1a74:	39 07       	cpc	r19, r25
    1a76:	79 f7       	brne	.-34     	; 0x1a56 <nwkDataReqConfirm+0x48>
			prev = prev->next;
		}
		prev->next = ((NWK_DataReq_t *)prev->next)->next;
    1a78:	89 81       	ldd	r24, Y+1	; 0x01
    1a7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a7c:	fc 01       	movw	r30, r24
    1a7e:	80 81       	ld	r24, Z
    1a80:	91 81       	ldd	r25, Z+1	; 0x01
    1a82:	fc 01       	movw	r30, r24
    1a84:	20 81       	ld	r18, Z
    1a86:	31 81       	ldd	r19, Z+1	; 0x01
    1a88:	89 81       	ldd	r24, Y+1	; 0x01
    1a8a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a8c:	fc 01       	movw	r30, r24
    1a8e:	31 83       	std	Z+1, r19	; 0x01
    1a90:	20 83       	st	Z, r18
	}

	nwkIb.lock--;
    1a92:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    1a96:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    1a9a:	01 97       	sbiw	r24, 0x01	; 1
    1a9c:	90 93 de 11 	sts	0x11DE, r25	; 0x8011de <nwkIb+0x27>
    1aa0:	80 93 dd 11 	sts	0x11DD, r24	; 0x8011dd <nwkIb+0x26>

	if(req->confirm != NULL)
    1aa4:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa6:	9c 81       	ldd	r25, Y+4	; 0x04
    1aa8:	fc 01       	movw	r30, r24
    1aaa:	80 89       	ldd	r24, Z+16	; 0x10
    1aac:	91 89       	ldd	r25, Z+17	; 0x11
    1aae:	89 2b       	or	r24, r25
    1ab0:	49 f0       	breq	.+18     	; 0x1ac4 <nwkDataReqConfirm+0xb6>
	{
		req->confirm(req);
    1ab2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ab4:	9c 81       	ldd	r25, Y+4	; 0x04
    1ab6:	fc 01       	movw	r30, r24
    1ab8:	20 89       	ldd	r18, Z+16	; 0x10
    1aba:	31 89       	ldd	r19, Z+17	; 0x11
    1abc:	8b 81       	ldd	r24, Y+3	; 0x03
    1abe:	9c 81       	ldd	r25, Y+4	; 0x04
    1ac0:	f9 01       	movw	r30, r18
    1ac2:	09 95       	icall
	}
}
    1ac4:	00 00       	nop
    1ac6:	0f 90       	pop	r0
    1ac8:	0f 90       	pop	r0
    1aca:	0f 90       	pop	r0
    1acc:	0f 90       	pop	r0
    1ace:	df 91       	pop	r29
    1ad0:	cf 91       	pop	r28
    1ad2:	08 95       	ret

00001ad4 <nwkDataReqTaskHandler>:

/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
    1ad4:	cf 93       	push	r28
    1ad6:	df 93       	push	r29
    1ad8:	00 d0       	rcall	.+0      	; 0x1ada <nwkDataReqTaskHandler+0x6>
    1ada:	cd b7       	in	r28, 0x3d	; 61
    1adc:	de b7       	in	r29, 0x3e	; 62
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1ade:	80 91 44 03 	lds	r24, 0x0344	; 0x800344 <nwkDataReqQueue>
    1ae2:	90 91 45 03 	lds	r25, 0x0345	; 0x800345 <nwkDataReqQueue+0x1>
    1ae6:	9a 83       	std	Y+2, r25	; 0x02
    1ae8:	89 83       	std	Y+1, r24	; 0x01
    1aea:	21 c0       	rjmp	.+66     	; 0x1b2e <nwkDataReqTaskHandler+0x5a>
		switch (req->state) {
    1aec:	89 81       	ldd	r24, Y+1	; 0x01
    1aee:	9a 81       	ldd	r25, Y+2	; 0x02
    1af0:	fc 01       	movw	r30, r24
    1af2:	84 81       	ldd	r24, Z+4	; 0x04
    1af4:	88 2f       	mov	r24, r24
    1af6:	90 e0       	ldi	r25, 0x00	; 0
    1af8:	81 30       	cpi	r24, 0x01	; 1
    1afa:	91 05       	cpc	r25, r1
    1afc:	81 f0       	breq	.+32     	; 0x1b1e <nwkDataReqTaskHandler+0x4a>
    1afe:	82 30       	cpi	r24, 0x02	; 2
    1b00:	91 05       	cpc	r25, r1
    1b02:	41 f0       	breq	.+16     	; 0x1b14 <nwkDataReqTaskHandler+0x40>
    1b04:	89 2b       	or	r24, r25
    1b06:	09 f0       	breq	.+2      	; 0x1b0a <nwkDataReqTaskHandler+0x36>
			return;
		}
		break;

		default:
			break;
    1b08:	0b c0       	rjmp	.+22     	; 0x1b20 <nwkDataReqTaskHandler+0x4c>
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
		switch (req->state) {
		case NWK_DATA_REQ_STATE_INITIAL:
		{
			nwkDataReqSendFrame(req);
    1b0a:	89 81       	ldd	r24, Y+1	; 0x01
    1b0c:	9a 81       	ldd	r25, Y+2	; 0x02
    1b0e:	0e 94 8f 09 	call	0x131e	; 0x131e <nwkDataReqSendFrame>
			return;
    1b12:	11 c0       	rjmp	.+34     	; 0x1b36 <nwkDataReqTaskHandler+0x62>
		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;

		case NWK_DATA_REQ_STATE_CONFIRM:
		{
			nwkDataReqConfirm(req);
    1b14:	89 81       	ldd	r24, Y+1	; 0x01
    1b16:	9a 81       	ldd	r25, Y+2	; 0x02
    1b18:	0e 94 07 0d 	call	0x1a0e	; 0x1a0e <nwkDataReqConfirm>
			
			return;
    1b1c:	0c c0       	rjmp	.+24     	; 0x1b36 <nwkDataReqTaskHandler+0x62>
			return;
		}
		break;

		case NWK_DATA_REQ_STATE_WAIT_CONF:
			break;
    1b1e:	00 00       	nop
/*************************************************************************//**
*  @brief Data Request module task handler
*****************************************************************************/
void nwkDataReqTaskHandler(void)
{
	for (NWK_DataReq_t *req = nwkDataReqQueue; req; req = req->next) {
    1b20:	89 81       	ldd	r24, Y+1	; 0x01
    1b22:	9a 81       	ldd	r25, Y+2	; 0x02
    1b24:	fc 01       	movw	r30, r24
    1b26:	80 81       	ld	r24, Z
    1b28:	91 81       	ldd	r25, Z+1	; 0x01
    1b2a:	9a 83       	std	Y+2, r25	; 0x02
    1b2c:	89 83       	std	Y+1, r24	; 0x01
    1b2e:	89 81       	ldd	r24, Y+1	; 0x01
    1b30:	9a 81       	ldd	r25, Y+2	; 0x02
    1b32:	89 2b       	or	r24, r25
    1b34:	d9 f6       	brne	.-74     	; 0x1aec <nwkDataReqTaskHandler+0x18>

		default:
			break;
		}
	}
}
    1b36:	0f 90       	pop	r0
    1b38:	0f 90       	pop	r0
    1b3a:	df 91       	pop	r29
    1b3c:	cf 91       	pop	r28
    1b3e:	08 95       	ret

00001b40 <nwkFrameInit>:

/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
    1b40:	cf 93       	push	r28
    1b42:	df 93       	push	r29
    1b44:	1f 92       	push	r1
    1b46:	cd b7       	in	r28, 0x3d	; 61
    1b48:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1b4a:	19 82       	std	Y+1, r1	; 0x01
    1b4c:	10 c0       	rjmp	.+32     	; 0x1b6e <nwkFrameInit+0x2e>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
    1b4e:	89 81       	ldd	r24, Y+1	; 0x01
    1b50:	28 2f       	mov	r18, r24
    1b52:	30 e0       	ldi	r19, 0x00	; 0
    1b54:	49 e8       	ldi	r20, 0x89	; 137
    1b56:	42 9f       	mul	r20, r18
    1b58:	c0 01       	movw	r24, r0
    1b5a:	43 9f       	mul	r20, r19
    1b5c:	90 0d       	add	r25, r0
    1b5e:	11 24       	eor	r1, r1
    1b60:	8a 5b       	subi	r24, 0xBA	; 186
    1b62:	9c 4f       	sbci	r25, 0xFC	; 252
    1b64:	fc 01       	movw	r30, r24
    1b66:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Frame module
*****************************************************************************/
void nwkFrameInit(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1b68:	89 81       	ldd	r24, Y+1	; 0x01
    1b6a:	8f 5f       	subi	r24, 0xFF	; 255
    1b6c:	89 83       	std	Y+1, r24	; 0x01
    1b6e:	89 81       	ldd	r24, Y+1	; 0x01
    1b70:	84 31       	cpi	r24, 0x14	; 20
    1b72:	68 f3       	brcs	.-38     	; 0x1b4e <nwkFrameInit+0xe>
		nwkFrameFrames[i].state = NWK_FRAME_STATE_FREE;
	}
}
    1b74:	00 00       	nop
    1b76:	0f 90       	pop	r0
    1b78:	df 91       	pop	r29
    1b7a:	cf 91       	pop	r28
    1b7c:	08 95       	ret

00001b7e <nwkFrameAlloc>:
/*************************************************************************//**
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
    1b7e:	cf 93       	push	r28
    1b80:	df 93       	push	r29
    1b82:	1f 92       	push	r1
    1b84:	cd b7       	in	r28, 0x3d	; 61
    1b86:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1b88:	19 82       	std	Y+1, r1	; 0x01
    1b8a:	61 c0       	rjmp	.+194    	; 0x1c4e <nwkFrameAlloc+0xd0>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    1b8c:	89 81       	ldd	r24, Y+1	; 0x01
    1b8e:	28 2f       	mov	r18, r24
    1b90:	30 e0       	ldi	r19, 0x00	; 0
    1b92:	49 e8       	ldi	r20, 0x89	; 137
    1b94:	42 9f       	mul	r20, r18
    1b96:	c0 01       	movw	r24, r0
    1b98:	43 9f       	mul	r20, r19
    1b9a:	90 0d       	add	r25, r0
    1b9c:	11 24       	eor	r1, r1
    1b9e:	8a 5b       	subi	r24, 0xBA	; 186
    1ba0:	9c 4f       	sbci	r25, 0xFC	; 252
    1ba2:	fc 01       	movw	r30, r24
    1ba4:	80 81       	ld	r24, Z
    1ba6:	88 23       	and	r24, r24
    1ba8:	09 f0       	breq	.+2      	; 0x1bac <nwkFrameAlloc+0x2e>
    1baa:	4e c0       	rjmp	.+156    	; 0x1c48 <nwkFrameAlloc+0xca>
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    1bac:	89 81       	ldd	r24, Y+1	; 0x01
    1bae:	28 2f       	mov	r18, r24
    1bb0:	30 e0       	ldi	r19, 0x00	; 0
    1bb2:	49 e8       	ldi	r20, 0x89	; 137
    1bb4:	42 9f       	mul	r20, r18
    1bb6:	c0 01       	movw	r24, r0
    1bb8:	43 9f       	mul	r20, r19
    1bba:	90 0d       	add	r25, r0
    1bbc:	11 24       	eor	r1, r1
    1bbe:	8a 5b       	subi	r24, 0xBA	; 186
    1bc0:	9c 4f       	sbci	r25, 0xFC	; 252
    1bc2:	49 e8       	ldi	r20, 0x89	; 137
    1bc4:	50 e0       	ldi	r21, 0x00	; 0
    1bc6:	60 e0       	ldi	r22, 0x00	; 0
    1bc8:	70 e0       	ldi	r23, 0x00	; 0
    1bca:	0e 94 19 4b 	call	0x9632	; 0x9632 <memset>
			nwkFrameFrames[i].size = 0;
    1bce:	89 81       	ldd	r24, Y+1	; 0x01
    1bd0:	28 2f       	mov	r18, r24
    1bd2:	30 e0       	ldi	r19, 0x00	; 0
    1bd4:	49 e8       	ldi	r20, 0x89	; 137
    1bd6:	42 9f       	mul	r20, r18
    1bd8:	c0 01       	movw	r24, r0
    1bda:	43 9f       	mul	r20, r19
    1bdc:	90 0d       	add	r25, r0
    1bde:	11 24       	eor	r1, r1
    1be0:	89 5b       	subi	r24, 0xB9	; 185
    1be2:	9c 4f       	sbci	r25, 0xFC	; 252
    1be4:	fc 01       	movw	r30, r24
    1be6:	10 82       	st	Z, r1
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
    1be8:	89 81       	ldd	r24, Y+1	; 0x01
    1bea:	48 2f       	mov	r20, r24
    1bec:	50 e0       	ldi	r21, 0x00	; 0
    1bee:	89 81       	ldd	r24, Y+1	; 0x01
    1bf0:	28 2f       	mov	r18, r24
    1bf2:	30 e0       	ldi	r19, 0x00	; 0
    1bf4:	69 e8       	ldi	r22, 0x89	; 137
    1bf6:	62 9f       	mul	r22, r18
    1bf8:	c0 01       	movw	r24, r0
    1bfa:	63 9f       	mul	r22, r19
    1bfc:	90 0d       	add	r25, r0
    1bfe:	11 24       	eor	r1, r1
    1c00:	02 96       	adiw	r24, 0x02	; 2
    1c02:	9c 01       	movw	r18, r24
    1c04:	2a 5b       	subi	r18, 0xBA	; 186
    1c06:	3c 4f       	sbci	r19, 0xFC	; 252
    1c08:	69 e8       	ldi	r22, 0x89	; 137
    1c0a:	64 9f       	mul	r22, r20
    1c0c:	c0 01       	movw	r24, r0
    1c0e:	65 9f       	mul	r22, r21
    1c10:	90 0d       	add	r25, r0
    1c12:	11 24       	eor	r1, r1
    1c14:	89 53       	subi	r24, 0x39	; 57
    1c16:	9c 4f       	sbci	r25, 0xFC	; 252
    1c18:	fc 01       	movw	r30, r24
    1c1a:	31 83       	std	Z+1, r19	; 0x01
    1c1c:	20 83       	st	Z, r18
			nwkIb.lock++;
    1c1e:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    1c22:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    1c26:	01 96       	adiw	r24, 0x01	; 1
    1c28:	90 93 de 11 	sts	0x11DE, r25	; 0x8011de <nwkIb+0x27>
    1c2c:	80 93 dd 11 	sts	0x11DD, r24	; 0x8011dd <nwkIb+0x26>
			return &nwkFrameFrames[i];
    1c30:	89 81       	ldd	r24, Y+1	; 0x01
    1c32:	28 2f       	mov	r18, r24
    1c34:	30 e0       	ldi	r19, 0x00	; 0
    1c36:	49 e8       	ldi	r20, 0x89	; 137
    1c38:	42 9f       	mul	r20, r18
    1c3a:	c0 01       	movw	r24, r0
    1c3c:	43 9f       	mul	r20, r19
    1c3e:	90 0d       	add	r25, r0
    1c40:	11 24       	eor	r1, r1
    1c42:	8a 5b       	subi	r24, 0xBA	; 186
    1c44:	9c 4f       	sbci	r25, 0xFC	; 252
    1c46:	09 c0       	rjmp	.+18     	; 0x1c5a <nwkFrameAlloc+0xdc>
*  @brief Allocates an empty frame from the buffer pool
*  @return Pointer to the frame or @c NULL if there are no free frames
*****************************************************************************/
NwkFrame_t *nwkFrameAlloc(void)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1c48:	89 81       	ldd	r24, Y+1	; 0x01
    1c4a:	8f 5f       	subi	r24, 0xFF	; 255
    1c4c:	89 83       	std	Y+1, r24	; 0x01
    1c4e:	89 81       	ldd	r24, Y+1	; 0x01
    1c50:	84 31       	cpi	r24, 0x14	; 20
    1c52:	08 f4       	brcc	.+2      	; 0x1c56 <nwkFrameAlloc+0xd8>
    1c54:	9b cf       	rjmp	.-202    	; 0x1b8c <nwkFrameAlloc+0xe>
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data;
			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    1c56:	80 e0       	ldi	r24, 0x00	; 0
    1c58:	90 e0       	ldi	r25, 0x00	; 0
}
    1c5a:	0f 90       	pop	r0
    1c5c:	df 91       	pop	r29
    1c5e:	cf 91       	pop	r28
    1c60:	08 95       	ret

00001c62 <nwkFrameAlloc_LLDN>:

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
    1c62:	cf 93       	push	r28
    1c64:	df 93       	push	r29
    1c66:	00 d0       	rcall	.+0      	; 0x1c68 <nwkFrameAlloc_LLDN+0x6>
    1c68:	cd b7       	in	r28, 0x3d	; 61
    1c6a:	de b7       	in	r29, 0x3e	; 62
    1c6c:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1c6e:	19 82       	std	Y+1, r1	; 0x01
    1c70:	85 c0       	rjmp	.+266    	; 0x1d7c <nwkFrameAlloc_LLDN+0x11a>
		if (NWK_FRAME_STATE_FREE == nwkFrameFrames[i].state) {
    1c72:	89 81       	ldd	r24, Y+1	; 0x01
    1c74:	28 2f       	mov	r18, r24
    1c76:	30 e0       	ldi	r19, 0x00	; 0
    1c78:	49 e8       	ldi	r20, 0x89	; 137
    1c7a:	42 9f       	mul	r20, r18
    1c7c:	c0 01       	movw	r24, r0
    1c7e:	43 9f       	mul	r20, r19
    1c80:	90 0d       	add	r25, r0
    1c82:	11 24       	eor	r1, r1
    1c84:	8a 5b       	subi	r24, 0xBA	; 186
    1c86:	9c 4f       	sbci	r25, 0xFC	; 252
    1c88:	fc 01       	movw	r30, r24
    1c8a:	80 81       	ld	r24, Z
    1c8c:	88 23       	and	r24, r24
    1c8e:	09 f0       	breq	.+2      	; 0x1c92 <nwkFrameAlloc_LLDN+0x30>
    1c90:	72 c0       	rjmp	.+228    	; 0x1d76 <nwkFrameAlloc_LLDN+0x114>
			// clear memory of previous frame
			memset(&nwkFrameFrames[i], 0, sizeof(NwkFrame_t));
    1c92:	89 81       	ldd	r24, Y+1	; 0x01
    1c94:	28 2f       	mov	r18, r24
    1c96:	30 e0       	ldi	r19, 0x00	; 0
    1c98:	49 e8       	ldi	r20, 0x89	; 137
    1c9a:	42 9f       	mul	r20, r18
    1c9c:	c0 01       	movw	r24, r0
    1c9e:	43 9f       	mul	r20, r19
    1ca0:	90 0d       	add	r25, r0
    1ca2:	11 24       	eor	r1, r1
    1ca4:	8a 5b       	subi	r24, 0xBA	; 186
    1ca6:	9c 4f       	sbci	r25, 0xFC	; 252
    1ca8:	49 e8       	ldi	r20, 0x89	; 137
    1caa:	50 e0       	ldi	r21, 0x00	; 0
    1cac:	60 e0       	ldi	r22, 0x00	; 0
    1cae:	70 e0       	ldi	r23, 0x00	; 0
    1cb0:	0e 94 19 4b 	call	0x9632	; 0x9632 <memset>
			// store in size initial size of frame, only it's MHR structure
			if(beacon_frame)
    1cb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb6:	88 23       	and	r24, r24
    1cb8:	79 f0       	breq	.+30     	; 0x1cd8 <nwkFrameAlloc_LLDN+0x76>
			{
				nwkFrameFrames[i].size = sizeof(NwkFrameBeaconHeaderLLDN_t);
    1cba:	89 81       	ldd	r24, Y+1	; 0x01
    1cbc:	28 2f       	mov	r18, r24
    1cbe:	30 e0       	ldi	r19, 0x00	; 0
    1cc0:	49 e8       	ldi	r20, 0x89	; 137
    1cc2:	42 9f       	mul	r20, r18
    1cc4:	c0 01       	movw	r24, r0
    1cc6:	43 9f       	mul	r20, r19
    1cc8:	90 0d       	add	r25, r0
    1cca:	11 24       	eor	r1, r1
    1ccc:	89 5b       	subi	r24, 0xB9	; 185
    1cce:	9c 4f       	sbci	r25, 0xFC	; 252
    1cd0:	28 e0       	ldi	r18, 0x08	; 8
    1cd2:	fc 01       	movw	r30, r24
    1cd4:	20 83       	st	Z, r18
    1cd6:	0e c0       	rjmp	.+28     	; 0x1cf4 <nwkFrameAlloc_LLDN+0x92>
			}
			else
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
    1cd8:	89 81       	ldd	r24, Y+1	; 0x01
    1cda:	28 2f       	mov	r18, r24
    1cdc:	30 e0       	ldi	r19, 0x00	; 0
    1cde:	49 e8       	ldi	r20, 0x89	; 137
    1ce0:	42 9f       	mul	r20, r18
    1ce2:	c0 01       	movw	r24, r0
    1ce4:	43 9f       	mul	r20, r19
    1ce6:	90 0d       	add	r25, r0
    1ce8:	11 24       	eor	r1, r1
    1cea:	89 5b       	subi	r24, 0xB9	; 185
    1cec:	9c 4f       	sbci	r25, 0xFC	; 252
    1cee:	23 e0       	ldi	r18, 0x03	; 3
    1cf0:	fc 01       	movw	r30, r24
    1cf2:	20 83       	st	Z, r18
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    1cf4:	89 81       	ldd	r24, Y+1	; 0x01
    1cf6:	48 2f       	mov	r20, r24
    1cf8:	50 e0       	ldi	r21, 0x00	; 0
    1cfa:	89 81       	ldd	r24, Y+1	; 0x01
    1cfc:	28 2f       	mov	r18, r24
    1cfe:	30 e0       	ldi	r19, 0x00	; 0
    1d00:	69 e8       	ldi	r22, 0x89	; 137
    1d02:	62 9f       	mul	r22, r18
    1d04:	c0 01       	movw	r24, r0
    1d06:	63 9f       	mul	r22, r19
    1d08:	90 0d       	add	r25, r0
    1d0a:	11 24       	eor	r1, r1
    1d0c:	02 96       	adiw	r24, 0x02	; 2
    1d0e:	9c 01       	movw	r18, r24
    1d10:	2a 5b       	subi	r18, 0xBA	; 186
    1d12:	3c 4f       	sbci	r19, 0xFC	; 252
							+ nwkFrameFrames[i].size;
    1d14:	89 81       	ldd	r24, Y+1	; 0x01
    1d16:	68 2f       	mov	r22, r24
    1d18:	70 e0       	ldi	r23, 0x00	; 0
    1d1a:	e9 e8       	ldi	r30, 0x89	; 137
    1d1c:	e6 9f       	mul	r30, r22
    1d1e:	c0 01       	movw	r24, r0
    1d20:	e7 9f       	mul	r30, r23
    1d22:	90 0d       	add	r25, r0
    1d24:	11 24       	eor	r1, r1
    1d26:	89 5b       	subi	r24, 0xB9	; 185
    1d28:	9c 4f       	sbci	r25, 0xFC	; 252
    1d2a:	fc 01       	movw	r30, r24
    1d2c:	80 81       	ld	r24, Z
    1d2e:	88 2f       	mov	r24, r24
    1d30:	90 e0       	ldi	r25, 0x00	; 0
    1d32:	28 0f       	add	r18, r24
    1d34:	39 1f       	adc	r19, r25
			{
				// data, mac command and group ack share the same MHR structure
				nwkFrameFrames[i].size = sizeof(NwkFrameGeneralHeaderLLDN_t);
			}
			// offset payload to end of MHR structure
			nwkFrameFrames[i].payload = nwkFrameFrames[i].data
    1d36:	69 e8       	ldi	r22, 0x89	; 137
    1d38:	64 9f       	mul	r22, r20
    1d3a:	c0 01       	movw	r24, r0
    1d3c:	65 9f       	mul	r22, r21
    1d3e:	90 0d       	add	r25, r0
    1d40:	11 24       	eor	r1, r1
    1d42:	89 53       	subi	r24, 0x39	; 57
    1d44:	9c 4f       	sbci	r25, 0xFC	; 252
    1d46:	fc 01       	movw	r30, r24
    1d48:	31 83       	std	Z+1, r19	; 0x01
    1d4a:	20 83       	st	Z, r18
							+ nwkFrameFrames[i].size;

			nwkIb.lock++;
    1d4c:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    1d50:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    1d54:	01 96       	adiw	r24, 0x01	; 1
    1d56:	90 93 de 11 	sts	0x11DE, r25	; 0x8011de <nwkIb+0x27>
    1d5a:	80 93 dd 11 	sts	0x11DD, r24	; 0x8011dd <nwkIb+0x26>
			return &nwkFrameFrames[i];
    1d5e:	89 81       	ldd	r24, Y+1	; 0x01
    1d60:	28 2f       	mov	r18, r24
    1d62:	30 e0       	ldi	r19, 0x00	; 0
    1d64:	49 e8       	ldi	r20, 0x89	; 137
    1d66:	42 9f       	mul	r20, r18
    1d68:	c0 01       	movw	r24, r0
    1d6a:	43 9f       	mul	r20, r19
    1d6c:	90 0d       	add	r25, r0
    1d6e:	11 24       	eor	r1, r1
    1d70:	8a 5b       	subi	r24, 0xBA	; 186
    1d72:	9c 4f       	sbci	r25, 0xFC	; 252
    1d74:	09 c0       	rjmp	.+18     	; 0x1d88 <nwkFrameAlloc_LLDN+0x126>
}

/* Optimized allocation for lldn */
NwkFrame_t *nwkFrameAlloc_LLDN(bool beacon_frame)
{
	for (uint8_t i = 0; i < NWK_BUFFERS_AMOUNT; i++) {
    1d76:	89 81       	ldd	r24, Y+1	; 0x01
    1d78:	8f 5f       	subi	r24, 0xFF	; 255
    1d7a:	89 83       	std	Y+1, r24	; 0x01
    1d7c:	89 81       	ldd	r24, Y+1	; 0x01
    1d7e:	84 31       	cpi	r24, 0x14	; 20
    1d80:	08 f4       	brcc	.+2      	; 0x1d84 <nwkFrameAlloc_LLDN+0x122>
    1d82:	77 cf       	rjmp	.-274    	; 0x1c72 <nwkFrameAlloc_LLDN+0x10>

			nwkIb.lock++;
			return &nwkFrameFrames[i];
		}
	}
	return NULL;
    1d84:	80 e0       	ldi	r24, 0x00	; 0
    1d86:	90 e0       	ldi	r25, 0x00	; 0
}
    1d88:	0f 90       	pop	r0
    1d8a:	0f 90       	pop	r0
    1d8c:	df 91       	pop	r29
    1d8e:	cf 91       	pop	r28
    1d90:	08 95       	ret

00001d92 <nwkFrameFree>:
/*************************************************************************//**
*  @brief Frees a @a frame and returns it to the buffer pool
*  @param[in] frame Pointer to the frame to be freed
*****************************************************************************/
void nwkFrameFree(NwkFrame_t *frame)
{
    1d92:	cf 93       	push	r28
    1d94:	df 93       	push	r29
    1d96:	00 d0       	rcall	.+0      	; 0x1d98 <nwkFrameFree+0x6>
    1d98:	cd b7       	in	r28, 0x3d	; 61
    1d9a:	de b7       	in	r29, 0x3e	; 62
    1d9c:	9a 83       	std	Y+2, r25	; 0x02
    1d9e:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_FRAME_STATE_FREE;
    1da0:	89 81       	ldd	r24, Y+1	; 0x01
    1da2:	9a 81       	ldd	r25, Y+2	; 0x02
    1da4:	fc 01       	movw	r30, r24
    1da6:	10 82       	st	Z, r1
	nwkIb.lock--;
    1da8:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    1dac:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    1db0:	01 97       	sbiw	r24, 0x01	; 1
    1db2:	90 93 de 11 	sts	0x11DE, r25	; 0x8011de <nwkIb+0x27>
    1db6:	80 93 dd 11 	sts	0x11DD, r24	; 0x8011dd <nwkIb+0x26>
}
    1dba:	00 00       	nop
    1dbc:	0f 90       	pop	r0
    1dbe:	0f 90       	pop	r0
    1dc0:	df 91       	pop	r29
    1dc2:	cf 91       	pop	r28
    1dc4:	08 95       	ret

00001dc6 <nwkFrameNext>:
* frame
*  @param[in] frame Pointer to the current frame or @c NULL for the first frame
*  @return Next allocated frame or @c NULL if there are no more frames
*****************************************************************************/
NwkFrame_t *nwkFrameNext(NwkFrame_t *frame)
{
    1dc6:	cf 93       	push	r28
    1dc8:	df 93       	push	r29
    1dca:	00 d0       	rcall	.+0      	; 0x1dcc <nwkFrameNext+0x6>
    1dcc:	cd b7       	in	r28, 0x3d	; 61
    1dce:	de b7       	in	r29, 0x3e	; 62
    1dd0:	9a 83       	std	Y+2, r25	; 0x02
    1dd2:	89 83       	std	Y+1, r24	; 0x01
	if (NULL == frame) {
    1dd4:	89 81       	ldd	r24, Y+1	; 0x01
    1dd6:	9a 81       	ldd	r25, Y+2	; 0x02
    1dd8:	89 2b       	or	r24, r25
    1dda:	29 f4       	brne	.+10     	; 0x1de6 <nwkFrameNext+0x20>
		frame = nwkFrameFrames;
    1ddc:	86 e4       	ldi	r24, 0x46	; 70
    1dde:	93 e0       	ldi	r25, 0x03	; 3
    1de0:	9a 83       	std	Y+2, r25	; 0x02
    1de2:	89 83       	std	Y+1, r24	; 0x01
    1de4:	16 c0       	rjmp	.+44     	; 0x1e12 <nwkFrameNext+0x4c>
	} else {
		frame++;
    1de6:	89 81       	ldd	r24, Y+1	; 0x01
    1de8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dea:	87 57       	subi	r24, 0x77	; 119
    1dec:	9f 4f       	sbci	r25, 0xFF	; 255
    1dee:	9a 83       	std	Y+2, r25	; 0x02
    1df0:	89 83       	std	Y+1, r24	; 0x01
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    1df2:	0f c0       	rjmp	.+30     	; 0x1e12 <nwkFrameNext+0x4c>
		if (NWK_FRAME_STATE_FREE != frame->state) {
    1df4:	89 81       	ldd	r24, Y+1	; 0x01
    1df6:	9a 81       	ldd	r25, Y+2	; 0x02
    1df8:	fc 01       	movw	r30, r24
    1dfa:	80 81       	ld	r24, Z
    1dfc:	88 23       	and	r24, r24
    1dfe:	19 f0       	breq	.+6      	; 0x1e06 <nwkFrameNext+0x40>
			return frame;
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
    1e02:	9a 81       	ldd	r25, Y+2	; 0x02
    1e04:	0d c0       	rjmp	.+26     	; 0x1e20 <nwkFrameNext+0x5a>
		frame = nwkFrameFrames;
	} else {
		frame++;
	}

	for (; frame < &nwkFrameFrames[NWK_BUFFERS_AMOUNT]; frame++) {
    1e06:	89 81       	ldd	r24, Y+1	; 0x01
    1e08:	9a 81       	ldd	r25, Y+2	; 0x02
    1e0a:	87 57       	subi	r24, 0x77	; 119
    1e0c:	9f 4f       	sbci	r25, 0xFF	; 255
    1e0e:	9a 83       	std	Y+2, r25	; 0x02
    1e10:	89 83       	std	Y+1, r24	; 0x01
    1e12:	89 81       	ldd	r24, Y+1	; 0x01
    1e14:	9a 81       	ldd	r25, Y+2	; 0x02
    1e16:	8a 5f       	subi	r24, 0xFA	; 250
    1e18:	9d 40       	sbci	r25, 0x0D	; 13
    1e1a:	60 f3       	brcs	.-40     	; 0x1df4 <nwkFrameNext+0x2e>
		if (NWK_FRAME_STATE_FREE != frame->state) {
			return frame;
		}
	}

	return NULL;
    1e1c:	80 e0       	ldi	r24, 0x00	; 0
    1e1e:	90 e0       	ldi	r25, 0x00	; 0
}
    1e20:	0f 90       	pop	r0
    1e22:	0f 90       	pop	r0
    1e24:	df 91       	pop	r29
    1e26:	cf 91       	pop	r28
    1e28:	08 95       	ret

00001e2a <nwkFrameCommandInit>:
/*************************************************************************//**
*  @brief Sets default parameters for the the command @a frame
*  @param[in] frame Pointer to the command frame
*****************************************************************************/
void nwkFrameCommandInit(NwkFrame_t *frame)
{
    1e2a:	cf 93       	push	r28
    1e2c:	df 93       	push	r29
    1e2e:	00 d0       	rcall	.+0      	; 0x1e30 <nwkFrameCommandInit+0x6>
    1e30:	cd b7       	in	r28, 0x3d	; 61
    1e32:	de b7       	in	r29, 0x3e	; 62
    1e34:	9a 83       	std	Y+2, r25	; 0x02
    1e36:	89 83       	std	Y+1, r24	; 0x01
	frame->tx.status = NWK_SUCCESS_STATUS;
    1e38:	89 81       	ldd	r24, Y+1	; 0x01
    1e3a:	9a 81       	ldd	r25, Y+2	; 0x02
    1e3c:	8d 57       	subi	r24, 0x7D	; 125
    1e3e:	9f 4f       	sbci	r25, 0xFF	; 255
    1e40:	fc 01       	movw	r30, r24
    1e42:	10 82       	st	Z, r1
	frame->header.nwkSeq = ++nwkIb.nwkSeqNum;
    1e44:	80 91 bb 11 	lds	r24, 0x11BB	; 0x8011bb <nwkIb+0x4>
    1e48:	8f 5f       	subi	r24, 0xFF	; 255
    1e4a:	80 93 bb 11 	sts	0x11BB, r24	; 0x8011bb <nwkIb+0x4>
    1e4e:	20 91 bb 11 	lds	r18, 0x11BB	; 0x8011bb <nwkIb+0x4>
    1e52:	89 81       	ldd	r24, Y+1	; 0x01
    1e54:	9a 81       	ldd	r25, Y+2	; 0x02
    1e56:	fc 01       	movw	r30, r24
    1e58:	24 87       	std	Z+12, r18	; 0x0c
	frame->header.nwkSrcAddr = nwkIb.addr;
    1e5a:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    1e5e:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    1e62:	89 81       	ldd	r24, Y+1	; 0x01
    1e64:	9a 81       	ldd	r25, Y+2	; 0x02
    1e66:	fc 01       	movw	r30, r24
    1e68:	36 87       	std	Z+14, r19	; 0x0e
    1e6a:	25 87       	std	Z+13, r18	; 0x0d
#ifdef NWK_ENABLE_SECURE_COMMANDS
	frame->header.nwkFcf.security = 1;
#endif
}
    1e6c:	00 00       	nop
    1e6e:	0f 90       	pop	r0
    1e70:	0f 90       	pop	r0
    1e72:	df 91       	pop	r29
    1e74:	cf 91       	pop	r28
    1e76:	08 95       	ret

00001e78 <nwkGroupInit>:

/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
    1e78:	cf 93       	push	r28
    1e7a:	df 93       	push	r29
    1e7c:	1f 92       	push	r1
    1e7e:	cd b7       	in	r28, 0x3d	; 61
    1e80:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1e82:	19 82       	std	Y+1, r1	; 0x01
    1e84:	0f c0       	rjmp	.+30     	; 0x1ea4 <nwkGroupInit+0x2c>
		nwkGroups[i] = NWK_GROUP_FREE;
    1e86:	89 81       	ldd	r24, Y+1	; 0x01
    1e88:	88 2f       	mov	r24, r24
    1e8a:	90 e0       	ldi	r25, 0x00	; 0
    1e8c:	88 0f       	add	r24, r24
    1e8e:	99 1f       	adc	r25, r25
    1e90:	86 50       	subi	r24, 0x06	; 6
    1e92:	92 4f       	sbci	r25, 0xF2	; 242
    1e94:	2f ef       	ldi	r18, 0xFF	; 255
    1e96:	3f ef       	ldi	r19, 0xFF	; 255
    1e98:	fc 01       	movw	r30, r24
    1e9a:	31 83       	std	Z+1, r19	; 0x01
    1e9c:	20 83       	st	Z, r18
/*************************************************************************//**
*  @brief Initializes the Group module
*****************************************************************************/
void nwkGroupInit(void)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1e9e:	89 81       	ldd	r24, Y+1	; 0x01
    1ea0:	8f 5f       	subi	r24, 0xFF	; 255
    1ea2:	89 83       	std	Y+1, r24	; 0x01
    1ea4:	89 81       	ldd	r24, Y+1	; 0x01
    1ea6:	83 30       	cpi	r24, 0x03	; 3
    1ea8:	70 f3       	brcs	.-36     	; 0x1e86 <nwkGroupInit+0xe>
		nwkGroups[i] = NWK_GROUP_FREE;
	}
}
    1eaa:	00 00       	nop
    1eac:	0f 90       	pop	r0
    1eae:	df 91       	pop	r29
    1eb0:	cf 91       	pop	r28
    1eb2:	08 95       	ret

00001eb4 <NWK_GroupAdd>:
*  @brief Adds node to the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupAdd(uint16_t group)
{
    1eb4:	cf 93       	push	r28
    1eb6:	df 93       	push	r29
    1eb8:	00 d0       	rcall	.+0      	; 0x1eba <NWK_GroupAdd+0x6>
    1eba:	cd b7       	in	r28, 0x3d	; 61
    1ebc:	de b7       	in	r29, 0x3e	; 62
    1ebe:	9a 83       	std	Y+2, r25	; 0x02
    1ec0:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(NWK_GROUP_FREE, group);
    1ec2:	89 81       	ldd	r24, Y+1	; 0x01
    1ec4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ec6:	bc 01       	movw	r22, r24
    1ec8:	8f ef       	ldi	r24, 0xFF	; 255
    1eca:	9f ef       	ldi	r25, 0xFF	; 255
    1ecc:	0e 94 a7 0f 	call	0x1f4e	; 0x1f4e <nwkGroupSwitch>
}
    1ed0:	0f 90       	pop	r0
    1ed2:	0f 90       	pop	r0
    1ed4:	df 91       	pop	r29
    1ed6:	cf 91       	pop	r28
    1ed8:	08 95       	ret

00001eda <NWK_GroupRemove>:
*  @brief Removes node from the @a group
*  @param[in] group Group ID
*  @return @c true in case of success and @c false otherwise
*****************************************************************************/
bool NWK_GroupRemove(uint16_t group)
{
    1eda:	cf 93       	push	r28
    1edc:	df 93       	push	r29
    1ede:	00 d0       	rcall	.+0      	; 0x1ee0 <NWK_GroupRemove+0x6>
    1ee0:	cd b7       	in	r28, 0x3d	; 61
    1ee2:	de b7       	in	r29, 0x3e	; 62
    1ee4:	9a 83       	std	Y+2, r25	; 0x02
    1ee6:	89 83       	std	Y+1, r24	; 0x01
	return nwkGroupSwitch(group, NWK_GROUP_FREE);
    1ee8:	89 81       	ldd	r24, Y+1	; 0x01
    1eea:	9a 81       	ldd	r25, Y+2	; 0x02
    1eec:	6f ef       	ldi	r22, 0xFF	; 255
    1eee:	7f ef       	ldi	r23, 0xFF	; 255
    1ef0:	0e 94 a7 0f 	call	0x1f4e	; 0x1f4e <nwkGroupSwitch>
}
    1ef4:	0f 90       	pop	r0
    1ef6:	0f 90       	pop	r0
    1ef8:	df 91       	pop	r29
    1efa:	cf 91       	pop	r28
    1efc:	08 95       	ret

00001efe <NWK_GroupIsMember>:
*  @brief Verifies if node is a member of the @a group
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
    1efe:	cf 93       	push	r28
    1f00:	df 93       	push	r29
    1f02:	00 d0       	rcall	.+0      	; 0x1f04 <NWK_GroupIsMember+0x6>
    1f04:	1f 92       	push	r1
    1f06:	cd b7       	in	r28, 0x3d	; 61
    1f08:	de b7       	in	r29, 0x3e	; 62
    1f0a:	9b 83       	std	Y+3, r25	; 0x03
    1f0c:	8a 83       	std	Y+2, r24	; 0x02
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f0e:	19 82       	std	Y+1, r1	; 0x01
    1f10:	14 c0       	rjmp	.+40     	; 0x1f3a <NWK_GroupIsMember+0x3c>
		if (group == nwkGroups[i]) {
    1f12:	89 81       	ldd	r24, Y+1	; 0x01
    1f14:	88 2f       	mov	r24, r24
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	88 0f       	add	r24, r24
    1f1a:	99 1f       	adc	r25, r25
    1f1c:	86 50       	subi	r24, 0x06	; 6
    1f1e:	92 4f       	sbci	r25, 0xF2	; 242
    1f20:	fc 01       	movw	r30, r24
    1f22:	20 81       	ld	r18, Z
    1f24:	31 81       	ldd	r19, Z+1	; 0x01
    1f26:	8a 81       	ldd	r24, Y+2	; 0x02
    1f28:	9b 81       	ldd	r25, Y+3	; 0x03
    1f2a:	28 17       	cp	r18, r24
    1f2c:	39 07       	cpc	r19, r25
    1f2e:	11 f4       	brne	.+4      	; 0x1f34 <NWK_GroupIsMember+0x36>
			return true;
    1f30:	81 e0       	ldi	r24, 0x01	; 1
    1f32:	07 c0       	rjmp	.+14     	; 0x1f42 <NWK_GroupIsMember+0x44>
*  @param[in] group Group ID
*  @return @c true if node is a member of the group and @c false otherwise
*****************************************************************************/
bool NWK_GroupIsMember(uint16_t group)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f34:	89 81       	ldd	r24, Y+1	; 0x01
    1f36:	8f 5f       	subi	r24, 0xFF	; 255
    1f38:	89 83       	std	Y+1, r24	; 0x01
    1f3a:	89 81       	ldd	r24, Y+1	; 0x01
    1f3c:	83 30       	cpi	r24, 0x03	; 3
    1f3e:	48 f3       	brcs	.-46     	; 0x1f12 <NWK_GroupIsMember+0x14>
		if (group == nwkGroups[i]) {
			return true;
		}
	}
	return false;
    1f40:	80 e0       	ldi	r24, 0x00	; 0
}
    1f42:	0f 90       	pop	r0
    1f44:	0f 90       	pop	r0
    1f46:	0f 90       	pop	r0
    1f48:	df 91       	pop	r29
    1f4a:	cf 91       	pop	r28
    1f4c:	08 95       	ret

00001f4e <nwkGroupSwitch>:
*  @param[in] from Source group ID
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
    1f4e:	cf 93       	push	r28
    1f50:	df 93       	push	r29
    1f52:	00 d0       	rcall	.+0      	; 0x1f54 <nwkGroupSwitch+0x6>
    1f54:	00 d0       	rcall	.+0      	; 0x1f56 <nwkGroupSwitch+0x8>
    1f56:	1f 92       	push	r1
    1f58:	cd b7       	in	r28, 0x3d	; 61
    1f5a:	de b7       	in	r29, 0x3e	; 62
    1f5c:	9b 83       	std	Y+3, r25	; 0x03
    1f5e:	8a 83       	std	Y+2, r24	; 0x02
    1f60:	7d 83       	std	Y+5, r23	; 0x05
    1f62:	6c 83       	std	Y+4, r22	; 0x04
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1f64:	19 82       	std	Y+1, r1	; 0x01
    1f66:	20 c0       	rjmp	.+64     	; 0x1fa8 <nwkGroupSwitch+0x5a>
		if (from == nwkGroups[i]) {
    1f68:	89 81       	ldd	r24, Y+1	; 0x01
    1f6a:	88 2f       	mov	r24, r24
    1f6c:	90 e0       	ldi	r25, 0x00	; 0
    1f6e:	88 0f       	add	r24, r24
    1f70:	99 1f       	adc	r25, r25
    1f72:	86 50       	subi	r24, 0x06	; 6
    1f74:	92 4f       	sbci	r25, 0xF2	; 242
    1f76:	fc 01       	movw	r30, r24
    1f78:	20 81       	ld	r18, Z
    1f7a:	31 81       	ldd	r19, Z+1	; 0x01
    1f7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f7e:	9b 81       	ldd	r25, Y+3	; 0x03
    1f80:	28 17       	cp	r18, r24
    1f82:	39 07       	cpc	r19, r25
    1f84:	71 f4       	brne	.+28     	; 0x1fa2 <nwkGroupSwitch+0x54>
			nwkGroups[i] = to;
    1f86:	89 81       	ldd	r24, Y+1	; 0x01
    1f88:	88 2f       	mov	r24, r24
    1f8a:	90 e0       	ldi	r25, 0x00	; 0
    1f8c:	88 0f       	add	r24, r24
    1f8e:	99 1f       	adc	r25, r25
    1f90:	86 50       	subi	r24, 0x06	; 6
    1f92:	92 4f       	sbci	r25, 0xF2	; 242
    1f94:	2c 81       	ldd	r18, Y+4	; 0x04
    1f96:	3d 81       	ldd	r19, Y+5	; 0x05
    1f98:	fc 01       	movw	r30, r24
    1f9a:	31 83       	std	Z+1, r19	; 0x01
    1f9c:	20 83       	st	Z, r18
			return true;
    1f9e:	81 e0       	ldi	r24, 0x01	; 1
    1fa0:	07 c0       	rjmp	.+14     	; 0x1fb0 <nwkGroupSwitch+0x62>
*  @param[in] to   Destination group ID
*  @return @c true if @a from entry was found and @c false otherwise
*****************************************************************************/
static bool nwkGroupSwitch(uint16_t from, uint16_t to)
{
	for (uint8_t i = 0; i < NWK_GROUPS_AMOUNT; i++) {
    1fa2:	89 81       	ldd	r24, Y+1	; 0x01
    1fa4:	8f 5f       	subi	r24, 0xFF	; 255
    1fa6:	89 83       	std	Y+1, r24	; 0x01
    1fa8:	89 81       	ldd	r24, Y+1	; 0x01
    1faa:	83 30       	cpi	r24, 0x03	; 3
    1fac:	e8 f2       	brcs	.-70     	; 0x1f68 <nwkGroupSwitch+0x1a>
		if (from == nwkGroups[i]) {
			nwkGroups[i] = to;
			return true;
		}
	}
	return false;
    1fae:	80 e0       	ldi	r24, 0x00	; 0
}
    1fb0:	0f 90       	pop	r0
    1fb2:	0f 90       	pop	r0
    1fb4:	0f 90       	pop	r0
    1fb6:	0f 90       	pop	r0
    1fb8:	0f 90       	pop	r0
    1fba:	df 91       	pop	r29
    1fbc:	cf 91       	pop	r28
    1fbe:	08 95       	ret

00001fc0 <nwkFramePayloadSize>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
static inline uint8_t nwkFramePayloadSize(NwkFrame_t *frame)
{
    1fc0:	cf 93       	push	r28
    1fc2:	df 93       	push	r29
    1fc4:	00 d0       	rcall	.+0      	; 0x1fc6 <nwkFramePayloadSize+0x6>
    1fc6:	cd b7       	in	r28, 0x3d	; 61
    1fc8:	de b7       	in	r29, 0x3e	; 62
    1fca:	9a 83       	std	Y+2, r25	; 0x02
    1fcc:	89 83       	std	Y+1, r24	; 0x01
	return frame->size - (frame->payload - frame->data);
    1fce:	89 81       	ldd	r24, Y+1	; 0x01
    1fd0:	9a 81       	ldd	r25, Y+2	; 0x02
    1fd2:	fc 01       	movw	r30, r24
    1fd4:	41 81       	ldd	r20, Z+1	; 0x01
    1fd6:	89 81       	ldd	r24, Y+1	; 0x01
    1fd8:	9a 81       	ldd	r25, Y+2	; 0x02
    1fda:	8f 57       	subi	r24, 0x7F	; 127
    1fdc:	9f 4f       	sbci	r25, 0xFF	; 255
    1fde:	fc 01       	movw	r30, r24
    1fe0:	80 81       	ld	r24, Z
    1fe2:	91 81       	ldd	r25, Z+1	; 0x01
    1fe4:	9c 01       	movw	r18, r24
    1fe6:	89 81       	ldd	r24, Y+1	; 0x01
    1fe8:	9a 81       	ldd	r25, Y+2	; 0x02
    1fea:	02 96       	adiw	r24, 0x02	; 2
    1fec:	b9 01       	movw	r22, r18
    1fee:	68 1b       	sub	r22, r24
    1ff0:	79 0b       	sbc	r23, r25
    1ff2:	cb 01       	movw	r24, r22
    1ff4:	74 2f       	mov	r23, r20
    1ff6:	78 1b       	sub	r23, r24
    1ff8:	87 2f       	mov	r24, r23
}
    1ffa:	0f 90       	pop	r0
    1ffc:	0f 90       	pop	r0
    1ffe:	df 91       	pop	r29
    2000:	cf 91       	pop	r28
    2002:	08 95       	ret

00002004 <nwkRxInit>:

/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
    2004:	cf 93       	push	r28
    2006:	df 93       	push	r29
    2008:	1f 92       	push	r1
    200a:	cd b7       	in	r28, 0x3d	; 61
    200c:	de b7       	in	r29, 0x3e	; 62
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    200e:	19 82       	std	Y+1, r1	; 0x01
    2010:	11 c0       	rjmp	.+34     	; 0x2034 <nwkRxInit+0x30>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
    2012:	89 81       	ldd	r24, Y+1	; 0x01
    2014:	28 2f       	mov	r18, r24
    2016:	30 e0       	ldi	r19, 0x00	; 0
    2018:	c9 01       	movw	r24, r18
    201a:	88 0f       	add	r24, r24
    201c:	99 1f       	adc	r25, r25
    201e:	88 0f       	add	r24, r24
    2020:	99 1f       	adc	r25, r25
    2022:	82 0f       	add	r24, r18
    2024:	93 1f       	adc	r25, r19
    2026:	8c 5f       	subi	r24, 0xFC	; 252
    2028:	91 4f       	sbci	r25, 0xF1	; 241
    202a:	fc 01       	movw	r30, r24
    202c:	10 82       	st	Z, r1
/*************************************************************************//**
*  @brief Initializes the Rx module
*****************************************************************************/
void nwkRxInit(void)
{
	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    202e:	89 81       	ldd	r24, Y+1	; 0x01
    2030:	8f 5f       	subi	r24, 0xFF	; 255
    2032:	89 83       	std	Y+1, r24	; 0x01
    2034:	89 81       	ldd	r24, Y+1	; 0x01
    2036:	82 33       	cpi	r24, 0x32	; 50
    2038:	60 f3       	brcs	.-40     	; 0x2012 <nwkRxInit+0xe>
		nwkRxDuplicateRejectionTable[i].ttl = 0;
	}

	nwkRxDuplicateRejectionTimer.interval
		= NWK_RX_DUPLICATE_REJECTION_TIMER_INTERVAL;
    203a:	84 e6       	ldi	r24, 0x64	; 100
    203c:	90 e0       	ldi	r25, 0x00	; 0
    203e:	a0 e0       	ldi	r26, 0x00	; 0
    2040:	b0 e0       	ldi	r27, 0x00	; 0
    2042:	80 93 01 0f 	sts	0x0F01, r24	; 0x800f01 <nwkRxDuplicateRejectionTimer+0x6>
    2046:	90 93 02 0f 	sts	0x0F02, r25	; 0x800f02 <nwkRxDuplicateRejectionTimer+0x7>
    204a:	a0 93 03 0f 	sts	0x0F03, r26	; 0x800f03 <nwkRxDuplicateRejectionTimer+0x8>
    204e:	b0 93 04 0f 	sts	0x0F04, r27	; 0x800f04 <nwkRxDuplicateRejectionTimer+0x9>
	nwkRxDuplicateRejectionTimer.mode = SYS_TIMER_INTERVAL_MODE;
    2052:	10 92 05 0f 	sts	0x0F05, r1	; 0x800f05 <nwkRxDuplicateRejectionTimer+0xa>
	nwkRxDuplicateRejectionTimer.handler
		= nwkRxDuplicateRejectionTimerHandler;
    2056:	81 e4       	ldi	r24, 0x41	; 65
    2058:	92 e1       	ldi	r25, 0x12	; 18
    205a:	90 93 07 0f 	sts	0x0F07, r25	; 0x800f07 <nwkRxDuplicateRejectionTimer+0xc>
    205e:	80 93 06 0f 	sts	0x0F06, r24	; 0x800f06 <nwkRxDuplicateRejectionTimer+0xb>

	NWK_OpenEndpoint(NWK_SERVICE_ENDPOINT_ID, nwkRxSeriveDataInd);
    2062:	62 e6       	ldi	r22, 0x62	; 98
    2064:	73 e1       	ldi	r23, 0x13	; 19
    2066:	80 e0       	ldi	r24, 0x00	; 0
    2068:	0e 94 94 08 	call	0x1128	; 0x1128 <NWK_OpenEndpoint>
}
    206c:	00 00       	nop
    206e:	0f 90       	pop	r0
    2070:	df 91       	pop	r29
    2072:	cf 91       	pop	r28
    2074:	08 95       	ret

00002076 <PHY_DataInd>:

/*************************************************************************//**
*****************************************************************************/
void __attribute__((weak)) PHY_DataInd(PHY_DataInd_t *ind)
{
    2076:	cf 93       	push	r28
    2078:	df 93       	push	r29
    207a:	00 d0       	rcall	.+0      	; 0x207c <PHY_DataInd+0x6>
    207c:	00 d0       	rcall	.+0      	; 0x207e <PHY_DataInd+0x8>
    207e:	00 d0       	rcall	.+0      	; 0x2080 <PHY_DataInd+0xa>
    2080:	cd b7       	in	r28, 0x3d	; 61
    2082:	de b7       	in	r29, 0x3e	; 62
    2084:	9e 83       	std	Y+6, r25	; 0x06
    2086:	8d 83       	std	Y+5, r24	; 0x05
	NwkFrame_t *frame;
	/* implementar contador */
	if(ind->size > 50)
    2088:	8d 81       	ldd	r24, Y+5	; 0x05
    208a:	9e 81       	ldd	r25, Y+6	; 0x06
    208c:	fc 01       	movw	r30, r24
    208e:	82 81       	ldd	r24, Z+2	; 0x02
    2090:	83 33       	cpi	r24, 0x33	; 51
    2092:	08 f0       	brcs	.+2      	; 0x2096 <PHY_DataInd+0x20>
    2094:	4b c1       	rjmp	.+662    	; 0x232c <PHY_DataInd+0x2b6>
		return false;
	// check frame control for a LL-Beacon frame
// 
	printf("\n");
    2096:	8a e0       	ldi	r24, 0x0A	; 10
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	0e 94 c6 4b 	call	0x978c	; 0x978c <putchar>
		for (int i = 0; i < ind->size; i++)
    209e:	1c 82       	std	Y+4, r1	; 0x04
    20a0:	1b 82       	std	Y+3, r1	; 0x03
    20a2:	22 c0       	rjmp	.+68     	; 0x20e8 <PHY_DataInd+0x72>
		{
			printf("%hhx ", ind->data[i]);
    20a4:	8d 81       	ldd	r24, Y+5	; 0x05
    20a6:	9e 81       	ldd	r25, Y+6	; 0x06
    20a8:	fc 01       	movw	r30, r24
    20aa:	20 81       	ld	r18, Z
    20ac:	31 81       	ldd	r19, Z+1	; 0x01
    20ae:	8b 81       	ldd	r24, Y+3	; 0x03
    20b0:	9c 81       	ldd	r25, Y+4	; 0x04
    20b2:	82 0f       	add	r24, r18
    20b4:	93 1f       	adc	r25, r19
    20b6:	fc 01       	movw	r30, r24
    20b8:	80 81       	ld	r24, Z
    20ba:	88 2f       	mov	r24, r24
    20bc:	90 e0       	ldi	r25, 0x00	; 0
    20be:	29 2f       	mov	r18, r25
    20c0:	2f 93       	push	r18
    20c2:	8f 93       	push	r24
    20c4:	89 e0       	ldi	r24, 0x09	; 9
    20c6:	93 e0       	ldi	r25, 0x03	; 3
    20c8:	89 2f       	mov	r24, r25
    20ca:	8f 93       	push	r24
    20cc:	89 e0       	ldi	r24, 0x09	; 9
    20ce:	93 e0       	ldi	r25, 0x03	; 3
    20d0:	8f 93       	push	r24
    20d2:	0e 94 b2 4b 	call	0x9764	; 0x9764 <printf>
    20d6:	0f 90       	pop	r0
    20d8:	0f 90       	pop	r0
    20da:	0f 90       	pop	r0
    20dc:	0f 90       	pop	r0
	if(ind->size > 50)
		return false;
	// check frame control for a LL-Beacon frame
// 
	printf("\n");
		for (int i = 0; i < ind->size; i++)
    20de:	8b 81       	ldd	r24, Y+3	; 0x03
    20e0:	9c 81       	ldd	r25, Y+4	; 0x04
    20e2:	01 96       	adiw	r24, 0x01	; 1
    20e4:	9c 83       	std	Y+4, r25	; 0x04
    20e6:	8b 83       	std	Y+3, r24	; 0x03
    20e8:	8d 81       	ldd	r24, Y+5	; 0x05
    20ea:	9e 81       	ldd	r25, Y+6	; 0x06
    20ec:	fc 01       	movw	r30, r24
    20ee:	82 81       	ldd	r24, Z+2	; 0x02
    20f0:	28 2f       	mov	r18, r24
    20f2:	30 e0       	ldi	r19, 0x00	; 0
    20f4:	8b 81       	ldd	r24, Y+3	; 0x03
    20f6:	9c 81       	ldd	r25, Y+4	; 0x04
    20f8:	82 17       	cp	r24, r18
    20fa:	93 07       	cpc	r25, r19
    20fc:	9c f2       	brlt	.-90     	; 0x20a4 <PHY_DataInd+0x2e>
		{
			printf("%hhx ", ind->data[i]);

  		}

	if(0x0c == ind->data[0])
    20fe:	8d 81       	ldd	r24, Y+5	; 0x05
    2100:	9e 81       	ldd	r25, Y+6	; 0x06
    2102:	fc 01       	movw	r30, r24
    2104:	80 81       	ld	r24, Z
    2106:	91 81       	ldd	r25, Z+1	; 0x01
    2108:	fc 01       	movw	r30, r24
    210a:	80 81       	ld	r24, Z
    210c:	8c 30       	cpi	r24, 0x0C	; 12
    210e:	41 f4       	brne	.+16     	; 0x2120 <PHY_DataInd+0xaa>
	{
		if(ind->size < sizeof(NwkFrameBeaconHeaderLLDN_t))
    2110:	8d 81       	ldd	r24, Y+5	; 0x05
    2112:	9e 81       	ldd	r25, Y+6	; 0x06
    2114:	fc 01       	movw	r30, r24
    2116:	82 81       	ldd	r24, Z+2	; 0x02
    2118:	88 30       	cpi	r24, 0x08	; 8
    211a:	08 f0       	brcs	.+2      	; 0x211e <PHY_DataInd+0xa8>
    211c:	64 c0       	rjmp	.+200    	; 0x21e6 <PHY_DataInd+0x170>
		{
			return;
    211e:	13 c1       	rjmp	.+550    	; 0x2346 <PHY_DataInd+0x2d0>
		}
	}
	// check frame control for a LL-MAC Command frame
	else if(0xcc == ind->data[0] || 0x8c == ind->data[0] || 0x4c == ind->data[0])
    2120:	8d 81       	ldd	r24, Y+5	; 0x05
    2122:	9e 81       	ldd	r25, Y+6	; 0x06
    2124:	fc 01       	movw	r30, r24
    2126:	80 81       	ld	r24, Z
    2128:	91 81       	ldd	r25, Z+1	; 0x01
    212a:	fc 01       	movw	r30, r24
    212c:	80 81       	ld	r24, Z
    212e:	8c 3c       	cpi	r24, 0xCC	; 204
    2130:	91 f0       	breq	.+36     	; 0x2156 <PHY_DataInd+0xe0>
    2132:	8d 81       	ldd	r24, Y+5	; 0x05
    2134:	9e 81       	ldd	r25, Y+6	; 0x06
    2136:	fc 01       	movw	r30, r24
    2138:	80 81       	ld	r24, Z
    213a:	91 81       	ldd	r25, Z+1	; 0x01
    213c:	fc 01       	movw	r30, r24
    213e:	80 81       	ld	r24, Z
    2140:	8c 38       	cpi	r24, 0x8C	; 140
    2142:	49 f0       	breq	.+18     	; 0x2156 <PHY_DataInd+0xe0>
    2144:	8d 81       	ldd	r24, Y+5	; 0x05
    2146:	9e 81       	ldd	r25, Y+6	; 0x06
    2148:	fc 01       	movw	r30, r24
    214a:	80 81       	ld	r24, Z
    214c:	91 81       	ldd	r25, Z+1	; 0x01
    214e:	fc 01       	movw	r30, r24
    2150:	80 81       	ld	r24, Z
    2152:	8c 34       	cpi	r24, 0x4C	; 76
    2154:	41 f4       	brne	.+16     	; 0x2166 <PHY_DataInd+0xf0>
	{
		if(ind->size < sizeof(NwkFrameGeneralHeaderLLDN_t))
    2156:	8d 81       	ldd	r24, Y+5	; 0x05
    2158:	9e 81       	ldd	r25, Y+6	; 0x06
    215a:	fc 01       	movw	r30, r24
    215c:	82 81       	ldd	r24, Z+2	; 0x02
    215e:	83 30       	cpi	r24, 0x03	; 3
    2160:	08 f0       	brcs	.+2      	; 0x2164 <PHY_DataInd+0xee>
    2162:	41 c0       	rjmp	.+130    	; 0x21e6 <PHY_DataInd+0x170>
		{
			return;
    2164:	f0 c0       	rjmp	.+480    	; 0x2346 <PHY_DataInd+0x2d0>
		}
	}
	else if(0x88 == ind->data[1])
    2166:	8d 81       	ldd	r24, Y+5	; 0x05
    2168:	9e 81       	ldd	r25, Y+6	; 0x06
    216a:	fc 01       	movw	r30, r24
    216c:	80 81       	ld	r24, Z
    216e:	91 81       	ldd	r25, Z+1	; 0x01
    2170:	01 96       	adiw	r24, 0x01	; 1
    2172:	fc 01       	movw	r30, r24
    2174:	80 81       	ld	r24, Z
    2176:	88 38       	cpi	r24, 0x88	; 136
    2178:	d1 f4       	brne	.+52     	; 0x21ae <PHY_DataInd+0x138>
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
    217a:	8d 81       	ldd	r24, Y+5	; 0x05
    217c:	9e 81       	ldd	r25, Y+6	; 0x06
    217e:	fc 01       	movw	r30, r24
    2180:	80 81       	ld	r24, Z
    2182:	91 81       	ldd	r25, Z+1	; 0x01
    2184:	fc 01       	movw	r30, r24
    2186:	80 81       	ld	r24, Z
    2188:	81 36       	cpi	r24, 0x61	; 97
    218a:	51 f0       	breq	.+20     	; 0x21a0 <PHY_DataInd+0x12a>
    218c:	8d 81       	ldd	r24, Y+5	; 0x05
    218e:	9e 81       	ldd	r25, Y+6	; 0x06
    2190:	fc 01       	movw	r30, r24
    2192:	80 81       	ld	r24, Z
    2194:	91 81       	ldd	r25, Z+1	; 0x01
    2196:	fc 01       	movw	r30, r24
    2198:	80 81       	ld	r24, Z
    219a:	81 34       	cpi	r24, 0x41	; 65
    219c:	09 f0       	breq	.+2      	; 0x21a0 <PHY_DataInd+0x12a>
    219e:	c8 c0       	rjmp	.+400    	; 0x2330 <PHY_DataInd+0x2ba>
    21a0:	8d 81       	ldd	r24, Y+5	; 0x05
    21a2:	9e 81       	ldd	r25, Y+6	; 0x06
    21a4:	fc 01       	movw	r30, r24
    21a6:	82 81       	ldd	r24, Z+2	; 0x02
    21a8:	80 31       	cpi	r24, 0x10	; 16
    21aa:	e8 f4       	brcc	.+58     	; 0x21e6 <PHY_DataInd+0x170>
		{
			return;
    21ac:	c1 c0       	rjmp	.+386    	; 0x2330 <PHY_DataInd+0x2ba>
		}
	}
	else if(0x80 == ind->data[1])
    21ae:	8d 81       	ldd	r24, Y+5	; 0x05
    21b0:	9e 81       	ldd	r25, Y+6	; 0x06
    21b2:	fc 01       	movw	r30, r24
    21b4:	80 81       	ld	r24, Z
    21b6:	91 81       	ldd	r25, Z+1	; 0x01
    21b8:	01 96       	adiw	r24, 0x01	; 1
    21ba:	fc 01       	movw	r30, r24
    21bc:	80 81       	ld	r24, Z
    21be:	80 38       	cpi	r24, 0x80	; 128
    21c0:	09 f0       	breq	.+2      	; 0x21c4 <PHY_DataInd+0x14e>
    21c2:	b8 c0       	rjmp	.+368    	; 0x2334 <PHY_DataInd+0x2be>
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
    21c4:	8d 81       	ldd	r24, Y+5	; 0x05
    21c6:	9e 81       	ldd	r25, Y+6	; 0x06
    21c8:	fc 01       	movw	r30, r24
    21ca:	80 81       	ld	r24, Z
    21cc:	91 81       	ldd	r25, Z+1	; 0x01
    21ce:	fc 01       	movw	r30, r24
    21d0:	80 81       	ld	r24, Z
    21d2:	88 23       	and	r24, r24
    21d4:	09 f0       	breq	.+2      	; 0x21d8 <PHY_DataInd+0x162>
    21d6:	b0 c0       	rjmp	.+352    	; 0x2338 <PHY_DataInd+0x2c2>
    21d8:	8d 81       	ldd	r24, Y+5	; 0x05
    21da:	9e 81       	ldd	r25, Y+6	; 0x06
    21dc:	fc 01       	movw	r30, r24
    21de:	82 81       	ldd	r24, Z+2	; 0x02
    21e0:	8b 30       	cpi	r24, 0x0B	; 11
    21e2:	08 f4       	brcc	.+2      	; 0x21e6 <PHY_DataInd+0x170>
    21e4:	a9 c0       	rjmp	.+338    	; 0x2338 <PHY_DataInd+0x2c2>
	else
	{
		return;
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
    21e6:	8d 81       	ldd	r24, Y+5	; 0x05
    21e8:	9e 81       	ldd	r25, Y+6	; 0x06
    21ea:	fc 01       	movw	r30, r24
    21ec:	80 81       	ld	r24, Z
    21ee:	91 81       	ldd	r25, Z+1	; 0x01
    21f0:	01 96       	adiw	r24, 0x01	; 1
    21f2:	fc 01       	movw	r30, r24
    21f4:	80 81       	ld	r24, Z
    21f6:	88 38       	cpi	r24, 0x88	; 136
    21f8:	51 f0       	breq	.+20     	; 0x220e <PHY_DataInd+0x198>
    21fa:	8d 81       	ldd	r24, Y+5	; 0x05
    21fc:	9e 81       	ldd	r25, Y+6	; 0x06
    21fe:	fc 01       	movw	r30, r24
    2200:	80 81       	ld	r24, Z
    2202:	91 81       	ldd	r25, Z+1	; 0x01
    2204:	01 96       	adiw	r24, 0x01	; 1
    2206:	fc 01       	movw	r30, r24
    2208:	80 81       	ld	r24, Z
    220a:	80 38       	cpi	r24, 0x80	; 128
    220c:	d9 f4       	brne	.+54     	; 0x2244 <PHY_DataInd+0x1ce>
	{
		if (NULL == (frame = nwkFrameAlloc())) {
    220e:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <nwkFrameAlloc>
    2212:	9a 83       	std	Y+2, r25	; 0x02
    2214:	89 83       	std	Y+1, r24	; 0x01
    2216:	89 81       	ldd	r24, Y+1	; 0x01
    2218:	9a 81       	ldd	r25, Y+2	; 0x02
    221a:	89 2b       	or	r24, r25
    221c:	09 f4       	brne	.+2      	; 0x2220 <PHY_DataInd+0x1aa>
    221e:	8e c0       	rjmp	.+284    	; 0x233c <PHY_DataInd+0x2c6>
			return;
		}
		// if frame received is NwkFrameHeader change state to Receveid
		// if frame receveid is a 802.15.4 beacon change state to Beacon
		frame->state = ((0x88 == ind->data[1]) ? NWK_RX_STATE_RECEIVED : NWK_RX_STATE_BEACON);
    2220:	8d 81       	ldd	r24, Y+5	; 0x05
    2222:	9e 81       	ldd	r25, Y+6	; 0x06
    2224:	fc 01       	movw	r30, r24
    2226:	80 81       	ld	r24, Z
    2228:	91 81       	ldd	r25, Z+1	; 0x01
    222a:	01 96       	adiw	r24, 0x01	; 1
    222c:	fc 01       	movw	r30, r24
    222e:	80 81       	ld	r24, Z
    2230:	88 38       	cpi	r24, 0x88	; 136
    2232:	11 f4       	brne	.+4      	; 0x2238 <PHY_DataInd+0x1c2>
    2234:	20 e2       	ldi	r18, 0x20	; 32
    2236:	01 c0       	rjmp	.+2      	; 0x223a <PHY_DataInd+0x1c4>
    2238:	25 e2       	ldi	r18, 0x25	; 37
    223a:	89 81       	ldd	r24, Y+1	; 0x01
    223c:	9a 81       	ldd	r25, Y+2	; 0x02
    223e:	fc 01       	movw	r30, r24
    2240:	20 83       	st	Z, r18
    2242:	46 c0       	rjmp	.+140    	; 0x22d0 <PHY_DataInd+0x25a>
	}
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
    2244:	8d 81       	ldd	r24, Y+5	; 0x05
    2246:	9e 81       	ldd	r25, Y+6	; 0x06
    2248:	fc 01       	movw	r30, r24
    224a:	80 81       	ld	r24, Z
    224c:	91 81       	ldd	r25, Z+1	; 0x01
    224e:	fc 01       	movw	r30, r24
    2250:	80 81       	ld	r24, Z
    2252:	8c 30       	cpi	r24, 0x0C	; 12
    2254:	81 f4       	brne	.+32     	; 0x2276 <PHY_DataInd+0x200>
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
    2256:	81 e0       	ldi	r24, 0x01	; 1
    2258:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <nwkFrameAlloc_LLDN>
    225c:	9a 83       	std	Y+2, r25	; 0x02
    225e:	89 83       	std	Y+1, r24	; 0x01
    2260:	89 81       	ldd	r24, Y+1	; 0x01
    2262:	9a 81       	ldd	r25, Y+2	; 0x02
    2264:	89 2b       	or	r24, r25
    2266:	09 f4       	brne	.+2      	; 0x226a <PHY_DataInd+0x1f4>
    2268:	6b c0       	rjmp	.+214    	; 0x2340 <PHY_DataInd+0x2ca>
			return;
		}
		// if frame receveid is LL-Beacon change state to LLBEACON
		frame->state = NWK_RX_STATE_LLBEACON;
    226a:	89 81       	ldd	r24, Y+1	; 0x01
    226c:	9a 81       	ldd	r25, Y+2	; 0x02
    226e:	26 e2       	ldi	r18, 0x26	; 38
    2270:	fc 01       	movw	r30, r24
    2272:	20 83       	st	Z, r18
    2274:	2d c0       	rjmp	.+90     	; 0x22d0 <PHY_DataInd+0x25a>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
    2276:	80 e0       	ldi	r24, 0x00	; 0
    2278:	0e 94 31 0e 	call	0x1c62	; 0x1c62 <nwkFrameAlloc_LLDN>
    227c:	9a 83       	std	Y+2, r25	; 0x02
    227e:	89 83       	std	Y+1, r24	; 0x01
    2280:	89 81       	ldd	r24, Y+1	; 0x01
    2282:	9a 81       	ldd	r25, Y+2	; 0x02
    2284:	89 2b       	or	r24, r25
    2286:	09 f4       	brne	.+2      	; 0x228a <PHY_DataInd+0x214>
    2288:	5d c0       	rjmp	.+186    	; 0x2344 <PHY_DataInd+0x2ce>
			return;
		}
		// if frame receveid is LL-AckFrame change state to LLACKFRAME
		// if frame receveid is LL-MACComand change state to LLCOMMAND
		if(ind->data[0] == 0x8c) 
    228a:	8d 81       	ldd	r24, Y+5	; 0x05
    228c:	9e 81       	ldd	r25, Y+6	; 0x06
    228e:	fc 01       	movw	r30, r24
    2290:	80 81       	ld	r24, Z
    2292:	91 81       	ldd	r25, Z+1	; 0x01
    2294:	fc 01       	movw	r30, r24
    2296:	80 81       	ld	r24, Z
    2298:	8c 38       	cpi	r24, 0x8C	; 140
    229a:	31 f4       	brne	.+12     	; 0x22a8 <PHY_DataInd+0x232>
			frame->state = NWK_RX_STATE_LLACKFRAME;
    229c:	89 81       	ldd	r24, Y+1	; 0x01
    229e:	9a 81       	ldd	r25, Y+2	; 0x02
    22a0:	28 e2       	ldi	r18, 0x28	; 40
    22a2:	fc 01       	movw	r30, r24
    22a4:	20 83       	st	Z, r18
    22a6:	14 c0       	rjmp	.+40     	; 0x22d0 <PHY_DataInd+0x25a>
		else if(ind->data[0] == 0xcc)
    22a8:	8d 81       	ldd	r24, Y+5	; 0x05
    22aa:	9e 81       	ldd	r25, Y+6	; 0x06
    22ac:	fc 01       	movw	r30, r24
    22ae:	80 81       	ld	r24, Z
    22b0:	91 81       	ldd	r25, Z+1	; 0x01
    22b2:	fc 01       	movw	r30, r24
    22b4:	80 81       	ld	r24, Z
    22b6:	8c 3c       	cpi	r24, 0xCC	; 204
    22b8:	31 f4       	brne	.+12     	; 0x22c6 <PHY_DataInd+0x250>
			frame->state = NWK_RX_STATE_LLCOMMAND;
    22ba:	89 81       	ldd	r24, Y+1	; 0x01
    22bc:	9a 81       	ldd	r25, Y+2	; 0x02
    22be:	27 e2       	ldi	r18, 0x27	; 39
    22c0:	fc 01       	movw	r30, r24
    22c2:	20 83       	st	Z, r18
    22c4:	05 c0       	rjmp	.+10     	; 0x22d0 <PHY_DataInd+0x25a>
		else
			frame->state = NWK_RX_STATE_LLDATA;	
    22c6:	89 81       	ldd	r24, Y+1	; 0x01
    22c8:	9a 81       	ldd	r25, Y+2	; 0x02
    22ca:	29 e2       	ldi	r18, 0x29	; 41
    22cc:	fc 01       	movw	r30, r24
    22ce:	20 83       	st	Z, r18
	}

	frame->size = ind->size;
    22d0:	8d 81       	ldd	r24, Y+5	; 0x05
    22d2:	9e 81       	ldd	r25, Y+6	; 0x06
    22d4:	fc 01       	movw	r30, r24
    22d6:	22 81       	ldd	r18, Z+2	; 0x02
    22d8:	89 81       	ldd	r24, Y+1	; 0x01
    22da:	9a 81       	ldd	r25, Y+2	; 0x02
    22dc:	fc 01       	movw	r30, r24
    22de:	21 83       	std	Z+1, r18	; 0x01
// 	printf("\nframe->size = %hhx", frame->size);
	frame->rx.lqi = ind->lqi;
    22e0:	8d 81       	ldd	r24, Y+5	; 0x05
    22e2:	9e 81       	ldd	r25, Y+6	; 0x06
    22e4:	fc 01       	movw	r30, r24
    22e6:	23 81       	ldd	r18, Z+3	; 0x03
    22e8:	89 81       	ldd	r24, Y+1	; 0x01
    22ea:	9a 81       	ldd	r25, Y+2	; 0x02
    22ec:	8d 57       	subi	r24, 0x7D	; 125
    22ee:	9f 4f       	sbci	r25, 0xFF	; 255
    22f0:	fc 01       	movw	r30, r24
    22f2:	20 83       	st	Z, r18
	frame->rx.rssi = ind->rssi;
    22f4:	8d 81       	ldd	r24, Y+5	; 0x05
    22f6:	9e 81       	ldd	r25, Y+6	; 0x06
    22f8:	fc 01       	movw	r30, r24
    22fa:	24 81       	ldd	r18, Z+4	; 0x04
    22fc:	89 81       	ldd	r24, Y+1	; 0x01
    22fe:	9a 81       	ldd	r25, Y+2	; 0x02
    2300:	8c 57       	subi	r24, 0x7C	; 124
    2302:	9f 4f       	sbci	r25, 0xFF	; 255
    2304:	fc 01       	movw	r30, r24
    2306:	20 83       	st	Z, r18
	memcpy(frame->data, ind->data, ind->size);
    2308:	8d 81       	ldd	r24, Y+5	; 0x05
    230a:	9e 81       	ldd	r25, Y+6	; 0x06
    230c:	fc 01       	movw	r30, r24
    230e:	82 81       	ldd	r24, Z+2	; 0x02
    2310:	48 2f       	mov	r20, r24
    2312:	50 e0       	ldi	r21, 0x00	; 0
    2314:	8d 81       	ldd	r24, Y+5	; 0x05
    2316:	9e 81       	ldd	r25, Y+6	; 0x06
    2318:	fc 01       	movw	r30, r24
    231a:	20 81       	ld	r18, Z
    231c:	31 81       	ldd	r19, Z+1	; 0x01
    231e:	89 81       	ldd	r24, Y+1	; 0x01
    2320:	9a 81       	ldd	r25, Y+2	; 0x02
    2322:	02 96       	adiw	r24, 0x02	; 2
    2324:	b9 01       	movw	r22, r18
    2326:	0e 94 10 4b 	call	0x9620	; 0x9620 <memcpy>
    232a:	0d c0       	rjmp	.+26     	; 0x2346 <PHY_DataInd+0x2d0>
void __attribute__((weak)) PHY_DataInd(PHY_DataInd_t *ind)
{
	NwkFrame_t *frame;
	/* implementar contador */
	if(ind->size > 50)
		return false;
    232c:	00 00       	nop
    232e:	0b c0       	rjmp	.+22     	; 0x2346 <PHY_DataInd+0x2d0>
	}
	else if(0x88 == ind->data[1])
	{
		if((0x61 != ind->data[0] && 0x41 != ind->data[0]) || ind->size < sizeof(NwkFrameHeader_t))
		{
			return;
    2330:	00 00       	nop
    2332:	09 c0       	rjmp	.+18     	; 0x2346 <PHY_DataInd+0x2d0>
			return;
		}
	}
	else
	{
		return;
    2334:	00 00       	nop
    2336:	07 c0       	rjmp	.+14     	; 0x2346 <PHY_DataInd+0x2d0>
	}
	else if(0x80 == ind->data[1])
	{
		if((0x00 != ind->data[0]) || ind->size < (sizeof(NwkFrameBeaconHeader_t)))
		{
			return;
    2338:	00 00       	nop
    233a:	05 c0       	rjmp	.+10     	; 0x2346 <PHY_DataInd+0x2d0>
	}

	if(ind->data[1] == 0x88 || ind->data[1] == 0x80)
	{
		if (NULL == (frame = nwkFrameAlloc())) {
			return;
    233c:	00 00       	nop
    233e:	03 c0       	rjmp	.+6      	; 0x2346 <PHY_DataInd+0x2d0>
	// allocate frame buffer according to received frame
	else if(ind->data[0] == 0x0c)
	{
		// allocates a LL-Beacon frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(true))){
			return;
    2340:	00 00       	nop
    2342:	01 c0       	rjmp	.+2      	; 0x2346 <PHY_DataInd+0x2d0>
	}
	else
	{
		// allocates a LL-MAC command or LL-Data frame
		if (NULL == (frame = nwkFrameAlloc_LLDN(false))){
			return;
    2344:	00 00       	nop
	frame->rx.lqi = ind->lqi;
	frame->rx.rssi = ind->rssi;
	memcpy(frame->data, ind->data, ind->size);
// 	printf("\nframe->payload[2] = %hhx", frame->payload[2]);

}
    2346:	26 96       	adiw	r28, 0x06	; 6
    2348:	0f b6       	in	r0, 0x3f	; 63
    234a:	f8 94       	cli
    234c:	de bf       	out	0x3e, r29	; 62
    234e:	0f be       	out	0x3f, r0	; 63
    2350:	cd bf       	out	0x3d, r28	; 61
    2352:	df 91       	pop	r29
    2354:	cf 91       	pop	r28
    2356:	08 95       	ret

00002358 <nwkRxSendAck>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxSendAck(NwkFrame_t *frame)
{
    2358:	cf 93       	push	r28
    235a:	df 93       	push	r29
    235c:	00 d0       	rcall	.+0      	; 0x235e <nwkRxSendAck+0x6>
    235e:	00 d0       	rcall	.+0      	; 0x2360 <nwkRxSendAck+0x8>
    2360:	00 d0       	rcall	.+0      	; 0x2362 <nwkRxSendAck+0xa>
    2362:	cd b7       	in	r28, 0x3d	; 61
    2364:	de b7       	in	r29, 0x3e	; 62
    2366:	9e 83       	std	Y+6, r25	; 0x06
    2368:	8d 83       	std	Y+5, r24	; 0x05
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
    236a:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <nwkFrameAlloc>
    236e:	9a 83       	std	Y+2, r25	; 0x02
    2370:	89 83       	std	Y+1, r24	; 0x01
    2372:	89 81       	ldd	r24, Y+1	; 0x01
    2374:	9a 81       	ldd	r25, Y+2	; 0x02
    2376:	89 2b       	or	r24, r25
    2378:	09 f4       	brne	.+2      	; 0x237c <nwkRxSendAck+0x24>
    237a:	6b c0       	rjmp	.+214    	; 0x2452 <nwkRxSendAck+0xfa>
		return;
	}

	frame->size += sizeof(NwkFrameHeader_t);
    237c:	8d 81       	ldd	r24, Y+5	; 0x05
    237e:	9e 81       	ldd	r25, Y+6	; 0x06
    2380:	fc 01       	movw	r30, r24
    2382:	81 81       	ldd	r24, Z+1	; 0x01
    2384:	20 e1       	ldi	r18, 0x10	; 16
    2386:	28 0f       	add	r18, r24
    2388:	8d 81       	ldd	r24, Y+5	; 0x05
    238a:	9e 81       	ldd	r25, Y+6	; 0x06
    238c:	fc 01       	movw	r30, r24
    238e:	21 83       	std	Z+1, r18	; 0x01
	frame->payload += sizeof(NwkFrameHeader_t);
    2390:	8d 81       	ldd	r24, Y+5	; 0x05
    2392:	9e 81       	ldd	r25, Y+6	; 0x06
    2394:	8f 57       	subi	r24, 0x7F	; 127
    2396:	9f 4f       	sbci	r25, 0xFF	; 255
    2398:	fc 01       	movw	r30, r24
    239a:	80 81       	ld	r24, Z
    239c:	91 81       	ldd	r25, Z+1	; 0x01
    239e:	9c 01       	movw	r18, r24
    23a0:	20 5f       	subi	r18, 0xF0	; 240
    23a2:	3f 4f       	sbci	r19, 0xFF	; 255
    23a4:	8d 81       	ldd	r24, Y+5	; 0x05
    23a6:	9e 81       	ldd	r25, Y+6	; 0x06
    23a8:	8f 57       	subi	r24, 0x7F	; 127
    23aa:	9f 4f       	sbci	r25, 0xFF	; 255
    23ac:	fc 01       	movw	r30, r24
    23ae:	31 83       	std	Z+1, r19	; 0x01
    23b0:	20 83       	st	Z, r18

	nwkFrameCommandInit(ack);
    23b2:	89 81       	ldd	r24, Y+1	; 0x01
    23b4:	9a 81       	ldd	r25, Y+2	; 0x02
    23b6:	0e 94 15 0f 	call	0x1e2a	; 0x1e2a <nwkFrameCommandInit>

	ack->size += sizeof(NwkCommandAck_t);
    23ba:	89 81       	ldd	r24, Y+1	; 0x01
    23bc:	9a 81       	ldd	r25, Y+2	; 0x02
    23be:	fc 01       	movw	r30, r24
    23c0:	81 81       	ldd	r24, Z+1	; 0x01
    23c2:	23 e0       	ldi	r18, 0x03	; 3
    23c4:	28 0f       	add	r18, r24
    23c6:	89 81       	ldd	r24, Y+1	; 0x01
    23c8:	9a 81       	ldd	r25, Y+2	; 0x02
    23ca:	fc 01       	movw	r30, r24
    23cc:	21 83       	std	Z+1, r18	; 0x01
	ack->tx.confirm = NULL;
    23ce:	89 81       	ldd	r24, Y+1	; 0x01
    23d0:	9a 81       	ldd	r25, Y+2	; 0x02
    23d2:	89 57       	subi	r24, 0x79	; 121
    23d4:	9f 4f       	sbci	r25, 0xFF	; 255
    23d6:	fc 01       	movw	r30, r24
    23d8:	11 82       	std	Z+1, r1	; 0x01
    23da:	10 82       	st	Z, r1

	ack->header.nwkFcf.security = frame->header.nwkFcf.security;
    23dc:	8d 81       	ldd	r24, Y+5	; 0x05
    23de:	9e 81       	ldd	r25, Y+6	; 0x06
    23e0:	fc 01       	movw	r30, r24
    23e2:	83 85       	ldd	r24, Z+11	; 0x0b
    23e4:	81 fb       	bst	r24, 1
    23e6:	22 27       	eor	r18, r18
    23e8:	20 f9       	bld	r18, 0
    23ea:	89 81       	ldd	r24, Y+1	; 0x01
    23ec:	9a 81       	ldd	r25, Y+2	; 0x02
    23ee:	21 70       	andi	r18, 0x01	; 1
    23f0:	22 0f       	add	r18, r18
    23f2:	fc 01       	movw	r30, r24
    23f4:	33 85       	ldd	r19, Z+11	; 0x0b
    23f6:	3d 7f       	andi	r19, 0xFD	; 253
    23f8:	23 2b       	or	r18, r19
    23fa:	fc 01       	movw	r30, r24
    23fc:	23 87       	std	Z+11, r18	; 0x0b
	ack->header.nwkDstAddr = frame->header.nwkSrcAddr;
    23fe:	8d 81       	ldd	r24, Y+5	; 0x05
    2400:	9e 81       	ldd	r25, Y+6	; 0x06
    2402:	fc 01       	movw	r30, r24
    2404:	25 85       	ldd	r18, Z+13	; 0x0d
    2406:	36 85       	ldd	r19, Z+14	; 0x0e
    2408:	89 81       	ldd	r24, Y+1	; 0x01
    240a:	9a 81       	ldd	r25, Y+2	; 0x02
    240c:	fc 01       	movw	r30, r24
    240e:	30 8b       	std	Z+16, r19	; 0x10
    2410:	27 87       	std	Z+15, r18	; 0x0f

	command = (NwkCommandAck_t *)ack->payload;
    2412:	89 81       	ldd	r24, Y+1	; 0x01
    2414:	9a 81       	ldd	r25, Y+2	; 0x02
    2416:	8f 57       	subi	r24, 0x7F	; 127
    2418:	9f 4f       	sbci	r25, 0xFF	; 255
    241a:	fc 01       	movw	r30, r24
    241c:	80 81       	ld	r24, Z
    241e:	91 81       	ldd	r25, Z+1	; 0x01
    2420:	9c 83       	std	Y+4, r25	; 0x04
    2422:	8b 83       	std	Y+3, r24	; 0x03
	command->id = NWK_COMMAND_ACK;
    2424:	8b 81       	ldd	r24, Y+3	; 0x03
    2426:	9c 81       	ldd	r25, Y+4	; 0x04
    2428:	fc 01       	movw	r30, r24
    242a:	10 82       	st	Z, r1
	command->control = nwkRxAckControl;
    242c:	20 91 fa 0e 	lds	r18, 0x0EFA	; 0x800efa <nwkRxAckControl>
    2430:	8b 81       	ldd	r24, Y+3	; 0x03
    2432:	9c 81       	ldd	r25, Y+4	; 0x04
    2434:	fc 01       	movw	r30, r24
    2436:	22 83       	std	Z+2, r18	; 0x02
	command->seq = frame->header.nwkSeq;
    2438:	8d 81       	ldd	r24, Y+5	; 0x05
    243a:	9e 81       	ldd	r25, Y+6	; 0x06
    243c:	fc 01       	movw	r30, r24
    243e:	24 85       	ldd	r18, Z+12	; 0x0c
    2440:	8b 81       	ldd	r24, Y+3	; 0x03
    2442:	9c 81       	ldd	r25, Y+4	; 0x04
    2444:	fc 01       	movw	r30, r24
    2446:	21 83       	std	Z+1, r18	; 0x01

	nwkTxFrame(ack);
    2448:	89 81       	ldd	r24, Y+1	; 0x01
    244a:	9a 81       	ldd	r25, Y+2	; 0x02
    244c:	0e 94 a4 19 	call	0x3348	; 0x3348 <nwkTxFrame>
    2450:	01 c0       	rjmp	.+2      	; 0x2454 <nwkRxSendAck+0xfc>
{
	NwkFrame_t *ack;
	NwkCommandAck_t *command;

	if (NULL == (ack = nwkFrameAlloc())) {
		return;
    2452:	00 00       	nop
	command->id = NWK_COMMAND_ACK;
	command->control = nwkRxAckControl;
	command->seq = frame->header.nwkSeq;

	nwkTxFrame(ack);
}
    2454:	26 96       	adiw	r28, 0x06	; 6
    2456:	0f b6       	in	r0, 0x3f	; 63
    2458:	f8 94       	cli
    245a:	de bf       	out	0x3e, r29	; 62
    245c:	0f be       	out	0x3f, r0	; 63
    245e:	cd bf       	out	0x3d, r28	; 61
    2460:	df 91       	pop	r29
    2462:	cf 91       	pop	r28
    2464:	08 95       	ret

00002466 <NWK_SetAckControl>:

/*************************************************************************//**
*****************************************************************************/
void NWK_SetAckControl(uint8_t control)
{
    2466:	cf 93       	push	r28
    2468:	df 93       	push	r29
    246a:	1f 92       	push	r1
    246c:	cd b7       	in	r28, 0x3d	; 61
    246e:	de b7       	in	r29, 0x3e	; 62
    2470:	89 83       	std	Y+1, r24	; 0x01
	nwkRxAckControl = control;
    2472:	89 81       	ldd	r24, Y+1	; 0x01
    2474:	80 93 fa 0e 	sts	0x0EFA, r24	; 0x800efa <nwkRxAckControl>
}
    2478:	00 00       	nop
    247a:	0f 90       	pop	r0
    247c:	df 91       	pop	r29
    247e:	cf 91       	pop	r28
    2480:	08 95       	ret

00002482 <nwkRxDuplicateRejectionTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
    2482:	cf 93       	push	r28
    2484:	df 93       	push	r29
    2486:	00 d0       	rcall	.+0      	; 0x2488 <nwkRxDuplicateRejectionTimerHandler+0x6>
    2488:	00 d0       	rcall	.+0      	; 0x248a <nwkRxDuplicateRejectionTimerHandler+0x8>
    248a:	cd b7       	in	r28, 0x3d	; 61
    248c:	de b7       	in	r29, 0x3e	; 62
    248e:	9c 83       	std	Y+4, r25	; 0x04
    2490:	8b 83       	std	Y+3, r24	; 0x03
	bool restart = false;
    2492:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2494:	1a 82       	std	Y+2, r1	; 0x02
    2496:	30 c0       	rjmp	.+96     	; 0x24f8 <nwkRxDuplicateRejectionTimerHandler+0x76>
		if (nwkRxDuplicateRejectionTable[i].ttl) {
    2498:	8a 81       	ldd	r24, Y+2	; 0x02
    249a:	28 2f       	mov	r18, r24
    249c:	30 e0       	ldi	r19, 0x00	; 0
    249e:	c9 01       	movw	r24, r18
    24a0:	88 0f       	add	r24, r24
    24a2:	99 1f       	adc	r25, r25
    24a4:	88 0f       	add	r24, r24
    24a6:	99 1f       	adc	r25, r25
    24a8:	82 0f       	add	r24, r18
    24aa:	93 1f       	adc	r25, r19
    24ac:	8c 5f       	subi	r24, 0xFC	; 252
    24ae:	91 4f       	sbci	r25, 0xF1	; 241
    24b0:	fc 01       	movw	r30, r24
    24b2:	80 81       	ld	r24, Z
    24b4:	88 23       	and	r24, r24
    24b6:	e9 f0       	breq	.+58     	; 0x24f2 <nwkRxDuplicateRejectionTimerHandler+0x70>
			nwkRxDuplicateRejectionTable[i].ttl--;
    24b8:	8a 81       	ldd	r24, Y+2	; 0x02
    24ba:	28 2f       	mov	r18, r24
    24bc:	30 e0       	ldi	r19, 0x00	; 0
    24be:	c9 01       	movw	r24, r18
    24c0:	88 0f       	add	r24, r24
    24c2:	99 1f       	adc	r25, r25
    24c4:	88 0f       	add	r24, r24
    24c6:	99 1f       	adc	r25, r25
    24c8:	82 0f       	add	r24, r18
    24ca:	93 1f       	adc	r25, r19
    24cc:	8c 5f       	subi	r24, 0xFC	; 252
    24ce:	91 4f       	sbci	r25, 0xF1	; 241
    24d0:	fc 01       	movw	r30, r24
    24d2:	80 81       	ld	r24, Z
    24d4:	4f ef       	ldi	r20, 0xFF	; 255
    24d6:	48 0f       	add	r20, r24
    24d8:	c9 01       	movw	r24, r18
    24da:	88 0f       	add	r24, r24
    24dc:	99 1f       	adc	r25, r25
    24de:	88 0f       	add	r24, r24
    24e0:	99 1f       	adc	r25, r25
    24e2:	82 0f       	add	r24, r18
    24e4:	93 1f       	adc	r25, r19
    24e6:	8c 5f       	subi	r24, 0xFC	; 252
    24e8:	91 4f       	sbci	r25, 0xF1	; 241
    24ea:	fc 01       	movw	r30, r24
    24ec:	40 83       	st	Z, r20
			restart = true;
    24ee:	81 e0       	ldi	r24, 0x01	; 1
    24f0:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
static void nwkRxDuplicateRejectionTimerHandler(SYS_Timer_t *timer)
{
	bool restart = false;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    24f2:	8a 81       	ldd	r24, Y+2	; 0x02
    24f4:	8f 5f       	subi	r24, 0xFF	; 255
    24f6:	8a 83       	std	Y+2, r24	; 0x02
    24f8:	8a 81       	ldd	r24, Y+2	; 0x02
    24fa:	82 33       	cpi	r24, 0x32	; 50
    24fc:	68 f2       	brcs	.-102    	; 0x2498 <nwkRxDuplicateRejectionTimerHandler+0x16>
			nwkRxDuplicateRejectionTable[i].ttl--;
			restart = true;
		}
	}

	if (restart) {
    24fe:	89 81       	ldd	r24, Y+1	; 0x01
    2500:	88 23       	and	r24, r24
    2502:	21 f0       	breq	.+8      	; 0x250c <nwkRxDuplicateRejectionTimerHandler+0x8a>
		SYS_TimerStart(timer);
    2504:	8b 81       	ldd	r24, Y+3	; 0x03
    2506:	9c 81       	ldd	r25, Y+4	; 0x04
    2508:	0e 94 a4 21 	call	0x4348	; 0x4348 <SYS_TimerStart>
	}
}
    250c:	00 00       	nop
    250e:	0f 90       	pop	r0
    2510:	0f 90       	pop	r0
    2512:	0f 90       	pop	r0
    2514:	0f 90       	pop	r0
    2516:	df 91       	pop	r29
    2518:	cf 91       	pop	r28
    251a:	08 95       	ret

0000251c <nwkRxRejectDuplicate>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
    251c:	cf 93       	push	r28
    251e:	df 93       	push	r29
    2520:	cd b7       	in	r28, 0x3d	; 61
    2522:	de b7       	in	r29, 0x3e	; 62
    2524:	29 97       	sbiw	r28, 0x09	; 9
    2526:	0f b6       	in	r0, 0x3f	; 63
    2528:	f8 94       	cli
    252a:	de bf       	out	0x3e, r29	; 62
    252c:	0f be       	out	0x3f, r0	; 63
    252e:	cd bf       	out	0x3d, r28	; 61
    2530:	99 87       	std	Y+9, r25	; 0x09
    2532:	88 87       	std	Y+8, r24	; 0x08
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;
    2534:	1a 82       	std	Y+2, r1	; 0x02
    2536:	19 82       	std	Y+1, r1	; 0x01

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2538:	1b 82       	std	Y+3, r1	; 0x03
    253a:	90 c0       	rjmp	.+288    	; 0x265c <nwkRxRejectDuplicate+0x140>
		entry = &nwkRxDuplicateRejectionTable[i];
    253c:	8b 81       	ldd	r24, Y+3	; 0x03
    253e:	28 2f       	mov	r18, r24
    2540:	30 e0       	ldi	r19, 0x00	; 0
    2542:	c9 01       	movw	r24, r18
    2544:	88 0f       	add	r24, r24
    2546:	99 1f       	adc	r25, r25
    2548:	88 0f       	add	r24, r24
    254a:	99 1f       	adc	r25, r25
    254c:	82 0f       	add	r24, r18
    254e:	93 1f       	adc	r25, r19
    2550:	80 50       	subi	r24, 0x00	; 0
    2552:	92 4f       	sbci	r25, 0xF2	; 242
    2554:	9d 83       	std	Y+5, r25	; 0x05
    2556:	8c 83       	std	Y+4, r24	; 0x04

		if (entry->ttl && header->nwkSrcAddr == entry->src) {
    2558:	8c 81       	ldd	r24, Y+4	; 0x04
    255a:	9d 81       	ldd	r25, Y+5	; 0x05
    255c:	fc 01       	movw	r30, r24
    255e:	84 81       	ldd	r24, Z+4	; 0x04
    2560:	88 23       	and	r24, r24
    2562:	09 f4       	brne	.+2      	; 0x2566 <nwkRxRejectDuplicate+0x4a>
    2564:	6e c0       	rjmp	.+220    	; 0x2642 <nwkRxRejectDuplicate+0x126>
    2566:	88 85       	ldd	r24, Y+8	; 0x08
    2568:	99 85       	ldd	r25, Y+9	; 0x09
    256a:	fc 01       	movw	r30, r24
    256c:	23 85       	ldd	r18, Z+11	; 0x0b
    256e:	34 85       	ldd	r19, Z+12	; 0x0c
    2570:	8c 81       	ldd	r24, Y+4	; 0x04
    2572:	9d 81       	ldd	r25, Y+5	; 0x05
    2574:	fc 01       	movw	r30, r24
    2576:	80 81       	ld	r24, Z
    2578:	91 81       	ldd	r25, Z+1	; 0x01
    257a:	28 17       	cp	r18, r24
    257c:	39 07       	cpc	r19, r25
    257e:	09 f0       	breq	.+2      	; 0x2582 <nwkRxRejectDuplicate+0x66>
    2580:	60 c0       	rjmp	.+192    	; 0x2642 <nwkRxRejectDuplicate+0x126>
			uint8_t diff = (int8_t)entry->seq - header->nwkSeq;
    2582:	8c 81       	ldd	r24, Y+4	; 0x04
    2584:	9d 81       	ldd	r25, Y+5	; 0x05
    2586:	fc 01       	movw	r30, r24
    2588:	22 81       	ldd	r18, Z+2	; 0x02
    258a:	88 85       	ldd	r24, Y+8	; 0x08
    258c:	99 85       	ldd	r25, Y+9	; 0x09
    258e:	fc 01       	movw	r30, r24
    2590:	82 85       	ldd	r24, Z+10	; 0x0a
    2592:	f2 2f       	mov	r31, r18
    2594:	f8 1b       	sub	r31, r24
    2596:	8f 2f       	mov	r24, r31
    2598:	8e 83       	std	Y+6, r24	; 0x06

			if (diff < 8) {
    259a:	8e 81       	ldd	r24, Y+6	; 0x06
    259c:	88 30       	cpi	r24, 0x08	; 8
    259e:	58 f5       	brcc	.+86     	; 0x25f6 <nwkRxRejectDuplicate+0xda>
				if (entry->mask & (1 << diff)) {
    25a0:	8c 81       	ldd	r24, Y+4	; 0x04
    25a2:	9d 81       	ldd	r25, Y+5	; 0x05
    25a4:	fc 01       	movw	r30, r24
    25a6:	83 81       	ldd	r24, Z+3	; 0x03
    25a8:	88 2f       	mov	r24, r24
    25aa:	90 e0       	ldi	r25, 0x00	; 0
    25ac:	2e 81       	ldd	r18, Y+6	; 0x06
    25ae:	22 2f       	mov	r18, r18
    25b0:	30 e0       	ldi	r19, 0x00	; 0
    25b2:	02 c0       	rjmp	.+4      	; 0x25b8 <nwkRxRejectDuplicate+0x9c>
    25b4:	95 95       	asr	r25
    25b6:	87 95       	ror	r24
    25b8:	2a 95       	dec	r18
    25ba:	e2 f7       	brpl	.-8      	; 0x25b4 <nwkRxRejectDuplicate+0x98>
    25bc:	81 70       	andi	r24, 0x01	; 1
    25be:	99 27       	eor	r25, r25
    25c0:	89 2b       	or	r24, r25
    25c2:	11 f0       	breq	.+4      	; 0x25c8 <nwkRxRejectDuplicate+0xac>
								header->nwkDstAddr,
								header->nwkFcf.multicast);
					}

	#endif
					return true;
    25c4:	81 e0       	ldi	r24, 0x01	; 1
    25c6:	75 c0       	rjmp	.+234    	; 0x26b2 <nwkRxRejectDuplicate+0x196>
				}

				entry->mask |= (1 << diff);
    25c8:	8c 81       	ldd	r24, Y+4	; 0x04
    25ca:	9d 81       	ldd	r25, Y+5	; 0x05
    25cc:	fc 01       	movw	r30, r24
    25ce:	83 81       	ldd	r24, Z+3	; 0x03
    25d0:	48 2f       	mov	r20, r24
    25d2:	8e 81       	ldd	r24, Y+6	; 0x06
    25d4:	28 2f       	mov	r18, r24
    25d6:	30 e0       	ldi	r19, 0x00	; 0
    25d8:	81 e0       	ldi	r24, 0x01	; 1
    25da:	90 e0       	ldi	r25, 0x00	; 0
    25dc:	02 c0       	rjmp	.+4      	; 0x25e2 <nwkRxRejectDuplicate+0xc6>
    25de:	88 0f       	add	r24, r24
    25e0:	99 1f       	adc	r25, r25
    25e2:	2a 95       	dec	r18
    25e4:	e2 f7       	brpl	.-8      	; 0x25de <nwkRxRejectDuplicate+0xc2>
    25e6:	84 2b       	or	r24, r20
    25e8:	28 2f       	mov	r18, r24
    25ea:	8c 81       	ldd	r24, Y+4	; 0x04
    25ec:	9d 81       	ldd	r25, Y+5	; 0x05
    25ee:	fc 01       	movw	r30, r24
    25f0:	23 83       	std	Z+3, r18	; 0x03
				return false;
    25f2:	80 e0       	ldi	r24, 0x00	; 0
    25f4:	5e c0       	rjmp	.+188    	; 0x26b2 <nwkRxRejectDuplicate+0x196>
			} else {
				uint8_t shift = -(int8_t)diff;
    25f6:	8e 81       	ldd	r24, Y+6	; 0x06
    25f8:	81 95       	neg	r24
    25fa:	8f 83       	std	Y+7, r24	; 0x07

				entry->seq = header->nwkSeq;
    25fc:	88 85       	ldd	r24, Y+8	; 0x08
    25fe:	99 85       	ldd	r25, Y+9	; 0x09
    2600:	fc 01       	movw	r30, r24
    2602:	22 85       	ldd	r18, Z+10	; 0x0a
    2604:	8c 81       	ldd	r24, Y+4	; 0x04
    2606:	9d 81       	ldd	r25, Y+5	; 0x05
    2608:	fc 01       	movw	r30, r24
    260a:	22 83       	std	Z+2, r18	; 0x02
				entry->mask = (entry->mask << shift) | 1;
    260c:	8c 81       	ldd	r24, Y+4	; 0x04
    260e:	9d 81       	ldd	r25, Y+5	; 0x05
    2610:	fc 01       	movw	r30, r24
    2612:	83 81       	ldd	r24, Z+3	; 0x03
    2614:	88 2f       	mov	r24, r24
    2616:	90 e0       	ldi	r25, 0x00	; 0
    2618:	2f 81       	ldd	r18, Y+7	; 0x07
    261a:	22 2f       	mov	r18, r18
    261c:	30 e0       	ldi	r19, 0x00	; 0
    261e:	02 c0       	rjmp	.+4      	; 0x2624 <nwkRxRejectDuplicate+0x108>
    2620:	88 0f       	add	r24, r24
    2622:	99 1f       	adc	r25, r25
    2624:	2a 95       	dec	r18
    2626:	e2 f7       	brpl	.-8      	; 0x2620 <nwkRxRejectDuplicate+0x104>
    2628:	81 60       	ori	r24, 0x01	; 1
    262a:	28 2f       	mov	r18, r24
    262c:	8c 81       	ldd	r24, Y+4	; 0x04
    262e:	9d 81       	ldd	r25, Y+5	; 0x05
    2630:	fc 01       	movw	r30, r24
    2632:	23 83       	std	Z+3, r18	; 0x03
				entry->ttl = DUPLICATE_REJECTION_TTL;
    2634:	8c 81       	ldd	r24, Y+4	; 0x04
    2636:	9d 81       	ldd	r25, Y+5	; 0x05
    2638:	25 e1       	ldi	r18, 0x15	; 21
    263a:	fc 01       	movw	r30, r24
    263c:	24 83       	std	Z+4, r18	; 0x04
				return false;
    263e:	80 e0       	ldi	r24, 0x00	; 0
    2640:	38 c0       	rjmp	.+112    	; 0x26b2 <nwkRxRejectDuplicate+0x196>
			}
		}

		if (0 == entry->ttl) {
    2642:	8c 81       	ldd	r24, Y+4	; 0x04
    2644:	9d 81       	ldd	r25, Y+5	; 0x05
    2646:	fc 01       	movw	r30, r24
    2648:	84 81       	ldd	r24, Z+4	; 0x04
    264a:	88 23       	and	r24, r24
    264c:	21 f4       	brne	.+8      	; 0x2656 <nwkRxRejectDuplicate+0x13a>
			freeEntry = entry;
    264e:	8c 81       	ldd	r24, Y+4	; 0x04
    2650:	9d 81       	ldd	r25, Y+5	; 0x05
    2652:	9a 83       	std	Y+2, r25	; 0x02
    2654:	89 83       	std	Y+1, r24	; 0x01
static bool nwkRxRejectDuplicate(NwkFrameHeader_t *header)
{
	NwkDuplicateRejectionEntry_t *entry;
	NwkDuplicateRejectionEntry_t *freeEntry = NULL;

	for (uint8_t i = 0; i < NWK_DUPLICATE_REJECTION_TABLE_SIZE; i++) {
    2656:	8b 81       	ldd	r24, Y+3	; 0x03
    2658:	8f 5f       	subi	r24, 0xFF	; 255
    265a:	8b 83       	std	Y+3, r24	; 0x03
    265c:	8b 81       	ldd	r24, Y+3	; 0x03
    265e:	82 33       	cpi	r24, 0x32	; 50
    2660:	08 f4       	brcc	.+2      	; 0x2664 <nwkRxRejectDuplicate+0x148>
    2662:	6c cf       	rjmp	.-296    	; 0x253c <nwkRxRejectDuplicate+0x20>
		if (0 == entry->ttl) {
			freeEntry = entry;
		}
	}

	if (NULL == freeEntry) {
    2664:	89 81       	ldd	r24, Y+1	; 0x01
    2666:	9a 81       	ldd	r25, Y+2	; 0x02
    2668:	89 2b       	or	r24, r25
    266a:	11 f4       	brne	.+4      	; 0x2670 <nwkRxRejectDuplicate+0x154>
		return true;
    266c:	81 e0       	ldi	r24, 0x01	; 1
    266e:	21 c0       	rjmp	.+66     	; 0x26b2 <nwkRxRejectDuplicate+0x196>
	}

	freeEntry->src = header->nwkSrcAddr;
    2670:	88 85       	ldd	r24, Y+8	; 0x08
    2672:	99 85       	ldd	r25, Y+9	; 0x09
    2674:	fc 01       	movw	r30, r24
    2676:	23 85       	ldd	r18, Z+11	; 0x0b
    2678:	34 85       	ldd	r19, Z+12	; 0x0c
    267a:	89 81       	ldd	r24, Y+1	; 0x01
    267c:	9a 81       	ldd	r25, Y+2	; 0x02
    267e:	fc 01       	movw	r30, r24
    2680:	31 83       	std	Z+1, r19	; 0x01
    2682:	20 83       	st	Z, r18
	freeEntry->seq = header->nwkSeq;
    2684:	88 85       	ldd	r24, Y+8	; 0x08
    2686:	99 85       	ldd	r25, Y+9	; 0x09
    2688:	fc 01       	movw	r30, r24
    268a:	22 85       	ldd	r18, Z+10	; 0x0a
    268c:	89 81       	ldd	r24, Y+1	; 0x01
    268e:	9a 81       	ldd	r25, Y+2	; 0x02
    2690:	fc 01       	movw	r30, r24
    2692:	22 83       	std	Z+2, r18	; 0x02
	freeEntry->mask = 1;
    2694:	89 81       	ldd	r24, Y+1	; 0x01
    2696:	9a 81       	ldd	r25, Y+2	; 0x02
    2698:	21 e0       	ldi	r18, 0x01	; 1
    269a:	fc 01       	movw	r30, r24
    269c:	23 83       	std	Z+3, r18	; 0x03
	freeEntry->ttl = DUPLICATE_REJECTION_TTL;
    269e:	89 81       	ldd	r24, Y+1	; 0x01
    26a0:	9a 81       	ldd	r25, Y+2	; 0x02
    26a2:	25 e1       	ldi	r18, 0x15	; 21
    26a4:	fc 01       	movw	r30, r24
    26a6:	24 83       	std	Z+4, r18	; 0x04

	SYS_TimerStart(&nwkRxDuplicateRejectionTimer);
    26a8:	8b ef       	ldi	r24, 0xFB	; 251
    26aa:	9e e0       	ldi	r25, 0x0E	; 14
    26ac:	0e 94 a4 21 	call	0x4348	; 0x4348 <SYS_TimerStart>

	return false;
    26b0:	80 e0       	ldi	r24, 0x00	; 0
}
    26b2:	29 96       	adiw	r28, 0x09	; 9
    26b4:	0f b6       	in	r0, 0x3f	; 63
    26b6:	f8 94       	cli
    26b8:	de bf       	out	0x3e, r29	; 62
    26ba:	0f be       	out	0x3f, r0	; 63
    26bc:	cd bf       	out	0x3d, r28	; 61
    26be:	df 91       	pop	r29
    26c0:	cf 91       	pop	r28
    26c2:	08 95       	ret

000026c4 <nwkRxSeriveDataInd>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxSeriveDataInd(NWK_DataInd_t *ind)
{
    26c4:	cf 93       	push	r28
    26c6:	df 93       	push	r29
    26c8:	00 d0       	rcall	.+0      	; 0x26ca <nwkRxSeriveDataInd+0x6>
    26ca:	cd b7       	in	r28, 0x3d	; 61
    26cc:	de b7       	in	r29, 0x3e	; 62
    26ce:	9a 83       	std	Y+2, r25	; 0x02
    26d0:	89 83       	std	Y+1, r24	; 0x01
		return false;
	}

#endif

	if (ind->size < 1) {
    26d2:	89 81       	ldd	r24, Y+1	; 0x01
    26d4:	9a 81       	ldd	r25, Y+2	; 0x02
    26d6:	fc 01       	movw	r30, r24
    26d8:	82 85       	ldd	r24, Z+10	; 0x0a
    26da:	88 23       	and	r24, r24
    26dc:	11 f4       	brne	.+4      	; 0x26e2 <nwkRxSeriveDataInd+0x1e>
		return false;
    26de:	80 e0       	ldi	r24, 0x00	; 0
    26e0:	11 c0       	rjmp	.+34     	; 0x2704 <nwkRxSeriveDataInd+0x40>
	}

	switch (ind->data[0]) {
    26e2:	89 81       	ldd	r24, Y+1	; 0x01
    26e4:	9a 81       	ldd	r25, Y+2	; 0x02
    26e6:	fc 01       	movw	r30, r24
    26e8:	80 85       	ldd	r24, Z+8	; 0x08
    26ea:	91 85       	ldd	r25, Z+9	; 0x09
    26ec:	fc 01       	movw	r30, r24
    26ee:	80 81       	ld	r24, Z
    26f0:	88 2f       	mov	r24, r24
    26f2:	90 e0       	ldi	r25, 0x00	; 0
    26f4:	89 2b       	or	r24, r25
    26f6:	29 f4       	brne	.+10     	; 0x2702 <nwkRxSeriveDataInd+0x3e>
	case NWK_COMMAND_ACK:
		return nwkTxAckReceived(ind);
    26f8:	89 81       	ldd	r24, Y+1	; 0x01
    26fa:	9a 81       	ldd	r25, Y+2	; 0x02
    26fc:	0e 94 ca 1a 	call	0x3594	; 0x3594 <nwkTxAckReceived>
    2700:	01 c0       	rjmp	.+2      	; 0x2704 <nwkRxSeriveDataInd+0x40>
		return nwkRouteDiscoveryReplyReceived(ind);

#endif

	default:
		return false;
    2702:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    2704:	0f 90       	pop	r0
    2706:	0f 90       	pop	r0
    2708:	df 91       	pop	r29
    270a:	cf 91       	pop	r28
    270c:	08 95       	ret

0000270e <nwkRxHandleReceivedFrame>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleReceivedFrame(NwkFrame_t *frame)
{
    270e:	cf 93       	push	r28
    2710:	df 93       	push	r29
    2712:	cd b7       	in	r28, 0x3d	; 61
    2714:	de b7       	in	r29, 0x3e	; 62
    2716:	28 97       	sbiw	r28, 0x08	; 8
    2718:	0f b6       	in	r0, 0x3f	; 63
    271a:	f8 94       	cli
    271c:	de bf       	out	0x3e, r29	; 62
    271e:	0f be       	out	0x3f, r0	; 63
    2720:	cd bf       	out	0x3d, r28	; 61
    2722:	98 87       	std	Y+8, r25	; 0x08
    2724:	8f 83       	std	Y+7, r24	; 0x07
	NwkFrameHeader_t *header = &frame->header;
    2726:	8f 81       	ldd	r24, Y+7	; 0x07
    2728:	98 85       	ldd	r25, Y+8	; 0x08
    272a:	02 96       	adiw	r24, 0x02	; 2
    272c:	9b 83       	std	Y+3, r25	; 0x03
    272e:	8a 83       	std	Y+2, r24	; 0x02

	frame->state = NWK_RX_STATE_FINISH;
    2730:	8f 81       	ldd	r24, Y+7	; 0x07
    2732:	98 85       	ldd	r25, Y+8	; 0x08
    2734:	24 e2       	ldi	r18, 0x24	; 36
    2736:	fc 01       	movw	r30, r24
    2738:	20 83       	st	Z, r18

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
    273a:	8a 81       	ldd	r24, Y+2	; 0x02
    273c:	9b 81       	ldd	r25, Y+3	; 0x03
    273e:	fc 01       	movw	r30, r24
    2740:	81 85       	ldd	r24, Z+9	; 0x09
    2742:	82 70       	andi	r24, 0x02	; 2
    2744:	88 23       	and	r24, r24
    2746:	09 f0       	breq	.+2      	; 0x274a <nwkRxHandleReceivedFrame+0x3c>
    2748:	3b c1       	rjmp	.+630    	; 0x29c0 <nwkRxHandleReceivedFrame+0x2b2>
	}

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
    274a:	8a 81       	ldd	r24, Y+2	; 0x02
    274c:	9b 81       	ldd	r25, Y+3	; 0x03
    274e:	fc 01       	movw	r30, r24
    2750:	81 85       	ldd	r24, Z+9	; 0x09
    2752:	88 70       	andi	r24, 0x08	; 8
    2754:	88 23       	and	r24, r24
    2756:	41 f0       	breq	.+16     	; 0x2768 <nwkRxHandleReceivedFrame+0x5a>
    2758:	8a 81       	ldd	r24, Y+2	; 0x02
    275a:	9b 81       	ldd	r25, Y+3	; 0x03
    275c:	fc 01       	movw	r30, r24
    275e:	81 85       	ldd	r24, Z+9	; 0x09
    2760:	81 70       	andi	r24, 0x01	; 1
    2762:	88 23       	and	r24, r24
    2764:	09 f0       	breq	.+2      	; 0x2768 <nwkRxHandleReceivedFrame+0x5a>
    2766:	2e c1       	rjmp	.+604    	; 0x29c4 <nwkRxHandleReceivedFrame+0x2b6>
		return;
	}

#endif

	if (NWK_BROADCAST_PANID == header->macDstPanId)
    2768:	8a 81       	ldd	r24, Y+2	; 0x02
    276a:	9b 81       	ldd	r25, Y+3	; 0x03
    276c:	fc 01       	movw	r30, r24
    276e:	83 81       	ldd	r24, Z+3	; 0x03
    2770:	94 81       	ldd	r25, Z+4	; 0x04
    2772:	01 96       	adiw	r24, 0x01	; 1
    2774:	d1 f4       	brne	.+52     	; 0x27aa <nwkRxHandleReceivedFrame+0x9c>
	{
		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR == header->nwkDstAddr)
    2776:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    277a:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    277e:	8a 81       	ldd	r24, Y+2	; 0x02
    2780:	9b 81       	ldd	r25, Y+3	; 0x03
    2782:	fc 01       	movw	r30, r24
    2784:	85 85       	ldd	r24, Z+13	; 0x0d
    2786:	96 85       	ldd	r25, Z+14	; 0x0e
    2788:	28 17       	cp	r18, r24
    278a:	39 07       	cpc	r19, r25
    278c:	41 f0       	breq	.+16     	; 0x279e <nwkRxHandleReceivedFrame+0x90>
    278e:	8a 81       	ldd	r24, Y+2	; 0x02
    2790:	9b 81       	ldd	r25, Y+3	; 0x03
    2792:	fc 01       	movw	r30, r24
    2794:	85 85       	ldd	r24, Z+13	; 0x0d
    2796:	96 85       	ldd	r25, Z+14	; 0x0e
    2798:	01 96       	adiw	r24, 0x01	; 1
    279a:	09 f0       	breq	.+2      	; 0x279e <nwkRxHandleReceivedFrame+0x90>
    279c:	15 c1       	rjmp	.+554    	; 0x29c8 <nwkRxHandleReceivedFrame+0x2ba>
			{
				frame->state = NWK_RX_STATE_DECRYPT;
			}
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
    279e:	8f 81       	ldd	r24, Y+7	; 0x07
    27a0:	98 85       	ldd	r25, Y+8	; 0x08
    27a2:	22 e2       	ldi	r18, 0x22	; 34
    27a4:	fc 01       	movw	r30, r24
    27a6:	20 83       	st	Z, r18
		}

		return;
    27a8:	0f c1       	rjmp	.+542    	; 0x29c8 <nwkRxHandleReceivedFrame+0x2ba>
		return;
	}

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
    27aa:	8a 81       	ldd	r24, Y+2	; 0x02
    27ac:	9b 81       	ldd	r25, Y+3	; 0x03
    27ae:	fc 01       	movw	r30, r24
    27b0:	85 85       	ldd	r24, Z+13	; 0x0d
    27b2:	96 85       	ldd	r25, Z+14	; 0x0e
    27b4:	01 96       	adiw	r24, 0x01	; 1
    27b6:	41 f4       	brne	.+16     	; 0x27c8 <nwkRxHandleReceivedFrame+0xba>
    27b8:	8a 81       	ldd	r24, Y+2	; 0x02
    27ba:	9b 81       	ldd	r25, Y+3	; 0x03
    27bc:	fc 01       	movw	r30, r24
    27be:	81 85       	ldd	r24, Z+9	; 0x09
    27c0:	81 70       	andi	r24, 0x01	; 1
    27c2:	88 23       	and	r24, r24
    27c4:	09 f0       	breq	.+2      	; 0x27c8 <nwkRxHandleReceivedFrame+0xba>
    27c6:	02 c1       	rjmp	.+516    	; 0x29cc <nwkRxHandleReceivedFrame+0x2be>
	{
		return;
	}

	if (nwkIb.addr == header->nwkSrcAddr)
    27c8:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    27cc:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    27d0:	8a 81       	ldd	r24, Y+2	; 0x02
    27d2:	9b 81       	ldd	r25, Y+3	; 0x03
    27d4:	fc 01       	movw	r30, r24
    27d6:	83 85       	ldd	r24, Z+11	; 0x0b
    27d8:	94 85       	ldd	r25, Z+12	; 0x0c
    27da:	28 17       	cp	r18, r24
    27dc:	39 07       	cpc	r19, r25
    27de:	09 f4       	brne	.+2      	; 0x27e2 <nwkRxHandleReceivedFrame+0xd4>
    27e0:	f7 c0       	rjmp	.+494    	; 0x29d0 <nwkRxHandleReceivedFrame+0x2c2>

#ifdef NWK_ENABLE_ROUTING
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
    27e2:	8a 81       	ldd	r24, Y+2	; 0x02
    27e4:	9b 81       	ldd	r25, Y+3	; 0x03
    27e6:	0e 94 8e 12 	call	0x251c	; 0x251c <nwkRxRejectDuplicate>
    27ea:	88 23       	and	r24, r24
    27ec:	09 f0       	breq	.+2      	; 0x27f0 <nwkRxHandleReceivedFrame+0xe2>
    27ee:	f2 c0       	rjmp	.+484    	; 0x29d4 <nwkRxHandleReceivedFrame+0x2c6>
	{
		return;
	}

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast) {
    27f0:	8a 81       	ldd	r24, Y+2	; 0x02
    27f2:	9b 81       	ldd	r25, Y+3	; 0x03
    27f4:	fc 01       	movw	r30, r24
    27f6:	81 85       	ldd	r24, Z+9	; 0x09
    27f8:	88 70       	andi	r24, 0x08	; 8
    27fa:	88 23       	and	r24, r24
    27fc:	09 f4       	brne	.+2      	; 0x2800 <nwkRxHandleReceivedFrame+0xf2>
    27fe:	a9 c0       	rjmp	.+338    	; 0x2952 <nwkRxHandleReceivedFrame+0x244>
		NwkFrameMulticastHeader_t *mcHeader
    2800:	8f 81       	ldd	r24, Y+7	; 0x07
    2802:	98 85       	ldd	r25, Y+8	; 0x08
    2804:	8f 57       	subi	r24, 0x7F	; 127
    2806:	9f 4f       	sbci	r25, 0xFF	; 255
    2808:	fc 01       	movw	r30, r24
    280a:	80 81       	ld	r24, Z
    280c:	91 81       	ldd	r25, Z+1	; 0x01
    280e:	9d 83       	std	Y+5, r25	; 0x05
    2810:	8c 83       	std	Y+4, r24	; 0x04
			= (NwkFrameMulticastHeader_t *)frame->payload;
		bool member = NWK_GroupIsMember(header->nwkDstAddr);
    2812:	8a 81       	ldd	r24, Y+2	; 0x02
    2814:	9b 81       	ldd	r25, Y+3	; 0x03
    2816:	fc 01       	movw	r30, r24
    2818:	85 85       	ldd	r24, Z+13	; 0x0d
    281a:	96 85       	ldd	r25, Z+14	; 0x0e
    281c:	0e 94 7f 0f 	call	0x1efe	; 0x1efe <NWK_GroupIsMember>
    2820:	8e 83       	std	Y+6, r24	; 0x06
		bool broadcast = false;
    2822:	19 82       	std	Y+1, r1	; 0x01

		if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    2824:	8a 81       	ldd	r24, Y+2	; 0x02
    2826:	9b 81       	ldd	r25, Y+3	; 0x03
    2828:	fc 01       	movw	r30, r24
    282a:	85 81       	ldd	r24, Z+5	; 0x05
    282c:	96 81       	ldd	r25, Z+6	; 0x06
    282e:	01 96       	adiw	r24, 0x01	; 1
    2830:	09 f0       	breq	.+2      	; 0x2834 <nwkRxHandleReceivedFrame+0x126>
    2832:	61 c0       	rjmp	.+194    	; 0x28f6 <nwkRxHandleReceivedFrame+0x1e8>
			if (member) {
    2834:	8e 81       	ldd	r24, Y+6	; 0x06
    2836:	88 23       	and	r24, r24
    2838:	79 f1       	breq	.+94     	; 0x2898 <nwkRxHandleReceivedFrame+0x18a>
				broadcast = mcHeader->memberRadius > 0;
    283a:	8c 81       	ldd	r24, Y+4	; 0x04
    283c:	9d 81       	ldd	r25, Y+5	; 0x05
    283e:	fc 01       	movw	r30, r24
    2840:	81 81       	ldd	r24, Z+1	; 0x01
    2842:	8f 70       	andi	r24, 0x0F	; 15
    2844:	88 2f       	mov	r24, r24
    2846:	90 e0       	ldi	r25, 0x00	; 0
    2848:	21 e0       	ldi	r18, 0x01	; 1
    284a:	18 16       	cp	r1, r24
    284c:	19 06       	cpc	r1, r25
    284e:	0c f0       	brlt	.+2      	; 0x2852 <nwkRxHandleReceivedFrame+0x144>
    2850:	20 e0       	ldi	r18, 0x00	; 0
    2852:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->memberRadius--;
    2854:	8c 81       	ldd	r24, Y+4	; 0x04
    2856:	9d 81       	ldd	r25, Y+5	; 0x05
    2858:	fc 01       	movw	r30, r24
    285a:	81 81       	ldd	r24, Z+1	; 0x01
    285c:	8f 70       	andi	r24, 0x0F	; 15
    285e:	2f e0       	ldi	r18, 0x0F	; 15
    2860:	28 0f       	add	r18, r24
    2862:	2f 70       	andi	r18, 0x0F	; 15
    2864:	8c 81       	ldd	r24, Y+4	; 0x04
    2866:	9d 81       	ldd	r25, Y+5	; 0x05
    2868:	2f 70       	andi	r18, 0x0F	; 15
    286a:	fc 01       	movw	r30, r24
    286c:	31 81       	ldd	r19, Z+1	; 0x01
    286e:	30 7f       	andi	r19, 0xF0	; 240
    2870:	23 2b       	or	r18, r19
    2872:	fc 01       	movw	r30, r24
    2874:	21 83       	std	Z+1, r18	; 0x01
				mcHeader->nonMemberRadius
					= mcHeader->maxNonMemberRadius;
    2876:	8c 81       	ldd	r24, Y+4	; 0x04
    2878:	9d 81       	ldd	r25, Y+5	; 0x05
    287a:	fc 01       	movw	r30, r24
    287c:	80 81       	ld	r24, Z
    287e:	28 2f       	mov	r18, r24
    2880:	22 95       	swap	r18
    2882:	2f 70       	andi	r18, 0x0F	; 15
    2884:	8c 81       	ldd	r24, Y+4	; 0x04
    2886:	9d 81       	ldd	r25, Y+5	; 0x05
    2888:	2f 70       	andi	r18, 0x0F	; 15
    288a:	fc 01       	movw	r30, r24
    288c:	30 81       	ld	r19, Z
    288e:	30 7f       	andi	r19, 0xF0	; 240
    2890:	23 2b       	or	r18, r19
    2892:	fc 01       	movw	r30, r24
    2894:	20 83       	st	Z, r18
    2896:	3b c0       	rjmp	.+118    	; 0x290e <nwkRxHandleReceivedFrame+0x200>
			} else {
				broadcast = mcHeader->nonMemberRadius > 0;
    2898:	8c 81       	ldd	r24, Y+4	; 0x04
    289a:	9d 81       	ldd	r25, Y+5	; 0x05
    289c:	fc 01       	movw	r30, r24
    289e:	80 81       	ld	r24, Z
    28a0:	8f 70       	andi	r24, 0x0F	; 15
    28a2:	88 2f       	mov	r24, r24
    28a4:	90 e0       	ldi	r25, 0x00	; 0
    28a6:	21 e0       	ldi	r18, 0x01	; 1
    28a8:	18 16       	cp	r1, r24
    28aa:	19 06       	cpc	r1, r25
    28ac:	0c f0       	brlt	.+2      	; 0x28b0 <nwkRxHandleReceivedFrame+0x1a2>
    28ae:	20 e0       	ldi	r18, 0x00	; 0
    28b0:	29 83       	std	Y+1, r18	; 0x01
				mcHeader->nonMemberRadius--;
    28b2:	8c 81       	ldd	r24, Y+4	; 0x04
    28b4:	9d 81       	ldd	r25, Y+5	; 0x05
    28b6:	fc 01       	movw	r30, r24
    28b8:	80 81       	ld	r24, Z
    28ba:	8f 70       	andi	r24, 0x0F	; 15
    28bc:	2f e0       	ldi	r18, 0x0F	; 15
    28be:	28 0f       	add	r18, r24
    28c0:	2f 70       	andi	r18, 0x0F	; 15
    28c2:	8c 81       	ldd	r24, Y+4	; 0x04
    28c4:	9d 81       	ldd	r25, Y+5	; 0x05
    28c6:	2f 70       	andi	r18, 0x0F	; 15
    28c8:	fc 01       	movw	r30, r24
    28ca:	30 81       	ld	r19, Z
    28cc:	30 7f       	andi	r19, 0xF0	; 240
    28ce:	23 2b       	or	r18, r19
    28d0:	fc 01       	movw	r30, r24
    28d2:	20 83       	st	Z, r18
				mcHeader->memberRadius
					= mcHeader->maxMemberRadius;
    28d4:	8c 81       	ldd	r24, Y+4	; 0x04
    28d6:	9d 81       	ldd	r25, Y+5	; 0x05
    28d8:	fc 01       	movw	r30, r24
    28da:	81 81       	ldd	r24, Z+1	; 0x01
    28dc:	28 2f       	mov	r18, r24
    28de:	22 95       	swap	r18
    28e0:	2f 70       	andi	r18, 0x0F	; 15
    28e2:	8c 81       	ldd	r24, Y+4	; 0x04
    28e4:	9d 81       	ldd	r25, Y+5	; 0x05
    28e6:	2f 70       	andi	r18, 0x0F	; 15
    28e8:	fc 01       	movw	r30, r24
    28ea:	31 81       	ldd	r19, Z+1	; 0x01
    28ec:	30 7f       	andi	r19, 0xF0	; 240
    28ee:	23 2b       	or	r18, r19
    28f0:	fc 01       	movw	r30, r24
    28f2:	21 83       	std	Z+1, r18	; 0x01
    28f4:	0c c0       	rjmp	.+24     	; 0x290e <nwkRxHandleReceivedFrame+0x200>
			}
		} else {
			if (member) {
    28f6:	8e 81       	ldd	r24, Y+6	; 0x06
    28f8:	88 23       	and	r24, r24
    28fa:	49 f0       	breq	.+18     	; 0x290e <nwkRxHandleReceivedFrame+0x200>
				broadcast = true;
    28fc:	81 e0       	ldi	r24, 0x01	; 1
    28fe:	89 83       	std	Y+1, r24	; 0x01
				header->nwkFcf.linkLocal = 1;
    2900:	8a 81       	ldd	r24, Y+2	; 0x02
    2902:	9b 81       	ldd	r25, Y+3	; 0x03
    2904:	fc 01       	movw	r30, r24
    2906:	21 85       	ldd	r18, Z+9	; 0x09
    2908:	24 60       	ori	r18, 0x04	; 4
    290a:	fc 01       	movw	r30, r24
    290c:	21 87       	std	Z+9, r18	; 0x09
				frame->state = NWK_RX_STATE_ROUTE;
			}
    #endif
		}

		if (broadcast) {
    290e:	89 81       	ldd	r24, Y+1	; 0x01
    2910:	88 23       	and	r24, r24
    2912:	21 f0       	breq	.+8      	; 0x291c <nwkRxHandleReceivedFrame+0x20e>
			nwkTxBroadcastFrame(frame);
    2914:	8f 81       	ldd	r24, Y+7	; 0x07
    2916:	98 85       	ldd	r25, Y+8	; 0x08
    2918:	0e 94 3b 1a 	call	0x3476	; 0x3476 <nwkTxBroadcastFrame>
		}

		if (member) {
    291c:	8e 81       	ldd	r24, Y+6	; 0x06
    291e:	88 23       	and	r24, r24
    2920:	09 f4       	brne	.+2      	; 0x2924 <nwkRxHandleReceivedFrame+0x216>
    2922:	59 c0       	rjmp	.+178    	; 0x29d6 <nwkRxHandleReceivedFrame+0x2c8>
			frame->payload += sizeof(NwkFrameMulticastHeader_t);
    2924:	8f 81       	ldd	r24, Y+7	; 0x07
    2926:	98 85       	ldd	r25, Y+8	; 0x08
    2928:	8f 57       	subi	r24, 0x7F	; 127
    292a:	9f 4f       	sbci	r25, 0xFF	; 255
    292c:	fc 01       	movw	r30, r24
    292e:	80 81       	ld	r24, Z
    2930:	91 81       	ldd	r25, Z+1	; 0x01
    2932:	9c 01       	movw	r18, r24
    2934:	2e 5f       	subi	r18, 0xFE	; 254
    2936:	3f 4f       	sbci	r19, 0xFF	; 255
    2938:	8f 81       	ldd	r24, Y+7	; 0x07
    293a:	98 85       	ldd	r25, Y+8	; 0x08
    293c:	8f 57       	subi	r24, 0x7F	; 127
    293e:	9f 4f       	sbci	r25, 0xFF	; 255
    2940:	fc 01       	movw	r30, r24
    2942:	31 83       	std	Z+1, r19	; 0x01
    2944:	20 83       	st	Z, r18
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    2946:	8f 81       	ldd	r24, Y+7	; 0x07
    2948:	98 85       	ldd	r25, Y+8	; 0x08
    294a:	22 e2       	ldi	r18, 0x22	; 34
    294c:	fc 01       	movw	r30, r24
    294e:	20 83       	st	Z, r18
    2950:	42 c0       	rjmp	.+132    	; 0x29d6 <nwkRxHandleReceivedFrame+0x2c8>
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2952:	8a 81       	ldd	r24, Y+2	; 0x02
    2954:	9b 81       	ldd	r25, Y+3	; 0x03
    2956:	fc 01       	movw	r30, r24
    2958:	85 81       	ldd	r24, Z+5	; 0x05
    295a:	96 81       	ldd	r25, Z+6	; 0x06
    295c:	01 96       	adiw	r24, 0x01	; 1
    295e:	b9 f4       	brne	.+46     	; 0x298e <nwkRxHandleReceivedFrame+0x280>
    2960:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    2964:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
				header->nwkDstAddr &&
    2968:	8a 81       	ldd	r24, Y+2	; 0x02
    296a:	9b 81       	ldd	r25, Y+3	; 0x03
    296c:	fc 01       	movw	r30, r24
    296e:	85 85       	ldd	r24, Z+13	; 0x0d
    2970:	96 85       	ldd	r25, Z+14	; 0x0e
			frame->state = NWK_RX_STATE_INDICATE;
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
    2972:	28 17       	cp	r18, r24
    2974:	39 07       	cpc	r19, r25
    2976:	59 f0       	breq	.+22     	; 0x298e <nwkRxHandleReceivedFrame+0x280>
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
    2978:	8a 81       	ldd	r24, Y+2	; 0x02
    297a:	9b 81       	ldd	r25, Y+3	; 0x03
    297c:	fc 01       	movw	r30, r24
    297e:	81 85       	ldd	r24, Z+9	; 0x09
    2980:	84 70       	andi	r24, 0x04	; 4
		}
	} else
#endif /* NWK_ENABLE_MULTICAST */
	{
		if (NWK_BROADCAST_ADDR == header->macDstAddr && nwkIb.addr !=
				header->nwkDstAddr &&
    2982:	88 23       	and	r24, r24
    2984:	21 f4       	brne	.+8      	; 0x298e <nwkRxHandleReceivedFrame+0x280>
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
    2986:	8f 81       	ldd	r24, Y+7	; 0x07
    2988:	98 85       	ldd	r25, Y+8	; 0x08
    298a:	0e 94 3b 1a 	call	0x3476	; 0x3476 <nwkTxBroadcastFrame>
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    298e:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    2992:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    2996:	8a 81       	ldd	r24, Y+2	; 0x02
    2998:	9b 81       	ldd	r25, Y+3	; 0x03
    299a:	fc 01       	movw	r30, r24
    299c:	85 85       	ldd	r24, Z+13	; 0x0d
    299e:	96 85       	ldd	r25, Z+14	; 0x0e
    29a0:	28 17       	cp	r18, r24
    29a2:	39 07       	cpc	r19, r25
    29a4:	39 f0       	breq	.+14     	; 0x29b4 <nwkRxHandleReceivedFrame+0x2a6>
				header->nwkDstAddr) {
    29a6:	8a 81       	ldd	r24, Y+2	; 0x02
    29a8:	9b 81       	ldd	r25, Y+3	; 0x03
    29aa:	fc 01       	movw	r30, r24
    29ac:	85 85       	ldd	r24, Z+13	; 0x0d
    29ae:	96 85       	ldd	r25, Z+14	; 0x0e
				header->nwkDstAddr &&
				0 == header->nwkFcf.linkLocal) {
			nwkTxBroadcastFrame(frame);
		}

		if (nwkIb.addr == header->nwkDstAddr || NWK_BROADCAST_ADDR ==
    29b0:	01 96       	adiw	r24, 0x01	; 1
    29b2:	89 f4       	brne	.+34     	; 0x29d6 <nwkRxHandleReceivedFrame+0x2c8>
    #ifdef NWK_ENABLE_SECURITY
			if (header->nwkFcf.security) {
				frame->state = NWK_RX_STATE_DECRYPT;
			} else
    #endif
			frame->state = NWK_RX_STATE_INDICATE;
    29b4:	8f 81       	ldd	r24, Y+7	; 0x07
    29b6:	98 85       	ldd	r25, Y+8	; 0x08
    29b8:	22 e2       	ldi	r18, 0x22	; 34
    29ba:	fc 01       	movw	r30, r24
    29bc:	20 83       	st	Z, r18
    29be:	0b c0       	rjmp	.+22     	; 0x29d6 <nwkRxHandleReceivedFrame+0x2c8>

	frame->state = NWK_RX_STATE_FINISH;

#ifndef NWK_ENABLE_SECURITY
	if (header->nwkFcf.security) {
		return;
    29c0:	00 00       	nop
    29c2:	09 c0       	rjmp	.+18     	; 0x29d6 <nwkRxHandleReceivedFrame+0x2c8>

#endif

#ifdef NWK_ENABLE_MULTICAST
	if (header->nwkFcf.multicast && header->nwkFcf.ackRequest) {
		return;
    29c4:	00 00       	nop
    29c6:	07 c0       	rjmp	.+14     	; 0x29d6 <nwkRxHandleReceivedFrame+0x2c8>
			else
#endif
			frame->state = NWK_RX_STATE_INDICATE;
		}

		return;
    29c8:	00 00       	nop
    29ca:	05 c0       	rjmp	.+10     	; 0x29d6 <nwkRxHandleReceivedFrame+0x2c8>

#endif

	if (NWK_BROADCAST_ADDR == header->nwkDstAddr && header->nwkFcf.ackRequest)
	{
		return;
    29cc:	00 00       	nop
    29ce:	03 c0       	rjmp	.+6      	; 0x29d6 <nwkRxHandleReceivedFrame+0x2c8>
	}

	if (nwkIb.addr == header->nwkSrcAddr)
	{
		return;
    29d0:	00 00       	nop
    29d2:	01 c0       	rjmp	.+2      	; 0x29d6 <nwkRxHandleReceivedFrame+0x2c8>
	nwkRouteFrameReceived(frame);
#endif

	if (nwkRxRejectDuplicate(header))
	{
		return;
    29d4:	00 00       	nop
		else if (nwkIb.addr == header->macDstAddr) {
			frame->state = NWK_RX_STATE_ROUTE;
		}
  #endif
	}
}
    29d6:	28 96       	adiw	r28, 0x08	; 8
    29d8:	0f b6       	in	r0, 0x3f	; 63
    29da:	f8 94       	cli
    29dc:	de bf       	out	0x3e, r29	; 62
    29de:	0f be       	out	0x3f, r0	; 63
    29e0:	cd bf       	out	0x3d, r28	; 61
    29e2:	df 91       	pop	r29
    29e4:	cf 91       	pop	r28
    29e6:	08 95       	ret

000029e8 <nwkRxIndicateDataFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateDataFrame(NwkFrame_t *frame)
{
    29e8:	cf 93       	push	r28
    29ea:	df 93       	push	r29
    29ec:	cd b7       	in	r28, 0x3d	; 61
    29ee:	de b7       	in	r29, 0x3e	; 62
    29f0:	61 97       	sbiw	r28, 0x11	; 17
    29f2:	0f b6       	in	r0, 0x3f	; 63
    29f4:	f8 94       	cli
    29f6:	de bf       	out	0x3e, r29	; 62
    29f8:	0f be       	out	0x3f, r0	; 63
    29fa:	cd bf       	out	0x3d, r28	; 61
    29fc:	99 8b       	std	Y+17, r25	; 0x11
    29fe:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    2a00:	88 89       	ldd	r24, Y+16	; 0x10
    2a02:	99 89       	ldd	r25, Y+17	; 0x11
    2a04:	02 96       	adiw	r24, 0x02	; 2
    2a06:	9a 83       	std	Y+2, r25	; 0x02
    2a08:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	if (NULL == nwkIb.endpoint[header->nwkDstEndpoint]) {
    2a0a:	89 81       	ldd	r24, Y+1	; 0x01
    2a0c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a0e:	fc 01       	movw	r30, r24
    2a10:	87 85       	ldd	r24, Z+15	; 0x0f
    2a12:	82 95       	swap	r24
    2a14:	8f 70       	andi	r24, 0x0F	; 15
    2a16:	88 2f       	mov	r24, r24
    2a18:	90 e0       	ldi	r25, 0x00	; 0
    2a1a:	03 96       	adiw	r24, 0x03	; 3
    2a1c:	88 0f       	add	r24, r24
    2a1e:	99 1f       	adc	r25, r25
    2a20:	89 54       	subi	r24, 0x49	; 73
    2a22:	9e 4e       	sbci	r25, 0xEE	; 238
    2a24:	fc 01       	movw	r30, r24
    2a26:	80 81       	ld	r24, Z
    2a28:	91 81       	ldd	r25, Z+1	; 0x01
    2a2a:	89 2b       	or	r24, r25
    2a2c:	11 f4       	brne	.+4      	; 0x2a32 <nwkRxIndicateDataFrame+0x4a>
		return false;
    2a2e:	80 e0       	ldi	r24, 0x00	; 0
    2a30:	d9 c0       	rjmp	.+434    	; 0x2be4 <nwkRxIndicateDataFrame+0x1fc>
	}

	ind.srcAddr = header->nwkSrcAddr;
    2a32:	89 81       	ldd	r24, Y+1	; 0x01
    2a34:	9a 81       	ldd	r25, Y+2	; 0x02
    2a36:	fc 01       	movw	r30, r24
    2a38:	83 85       	ldd	r24, Z+11	; 0x0b
    2a3a:	94 85       	ldd	r25, Z+12	; 0x0c
    2a3c:	9c 83       	std	Y+4, r25	; 0x04
    2a3e:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = header->nwkDstAddr;
    2a40:	89 81       	ldd	r24, Y+1	; 0x01
    2a42:	9a 81       	ldd	r25, Y+2	; 0x02
    2a44:	fc 01       	movw	r30, r24
    2a46:	85 85       	ldd	r24, Z+13	; 0x0d
    2a48:	96 85       	ldd	r25, Z+14	; 0x0e
    2a4a:	9e 83       	std	Y+6, r25	; 0x06
    2a4c:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = header->nwkSrcEndpoint;
    2a4e:	89 81       	ldd	r24, Y+1	; 0x01
    2a50:	9a 81       	ldd	r25, Y+2	; 0x02
    2a52:	fc 01       	movw	r30, r24
    2a54:	87 85       	ldd	r24, Z+15	; 0x0f
    2a56:	8f 70       	andi	r24, 0x0F	; 15
    2a58:	8f 83       	std	Y+7, r24	; 0x07
	ind.dstEndpoint = header->nwkDstEndpoint;
    2a5a:	89 81       	ldd	r24, Y+1	; 0x01
    2a5c:	9a 81       	ldd	r25, Y+2	; 0x02
    2a5e:	fc 01       	movw	r30, r24
    2a60:	87 85       	ldd	r24, Z+15	; 0x0f
    2a62:	82 95       	swap	r24
    2a64:	8f 70       	andi	r24, 0x0F	; 15
    2a66:	88 87       	std	Y+8, r24	; 0x08
	ind.data = frame->payload;
    2a68:	88 89       	ldd	r24, Y+16	; 0x10
    2a6a:	99 89       	ldd	r25, Y+17	; 0x11
    2a6c:	8f 57       	subi	r24, 0x7F	; 127
    2a6e:	9f 4f       	sbci	r25, 0xFF	; 255
    2a70:	fc 01       	movw	r30, r24
    2a72:	80 81       	ld	r24, Z
    2a74:	91 81       	ldd	r25, Z+1	; 0x01
    2a76:	9c 87       	std	Y+12, r25	; 0x0c
    2a78:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    2a7a:	88 89       	ldd	r24, Y+16	; 0x10
    2a7c:	99 89       	ldd	r25, Y+17	; 0x11
    2a7e:	0e 94 e0 0f 	call	0x1fc0	; 0x1fc0 <nwkFramePayloadSize>
    2a82:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2a84:	88 89       	ldd	r24, Y+16	; 0x10
    2a86:	99 89       	ldd	r25, Y+17	; 0x11
    2a88:	8d 57       	subi	r24, 0x7D	; 125
    2a8a:	9f 4f       	sbci	r25, 0xFF	; 255
    2a8c:	fc 01       	movw	r30, r24
    2a8e:	80 81       	ld	r24, Z
    2a90:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2a92:	88 89       	ldd	r24, Y+16	; 0x10
    2a94:	99 89       	ldd	r25, Y+17	; 0x11
    2a96:	8c 57       	subi	r24, 0x7C	; 124
    2a98:	9f 4f       	sbci	r25, 0xFF	; 255
    2a9a:	fc 01       	movw	r30, r24
    2a9c:	80 81       	ld	r24, Z
    2a9e:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= (header->nwkFcf.ackRequest) ? NWK_IND_OPT_ACK_REQUESTED : 0;
    2aa0:	89 81       	ldd	r24, Y+1	; 0x01
    2aa2:	9a 81       	ldd	r25, Y+2	; 0x02
    2aa4:	fc 01       	movw	r30, r24
    2aa6:	81 85       	ldd	r24, Z+9	; 0x09
    2aa8:	98 2f       	mov	r25, r24
    2aaa:	91 70       	andi	r25, 0x01	; 1
    2aac:	81 e0       	ldi	r24, 0x01	; 1
    2aae:	99 23       	and	r25, r25
    2ab0:	09 f4       	brne	.+2      	; 0x2ab4 <nwkRxIndicateDataFrame+0xcc>
    2ab2:	80 e0       	ldi	r24, 0x00	; 0
    2ab4:	88 2f       	mov	r24, r24
    2ab6:	90 e0       	ldi	r25, 0x00	; 0
    2ab8:	9a 87       	std	Y+10, r25	; 0x0a
    2aba:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.security) ? NWK_IND_OPT_SECURED : 0;
    2abc:	29 85       	ldd	r18, Y+9	; 0x09
    2abe:	3a 85       	ldd	r19, Y+10	; 0x0a
    2ac0:	89 81       	ldd	r24, Y+1	; 0x01
    2ac2:	9a 81       	ldd	r25, Y+2	; 0x02
    2ac4:	fc 01       	movw	r30, r24
    2ac6:	81 85       	ldd	r24, Z+9	; 0x09
    2ac8:	88 2f       	mov	r24, r24
    2aca:	90 e0       	ldi	r25, 0x00	; 0
    2acc:	82 70       	andi	r24, 0x02	; 2
    2ace:	99 27       	eor	r25, r25
    2ad0:	82 2b       	or	r24, r18
    2ad2:	93 2b       	or	r25, r19
    2ad4:	9a 87       	std	Y+10, r25	; 0x0a
    2ad6:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.linkLocal) ? NWK_IND_OPT_LINK_LOCAL : 0;
    2ad8:	29 85       	ldd	r18, Y+9	; 0x09
    2ada:	3a 85       	ldd	r19, Y+10	; 0x0a
    2adc:	89 81       	ldd	r24, Y+1	; 0x01
    2ade:	9a 81       	ldd	r25, Y+2	; 0x02
    2ae0:	fc 01       	movw	r30, r24
    2ae2:	81 85       	ldd	r24, Z+9	; 0x09
    2ae4:	84 70       	andi	r24, 0x04	; 4
    2ae6:	88 23       	and	r24, r24
    2ae8:	19 f0       	breq	.+6      	; 0x2af0 <nwkRxIndicateDataFrame+0x108>
    2aea:	80 e2       	ldi	r24, 0x20	; 32
    2aec:	90 e0       	ldi	r25, 0x00	; 0
    2aee:	02 c0       	rjmp	.+4      	; 0x2af4 <nwkRxIndicateDataFrame+0x10c>
    2af0:	80 e0       	ldi	r24, 0x00	; 0
    2af2:	90 e0       	ldi	r25, 0x00	; 0
    2af4:	82 2b       	or	r24, r18
    2af6:	93 2b       	or	r25, r19
    2af8:	9a 87       	std	Y+10, r25	; 0x0a
    2afa:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.multicast) ? NWK_IND_OPT_MULTICAST : 0;
    2afc:	29 85       	ldd	r18, Y+9	; 0x09
    2afe:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b00:	89 81       	ldd	r24, Y+1	; 0x01
    2b02:	9a 81       	ldd	r25, Y+2	; 0x02
    2b04:	fc 01       	movw	r30, r24
    2b06:	81 85       	ldd	r24, Z+9	; 0x09
    2b08:	88 70       	andi	r24, 0x08	; 8
    2b0a:	88 23       	and	r24, r24
    2b0c:	19 f0       	breq	.+6      	; 0x2b14 <nwkRxIndicateDataFrame+0x12c>
    2b0e:	80 e4       	ldi	r24, 0x40	; 64
    2b10:	90 e0       	ldi	r25, 0x00	; 0
    2b12:	02 c0       	rjmp	.+4      	; 0x2b18 <nwkRxIndicateDataFrame+0x130>
    2b14:	80 e0       	ldi	r24, 0x00	; 0
    2b16:	90 e0       	ldi	r25, 0x00	; 0
    2b18:	82 2b       	or	r24, r18
    2b1a:	93 2b       	or	r25, r19
    2b1c:	9a 87       	std	Y+10, r25	; 0x0a
    2b1e:	89 87       	std	Y+9, r24	; 0x09
	ind.options |= (header->nwkFcf.beacon) ? NWK_IND_OPT_BEACON : 0;
    2b20:	29 85       	ldd	r18, Y+9	; 0x09
    2b22:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b24:	89 81       	ldd	r24, Y+1	; 0x01
    2b26:	9a 81       	ldd	r25, Y+2	; 0x02
    2b28:	fc 01       	movw	r30, r24
    2b2a:	81 85       	ldd	r24, Z+9	; 0x09
    2b2c:	80 71       	andi	r24, 0x10	; 16
    2b2e:	88 23       	and	r24, r24
    2b30:	19 f0       	breq	.+6      	; 0x2b38 <nwkRxIndicateDataFrame+0x150>
    2b32:	80 e8       	ldi	r24, 0x80	; 128
    2b34:	90 e0       	ldi	r25, 0x00	; 0
    2b36:	02 c0       	rjmp	.+4      	; 0x2b3c <nwkRxIndicateDataFrame+0x154>
    2b38:	80 e0       	ldi	r24, 0x00	; 0
    2b3a:	90 e0       	ldi	r25, 0x00	; 0
    2b3c:	82 2b       	or	r24, r18
    2b3e:	93 2b       	or	r25, r19
    2b40:	9a 87       	std	Y+10, r25	; 0x0a
    2b42:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_ADDR == header->nwkDstAddr) ? NWK_IND_OPT_BROADCAST : 0;
    2b44:	29 85       	ldd	r18, Y+9	; 0x09
    2b46:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b48:	89 81       	ldd	r24, Y+1	; 0x01
    2b4a:	9a 81       	ldd	r25, Y+2	; 0x02
    2b4c:	fc 01       	movw	r30, r24
    2b4e:	85 85       	ldd	r24, Z+13	; 0x0d
    2b50:	96 85       	ldd	r25, Z+14	; 0x0e
    2b52:	01 96       	adiw	r24, 0x01	; 1
    2b54:	19 f4       	brne	.+6      	; 0x2b5c <nwkRxIndicateDataFrame+0x174>
    2b56:	84 e0       	ldi	r24, 0x04	; 4
    2b58:	90 e0       	ldi	r25, 0x00	; 0
    2b5a:	02 c0       	rjmp	.+4      	; 0x2b60 <nwkRxIndicateDataFrame+0x178>
    2b5c:	80 e0       	ldi	r24, 0x00	; 0
    2b5e:	90 e0       	ldi	r25, 0x00	; 0
    2b60:	82 2b       	or	r24, r18
    2b62:	93 2b       	or	r25, r19
    2b64:	9a 87       	std	Y+10, r25	; 0x0a
    2b66:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (header->nwkSrcAddr == header->macSrcAddr) ? NWK_IND_OPT_LOCAL : 0;
    2b68:	29 85       	ldd	r18, Y+9	; 0x09
    2b6a:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b6c:	89 81       	ldd	r24, Y+1	; 0x01
    2b6e:	9a 81       	ldd	r25, Y+2	; 0x02
    2b70:	fc 01       	movw	r30, r24
    2b72:	43 85       	ldd	r20, Z+11	; 0x0b
    2b74:	54 85       	ldd	r21, Z+12	; 0x0c
    2b76:	89 81       	ldd	r24, Y+1	; 0x01
    2b78:	9a 81       	ldd	r25, Y+2	; 0x02
    2b7a:	fc 01       	movw	r30, r24
    2b7c:	87 81       	ldd	r24, Z+7	; 0x07
    2b7e:	90 85       	ldd	r25, Z+8	; 0x08
    2b80:	48 17       	cp	r20, r24
    2b82:	59 07       	cpc	r21, r25
    2b84:	19 f4       	brne	.+6      	; 0x2b8c <nwkRxIndicateDataFrame+0x1a4>
    2b86:	88 e0       	ldi	r24, 0x08	; 8
    2b88:	90 e0       	ldi	r25, 0x00	; 0
    2b8a:	02 c0       	rjmp	.+4      	; 0x2b90 <nwkRxIndicateDataFrame+0x1a8>
    2b8c:	80 e0       	ldi	r24, 0x00	; 0
    2b8e:	90 e0       	ldi	r25, 0x00	; 0
    2b90:	82 2b       	or	r24, r18
    2b92:	93 2b       	or	r25, r19
    2b94:	9a 87       	std	Y+10, r25	; 0x0a
    2b96:	89 87       	std	Y+9, r24	; 0x09
	ind.options	|= (NWK_BROADCAST_PANID == header->macDstPanId) ? NWK_IND_OPT_BROADCAST_PAN_ID : 0;
    2b98:	29 85       	ldd	r18, Y+9	; 0x09
    2b9a:	3a 85       	ldd	r19, Y+10	; 0x0a
    2b9c:	89 81       	ldd	r24, Y+1	; 0x01
    2b9e:	9a 81       	ldd	r25, Y+2	; 0x02
    2ba0:	fc 01       	movw	r30, r24
    2ba2:	83 81       	ldd	r24, Z+3	; 0x03
    2ba4:	94 81       	ldd	r25, Z+4	; 0x04
    2ba6:	01 96       	adiw	r24, 0x01	; 1
    2ba8:	19 f4       	brne	.+6      	; 0x2bb0 <nwkRxIndicateDataFrame+0x1c8>
    2baa:	80 e1       	ldi	r24, 0x10	; 16
    2bac:	90 e0       	ldi	r25, 0x00	; 0
    2bae:	02 c0       	rjmp	.+4      	; 0x2bb4 <nwkRxIndicateDataFrame+0x1cc>
    2bb0:	80 e0       	ldi	r24, 0x00	; 0
    2bb2:	90 e0       	ldi	r25, 0x00	; 0
    2bb4:	82 2b       	or	r24, r18
    2bb6:	93 2b       	or	r25, r19
    2bb8:	9a 87       	std	Y+10, r25	; 0x0a
    2bba:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2bbc:	89 81       	ldd	r24, Y+1	; 0x01
    2bbe:	9a 81       	ldd	r25, Y+2	; 0x02
    2bc0:	fc 01       	movw	r30, r24
    2bc2:	87 85       	ldd	r24, Z+15	; 0x0f
    2bc4:	82 95       	swap	r24
    2bc6:	8f 70       	andi	r24, 0x0F	; 15
    2bc8:	88 2f       	mov	r24, r24
    2bca:	90 e0       	ldi	r25, 0x00	; 0
    2bcc:	03 96       	adiw	r24, 0x03	; 3
    2bce:	88 0f       	add	r24, r24
    2bd0:	99 1f       	adc	r25, r25
    2bd2:	89 54       	subi	r24, 0x49	; 73
    2bd4:	9e 4e       	sbci	r25, 0xEE	; 238
    2bd6:	fc 01       	movw	r30, r24
    2bd8:	20 81       	ld	r18, Z
    2bda:	31 81       	ldd	r19, Z+1	; 0x01
    2bdc:	ce 01       	movw	r24, r28
    2bde:	03 96       	adiw	r24, 0x03	; 3
    2be0:	f9 01       	movw	r30, r18
    2be2:	09 95       	icall
}
    2be4:	61 96       	adiw	r28, 0x11	; 17
    2be6:	0f b6       	in	r0, 0x3f	; 63
    2be8:	f8 94       	cli
    2bea:	de bf       	out	0x3e, r29	; 62
    2bec:	0f be       	out	0x3f, r0	; 63
    2bee:	cd bf       	out	0x3d, r28	; 61
    2bf0:	df 91       	pop	r29
    2bf2:	cf 91       	pop	r28
    2bf4:	08 95       	ret

00002bf6 <nwkRxIndicateBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateBeaconFrame(NwkFrame_t *frame)
{
    2bf6:	cf 93       	push	r28
    2bf8:	df 93       	push	r29
    2bfa:	cd b7       	in	r28, 0x3d	; 61
    2bfc:	de b7       	in	r29, 0x3e	; 62
    2bfe:	61 97       	sbiw	r28, 0x11	; 17
    2c00:	0f b6       	in	r0, 0x3f	; 63
    2c02:	f8 94       	cli
    2c04:	de bf       	out	0x3e, r29	; 62
    2c06:	0f be       	out	0x3f, r0	; 63
    2c08:	cd bf       	out	0x3d, r28	; 61
    2c0a:	99 8b       	std	Y+17, r25	; 0x11
    2c0c:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameHeader_t *header = &frame->header;
    2c0e:	88 89       	ldd	r24, Y+16	; 0x10
    2c10:	99 89       	ldd	r25, Y+17	; 0x11
    2c12:	02 96       	adiw	r24, 0x02	; 2
    2c14:	9a 83       	std	Y+2, r25	; 0x02
    2c16:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;
	
	frame->state = NWK_RX_STATE_FINISH;
    2c18:	88 89       	ldd	r24, Y+16	; 0x10
    2c1a:	99 89       	ldd	r25, Y+17	; 0x11
    2c1c:	24 e2       	ldi	r18, 0x24	; 36
    2c1e:	fc 01       	movw	r30, r24
    2c20:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[0]) {
    2c22:	80 91 bd 11 	lds	r24, 0x11BD	; 0x8011bd <nwkIb+0x6>
    2c26:	90 91 be 11 	lds	r25, 0x11BE	; 0x8011be <nwkIb+0x7>
    2c2a:	89 2b       	or	r24, r25
    2c2c:	11 f4       	brne	.+4      	; 0x2c32 <nwkRxIndicateBeaconFrame+0x3c>
	return false;
    2c2e:	80 e0       	ldi	r24, 0x00	; 0
    2c30:	44 c0       	rjmp	.+136    	; 0x2cba <nwkRxIndicateBeaconFrame+0xc4>
	}

	ind.srcAddr = frame->beacon.macSrcAddr;
    2c32:	88 89       	ldd	r24, Y+16	; 0x10
    2c34:	99 89       	ldd	r25, Y+17	; 0x11
    2c36:	fc 01       	movw	r30, r24
    2c38:	87 81       	ldd	r24, Z+7	; 0x07
    2c3a:	90 85       	ldd	r25, Z+8	; 0x08
    2c3c:	9c 83       	std	Y+4, r25	; 0x04
    2c3e:	8b 83       	std	Y+3, r24	; 0x03
	ind.dstAddr = frame->beacon.macSrcAddr;
    2c40:	88 89       	ldd	r24, Y+16	; 0x10
    2c42:	99 89       	ldd	r25, Y+17	; 0x11
    2c44:	fc 01       	movw	r30, r24
    2c46:	87 81       	ldd	r24, Z+7	; 0x07
    2c48:	90 85       	ldd	r25, Z+8	; 0x08
    2c4a:	9e 83       	std	Y+6, r25	; 0x06
    2c4c:	8d 83       	std	Y+5, r24	; 0x05
	ind.srcEndpoint = 0;
    2c4e:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2c50:	18 86       	std	Y+8, r1	; 0x08
	ind.data = frame->payload;
    2c52:	88 89       	ldd	r24, Y+16	; 0x10
    2c54:	99 89       	ldd	r25, Y+17	; 0x11
    2c56:	8f 57       	subi	r24, 0x7F	; 127
    2c58:	9f 4f       	sbci	r25, 0xFF	; 255
    2c5a:	fc 01       	movw	r30, r24
    2c5c:	80 81       	ld	r24, Z
    2c5e:	91 81       	ldd	r25, Z+1	; 0x01
    2c60:	9c 87       	std	Y+12, r25	; 0x0c
    2c62:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    2c64:	88 89       	ldd	r24, Y+16	; 0x10
    2c66:	99 89       	ldd	r25, Y+17	; 0x11
    2c68:	0e 94 e0 0f 	call	0x1fc0	; 0x1fc0 <nwkFramePayloadSize>
    2c6c:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2c6e:	88 89       	ldd	r24, Y+16	; 0x10
    2c70:	99 89       	ldd	r25, Y+17	; 0x11
    2c72:	8d 57       	subi	r24, 0x7D	; 125
    2c74:	9f 4f       	sbci	r25, 0xFF	; 255
    2c76:	fc 01       	movw	r30, r24
    2c78:	80 81       	ld	r24, Z
    2c7a:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2c7c:	88 89       	ldd	r24, Y+16	; 0x10
    2c7e:	99 89       	ldd	r25, Y+17	; 0x11
    2c80:	8c 57       	subi	r24, 0x7C	; 124
    2c82:	9f 4f       	sbci	r25, 0xFF	; 255
    2c84:	fc 01       	movw	r30, r24
    2c86:	80 81       	ld	r24, Z
    2c88:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_BEACON;
    2c8a:	80 e8       	ldi	r24, 0x80	; 128
    2c8c:	90 e0       	ldi	r25, 0x00	; 0
    2c8e:	9a 87       	std	Y+10, r25	; 0x0a
    2c90:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[header->nwkDstEndpoint](&ind);
    2c92:	89 81       	ldd	r24, Y+1	; 0x01
    2c94:	9a 81       	ldd	r25, Y+2	; 0x02
    2c96:	fc 01       	movw	r30, r24
    2c98:	87 85       	ldd	r24, Z+15	; 0x0f
    2c9a:	82 95       	swap	r24
    2c9c:	8f 70       	andi	r24, 0x0F	; 15
    2c9e:	88 2f       	mov	r24, r24
    2ca0:	90 e0       	ldi	r25, 0x00	; 0
    2ca2:	03 96       	adiw	r24, 0x03	; 3
    2ca4:	88 0f       	add	r24, r24
    2ca6:	99 1f       	adc	r25, r25
    2ca8:	89 54       	subi	r24, 0x49	; 73
    2caa:	9e 4e       	sbci	r25, 0xEE	; 238
    2cac:	fc 01       	movw	r30, r24
    2cae:	20 81       	ld	r18, Z
    2cb0:	31 81       	ldd	r19, Z+1	; 0x01
    2cb2:	ce 01       	movw	r24, r28
    2cb4:	03 96       	adiw	r24, 0x03	; 3
    2cb6:	f9 01       	movw	r30, r18
    2cb8:	09 95       	icall
}
    2cba:	61 96       	adiw	r28, 0x11	; 17
    2cbc:	0f b6       	in	r0, 0x3f	; 63
    2cbe:	f8 94       	cli
    2cc0:	de bf       	out	0x3e, r29	; 62
    2cc2:	0f be       	out	0x3f, r0	; 63
    2cc4:	cd bf       	out	0x3d, r28	; 61
    2cc6:	df 91       	pop	r29
    2cc8:	cf 91       	pop	r28
    2cca:	08 95       	ret

00002ccc <nwkRxIndicateLLBeaconFrame>:


/*************************************************************************//**
*****************************************************************************/
static bool nwkRxIndicateLLBeaconFrame(NwkFrame_t *frame)
{
    2ccc:	cf 93       	push	r28
    2cce:	df 93       	push	r29
    2cd0:	cd b7       	in	r28, 0x3d	; 61
    2cd2:	de b7       	in	r29, 0x3e	; 62
    2cd4:	2f 97       	sbiw	r28, 0x0f	; 15
    2cd6:	0f b6       	in	r0, 0x3f	; 63
    2cd8:	f8 94       	cli
    2cda:	de bf       	out	0x3e, r29	; 62
    2cdc:	0f be       	out	0x3f, r0	; 63
    2cde:	cd bf       	out	0x3d, r28	; 61
    2ce0:	9f 87       	std	Y+15, r25	; 0x0f
    2ce2:	8e 87       	std	Y+14, r24	; 0x0e
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2ce4:	8e 85       	ldd	r24, Y+14	; 0x0e
    2ce6:	9f 85       	ldd	r25, Y+15	; 0x0f
    2ce8:	24 e2       	ldi	r18, 0x24	; 36
    2cea:	fc 01       	movw	r30, r24
    2cec:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_BEACON_ENDPOINT]) {
    2cee:	80 91 bd 11 	lds	r24, 0x11BD	; 0x8011bd <nwkIb+0x6>
    2cf2:	90 91 be 11 	lds	r25, 0x11BE	; 0x8011be <nwkIb+0x7>
    2cf6:	89 2b       	or	r24, r25
    2cf8:	11 f4       	brne	.+4      	; 0x2cfe <nwkRxIndicateLLBeaconFrame+0x32>
	return false;
    2cfa:	80 e0       	ldi	r24, 0x00	; 0
    2cfc:	2a c0       	rjmp	.+84     	; 0x2d52 <nwkRxIndicateLLBeaconFrame+0x86>
	}
	/* this informations are not received in a LLDN Beacon as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2cfe:	1a 82       	std	Y+2, r1	; 0x02
    2d00:	19 82       	std	Y+1, r1	; 0x01
	ind.dstAddr = 0;
    2d02:	1c 82       	std	Y+4, r1	; 0x04
    2d04:	1b 82       	std	Y+3, r1	; 0x03
	ind.srcEndpoint = 0;
    2d06:	1d 82       	std	Y+5, r1	; 0x05
	ind.dstEndpoint = 0;
    2d08:	1e 82       	std	Y+6, r1	; 0x06
	
	ind.data = &frame->LLbeacon;
    2d0a:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d0c:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d0e:	02 96       	adiw	r24, 0x02	; 2
    2d10:	9a 87       	std	Y+10, r25	; 0x0a
    2d12:	89 87       	std	Y+9, r24	; 0x09
	ind.size = nwkFramePayloadSize(frame);
    2d14:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d16:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d18:	0e 94 e0 0f 	call	0x1fc0	; 0x1fc0 <nwkFramePayloadSize>
    2d1c:	8b 87       	std	Y+11, r24	; 0x0b
	ind.lqi = frame->rx.lqi;
    2d1e:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d20:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d22:	8d 57       	subi	r24, 0x7D	; 125
    2d24:	9f 4f       	sbci	r25, 0xFF	; 255
    2d26:	fc 01       	movw	r30, r24
    2d28:	80 81       	ld	r24, Z
    2d2a:	8c 87       	std	Y+12, r24	; 0x0c
	ind.rssi = frame->rx.rssi;
    2d2c:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d2e:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d30:	8c 57       	subi	r24, 0x7C	; 124
    2d32:	9f 4f       	sbci	r25, 0xFF	; 255
    2d34:	fc 01       	movw	r30, r24
    2d36:	80 81       	ld	r24, Z
    2d38:	8d 87       	std	Y+13, r24	; 0x0d

	ind.options	= NWK_IND_OPT_LLDN_BEACON;
    2d3a:	80 e0       	ldi	r24, 0x00	; 0
    2d3c:	91 e0       	ldi	r25, 0x01	; 1
    2d3e:	98 87       	std	Y+8, r25	; 0x08
    2d40:	8f 83       	std	Y+7, r24	; 0x07


	return nwkIb.endpoint[APP_BEACON_ENDPOINT](&ind);
    2d42:	20 91 bd 11 	lds	r18, 0x11BD	; 0x8011bd <nwkIb+0x6>
    2d46:	30 91 be 11 	lds	r19, 0x11BE	; 0x8011be <nwkIb+0x7>
    2d4a:	ce 01       	movw	r24, r28
    2d4c:	01 96       	adiw	r24, 0x01	; 1
    2d4e:	f9 01       	movw	r30, r18
    2d50:	09 95       	icall
}
    2d52:	2f 96       	adiw	r28, 0x0f	; 15
    2d54:	0f b6       	in	r0, 0x3f	; 63
    2d56:	f8 94       	cli
    2d58:	de bf       	out	0x3e, r29	; 62
    2d5a:	0f be       	out	0x3f, r0	; 63
    2d5c:	cd bf       	out	0x3d, r28	; 61
    2d5e:	df 91       	pop	r29
    2d60:	cf 91       	pop	r28
    2d62:	08 95       	ret

00002d64 <nwkRxIndicateLLCommandFrame>:

static bool nwkRxIndicateLLCommandFrame(NwkFrame_t *frame)
{
    2d64:	cf 93       	push	r28
    2d66:	df 93       	push	r29
    2d68:	cd b7       	in	r28, 0x3d	; 61
    2d6a:	de b7       	in	r29, 0x3e	; 62
    2d6c:	61 97       	sbiw	r28, 0x11	; 17
    2d6e:	0f b6       	in	r0, 0x3f	; 63
    2d70:	f8 94       	cli
    2d72:	de bf       	out	0x3e, r29	; 62
    2d74:	0f be       	out	0x3f, r0	; 63
    2d76:	cd bf       	out	0x3d, r28	; 61
    2d78:	99 8b       	std	Y+17, r25	; 0x11
    2d7a:	88 8b       	std	Y+16, r24	; 0x10
	
	
	NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    2d7c:	88 89       	ldd	r24, Y+16	; 0x10
    2d7e:	99 89       	ldd	r25, Y+17	; 0x11
    2d80:	02 96       	adiw	r24, 0x02	; 2
    2d82:	9a 83       	std	Y+2, r25	; 0x02
    2d84:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2d86:	88 89       	ldd	r24, Y+16	; 0x10
    2d88:	99 89       	ldd	r25, Y+17	; 0x11
    2d8a:	24 e2       	ldi	r18, 0x24	; 36
    2d8c:	fc 01       	movw	r30, r24
    2d8e:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_COMMAND_ENDPOINT]) {
    2d90:	80 91 c3 11 	lds	r24, 0x11C3	; 0x8011c3 <nwkIb+0xc>
    2d94:	90 91 c4 11 	lds	r25, 0x11C4	; 0x8011c4 <nwkIb+0xd>
    2d98:	89 2b       	or	r24, r25
    2d9a:	11 f4       	brne	.+4      	; 0x2da0 <nwkRxIndicateLLCommandFrame+0x3c>
	return false;
    2d9c:	80 e0       	ldi	r24, 0x00	; 0
    2d9e:	2e c0       	rjmp	.+92     	; 0x2dfc <nwkRxIndicateLLCommandFrame+0x98>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2da0:	1c 82       	std	Y+4, r1	; 0x04
    2da2:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    2da4:	1e 82       	std	Y+6, r1	; 0x06
    2da6:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    2da8:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2daa:	18 86       	std	Y+8, r1	; 0x08
	

	ind.data = frame->payload;
    2dac:	88 89       	ldd	r24, Y+16	; 0x10
    2dae:	99 89       	ldd	r25, Y+17	; 0x11
    2db0:	8f 57       	subi	r24, 0x7F	; 127
    2db2:	9f 4f       	sbci	r25, 0xFF	; 255
    2db4:	fc 01       	movw	r30, r24
    2db6:	80 81       	ld	r24, Z
    2db8:	91 81       	ldd	r25, Z+1	; 0x01
    2dba:	9c 87       	std	Y+12, r25	; 0x0c
    2dbc:	8b 87       	std	Y+11, r24	; 0x0b
	
	ind.size = nwkFramePayloadSize(frame);
    2dbe:	88 89       	ldd	r24, Y+16	; 0x10
    2dc0:	99 89       	ldd	r25, Y+17	; 0x11
    2dc2:	0e 94 e0 0f 	call	0x1fc0	; 0x1fc0 <nwkFramePayloadSize>
    2dc6:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2dc8:	88 89       	ldd	r24, Y+16	; 0x10
    2dca:	99 89       	ldd	r25, Y+17	; 0x11
    2dcc:	8d 57       	subi	r24, 0x7D	; 125
    2dce:	9f 4f       	sbci	r25, 0xFF	; 255
    2dd0:	fc 01       	movw	r30, r24
    2dd2:	80 81       	ld	r24, Z
    2dd4:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2dd6:	88 89       	ldd	r24, Y+16	; 0x10
    2dd8:	99 89       	ldd	r25, Y+17	; 0x11
    2dda:	8c 57       	subi	r24, 0x7C	; 124
    2ddc:	9f 4f       	sbci	r25, 0xFF	; 255
    2dde:	fc 01       	movw	r30, r24
    2de0:	80 81       	ld	r24, Z
    2de2:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_LLDN_MACCOMMAND;
    2de4:	80 e0       	ldi	r24, 0x00	; 0
    2de6:	92 e0       	ldi	r25, 0x02	; 2
    2de8:	9a 87       	std	Y+10, r25	; 0x0a
    2dea:	89 87       	std	Y+9, r24	; 0x09
	
	return nwkIb.endpoint[APP_COMMAND_ENDPOINT](&ind);
    2dec:	20 91 c3 11 	lds	r18, 0x11C3	; 0x8011c3 <nwkIb+0xc>
    2df0:	30 91 c4 11 	lds	r19, 0x11C4	; 0x8011c4 <nwkIb+0xd>
    2df4:	ce 01       	movw	r24, r28
    2df6:	03 96       	adiw	r24, 0x03	; 3
    2df8:	f9 01       	movw	r30, r18
    2dfa:	09 95       	icall
}
    2dfc:	61 96       	adiw	r28, 0x11	; 17
    2dfe:	0f b6       	in	r0, 0x3f	; 63
    2e00:	f8 94       	cli
    2e02:	de bf       	out	0x3e, r29	; 62
    2e04:	0f be       	out	0x3f, r0	; 63
    2e06:	cd bf       	out	0x3d, r28	; 61
    2e08:	df 91       	pop	r29
    2e0a:	cf 91       	pop	r28
    2e0c:	08 95       	ret

00002e0e <nwkRxIndicateLLDataFrame>:

static bool nwkRxIndicateLLDataFrame(NwkFrame_t *frame)
{		
    2e0e:	cf 93       	push	r28
    2e10:	df 93       	push	r29
    2e12:	cd b7       	in	r28, 0x3d	; 61
    2e14:	de b7       	in	r29, 0x3e	; 62
    2e16:	61 97       	sbiw	r28, 0x11	; 17
    2e18:	0f b6       	in	r0, 0x3f	; 63
    2e1a:	f8 94       	cli
    2e1c:	de bf       	out	0x3e, r29	; 62
    2e1e:	0f be       	out	0x3f, r0	; 63
    2e20:	cd bf       	out	0x3d, r28	; 61
    2e22:	99 8b       	std	Y+17, r25	; 0x11
    2e24:	88 8b       	std	Y+16, r24	; 0x10
	NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    2e26:	88 89       	ldd	r24, Y+16	; 0x10
    2e28:	99 89       	ldd	r25, Y+17	; 0x11
    2e2a:	02 96       	adiw	r24, 0x02	; 2
    2e2c:	9a 83       	std	Y+2, r25	; 0x02
    2e2e:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2e30:	88 89       	ldd	r24, Y+16	; 0x10
    2e32:	99 89       	ldd	r25, Y+17	; 0x11
    2e34:	24 e2       	ldi	r18, 0x24	; 36
    2e36:	fc 01       	movw	r30, r24
    2e38:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_DATA_ENDPOINT]) {
    2e3a:	80 91 bf 11 	lds	r24, 0x11BF	; 0x8011bf <nwkIb+0x8>
    2e3e:	90 91 c0 11 	lds	r25, 0x11C0	; 0x8011c0 <nwkIb+0x9>
    2e42:	89 2b       	or	r24, r25
    2e44:	11 f4       	brne	.+4      	; 0x2e4a <nwkRxIndicateLLDataFrame+0x3c>
	return false;
    2e46:	80 e0       	ldi	r24, 0x00	; 0
    2e48:	2e c0       	rjmp	.+92     	; 0x2ea6 <nwkRxIndicateLLDataFrame+0x98>
	}
	
	/* this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2e4a:	1c 82       	std	Y+4, r1	; 0x04
    2e4c:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    2e4e:	1e 82       	std	Y+6, r1	; 0x06
    2e50:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    2e52:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2e54:	18 86       	std	Y+8, r1	; 0x08
	

	ind.data = frame->payload;
    2e56:	88 89       	ldd	r24, Y+16	; 0x10
    2e58:	99 89       	ldd	r25, Y+17	; 0x11
    2e5a:	8f 57       	subi	r24, 0x7F	; 127
    2e5c:	9f 4f       	sbci	r25, 0xFF	; 255
    2e5e:	fc 01       	movw	r30, r24
    2e60:	80 81       	ld	r24, Z
    2e62:	91 81       	ldd	r25, Z+1	; 0x01
    2e64:	9c 87       	std	Y+12, r25	; 0x0c
    2e66:	8b 87       	std	Y+11, r24	; 0x0b
	
	ind.size = nwkFramePayloadSize(frame);
    2e68:	88 89       	ldd	r24, Y+16	; 0x10
    2e6a:	99 89       	ldd	r25, Y+17	; 0x11
    2e6c:	0e 94 e0 0f 	call	0x1fc0	; 0x1fc0 <nwkFramePayloadSize>
    2e70:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2e72:	88 89       	ldd	r24, Y+16	; 0x10
    2e74:	99 89       	ldd	r25, Y+17	; 0x11
    2e76:	8d 57       	subi	r24, 0x7D	; 125
    2e78:	9f 4f       	sbci	r25, 0xFF	; 255
    2e7a:	fc 01       	movw	r30, r24
    2e7c:	80 81       	ld	r24, Z
    2e7e:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2e80:	88 89       	ldd	r24, Y+16	; 0x10
    2e82:	99 89       	ldd	r25, Y+17	; 0x11
    2e84:	8c 57       	subi	r24, 0x7C	; 124
    2e86:	9f 4f       	sbci	r25, 0xFF	; 255
    2e88:	fc 01       	movw	r30, r24
    2e8a:	80 81       	ld	r24, Z
    2e8c:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_IND_OPT_LLDN_DATA;
    2e8e:	80 e0       	ldi	r24, 0x00	; 0
    2e90:	94 e0       	ldi	r25, 0x04	; 4
    2e92:	9a 87       	std	Y+10, r25	; 0x0a
    2e94:	89 87       	std	Y+9, r24	; 0x09
	
	return nwkIb.endpoint[APP_DATA_ENDPOINT](&ind);
    2e96:	20 91 bf 11 	lds	r18, 0x11BF	; 0x8011bf <nwkIb+0x8>
    2e9a:	30 91 c0 11 	lds	r19, 0x11C0	; 0x8011c0 <nwkIb+0x9>
    2e9e:	ce 01       	movw	r24, r28
    2ea0:	03 96       	adiw	r24, 0x03	; 3
    2ea2:	f9 01       	movw	r30, r18
    2ea4:	09 95       	icall
}
    2ea6:	61 96       	adiw	r28, 0x11	; 17
    2ea8:	0f b6       	in	r0, 0x3f	; 63
    2eaa:	f8 94       	cli
    2eac:	de bf       	out	0x3e, r29	; 62
    2eae:	0f be       	out	0x3f, r0	; 63
    2eb0:	cd bf       	out	0x3d, r28	; 61
    2eb2:	df 91       	pop	r29
    2eb4:	cf 91       	pop	r28
    2eb6:	08 95       	ret

00002eb8 <nwkRxIndicateLLACKFrame>:

static bool nwkRxIndicateLLACKFrame(NwkFrame_t *frame)
{
    2eb8:	cf 93       	push	r28
    2eba:	df 93       	push	r29
    2ebc:	cd b7       	in	r28, 0x3d	; 61
    2ebe:	de b7       	in	r29, 0x3e	; 62
    2ec0:	61 97       	sbiw	r28, 0x11	; 17
    2ec2:	0f b6       	in	r0, 0x3f	; 63
    2ec4:	f8 94       	cli
    2ec6:	de bf       	out	0x3e, r29	; 62
    2ec8:	0f be       	out	0x3f, r0	; 63
    2eca:	cd bf       	out	0x3d, r28	; 61
    2ecc:	99 8b       	std	Y+17, r25	; 0x11
    2ece:	88 8b       	std	Y+16, r24	; 0x10
	
		NwkFrameGeneralHeaderLLDN_t *header = &frame->LLgeneral;
    2ed0:	88 89       	ldd	r24, Y+16	; 0x10
    2ed2:	99 89       	ldd	r25, Y+17	; 0x11
    2ed4:	02 96       	adiw	r24, 0x02	; 2
    2ed6:	9a 83       	std	Y+2, r25	; 0x02
    2ed8:	89 83       	std	Y+1, r24	; 0x01
	NWK_DataInd_t ind;

	frame->state = NWK_RX_STATE_FINISH;
    2eda:	88 89       	ldd	r24, Y+16	; 0x10
    2edc:	99 89       	ldd	r25, Y+17	; 0x11
    2ede:	24 e2       	ldi	r18, 0x24	; 36
    2ee0:	fc 01       	movw	r30, r24
    2ee2:	20 83       	st	Z, r18

	if (NULL == nwkIb.endpoint[APP_ACK_ENDPOINT]) {
    2ee4:	80 91 c5 11 	lds	r24, 0x11C5	; 0x8011c5 <nwkIb+0xe>
    2ee8:	90 91 c6 11 	lds	r25, 0x11C6	; 0x8011c6 <nwkIb+0xf>
    2eec:	89 2b       	or	r24, r25
    2eee:	11 f4       	brne	.+4      	; 0x2ef4 <nwkRxIndicateLLACKFrame+0x3c>
	return false;
    2ef0:	80 e0       	ldi	r24, 0x00	; 0
    2ef2:	2e c0       	rjmp	.+92     	; 0x2f50 <nwkRxIndicateLLACKFrame+0x98>
	
	/* 
	 * this informations are not received in a LLDN Command as they are in standart 802.15.4
	 * all data informatino handle must be done by user 
	 */
	ind.srcAddr = 0;
    2ef4:	1c 82       	std	Y+4, r1	; 0x04
    2ef6:	1b 82       	std	Y+3, r1	; 0x03
	ind.dstAddr = 0;
    2ef8:	1e 82       	std	Y+6, r1	; 0x06
    2efa:	1d 82       	std	Y+5, r1	; 0x05
	ind.srcEndpoint = 0;
    2efc:	1f 82       	std	Y+7, r1	; 0x07
	ind.dstEndpoint = 0;
    2efe:	18 86       	std	Y+8, r1	; 0x08

	ind.data =  frame->payload;
    2f00:	88 89       	ldd	r24, Y+16	; 0x10
    2f02:	99 89       	ldd	r25, Y+17	; 0x11
    2f04:	8f 57       	subi	r24, 0x7F	; 127
    2f06:	9f 4f       	sbci	r25, 0xFF	; 255
    2f08:	fc 01       	movw	r30, r24
    2f0a:	80 81       	ld	r24, Z
    2f0c:	91 81       	ldd	r25, Z+1	; 0x01
    2f0e:	9c 87       	std	Y+12, r25	; 0x0c
    2f10:	8b 87       	std	Y+11, r24	; 0x0b
	ind.size = nwkFramePayloadSize(frame);
    2f12:	88 89       	ldd	r24, Y+16	; 0x10
    2f14:	99 89       	ldd	r25, Y+17	; 0x11
    2f16:	0e 94 e0 0f 	call	0x1fc0	; 0x1fc0 <nwkFramePayloadSize>
    2f1a:	8d 87       	std	Y+13, r24	; 0x0d
	ind.lqi = frame->rx.lqi;
    2f1c:	88 89       	ldd	r24, Y+16	; 0x10
    2f1e:	99 89       	ldd	r25, Y+17	; 0x11
    2f20:	8d 57       	subi	r24, 0x7D	; 125
    2f22:	9f 4f       	sbci	r25, 0xFF	; 255
    2f24:	fc 01       	movw	r30, r24
    2f26:	80 81       	ld	r24, Z
    2f28:	8e 87       	std	Y+14, r24	; 0x0e
	ind.rssi = frame->rx.rssi;
    2f2a:	88 89       	ldd	r24, Y+16	; 0x10
    2f2c:	99 89       	ldd	r25, Y+17	; 0x11
    2f2e:	8c 57       	subi	r24, 0x7C	; 124
    2f30:	9f 4f       	sbci	r25, 0xFF	; 255
    2f32:	fc 01       	movw	r30, r24
    2f34:	80 81       	ld	r24, Z
    2f36:	8f 87       	std	Y+15, r24	; 0x0f

	ind.options	= NWK_OPT_LLDN_ACK;
    2f38:	80 e0       	ldi	r24, 0x00	; 0
    2f3a:	90 e4       	ldi	r25, 0x40	; 64
    2f3c:	9a 87       	std	Y+10, r25	; 0x0a
    2f3e:	89 87       	std	Y+9, r24	; 0x09

	return nwkIb.endpoint[APP_ACK_ENDPOINT](&ind);
    2f40:	20 91 c5 11 	lds	r18, 0x11C5	; 0x8011c5 <nwkIb+0xe>
    2f44:	30 91 c6 11 	lds	r19, 0x11C6	; 0x8011c6 <nwkIb+0xf>
    2f48:	ce 01       	movw	r24, r28
    2f4a:	03 96       	adiw	r24, 0x03	; 3
    2f4c:	f9 01       	movw	r30, r18
    2f4e:	09 95       	icall
}
    2f50:	61 96       	adiw	r28, 0x11	; 17
    2f52:	0f b6       	in	r0, 0x3f	; 63
    2f54:	f8 94       	cli
    2f56:	de bf       	out	0x3e, r29	; 62
    2f58:	0f be       	out	0x3f, r0	; 63
    2f5a:	cd bf       	out	0x3d, r28	; 61
    2f5c:	df 91       	pop	r29
    2f5e:	cf 91       	pop	r28
    2f60:	08 95       	ret

00002f62 <nwkRxHandleIndication>:

/*************************************************************************//**
*****************************************************************************/
static void nwkRxHandleIndication(NwkFrame_t *frame)
{
    2f62:	cf 93       	push	r28
    2f64:	df 93       	push	r29
    2f66:	00 d0       	rcall	.+0      	; 0x2f68 <nwkRxHandleIndication+0x6>
    2f68:	1f 92       	push	r1
    2f6a:	cd b7       	in	r28, 0x3d	; 61
    2f6c:	de b7       	in	r29, 0x3e	; 62
    2f6e:	9b 83       	std	Y+3, r25	; 0x03
    2f70:	8a 83       	std	Y+2, r24	; 0x02
	bool ack;

	nwkRxAckControl = 0;
    2f72:	10 92 fa 0e 	sts	0x0EFA, r1	; 0x800efa <nwkRxAckControl>
	ack = nwkRxIndicateDataFrame(frame);
    2f76:	8a 81       	ldd	r24, Y+2	; 0x02
    2f78:	9b 81       	ldd	r25, Y+3	; 0x03
    2f7a:	0e 94 f4 14 	call	0x29e8	; 0x29e8 <nwkRxIndicateDataFrame>
    2f7e:	89 83       	std	Y+1, r24	; 0x01

	if (0 == frame->header.nwkFcf.ackRequest) {
    2f80:	8a 81       	ldd	r24, Y+2	; 0x02
    2f82:	9b 81       	ldd	r25, Y+3	; 0x03
    2f84:	fc 01       	movw	r30, r24
    2f86:	83 85       	ldd	r24, Z+11	; 0x0b
    2f88:	81 70       	andi	r24, 0x01	; 1
    2f8a:	88 23       	and	r24, r24
    2f8c:	09 f4       	brne	.+2      	; 0x2f90 <nwkRxHandleIndication+0x2e>
		ack = false;
    2f8e:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2f90:	8a 81       	ldd	r24, Y+2	; 0x02
    2f92:	9b 81       	ldd	r25, Y+3	; 0x03
    2f94:	fc 01       	movw	r30, r24
    2f96:	87 81       	ldd	r24, Z+7	; 0x07
    2f98:	90 85       	ldd	r25, Z+8	; 0x08
    2f9a:	01 96       	adiw	r24, 0x01	; 1
    2f9c:	a9 f4       	brne	.+42     	; 0x2fc8 <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
    2f9e:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    2fa2:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    2fa6:	8a 81       	ldd	r24, Y+2	; 0x02
    2fa8:	9b 81       	ldd	r25, Y+3	; 0x03
    2faa:	fc 01       	movw	r30, r24
    2fac:	87 85       	ldd	r24, Z+15	; 0x0f
    2fae:	90 89       	ldd	r25, Z+16	; 0x10

	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
    2fb0:	28 17       	cp	r18, r24
    2fb2:	39 07       	cpc	r19, r25
    2fb4:	49 f4       	brne	.+18     	; 0x2fc8 <nwkRxHandleIndication+0x66>
			nwkIb.addr == frame->header.nwkDstAddr &&
			0 == frame->header.nwkFcf.multicast) {
    2fb6:	8a 81       	ldd	r24, Y+2	; 0x02
    2fb8:	9b 81       	ldd	r25, Y+3	; 0x03
    2fba:	fc 01       	movw	r30, r24
    2fbc:	83 85       	ldd	r24, Z+11	; 0x0b
    2fbe:	88 70       	andi	r24, 0x08	; 8
	if (0 == frame->header.nwkFcf.ackRequest) {
		ack = false;
	}

	if (NWK_BROADCAST_ADDR == frame->header.macDstAddr &&
			nwkIb.addr == frame->header.nwkDstAddr &&
    2fc0:	88 23       	and	r24, r24
    2fc2:	11 f4       	brne	.+4      	; 0x2fc8 <nwkRxHandleIndication+0x66>
			0 == frame->header.nwkFcf.multicast) {
		ack = true;
    2fc4:	81 e0       	ldi	r24, 0x01	; 1
    2fc6:	89 83       	std	Y+1, r24	; 0x01
	}

	if (NWK_BROADCAST_PANID == frame->header.macDstPanId) {
    2fc8:	8a 81       	ldd	r24, Y+2	; 0x02
    2fca:	9b 81       	ldd	r25, Y+3	; 0x03
    2fcc:	fc 01       	movw	r30, r24
    2fce:	85 81       	ldd	r24, Z+5	; 0x05
    2fd0:	96 81       	ldd	r25, Z+6	; 0x06
    2fd2:	01 96       	adiw	r24, 0x01	; 1
    2fd4:	09 f4       	brne	.+2      	; 0x2fd8 <nwkRxHandleIndication+0x76>
		ack = false;
    2fd6:	19 82       	std	Y+1, r1	; 0x01
	}

	if (NWK_BROADCAST_ADDR == nwkIb.addr) {
    2fd8:	80 91 b7 11 	lds	r24, 0x11B7	; 0x8011b7 <nwkIb>
    2fdc:	90 91 b8 11 	lds	r25, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    2fe0:	01 96       	adiw	r24, 0x01	; 1
    2fe2:	09 f4       	brne	.+2      	; 0x2fe6 <nwkRxHandleIndication+0x84>
		ack = false;
    2fe4:	19 82       	std	Y+1, r1	; 0x01
	}

	if (ack) {
    2fe6:	89 81       	ldd	r24, Y+1	; 0x01
    2fe8:	88 23       	and	r24, r24
    2fea:	21 f0       	breq	.+8      	; 0x2ff4 <nwkRxHandleIndication+0x92>
		nwkRxSendAck(frame);
    2fec:	8a 81       	ldd	r24, Y+2	; 0x02
    2fee:	9b 81       	ldd	r25, Y+3	; 0x03
    2ff0:	0e 94 ac 11 	call	0x2358	; 0x2358 <nwkRxSendAck>
	}

	frame->state = NWK_RX_STATE_FINISH;
    2ff4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ff6:	9b 81       	ldd	r25, Y+3	; 0x03
    2ff8:	24 e2       	ldi	r18, 0x24	; 36
    2ffa:	fc 01       	movw	r30, r24
    2ffc:	20 83       	st	Z, r18
}
    2ffe:	00 00       	nop
    3000:	0f 90       	pop	r0
    3002:	0f 90       	pop	r0
    3004:	0f 90       	pop	r0
    3006:	df 91       	pop	r29
    3008:	cf 91       	pop	r28
    300a:	08 95       	ret

0000300c <nwkRxTaskHandler>:

/*************************************************************************//**
*  @brief Rx Module task handler
*****************************************************************************/
void nwkRxTaskHandler(void)
{
    300c:	cf 93       	push	r28
    300e:	df 93       	push	r29
    3010:	00 d0       	rcall	.+0      	; 0x3012 <nwkRxTaskHandler+0x6>
    3012:	cd b7       	in	r28, 0x3d	; 61
    3014:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    3016:	1a 82       	std	Y+2, r1	; 0x02
    3018:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    301a:	3f c0       	rjmp	.+126    	; 0x309a <nwkRxTaskHandler+0x8e>
		switch (frame->state) {
    301c:	89 81       	ldd	r24, Y+1	; 0x01
    301e:	9a 81       	ldd	r25, Y+2	; 0x02
    3020:	fc 01       	movw	r30, r24
    3022:	80 81       	ld	r24, Z
    3024:	88 2f       	mov	r24, r24
    3026:	90 e0       	ldi	r25, 0x00	; 0
    3028:	09 2e       	mov	r0, r25
    302a:	00 0c       	add	r0, r0
    302c:	aa 0b       	sbc	r26, r26
    302e:	bb 0b       	sbc	r27, r27
    3030:	40 e2       	ldi	r20, 0x20	; 32
    3032:	50 e0       	ldi	r21, 0x00	; 0
    3034:	29 e0       	ldi	r18, 0x09	; 9
    3036:	30 e0       	ldi	r19, 0x00	; 0
    3038:	84 1b       	sub	r24, r20
    303a:	95 0b       	sbc	r25, r21
    303c:	28 17       	cp	r18, r24
    303e:	39 07       	cpc	r19, r25
    3040:	60 f1       	brcs	.+88     	; 0x309a <nwkRxTaskHandler+0x8e>
    3042:	80 57       	subi	r24, 0x70	; 112
    3044:	9f 4f       	sbci	r25, 0xFF	; 255
    3046:	fc 01       	movw	r30, r24
    3048:	0c 94 bb 49 	jmp	0x9376	; 0x9376 <__tablejump2__>
		case NWK_RX_STATE_RECEIVED:
		{
			nwkRxHandleReceivedFrame(frame);
    304c:	89 81       	ldd	r24, Y+1	; 0x01
    304e:	9a 81       	ldd	r25, Y+2	; 0x02
    3050:	0e 94 87 13 	call	0x270e	; 0x270e <nwkRxHandleReceivedFrame>
		}
		break;
    3054:	22 c0       	rjmp	.+68     	; 0x309a <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_INDICATE:
		{
			nwkRxHandleIndication(frame);
    3056:	89 81       	ldd	r24, Y+1	; 0x01
    3058:	9a 81       	ldd	r25, Y+2	; 0x02
    305a:	0e 94 b1 17 	call	0x2f62	; 0x2f62 <nwkRxHandleIndication>
		}
		break;
    305e:	1d c0       	rjmp	.+58     	; 0x309a <nwkRxTaskHandler+0x8e>
		break;
#endif

		case NWK_RX_STATE_FINISH:
		{
			nwkFrameFree(frame);
    3060:	89 81       	ldd	r24, Y+1	; 0x01
    3062:	9a 81       	ldd	r25, Y+2	; 0x02
    3064:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <nwkFrameFree>
		}
		break;
    3068:	18 c0       	rjmp	.+48     	; 0x309a <nwkRxTaskHandler+0x8e>

		case NWK_RX_STATE_BEACON:
		{
			nwkRxIndicateBeaconFrame(frame);
    306a:	89 81       	ldd	r24, Y+1	; 0x01
    306c:	9a 81       	ldd	r25, Y+2	; 0x02
    306e:	0e 94 fb 15 	call	0x2bf6	; 0x2bf6 <nwkRxIndicateBeaconFrame>
		}
		break;
    3072:	13 c0       	rjmp	.+38     	; 0x309a <nwkRxTaskHandler+0x8e>
		
		
		case NWK_RX_STATE_LLBEACON:
		{
			nwkRxIndicateLLBeaconFrame(frame);
    3074:	89 81       	ldd	r24, Y+1	; 0x01
    3076:	9a 81       	ldd	r25, Y+2	; 0x02
    3078:	0e 94 66 16 	call	0x2ccc	; 0x2ccc <nwkRxIndicateLLBeaconFrame>
		}
		break;
    307c:	0e c0       	rjmp	.+28     	; 0x309a <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLCOMMAND:
		{
			nwkRxIndicateLLCommandFrame(frame);
    307e:	89 81       	ldd	r24, Y+1	; 0x01
    3080:	9a 81       	ldd	r25, Y+2	; 0x02
    3082:	0e 94 b2 16 	call	0x2d64	; 0x2d64 <nwkRxIndicateLLCommandFrame>
		}
		break;
    3086:	09 c0       	rjmp	.+18     	; 0x309a <nwkRxTaskHandler+0x8e>
		
		case NWK_RX_STATE_LLDATA:
		{
			nwkRxIndicateLLDataFrame(frame);
    3088:	89 81       	ldd	r24, Y+1	; 0x01
    308a:	9a 81       	ldd	r25, Y+2	; 0x02
    308c:	0e 94 07 17 	call	0x2e0e	; 0x2e0e <nwkRxIndicateLLDataFrame>
		}
		
		case NWK_RX_STATE_LLACKFRAME:
		{
			nwkRxIndicateLLACKFrame(frame);
    3090:	89 81       	ldd	r24, Y+1	; 0x01
    3092:	9a 81       	ldd	r25, Y+2	; 0x02
    3094:	0e 94 5c 17 	call	0x2eb8	; 0x2eb8 <nwkRxIndicateLLACKFrame>
		}
		break;
    3098:	00 00       	nop
*****************************************************************************/
void nwkRxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    309a:	89 81       	ldd	r24, Y+1	; 0x01
    309c:	9a 81       	ldd	r25, Y+2	; 0x02
    309e:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <nwkFrameNext>
    30a2:	9a 83       	std	Y+2, r25	; 0x02
    30a4:	89 83       	std	Y+1, r24	; 0x01
    30a6:	89 81       	ldd	r24, Y+1	; 0x01
    30a8:	9a 81       	ldd	r25, Y+2	; 0x02
    30aa:	89 2b       	or	r24, r25
    30ac:	09 f0       	breq	.+2      	; 0x30b0 <nwkRxTaskHandler+0xa4>
    30ae:	b6 cf       	rjmp	.-148    	; 0x301c <nwkRxTaskHandler+0x10>
		}
		break;
		
		}
	}
}
    30b0:	00 00       	nop
    30b2:	0f 90       	pop	r0
    30b4:	0f 90       	pop	r0
    30b6:	df 91       	pop	r29
    30b8:	cf 91       	pop	r28
    30ba:	08 95       	ret

000030bc <nwkTxInit>:

/*************************************************************************//**
*  @brief Initializes the Tx module
*****************************************************************************/
void nwkTxInit(void)
{
    30bc:	cf 93       	push	r28
    30be:	df 93       	push	r29
    30c0:	cd b7       	in	r28, 0x3d	; 61
    30c2:	de b7       	in	r29, 0x3e	; 62
	nwkTxPhyActiveFrame = NULL;
    30c4:	10 92 09 0f 	sts	0x0F09, r1	; 0x800f09 <nwkTxPhyActiveFrame+0x1>
    30c8:	10 92 08 0f 	sts	0x0F08, r1	; 0x800f08 <nwkTxPhyActiveFrame>

	nwkTxAckWaitTimer.interval = NWK_TX_ACK_WAIT_TIMER_INTERVAL;
    30cc:	82 e3       	ldi	r24, 0x32	; 50
    30ce:	90 e0       	ldi	r25, 0x00	; 0
    30d0:	a0 e0       	ldi	r26, 0x00	; 0
    30d2:	b0 e0       	ldi	r27, 0x00	; 0
    30d4:	80 93 10 0f 	sts	0x0F10, r24	; 0x800f10 <nwkTxAckWaitTimer+0x6>
    30d8:	90 93 11 0f 	sts	0x0F11, r25	; 0x800f11 <nwkTxAckWaitTimer+0x7>
    30dc:	a0 93 12 0f 	sts	0x0F12, r26	; 0x800f12 <nwkTxAckWaitTimer+0x8>
    30e0:	b0 93 13 0f 	sts	0x0F13, r27	; 0x800f13 <nwkTxAckWaitTimer+0x9>
	nwkTxAckWaitTimer.mode = SYS_TIMER_INTERVAL_MODE;
    30e4:	10 92 14 0f 	sts	0x0F14, r1	; 0x800f14 <nwkTxAckWaitTimer+0xa>
	nwkTxAckWaitTimer.handler = nwkTxAckWaitTimerHandler;
    30e8:	89 e1       	ldi	r24, 0x19	; 25
    30ea:	9b e1       	ldi	r25, 0x1B	; 27
    30ec:	90 93 16 0f 	sts	0x0F16, r25	; 0x800f16 <nwkTxAckWaitTimer+0xc>
    30f0:	80 93 15 0f 	sts	0x0F15, r24	; 0x800f15 <nwkTxAckWaitTimer+0xb>

	nwkTxDelayTimer.interval = NWK_TX_DELAY_TIMER_INTERVAL;
    30f4:	8a e0       	ldi	r24, 0x0A	; 10
    30f6:	90 e0       	ldi	r25, 0x00	; 0
    30f8:	a0 e0       	ldi	r26, 0x00	; 0
    30fa:	b0 e0       	ldi	r27, 0x00	; 0
    30fc:	80 93 1d 0f 	sts	0x0F1D, r24	; 0x800f1d <nwkTxDelayTimer+0x6>
    3100:	90 93 1e 0f 	sts	0x0F1E, r25	; 0x800f1e <nwkTxDelayTimer+0x7>
    3104:	a0 93 1f 0f 	sts	0x0F1F, r26	; 0x800f1f <nwkTxDelayTimer+0x8>
    3108:	b0 93 20 0f 	sts	0x0F20, r27	; 0x800f20 <nwkTxDelayTimer+0x9>
	nwkTxDelayTimer.mode = SYS_TIMER_INTERVAL_MODE;
    310c:	10 92 21 0f 	sts	0x0F21, r1	; 0x800f21 <nwkTxDelayTimer+0xa>
	nwkTxDelayTimer.handler = nwkTxDelayTimerHandler;
    3110:	83 e8       	ldi	r24, 0x83	; 131
    3112:	9b e1       	ldi	r25, 0x1B	; 27
    3114:	90 93 23 0f 	sts	0x0F23, r25	; 0x800f23 <nwkTxDelayTimer+0xc>
    3118:	80 93 22 0f 	sts	0x0F22, r24	; 0x800f22 <nwkTxDelayTimer+0xb>
}
    311c:	00 00       	nop
    311e:	df 91       	pop	r29
    3120:	cf 91       	pop	r28
    3122:	08 95       	ret

00003124 <nwkTxBeaconFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrame(NwkFrame_t *frame)
{
    3124:	cf 93       	push	r28
    3126:	df 93       	push	r29
    3128:	00 d0       	rcall	.+0      	; 0x312a <nwkTxBeaconFrame+0x6>
    312a:	00 d0       	rcall	.+0      	; 0x312c <nwkTxBeaconFrame+0x8>
    312c:	cd b7       	in	r28, 0x3d	; 61
    312e:	de b7       	in	r29, 0x3e	; 62
    3130:	9c 83       	std	Y+4, r25	; 0x04
    3132:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeader_t *beacon = &frame->beacon;
    3134:	8b 81       	ldd	r24, Y+3	; 0x03
    3136:	9c 81       	ldd	r25, Y+4	; 0x04
    3138:	02 96       	adiw	r24, 0x02	; 2
    313a:	9a 83       	std	Y+2, r25	; 0x02
    313c:	89 83       	std	Y+1, r24	; 0x01

	frame->state = NWK_TX_STATE_SEND;
    313e:	8b 81       	ldd	r24, Y+3	; 0x03
    3140:	9c 81       	ldd	r25, Y+4	; 0x04
    3142:	23 e1       	ldi	r18, 0x13	; 19
    3144:	fc 01       	movw	r30, r24
    3146:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    3148:	8b 81       	ldd	r24, Y+3	; 0x03
    314a:	9c 81       	ldd	r25, Y+4	; 0x04
    314c:	8d 57       	subi	r24, 0x7D	; 125
    314e:	9f 4f       	sbci	r25, 0xFF	; 255
    3150:	fc 01       	movw	r30, r24
    3152:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    3154:	8b 81       	ldd	r24, Y+3	; 0x03
    3156:	9c 81       	ldd	r25, Y+4	; 0x04
    3158:	8c 57       	subi	r24, 0x7C	; 124
    315a:	9f 4f       	sbci	r25, 0xFF	; 255
    315c:	fc 01       	movw	r30, r24
    315e:	11 82       	std	Z+1, r1	; 0x01
    3160:	10 82       	st	Z, r1

	beacon->macFcf = 0x8000;
    3162:	89 81       	ldd	r24, Y+1	; 0x01
    3164:	9a 81       	ldd	r25, Y+2	; 0x02
    3166:	20 e0       	ldi	r18, 0x00	; 0
    3168:	30 e8       	ldi	r19, 0x80	; 128
    316a:	fc 01       	movw	r30, r24
    316c:	31 83       	std	Z+1, r19	; 0x01
    316e:	20 83       	st	Z, r18
	beacon->macSeq = ++nwkIb.macSeqNum;
    3170:	80 91 bc 11 	lds	r24, 0x11BC	; 0x8011bc <nwkIb+0x5>
    3174:	8f 5f       	subi	r24, 0xFF	; 255
    3176:	80 93 bc 11 	sts	0x11BC, r24	; 0x8011bc <nwkIb+0x5>
    317a:	20 91 bc 11 	lds	r18, 0x11BC	; 0x8011bc <nwkIb+0x5>
    317e:	89 81       	ldd	r24, Y+1	; 0x01
    3180:	9a 81       	ldd	r25, Y+2	; 0x02
    3182:	fc 01       	movw	r30, r24
    3184:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSrcPanId = nwkIb.panId;
    3186:	20 91 b9 11 	lds	r18, 0x11B9	; 0x8011b9 <nwkIb+0x2>
    318a:	30 91 ba 11 	lds	r19, 0x11BA	; 0x8011ba <nwkIb+0x3>
    318e:	89 81       	ldd	r24, Y+1	; 0x01
    3190:	9a 81       	ldd	r25, Y+2	; 0x02
    3192:	fc 01       	movw	r30, r24
    3194:	34 83       	std	Z+4, r19	; 0x04
    3196:	23 83       	std	Z+3, r18	; 0x03
	beacon->macSrcAddr = nwkIb.addr;
    3198:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    319c:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    31a0:	89 81       	ldd	r24, Y+1	; 0x01
    31a2:	9a 81       	ldd	r25, Y+2	; 0x02
    31a4:	fc 01       	movw	r30, r24
    31a6:	36 83       	std	Z+6, r19	; 0x06
    31a8:	25 83       	std	Z+5, r18	; 0x05
}
    31aa:	00 00       	nop
    31ac:	0f 90       	pop	r0
    31ae:	0f 90       	pop	r0
    31b0:	0f 90       	pop	r0
    31b2:	0f 90       	pop	r0
    31b4:	df 91       	pop	r29
    31b6:	cf 91       	pop	r28
    31b8:	08 95       	ret

000031ba <nwkTxBeaconFrameLLDN>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxBeaconFrameLLDN(NwkFrame_t *frame)
{
    31ba:	cf 93       	push	r28
    31bc:	df 93       	push	r29
    31be:	00 d0       	rcall	.+0      	; 0x31c0 <nwkTxBeaconFrameLLDN+0x6>
    31c0:	00 d0       	rcall	.+0      	; 0x31c2 <nwkTxBeaconFrameLLDN+0x8>
    31c2:	cd b7       	in	r28, 0x3d	; 61
    31c4:	de b7       	in	r29, 0x3e	; 62
    31c6:	9c 83       	std	Y+4, r25	; 0x04
    31c8:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameBeaconHeaderLLDN_t *beacon = &frame->LLbeacon;
    31ca:	8b 81       	ldd	r24, Y+3	; 0x03
    31cc:	9c 81       	ldd	r25, Y+4	; 0x04
    31ce:	02 96       	adiw	r24, 0x02	; 2
    31d0:	9a 83       	std	Y+2, r25	; 0x02
    31d2:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    31d4:	8b 81       	ldd	r24, Y+3	; 0x03
    31d6:	9c 81       	ldd	r25, Y+4	; 0x04
    31d8:	23 e1       	ldi	r18, 0x13	; 19
    31da:	fc 01       	movw	r30, r24
    31dc:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    31de:	8b 81       	ldd	r24, Y+3	; 0x03
    31e0:	9c 81       	ldd	r25, Y+4	; 0x04
    31e2:	8d 57       	subi	r24, 0x7D	; 125
    31e4:	9f 4f       	sbci	r25, 0xFF	; 255
    31e6:	fc 01       	movw	r30, r24
    31e8:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    31ea:	8b 81       	ldd	r24, Y+3	; 0x03
    31ec:	9c 81       	ldd	r25, Y+4	; 0x04
    31ee:	8c 57       	subi	r24, 0x7C	; 124
    31f0:	9f 4f       	sbci	r25, 0xFF	; 255
    31f2:	fc 01       	movw	r30, r24
    31f4:	11 82       	std	Z+1, r1	; 0x01
    31f6:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType				= 0b100; 	// LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b00; // Subtype = LL-Beacon
	beacon->macFcf = 0x0c;
    31f8:	89 81       	ldd	r24, Y+1	; 0x01
    31fa:	9a 81       	ldd	r25, Y+2	; 0x02
    31fc:	2c e0       	ldi	r18, 0x0C	; 12
    31fe:	fc 01       	movw	r30, r24
    3200:	20 83       	st	Z, r18
	beacon->macSeqNumber = ++nwkIb.macSeqNum;
    3202:	80 91 bc 11 	lds	r24, 0x11BC	; 0x8011bc <nwkIb+0x5>
    3206:	8f 5f       	subi	r24, 0xFF	; 255
    3208:	80 93 bc 11 	sts	0x11BC, r24	; 0x8011bc <nwkIb+0x5>
    320c:	20 91 bc 11 	lds	r18, 0x11BC	; 0x8011bc <nwkIb+0x5>
    3210:	89 81       	ldd	r24, Y+1	; 0x01
    3212:	9a 81       	ldd	r25, Y+2	; 0x02
    3214:	fc 01       	movw	r30, r24
    3216:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	beacon->macSecHeader.secLevel	= 0b000;
    3218:	89 81       	ldd	r24, Y+1	; 0x01
    321a:	9a 81       	ldd	r25, Y+2	; 0x02
    321c:	fc 01       	movw	r30, r24
    321e:	22 81       	ldd	r18, Z+2	; 0x02
    3220:	28 7f       	andi	r18, 0xF8	; 248
    3222:	fc 01       	movw	r30, r24
    3224:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.KeyId		= 0b00;
    3226:	89 81       	ldd	r24, Y+1	; 0x01
    3228:	9a 81       	ldd	r25, Y+2	; 0x02
    322a:	fc 01       	movw	r30, r24
    322c:	22 81       	ldd	r18, Z+2	; 0x02
    322e:	27 7e       	andi	r18, 0xE7	; 231
    3230:	fc 01       	movw	r30, r24
    3232:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSup	= 0b0;
    3234:	89 81       	ldd	r24, Y+1	; 0x01
    3236:	9a 81       	ldd	r25, Y+2	; 0x02
    3238:	fc 01       	movw	r30, r24
    323a:	22 81       	ldd	r18, Z+2	; 0x02
    323c:	2f 7d       	andi	r18, 0xDF	; 223
    323e:	fc 01       	movw	r30, r24
    3240:	22 83       	std	Z+2, r18	; 0x02
	beacon->macSecHeader.countSize= 0b0;
    3242:	89 81       	ldd	r24, Y+1	; 0x01
    3244:	9a 81       	ldd	r25, Y+2	; 0x02
    3246:	fc 01       	movw	r30, r24
    3248:	22 81       	ldd	r18, Z+2	; 0x02
    324a:	2f 7b       	andi	r18, 0xBF	; 191
    324c:	fc 01       	movw	r30, r24
    324e:	22 83       	std	Z+2, r18	; 0x02
}
    3250:	00 00       	nop
    3252:	0f 90       	pop	r0
    3254:	0f 90       	pop	r0
    3256:	0f 90       	pop	r0
    3258:	0f 90       	pop	r0
    325a:	df 91       	pop	r29
    325c:	cf 91       	pop	r28
    325e:	08 95       	ret

00003260 <nwkTxMacCommandFrameLLDN>:

void nwkTxMacCommandFrameLLDN(NwkFrame_t *frame, uint16_t subtype)
{
    3260:	cf 93       	push	r28
    3262:	df 93       	push	r29
    3264:	00 d0       	rcall	.+0      	; 0x3266 <nwkTxMacCommandFrameLLDN+0x6>
    3266:	00 d0       	rcall	.+0      	; 0x3268 <nwkTxMacCommandFrameLLDN+0x8>
    3268:	00 d0       	rcall	.+0      	; 0x326a <nwkTxMacCommandFrameLLDN+0xa>
    326a:	cd b7       	in	r28, 0x3d	; 61
    326c:	de b7       	in	r29, 0x3e	; 62
    326e:	9c 83       	std	Y+4, r25	; 0x04
    3270:	8b 83       	std	Y+3, r24	; 0x03
    3272:	7e 83       	std	Y+6, r23	; 0x06
    3274:	6d 83       	std	Y+5, r22	; 0x05
	NwkFrameGeneralHeaderLLDN_t *mac_command = &frame->LLgeneral;
    3276:	8b 81       	ldd	r24, Y+3	; 0x03
    3278:	9c 81       	ldd	r25, Y+4	; 0x04
    327a:	02 96       	adiw	r24, 0x02	; 2
    327c:	9a 83       	std	Y+2, r25	; 0x02
    327e:	89 83       	std	Y+1, r24	; 0x01
	frame->state = NWK_TX_STATE_SEND;
    3280:	8b 81       	ldd	r24, Y+3	; 0x03
    3282:	9c 81       	ldd	r25, Y+4	; 0x04
    3284:	23 e1       	ldi	r18, 0x13	; 19
    3286:	fc 01       	movw	r30, r24
    3288:	20 83       	st	Z, r18
	frame->tx.status = NWK_SUCCESS_STATUS;
    328a:	8b 81       	ldd	r24, Y+3	; 0x03
    328c:	9c 81       	ldd	r25, Y+4	; 0x04
    328e:	8d 57       	subi	r24, 0x7D	; 125
    3290:	9f 4f       	sbci	r25, 0xFF	; 255
    3292:	fc 01       	movw	r30, r24
    3294:	10 82       	st	Z, r1
	frame->tx.timeout = 0;
    3296:	8b 81       	ldd	r24, Y+3	; 0x03
    3298:	9c 81       	ldd	r25, Y+4	; 0x04
    329a:	8c 57       	subi	r24, 0x7C	; 124
    329c:	9f 4f       	sbci	r25, 0xFF	; 255
    329e:	fc 01       	movw	r30, r24
    32a0:	11 82       	std	Z+1, r1	; 0x01
    32a2:	10 82       	st	Z, r1
	// beacon->macFcf.FrameType					= 0b100; // LLDN type
	// beacon->macFcf.SecurityEnabled 	= 0b1;	// 1 to enable security header and sequence number
	// beacon->macFcf.FrameVersion			= 0b0;	// zero to indicate compatible with IEEE Std 802.15.4.
	// beacon->macFcf.ackRequest				= 0b0;	// zero to indicade no ACK
	// beacon->macFcf.SubFrameType			= 0b11; // Subtype = LL-MAC command
	if (subtype & NWK_OPT_MAC_COMMAND) 		mac_command->macFcf = 0xcc; //LL-MAC Command
    32a4:	8d 81       	ldd	r24, Y+5	; 0x05
    32a6:	9e 81       	ldd	r25, Y+6	; 0x06
    32a8:	99 23       	and	r25, r25
    32aa:	34 f4       	brge	.+12     	; 0x32b8 <nwkTxMacCommandFrameLLDN+0x58>
    32ac:	89 81       	ldd	r24, Y+1	; 0x01
    32ae:	9a 81       	ldd	r25, Y+2	; 0x02
    32b0:	2c ec       	ldi	r18, 0xCC	; 204
    32b2:	fc 01       	movw	r30, r24
    32b4:	20 83       	st	Z, r18
    32b6:	17 c0       	rjmp	.+46     	; 0x32e6 <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_DATA)	mac_command->macFcf = 0x4c; //LL-Data
    32b8:	8d 81       	ldd	r24, Y+5	; 0x05
    32ba:	9e 81       	ldd	r25, Y+6	; 0x06
    32bc:	88 27       	eor	r24, r24
    32be:	90 72       	andi	r25, 0x20	; 32
    32c0:	89 2b       	or	r24, r25
    32c2:	31 f0       	breq	.+12     	; 0x32d0 <nwkTxMacCommandFrameLLDN+0x70>
    32c4:	89 81       	ldd	r24, Y+1	; 0x01
    32c6:	9a 81       	ldd	r25, Y+2	; 0x02
    32c8:	2c e4       	ldi	r18, 0x4C	; 76
    32ca:	fc 01       	movw	r30, r24
    32cc:	20 83       	st	Z, r18
    32ce:	0b c0       	rjmp	.+22     	; 0x32e6 <nwkTxMacCommandFrameLLDN+0x86>
	else if (subtype & NWK_OPT_LLDN_ACK) 	mac_command->macFcf = 0x8c;	//LL-Acknowledgment
    32d0:	8d 81       	ldd	r24, Y+5	; 0x05
    32d2:	9e 81       	ldd	r25, Y+6	; 0x06
    32d4:	88 27       	eor	r24, r24
    32d6:	90 74       	andi	r25, 0x40	; 64
    32d8:	89 2b       	or	r24, r25
    32da:	29 f0       	breq	.+10     	; 0x32e6 <nwkTxMacCommandFrameLLDN+0x86>
    32dc:	89 81       	ldd	r24, Y+1	; 0x01
    32de:	9a 81       	ldd	r25, Y+2	; 0x02
    32e0:	2c e8       	ldi	r18, 0x8C	; 140
    32e2:	fc 01       	movw	r30, r24
    32e4:	20 83       	st	Z, r18
	mac_command->macSeqNumber = ++nwkIb.macSeqNum;
    32e6:	80 91 bc 11 	lds	r24, 0x11BC	; 0x8011bc <nwkIb+0x5>
    32ea:	8f 5f       	subi	r24, 0xFF	; 255
    32ec:	80 93 bc 11 	sts	0x11BC, r24	; 0x8011bc <nwkIb+0x5>
    32f0:	20 91 bc 11 	lds	r18, 0x11BC	; 0x8011bc <nwkIb+0x5>
    32f4:	89 81       	ldd	r24, Y+1	; 0x01
    32f6:	9a 81       	ldd	r25, Y+2	; 0x02
    32f8:	fc 01       	movw	r30, r24
    32fa:	21 83       	std	Z+1, r18	; 0x01

	// Auxiliarty Security is not fully implemented, it is only enabled so Sequence Number is present in frame
	mac_command->macSecHeader.secLevel	= 0b000;
    32fc:	89 81       	ldd	r24, Y+1	; 0x01
    32fe:	9a 81       	ldd	r25, Y+2	; 0x02
    3300:	fc 01       	movw	r30, r24
    3302:	22 81       	ldd	r18, Z+2	; 0x02
    3304:	28 7f       	andi	r18, 0xF8	; 248
    3306:	fc 01       	movw	r30, r24
    3308:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.KeyId		= 0b00;
    330a:	89 81       	ldd	r24, Y+1	; 0x01
    330c:	9a 81       	ldd	r25, Y+2	; 0x02
    330e:	fc 01       	movw	r30, r24
    3310:	22 81       	ldd	r18, Z+2	; 0x02
    3312:	27 7e       	andi	r18, 0xE7	; 231
    3314:	fc 01       	movw	r30, r24
    3316:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSup	= 0b0;
    3318:	89 81       	ldd	r24, Y+1	; 0x01
    331a:	9a 81       	ldd	r25, Y+2	; 0x02
    331c:	fc 01       	movw	r30, r24
    331e:	22 81       	ldd	r18, Z+2	; 0x02
    3320:	2f 7d       	andi	r18, 0xDF	; 223
    3322:	fc 01       	movw	r30, r24
    3324:	22 83       	std	Z+2, r18	; 0x02
	mac_command->macSecHeader.countSize= 0b0;
    3326:	89 81       	ldd	r24, Y+1	; 0x01
    3328:	9a 81       	ldd	r25, Y+2	; 0x02
    332a:	fc 01       	movw	r30, r24
    332c:	22 81       	ldd	r18, Z+2	; 0x02
    332e:	2f 7b       	andi	r18, 0xBF	; 191
    3330:	fc 01       	movw	r30, r24
    3332:	22 83       	std	Z+2, r18	; 0x02
}
    3334:	00 00       	nop
    3336:	26 96       	adiw	r28, 0x06	; 6
    3338:	0f b6       	in	r0, 0x3f	; 63
    333a:	f8 94       	cli
    333c:	de bf       	out	0x3e, r29	; 62
    333e:	0f be       	out	0x3f, r0	; 63
    3340:	cd bf       	out	0x3d, r28	; 61
    3342:	df 91       	pop	r29
    3344:	cf 91       	pop	r28
    3346:	08 95       	ret

00003348 <nwkTxFrame>:


/*************************************************************************//**
*****************************************************************************/
void nwkTxFrame(NwkFrame_t *frame)
{
    3348:	cf 93       	push	r28
    334a:	df 93       	push	r29
    334c:	00 d0       	rcall	.+0      	; 0x334e <nwkTxFrame+0x6>
    334e:	00 d0       	rcall	.+0      	; 0x3350 <nwkTxFrame+0x8>
    3350:	cd b7       	in	r28, 0x3d	; 61
    3352:	de b7       	in	r29, 0x3e	; 62
    3354:	9c 83       	std	Y+4, r25	; 0x04
    3356:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrameHeader_t *header = &frame->header;
    3358:	8b 81       	ldd	r24, Y+3	; 0x03
    335a:	9c 81       	ldd	r25, Y+4	; 0x04
    335c:	02 96       	adiw	r24, 0x02	; 2
    335e:	9a 83       	std	Y+2, r25	; 0x02
    3360:	89 83       	std	Y+1, r24	; 0x01

	if (frame->tx.control & NWK_TX_CONTROL_ROUTING) {
    3362:	8b 81       	ldd	r24, Y+3	; 0x03
    3364:	9c 81       	ldd	r25, Y+4	; 0x04
    3366:	8a 57       	subi	r24, 0x7A	; 122
    3368:	9f 4f       	sbci	r25, 0xFF	; 255
    336a:	fc 01       	movw	r30, r24
    336c:	80 81       	ld	r24, Z
    336e:	88 2f       	mov	r24, r24
    3370:	90 e0       	ldi	r25, 0x00	; 0
    3372:	82 70       	andi	r24, 0x02	; 2
    3374:	99 27       	eor	r25, r25
    3376:	89 2b       	or	r24, r25
    3378:	31 f0       	breq	.+12     	; 0x3386 <nwkTxFrame+0x3e>
		frame->state = NWK_TX_STATE_DELAY;
    337a:	8b 81       	ldd	r24, Y+3	; 0x03
    337c:	9c 81       	ldd	r25, Y+4	; 0x04
    337e:	22 e1       	ldi	r18, 0x12	; 18
    3380:	fc 01       	movw	r30, r24
    3382:	20 83       	st	Z, r18
    3384:	05 c0       	rjmp	.+10     	; 0x3390 <nwkTxFrame+0x48>
#ifdef NWK_ENABLE_SECURITY
		if (header->nwkFcf.security) {
			frame->state = NWK_TX_STATE_ENCRYPT;
		} else
#endif
		frame->state = NWK_TX_STATE_DELAY;
    3386:	8b 81       	ldd	r24, Y+3	; 0x03
    3388:	9c 81       	ldd	r25, Y+4	; 0x04
    338a:	22 e1       	ldi	r18, 0x12	; 18
    338c:	fc 01       	movw	r30, r24
    338e:	20 83       	st	Z, r18
	}

	frame->tx.status = NWK_SUCCESS_STATUS;
    3390:	8b 81       	ldd	r24, Y+3	; 0x03
    3392:	9c 81       	ldd	r25, Y+4	; 0x04
    3394:	8d 57       	subi	r24, 0x7D	; 125
    3396:	9f 4f       	sbci	r25, 0xFF	; 255
    3398:	fc 01       	movw	r30, r24
    339a:	10 82       	st	Z, r1

	if (frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID) {
    339c:	8b 81       	ldd	r24, Y+3	; 0x03
    339e:	9c 81       	ldd	r25, Y+4	; 0x04
    33a0:	8a 57       	subi	r24, 0x7A	; 122
    33a2:	9f 4f       	sbci	r25, 0xFF	; 255
    33a4:	fc 01       	movw	r30, r24
    33a6:	80 81       	ld	r24, Z
    33a8:	88 2f       	mov	r24, r24
    33aa:	90 e0       	ldi	r25, 0x00	; 0
    33ac:	81 70       	andi	r24, 0x01	; 1
    33ae:	99 27       	eor	r25, r25
    33b0:	89 2b       	or	r24, r25
    33b2:	41 f0       	breq	.+16     	; 0x33c4 <nwkTxFrame+0x7c>
		header->macDstPanId = NWK_BROADCAST_PANID;
    33b4:	89 81       	ldd	r24, Y+1	; 0x01
    33b6:	9a 81       	ldd	r25, Y+2	; 0x02
    33b8:	2f ef       	ldi	r18, 0xFF	; 255
    33ba:	3f ef       	ldi	r19, 0xFF	; 255
    33bc:	fc 01       	movw	r30, r24
    33be:	34 83       	std	Z+4, r19	; 0x04
    33c0:	23 83       	std	Z+3, r18	; 0x03
    33c2:	09 c0       	rjmp	.+18     	; 0x33d6 <nwkTxFrame+0x8e>
		} else {
		header->macDstPanId = nwkIb.panId;
    33c4:	20 91 b9 11 	lds	r18, 0x11B9	; 0x8011b9 <nwkIb+0x2>
    33c8:	30 91 ba 11 	lds	r19, 0x11BA	; 0x8011ba <nwkIb+0x3>
    33cc:	89 81       	ldd	r24, Y+1	; 0x01
    33ce:	9a 81       	ldd	r25, Y+2	; 0x02
    33d0:	fc 01       	movw	r30, r24
    33d2:	34 83       	std	Z+4, r19	; 0x04
    33d4:	23 83       	std	Z+3, r18	; 0x03
	(frame->tx.control & NWK_TX_CONTROL_BROADCAST_PAN_ID)) {
		nwkRoutePrepareTx(frame);
	} else
#endif

	header->macDstAddr = header->nwkDstAddr;
    33d6:	89 81       	ldd	r24, Y+1	; 0x01
    33d8:	9a 81       	ldd	r25, Y+2	; 0x02
    33da:	fc 01       	movw	r30, r24
    33dc:	25 85       	ldd	r18, Z+13	; 0x0d
    33de:	36 85       	ldd	r19, Z+14	; 0x0e
    33e0:	89 81       	ldd	r24, Y+1	; 0x01
    33e2:	9a 81       	ldd	r25, Y+2	; 0x02
    33e4:	fc 01       	movw	r30, r24
    33e6:	36 83       	std	Z+6, r19	; 0x06
    33e8:	25 83       	std	Z+5, r18	; 0x05
	header->macSrcAddr = nwkIb.addr;
    33ea:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    33ee:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    33f2:	89 81       	ldd	r24, Y+1	; 0x01
    33f4:	9a 81       	ldd	r25, Y+2	; 0x02
    33f6:	fc 01       	movw	r30, r24
    33f8:	30 87       	std	Z+8, r19	; 0x08
    33fa:	27 83       	std	Z+7, r18	; 0x07
	header->macSeq = ++nwkIb.macSeqNum;
    33fc:	80 91 bc 11 	lds	r24, 0x11BC	; 0x8011bc <nwkIb+0x5>
    3400:	8f 5f       	subi	r24, 0xFF	; 255
    3402:	80 93 bc 11 	sts	0x11BC, r24	; 0x8011bc <nwkIb+0x5>
    3406:	20 91 bc 11 	lds	r18, 0x11BC	; 0x8011bc <nwkIb+0x5>
    340a:	89 81       	ldd	r24, Y+1	; 0x01
    340c:	9a 81       	ldd	r25, Y+2	; 0x02
    340e:	fc 01       	movw	r30, r24
    3410:	22 83       	std	Z+2, r18	; 0x02

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
    3412:	89 81       	ldd	r24, Y+1	; 0x01
    3414:	9a 81       	ldd	r25, Y+2	; 0x02
    3416:	fc 01       	movw	r30, r24
    3418:	85 81       	ldd	r24, Z+5	; 0x05
    341a:	96 81       	ldd	r25, Z+6	; 0x06
    341c:	01 96       	adiw	r24, 0x01	; 1
    341e:	a9 f4       	brne	.+42     	; 0x344a <nwkTxFrame+0x102>
		header->macFcf = 0x8841;
    3420:	89 81       	ldd	r24, Y+1	; 0x01
    3422:	9a 81       	ldd	r25, Y+2	; 0x02
    3424:	21 e4       	ldi	r18, 0x41	; 65
    3426:	38 e8       	ldi	r19, 0x88	; 136
    3428:	fc 01       	movw	r30, r24
    342a:	31 83       	std	Z+1, r19	; 0x01
    342c:	20 83       	st	Z, r18
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    342e:	0e 94 1e 4a 	call	0x943c	; 0x943c <rand>
    3432:	87 70       	andi	r24, 0x07	; 7
    3434:	99 27       	eor	r25, r25
    3436:	01 96       	adiw	r24, 0x01	; 1
    3438:	9c 01       	movw	r18, r24
    343a:	8b 81       	ldd	r24, Y+3	; 0x03
    343c:	9c 81       	ldd	r25, Y+4	; 0x04
    343e:	8c 57       	subi	r24, 0x7C	; 124
    3440:	9f 4f       	sbci	r25, 0xFF	; 255
    3442:	fc 01       	movw	r30, r24
    3444:	31 83       	std	Z+1, r19	; 0x01
    3446:	20 83       	st	Z, r18
		} else {
		header->macFcf = 0x8841;
		frame->tx.timeout = 0;
	}
}
    3448:	0e c0       	rjmp	.+28     	; 0x3466 <nwkTxFrame+0x11e>

	if (NWK_BROADCAST_ADDR == header->macDstAddr) {
		header->macFcf = 0x8841;
		frame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
		} else {
		header->macFcf = 0x8841;
    344a:	89 81       	ldd	r24, Y+1	; 0x01
    344c:	9a 81       	ldd	r25, Y+2	; 0x02
    344e:	21 e4       	ldi	r18, 0x41	; 65
    3450:	38 e8       	ldi	r19, 0x88	; 136
    3452:	fc 01       	movw	r30, r24
    3454:	31 83       	std	Z+1, r19	; 0x01
    3456:	20 83       	st	Z, r18
		frame->tx.timeout = 0;
    3458:	8b 81       	ldd	r24, Y+3	; 0x03
    345a:	9c 81       	ldd	r25, Y+4	; 0x04
    345c:	8c 57       	subi	r24, 0x7C	; 124
    345e:	9f 4f       	sbci	r25, 0xFF	; 255
    3460:	fc 01       	movw	r30, r24
    3462:	11 82       	std	Z+1, r1	; 0x01
    3464:	10 82       	st	Z, r1
	}
}
    3466:	00 00       	nop
    3468:	0f 90       	pop	r0
    346a:	0f 90       	pop	r0
    346c:	0f 90       	pop	r0
    346e:	0f 90       	pop	r0
    3470:	df 91       	pop	r29
    3472:	cf 91       	pop	r28
    3474:	08 95       	ret

00003476 <nwkTxBroadcastFrame>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
    3476:	cf 93       	push	r28
    3478:	df 93       	push	r29
    347a:	00 d0       	rcall	.+0      	; 0x347c <nwkTxBroadcastFrame+0x6>
    347c:	00 d0       	rcall	.+0      	; 0x347e <nwkTxBroadcastFrame+0x8>
    347e:	cd b7       	in	r28, 0x3d	; 61
    3480:	de b7       	in	r29, 0x3e	; 62
    3482:	9c 83       	std	Y+4, r25	; 0x04
    3484:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
    3486:	0e 94 bf 0d 	call	0x1b7e	; 0x1b7e <nwkFrameAlloc>
    348a:	9a 83       	std	Y+2, r25	; 0x02
    348c:	89 83       	std	Y+1, r24	; 0x01
    348e:	89 81       	ldd	r24, Y+1	; 0x01
    3490:	9a 81       	ldd	r25, Y+2	; 0x02
    3492:	89 2b       	or	r24, r25
    3494:	09 f4       	brne	.+2      	; 0x3498 <nwkTxBroadcastFrame+0x22>
    3496:	76 c0       	rjmp	.+236    	; 0x3584 <nwkTxBroadcastFrame+0x10e>
		return;
	}

	newFrame->payload += sizeof(NwkFrameHeader_t);
    3498:	89 81       	ldd	r24, Y+1	; 0x01
    349a:	9a 81       	ldd	r25, Y+2	; 0x02
    349c:	8f 57       	subi	r24, 0x7F	; 127
    349e:	9f 4f       	sbci	r25, 0xFF	; 255
    34a0:	fc 01       	movw	r30, r24
    34a2:	80 81       	ld	r24, Z
    34a4:	91 81       	ldd	r25, Z+1	; 0x01
    34a6:	9c 01       	movw	r18, r24
    34a8:	20 5f       	subi	r18, 0xF0	; 240
    34aa:	3f 4f       	sbci	r19, 0xFF	; 255
    34ac:	89 81       	ldd	r24, Y+1	; 0x01
    34ae:	9a 81       	ldd	r25, Y+2	; 0x02
    34b0:	8f 57       	subi	r24, 0x7F	; 127
    34b2:	9f 4f       	sbci	r25, 0xFF	; 255
    34b4:	fc 01       	movw	r30, r24
    34b6:	31 83       	std	Z+1, r19	; 0x01
    34b8:	20 83       	st	Z, r18

	newFrame->state = NWK_TX_STATE_DELAY;
    34ba:	89 81       	ldd	r24, Y+1	; 0x01
    34bc:	9a 81       	ldd	r25, Y+2	; 0x02
    34be:	22 e1       	ldi	r18, 0x12	; 18
    34c0:	fc 01       	movw	r30, r24
    34c2:	20 83       	st	Z, r18
	newFrame->size = frame->size;
    34c4:	8b 81       	ldd	r24, Y+3	; 0x03
    34c6:	9c 81       	ldd	r25, Y+4	; 0x04
    34c8:	fc 01       	movw	r30, r24
    34ca:	21 81       	ldd	r18, Z+1	; 0x01
    34cc:	89 81       	ldd	r24, Y+1	; 0x01
    34ce:	9a 81       	ldd	r25, Y+2	; 0x02
    34d0:	fc 01       	movw	r30, r24
    34d2:	21 83       	std	Z+1, r18	; 0x01
	newFrame->tx.status = NWK_SUCCESS_STATUS;
    34d4:	89 81       	ldd	r24, Y+1	; 0x01
    34d6:	9a 81       	ldd	r25, Y+2	; 0x02
    34d8:	8d 57       	subi	r24, 0x7D	; 125
    34da:	9f 4f       	sbci	r25, 0xFF	; 255
    34dc:	fc 01       	movw	r30, r24
    34de:	10 82       	st	Z, r1
	newFrame->tx.timeout = (rand() & NWK_TX_DELAY_JITTER_MASK) + 1;
    34e0:	0e 94 1e 4a 	call	0x943c	; 0x943c <rand>
    34e4:	87 70       	andi	r24, 0x07	; 7
    34e6:	99 27       	eor	r25, r25
    34e8:	01 96       	adiw	r24, 0x01	; 1
    34ea:	9c 01       	movw	r18, r24
    34ec:	89 81       	ldd	r24, Y+1	; 0x01
    34ee:	9a 81       	ldd	r25, Y+2	; 0x02
    34f0:	8c 57       	subi	r24, 0x7C	; 124
    34f2:	9f 4f       	sbci	r25, 0xFF	; 255
    34f4:	fc 01       	movw	r30, r24
    34f6:	31 83       	std	Z+1, r19	; 0x01
    34f8:	20 83       	st	Z, r18
	newFrame->tx.confirm = NULL;
    34fa:	89 81       	ldd	r24, Y+1	; 0x01
    34fc:	9a 81       	ldd	r25, Y+2	; 0x02
    34fe:	89 57       	subi	r24, 0x79	; 121
    3500:	9f 4f       	sbci	r25, 0xFF	; 255
    3502:	fc 01       	movw	r30, r24
    3504:	11 82       	std	Z+1, r1	; 0x01
    3506:	10 82       	st	Z, r1
	memcpy(newFrame->data, frame->data, frame->size);
    3508:	8b 81       	ldd	r24, Y+3	; 0x03
    350a:	9c 81       	ldd	r25, Y+4	; 0x04
    350c:	fc 01       	movw	r30, r24
    350e:	81 81       	ldd	r24, Z+1	; 0x01
    3510:	48 2f       	mov	r20, r24
    3512:	50 e0       	ldi	r21, 0x00	; 0
    3514:	8b 81       	ldd	r24, Y+3	; 0x03
    3516:	9c 81       	ldd	r25, Y+4	; 0x04
    3518:	9c 01       	movw	r18, r24
    351a:	2e 5f       	subi	r18, 0xFE	; 254
    351c:	3f 4f       	sbci	r19, 0xFF	; 255
    351e:	89 81       	ldd	r24, Y+1	; 0x01
    3520:	9a 81       	ldd	r25, Y+2	; 0x02
    3522:	02 96       	adiw	r24, 0x02	; 2
    3524:	b9 01       	movw	r22, r18
    3526:	0e 94 10 4b 	call	0x9620	; 0x9620 <memcpy>

	newFrame->header.macFcf = 0x8841;
    352a:	89 81       	ldd	r24, Y+1	; 0x01
    352c:	9a 81       	ldd	r25, Y+2	; 0x02
    352e:	21 e4       	ldi	r18, 0x41	; 65
    3530:	38 e8       	ldi	r19, 0x88	; 136
    3532:	fc 01       	movw	r30, r24
    3534:	33 83       	std	Z+3, r19	; 0x03
    3536:	22 83       	std	Z+2, r18	; 0x02
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
    3538:	89 81       	ldd	r24, Y+1	; 0x01
    353a:	9a 81       	ldd	r25, Y+2	; 0x02
    353c:	2f ef       	ldi	r18, 0xFF	; 255
    353e:	3f ef       	ldi	r19, 0xFF	; 255
    3540:	fc 01       	movw	r30, r24
    3542:	30 87       	std	Z+8, r19	; 0x08
    3544:	27 83       	std	Z+7, r18	; 0x07
	newFrame->header.macDstPanId = frame->header.macDstPanId;
    3546:	8b 81       	ldd	r24, Y+3	; 0x03
    3548:	9c 81       	ldd	r25, Y+4	; 0x04
    354a:	fc 01       	movw	r30, r24
    354c:	25 81       	ldd	r18, Z+5	; 0x05
    354e:	36 81       	ldd	r19, Z+6	; 0x06
    3550:	89 81       	ldd	r24, Y+1	; 0x01
    3552:	9a 81       	ldd	r25, Y+2	; 0x02
    3554:	fc 01       	movw	r30, r24
    3556:	36 83       	std	Z+6, r19	; 0x06
    3558:	25 83       	std	Z+5, r18	; 0x05
	newFrame->header.macSrcAddr = nwkIb.addr;
    355a:	20 91 b7 11 	lds	r18, 0x11B7	; 0x8011b7 <nwkIb>
    355e:	30 91 b8 11 	lds	r19, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    3562:	89 81       	ldd	r24, Y+1	; 0x01
    3564:	9a 81       	ldd	r25, Y+2	; 0x02
    3566:	fc 01       	movw	r30, r24
    3568:	32 87       	std	Z+10, r19	; 0x0a
    356a:	21 87       	std	Z+9, r18	; 0x09
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
    356c:	80 91 bc 11 	lds	r24, 0x11BC	; 0x8011bc <nwkIb+0x5>
    3570:	8f 5f       	subi	r24, 0xFF	; 255
    3572:	80 93 bc 11 	sts	0x11BC, r24	; 0x8011bc <nwkIb+0x5>
    3576:	20 91 bc 11 	lds	r18, 0x11BC	; 0x8011bc <nwkIb+0x5>
    357a:	89 81       	ldd	r24, Y+1	; 0x01
    357c:	9a 81       	ldd	r25, Y+2	; 0x02
    357e:	fc 01       	movw	r30, r24
    3580:	24 83       	std	Z+4, r18	; 0x04
    3582:	01 c0       	rjmp	.+2      	; 0x3586 <nwkTxBroadcastFrame+0x110>
void nwkTxBroadcastFrame(NwkFrame_t *frame)
{
	NwkFrame_t *newFrame;

	if (NULL == (newFrame = nwkFrameAlloc())) {
		return;
    3584:	00 00       	nop
	newFrame->header.macFcf = 0x8841;
	newFrame->header.macDstAddr = NWK_BROADCAST_ADDR;
	newFrame->header.macDstPanId = frame->header.macDstPanId;
	newFrame->header.macSrcAddr = nwkIb.addr;
	newFrame->header.macSeq = ++nwkIb.macSeqNum;
}
    3586:	0f 90       	pop	r0
    3588:	0f 90       	pop	r0
    358a:	0f 90       	pop	r0
    358c:	0f 90       	pop	r0
    358e:	df 91       	pop	r29
    3590:	cf 91       	pop	r28
    3592:	08 95       	ret

00003594 <nwkTxAckReceived>:

/*************************************************************************//**
*****************************************************************************/
bool nwkTxAckReceived(NWK_DataInd_t *ind)
{
    3594:	cf 93       	push	r28
    3596:	df 93       	push	r29
    3598:	00 d0       	rcall	.+0      	; 0x359a <nwkTxAckReceived+0x6>
    359a:	00 d0       	rcall	.+0      	; 0x359c <nwkTxAckReceived+0x8>
    359c:	00 d0       	rcall	.+0      	; 0x359e <nwkTxAckReceived+0xa>
    359e:	cd b7       	in	r28, 0x3d	; 61
    35a0:	de b7       	in	r29, 0x3e	; 62
    35a2:	9e 83       	std	Y+6, r25	; 0x06
    35a4:	8d 83       	std	Y+5, r24	; 0x05
	NwkCommandAck_t *command = (NwkCommandAck_t *)ind->data;
    35a6:	8d 81       	ldd	r24, Y+5	; 0x05
    35a8:	9e 81       	ldd	r25, Y+6	; 0x06
    35aa:	fc 01       	movw	r30, r24
    35ac:	80 85       	ldd	r24, Z+8	; 0x08
    35ae:	91 85       	ldd	r25, Z+9	; 0x09
    35b0:	9c 83       	std	Y+4, r25	; 0x04
    35b2:	8b 83       	std	Y+3, r24	; 0x03
	NwkFrame_t *frame = NULL;
    35b4:	1a 82       	std	Y+2, r1	; 0x02
    35b6:	19 82       	std	Y+1, r1	; 0x01

	if (sizeof(NwkCommandAck_t) != ind->size) {
    35b8:	8d 81       	ldd	r24, Y+5	; 0x05
    35ba:	9e 81       	ldd	r25, Y+6	; 0x06
    35bc:	fc 01       	movw	r30, r24
    35be:	82 85       	ldd	r24, Z+10	; 0x0a
    35c0:	83 30       	cpi	r24, 0x03	; 3
    35c2:	19 f1       	breq	.+70     	; 0x360a <nwkTxAckReceived+0x76>
		return false;
    35c4:	80 e0       	ldi	r24, 0x00	; 0
    35c6:	2c c0       	rjmp	.+88     	; 0x3620 <nwkTxAckReceived+0x8c>
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    35c8:	89 81       	ldd	r24, Y+1	; 0x01
    35ca:	9a 81       	ldd	r25, Y+2	; 0x02
    35cc:	fc 01       	movw	r30, r24
    35ce:	80 81       	ld	r24, Z
    35d0:	86 31       	cpi	r24, 0x16	; 22
    35d2:	d9 f4       	brne	.+54     	; 0x360a <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
    35d4:	89 81       	ldd	r24, Y+1	; 0x01
    35d6:	9a 81       	ldd	r25, Y+2	; 0x02
    35d8:	fc 01       	movw	r30, r24
    35da:	24 85       	ldd	r18, Z+12	; 0x0c
    35dc:	8b 81       	ldd	r24, Y+3	; 0x03
    35de:	9c 81       	ldd	r25, Y+4	; 0x04
    35e0:	fc 01       	movw	r30, r24
    35e2:	81 81       	ldd	r24, Z+1	; 0x01
	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
		if (NWK_TX_STATE_WAIT_ACK == frame->state &&
    35e4:	28 17       	cp	r18, r24
    35e6:	89 f4       	brne	.+34     	; 0x360a <nwkTxAckReceived+0x76>
				frame->header.nwkSeq == command->seq) {
			frame->state = NWK_TX_STATE_CONFIRM;
    35e8:	89 81       	ldd	r24, Y+1	; 0x01
    35ea:	9a 81       	ldd	r25, Y+2	; 0x02
    35ec:	27 e1       	ldi	r18, 0x17	; 23
    35ee:	fc 01       	movw	r30, r24
    35f0:	20 83       	st	Z, r18
			frame->tx.control = command->control;
    35f2:	8b 81       	ldd	r24, Y+3	; 0x03
    35f4:	9c 81       	ldd	r25, Y+4	; 0x04
    35f6:	fc 01       	movw	r30, r24
    35f8:	22 81       	ldd	r18, Z+2	; 0x02
    35fa:	89 81       	ldd	r24, Y+1	; 0x01
    35fc:	9a 81       	ldd	r25, Y+2	; 0x02
    35fe:	8a 57       	subi	r24, 0x7A	; 122
    3600:	9f 4f       	sbci	r25, 0xFF	; 255
    3602:	fc 01       	movw	r30, r24
    3604:	20 83       	st	Z, r18
			return true;
    3606:	81 e0       	ldi	r24, 0x01	; 1
    3608:	0b c0       	rjmp	.+22     	; 0x3620 <nwkTxAckReceived+0x8c>

	if (sizeof(NwkCommandAck_t) != ind->size) {
		return false;
	}

	while (NULL != (frame = nwkFrameNext(frame))) {
    360a:	89 81       	ldd	r24, Y+1	; 0x01
    360c:	9a 81       	ldd	r25, Y+2	; 0x02
    360e:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <nwkFrameNext>
    3612:	9a 83       	std	Y+2, r25	; 0x02
    3614:	89 83       	std	Y+1, r24	; 0x01
    3616:	89 81       	ldd	r24, Y+1	; 0x01
    3618:	9a 81       	ldd	r25, Y+2	; 0x02
    361a:	89 2b       	or	r24, r25
    361c:	a9 f6       	brne	.-86     	; 0x35c8 <nwkTxAckReceived+0x34>
			frame->tx.control = command->control;
			return true;
		}
	}

	return false;
    361e:	80 e0       	ldi	r24, 0x00	; 0
}
    3620:	26 96       	adiw	r28, 0x06	; 6
    3622:	0f b6       	in	r0, 0x3f	; 63
    3624:	f8 94       	cli
    3626:	de bf       	out	0x3e, r29	; 62
    3628:	0f be       	out	0x3f, r0	; 63
    362a:	cd bf       	out	0x3d, r28	; 61
    362c:	df 91       	pop	r29
    362e:	cf 91       	pop	r28
    3630:	08 95       	ret

00003632 <nwkTxAckWaitTimerHandler>:

/*************************************************************************//**
*****************************************************************************/
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
    3632:	cf 93       	push	r28
    3634:	df 93       	push	r29
    3636:	00 d0       	rcall	.+0      	; 0x3638 <nwkTxAckWaitTimerHandler+0x6>
    3638:	00 d0       	rcall	.+0      	; 0x363a <nwkTxAckWaitTimerHandler+0x8>
    363a:	1f 92       	push	r1
    363c:	cd b7       	in	r28, 0x3d	; 61
    363e:	de b7       	in	r29, 0x3e	; 62
    3640:	9d 83       	std	Y+5, r25	; 0x05
    3642:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    3644:	1a 82       	std	Y+2, r1	; 0x02
    3646:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    3648:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    364a:	27 c0       	rjmp	.+78     	; 0x369a <nwkTxAckWaitTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_ACK == frame->state) {
    364c:	89 81       	ldd	r24, Y+1	; 0x01
    364e:	9a 81       	ldd	r25, Y+2	; 0x02
    3650:	fc 01       	movw	r30, r24
    3652:	80 81       	ld	r24, Z
    3654:	86 31       	cpi	r24, 0x16	; 22
    3656:	09 f5       	brne	.+66     	; 0x369a <nwkTxAckWaitTimerHandler+0x68>
			restart = true;
    3658:	81 e0       	ldi	r24, 0x01	; 1
    365a:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    365c:	89 81       	ldd	r24, Y+1	; 0x01
    365e:	9a 81       	ldd	r25, Y+2	; 0x02
    3660:	8c 57       	subi	r24, 0x7C	; 124
    3662:	9f 4f       	sbci	r25, 0xFF	; 255
    3664:	fc 01       	movw	r30, r24
    3666:	80 81       	ld	r24, Z
    3668:	91 81       	ldd	r25, Z+1	; 0x01
    366a:	9c 01       	movw	r18, r24
    366c:	21 50       	subi	r18, 0x01	; 1
    366e:	31 09       	sbc	r19, r1
    3670:	89 81       	ldd	r24, Y+1	; 0x01
    3672:	9a 81       	ldd	r25, Y+2	; 0x02
    3674:	8c 57       	subi	r24, 0x7C	; 124
    3676:	9f 4f       	sbci	r25, 0xFF	; 255
    3678:	fc 01       	movw	r30, r24
    367a:	31 83       	std	Z+1, r19	; 0x01
    367c:	20 83       	st	Z, r18
    367e:	89 81       	ldd	r24, Y+1	; 0x01
    3680:	9a 81       	ldd	r25, Y+2	; 0x02
    3682:	8c 57       	subi	r24, 0x7C	; 124
    3684:	9f 4f       	sbci	r25, 0xFF	; 255
    3686:	fc 01       	movw	r30, r24
    3688:	80 81       	ld	r24, Z
    368a:	91 81       	ldd	r25, Z+1	; 0x01
    368c:	89 2b       	or	r24, r25
    368e:	29 f4       	brne	.+10     	; 0x369a <nwkTxAckWaitTimerHandler+0x68>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
    3690:	89 81       	ldd	r24, Y+1	; 0x01
    3692:	9a 81       	ldd	r25, Y+2	; 0x02
    3694:	60 e1       	ldi	r22, 0x10	; 16
    3696:	0e 94 67 1b 	call	0x36ce	; 0x36ce <nwkTxConfirm>
static void nwkTxAckWaitTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    369a:	89 81       	ldd	r24, Y+1	; 0x01
    369c:	9a 81       	ldd	r25, Y+2	; 0x02
    369e:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <nwkFrameNext>
    36a2:	9a 83       	std	Y+2, r25	; 0x02
    36a4:	89 83       	std	Y+1, r24	; 0x01
    36a6:	89 81       	ldd	r24, Y+1	; 0x01
    36a8:	9a 81       	ldd	r25, Y+2	; 0x02
    36aa:	89 2b       	or	r24, r25
    36ac:	79 f6       	brne	.-98     	; 0x364c <nwkTxAckWaitTimerHandler+0x1a>
				nwkTxConfirm(frame, NWK_NO_ACK_STATUS);
			}
		}
	}

	if (restart) {
    36ae:	8b 81       	ldd	r24, Y+3	; 0x03
    36b0:	88 23       	and	r24, r24
    36b2:	21 f0       	breq	.+8      	; 0x36bc <nwkTxAckWaitTimerHandler+0x8a>
		SYS_TimerStart(timer);
    36b4:	8c 81       	ldd	r24, Y+4	; 0x04
    36b6:	9d 81       	ldd	r25, Y+5	; 0x05
    36b8:	0e 94 a4 21 	call	0x4348	; 0x4348 <SYS_TimerStart>
	}
}
    36bc:	00 00       	nop
    36be:	0f 90       	pop	r0
    36c0:	0f 90       	pop	r0
    36c2:	0f 90       	pop	r0
    36c4:	0f 90       	pop	r0
    36c6:	0f 90       	pop	r0
    36c8:	df 91       	pop	r29
    36ca:	cf 91       	pop	r28
    36cc:	08 95       	ret

000036ce <nwkTxConfirm>:

/*************************************************************************//**
*****************************************************************************/
void nwkTxConfirm(NwkFrame_t *frame, uint8_t status)
{
    36ce:	cf 93       	push	r28
    36d0:	df 93       	push	r29
    36d2:	00 d0       	rcall	.+0      	; 0x36d4 <nwkTxConfirm+0x6>
    36d4:	1f 92       	push	r1
    36d6:	cd b7       	in	r28, 0x3d	; 61
    36d8:	de b7       	in	r29, 0x3e	; 62
    36da:	9a 83       	std	Y+2, r25	; 0x02
    36dc:	89 83       	std	Y+1, r24	; 0x01
    36de:	6b 83       	std	Y+3, r22	; 0x03
	frame->state = NWK_TX_STATE_CONFIRM;
    36e0:	89 81       	ldd	r24, Y+1	; 0x01
    36e2:	9a 81       	ldd	r25, Y+2	; 0x02
    36e4:	27 e1       	ldi	r18, 0x17	; 23
    36e6:	fc 01       	movw	r30, r24
    36e8:	20 83       	st	Z, r18
	frame->tx.status = status;
    36ea:	89 81       	ldd	r24, Y+1	; 0x01
    36ec:	9a 81       	ldd	r25, Y+2	; 0x02
    36ee:	8d 57       	subi	r24, 0x7D	; 125
    36f0:	9f 4f       	sbci	r25, 0xFF	; 255
    36f2:	2b 81       	ldd	r18, Y+3	; 0x03
    36f4:	fc 01       	movw	r30, r24
    36f6:	20 83       	st	Z, r18
}
    36f8:	00 00       	nop
    36fa:	0f 90       	pop	r0
    36fc:	0f 90       	pop	r0
    36fe:	0f 90       	pop	r0
    3700:	df 91       	pop	r29
    3702:	cf 91       	pop	r28
    3704:	08 95       	ret

00003706 <nwkTxDelayTimerHandler>:
#endif

/*************************************************************************//**
*****************************************************************************/
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
    3706:	cf 93       	push	r28
    3708:	df 93       	push	r29
    370a:	00 d0       	rcall	.+0      	; 0x370c <nwkTxDelayTimerHandler+0x6>
    370c:	00 d0       	rcall	.+0      	; 0x370e <nwkTxDelayTimerHandler+0x8>
    370e:	1f 92       	push	r1
    3710:	cd b7       	in	r28, 0x3d	; 61
    3712:	de b7       	in	r29, 0x3e	; 62
    3714:	9d 83       	std	Y+5, r25	; 0x05
    3716:	8c 83       	std	Y+4, r24	; 0x04
	NwkFrame_t *frame = NULL;
    3718:	1a 82       	std	Y+2, r1	; 0x02
    371a:	19 82       	std	Y+1, r1	; 0x01
	bool restart = false;
    371c:	1b 82       	std	Y+3, r1	; 0x03

	while (NULL != (frame = nwkFrameNext(frame))) {
    371e:	27 c0       	rjmp	.+78     	; 0x376e <nwkTxDelayTimerHandler+0x68>
		if (NWK_TX_STATE_WAIT_DELAY == frame->state) {
    3720:	89 81       	ldd	r24, Y+1	; 0x01
    3722:	9a 81       	ldd	r25, Y+2	; 0x02
    3724:	fc 01       	movw	r30, r24
    3726:	80 81       	ld	r24, Z
    3728:	81 31       	cpi	r24, 0x11	; 17
    372a:	09 f5       	brne	.+66     	; 0x376e <nwkTxDelayTimerHandler+0x68>
			restart = true;
    372c:	81 e0       	ldi	r24, 0x01	; 1
    372e:	8b 83       	std	Y+3, r24	; 0x03

			if (0 == --frame->tx.timeout) {
    3730:	89 81       	ldd	r24, Y+1	; 0x01
    3732:	9a 81       	ldd	r25, Y+2	; 0x02
    3734:	8c 57       	subi	r24, 0x7C	; 124
    3736:	9f 4f       	sbci	r25, 0xFF	; 255
    3738:	fc 01       	movw	r30, r24
    373a:	80 81       	ld	r24, Z
    373c:	91 81       	ldd	r25, Z+1	; 0x01
    373e:	9c 01       	movw	r18, r24
    3740:	21 50       	subi	r18, 0x01	; 1
    3742:	31 09       	sbc	r19, r1
    3744:	89 81       	ldd	r24, Y+1	; 0x01
    3746:	9a 81       	ldd	r25, Y+2	; 0x02
    3748:	8c 57       	subi	r24, 0x7C	; 124
    374a:	9f 4f       	sbci	r25, 0xFF	; 255
    374c:	fc 01       	movw	r30, r24
    374e:	31 83       	std	Z+1, r19	; 0x01
    3750:	20 83       	st	Z, r18
    3752:	89 81       	ldd	r24, Y+1	; 0x01
    3754:	9a 81       	ldd	r25, Y+2	; 0x02
    3756:	8c 57       	subi	r24, 0x7C	; 124
    3758:	9f 4f       	sbci	r25, 0xFF	; 255
    375a:	fc 01       	movw	r30, r24
    375c:	80 81       	ld	r24, Z
    375e:	91 81       	ldd	r25, Z+1	; 0x01
    3760:	89 2b       	or	r24, r25
    3762:	29 f4       	brne	.+10     	; 0x376e <nwkTxDelayTimerHandler+0x68>
				frame->state = NWK_TX_STATE_SEND;
    3764:	89 81       	ldd	r24, Y+1	; 0x01
    3766:	9a 81       	ldd	r25, Y+2	; 0x02
    3768:	23 e1       	ldi	r18, 0x13	; 19
    376a:	fc 01       	movw	r30, r24
    376c:	20 83       	st	Z, r18
static void nwkTxDelayTimerHandler(SYS_Timer_t *timer)
{
	NwkFrame_t *frame = NULL;
	bool restart = false;

	while (NULL != (frame = nwkFrameNext(frame))) {
    376e:	89 81       	ldd	r24, Y+1	; 0x01
    3770:	9a 81       	ldd	r25, Y+2	; 0x02
    3772:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <nwkFrameNext>
    3776:	9a 83       	std	Y+2, r25	; 0x02
    3778:	89 83       	std	Y+1, r24	; 0x01
    377a:	89 81       	ldd	r24, Y+1	; 0x01
    377c:	9a 81       	ldd	r25, Y+2	; 0x02
    377e:	89 2b       	or	r24, r25
    3780:	79 f6       	brne	.-98     	; 0x3720 <nwkTxDelayTimerHandler+0x1a>
				frame->state = NWK_TX_STATE_SEND;
			}
		}
	}

	if (restart) {
    3782:	8b 81       	ldd	r24, Y+3	; 0x03
    3784:	88 23       	and	r24, r24
    3786:	21 f0       	breq	.+8      	; 0x3790 <nwkTxDelayTimerHandler+0x8a>
		SYS_TimerStart(timer);
    3788:	8c 81       	ldd	r24, Y+4	; 0x04
    378a:	9d 81       	ldd	r25, Y+5	; 0x05
    378c:	0e 94 a4 21 	call	0x4348	; 0x4348 <SYS_TimerStart>
	}
}
    3790:	00 00       	nop
    3792:	0f 90       	pop	r0
    3794:	0f 90       	pop	r0
    3796:	0f 90       	pop	r0
    3798:	0f 90       	pop	r0
    379a:	0f 90       	pop	r0
    379c:	df 91       	pop	r29
    379e:	cf 91       	pop	r28
    37a0:	08 95       	ret

000037a2 <nwkTxConvertPhyStatus>:

/*************************************************************************//**
*****************************************************************************/
static uint8_t nwkTxConvertPhyStatus(uint8_t status)
{
    37a2:	cf 93       	push	r28
    37a4:	df 93       	push	r29
    37a6:	1f 92       	push	r1
    37a8:	cd b7       	in	r28, 0x3d	; 61
    37aa:	de b7       	in	r29, 0x3e	; 62
    37ac:	89 83       	std	Y+1, r24	; 0x01
	switch (status) {
    37ae:	89 81       	ldd	r24, Y+1	; 0x01
    37b0:	88 2f       	mov	r24, r24
    37b2:	90 e0       	ldi	r25, 0x00	; 0
    37b4:	81 30       	cpi	r24, 0x01	; 1
    37b6:	91 05       	cpc	r25, r1
    37b8:	39 f0       	breq	.+14     	; 0x37c8 <nwkTxConvertPhyStatus+0x26>
    37ba:	82 30       	cpi	r24, 0x02	; 2
    37bc:	91 05       	cpc	r25, r1
    37be:	31 f0       	breq	.+12     	; 0x37cc <nwkTxConvertPhyStatus+0x2a>
    37c0:	89 2b       	or	r24, r25
    37c2:	31 f4       	brne	.+12     	; 0x37d0 <nwkTxConvertPhyStatus+0x2e>
	case PHY_STATUS_SUCCESS:
		return NWK_SUCCESS_STATUS;
    37c4:	80 e0       	ldi	r24, 0x00	; 0
    37c6:	05 c0       	rjmp	.+10     	; 0x37d2 <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_CHANNEL_ACCESS_FAILURE:
		return NWK_PHY_CHANNEL_ACCESS_FAILURE_STATUS;
    37c8:	80 e2       	ldi	r24, 0x20	; 32
    37ca:	03 c0       	rjmp	.+6      	; 0x37d2 <nwkTxConvertPhyStatus+0x30>

	case PHY_STATUS_NO_ACK:
		return NWK_PHY_NO_ACK_STATUS;
    37cc:	81 e2       	ldi	r24, 0x21	; 33
    37ce:	01 c0       	rjmp	.+2      	; 0x37d2 <nwkTxConvertPhyStatus+0x30>

	default:
		return NWK_ERROR_STATUS;
    37d0:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    37d2:	0f 90       	pop	r0
    37d4:	df 91       	pop	r29
    37d6:	cf 91       	pop	r28
    37d8:	08 95       	ret

000037da <PHY_DataConf>:

/*************************************************************************//**
*****************************************************************************/
void PHY_DataConf(uint8_t status)
{
    37da:	0f 93       	push	r16
    37dc:	1f 93       	push	r17
    37de:	cf 93       	push	r28
    37e0:	df 93       	push	r29
    37e2:	1f 92       	push	r1
    37e4:	cd b7       	in	r28, 0x3d	; 61
    37e6:	de b7       	in	r29, 0x3e	; 62
    37e8:	89 83       	std	Y+1, r24	; 0x01
	nwkTxPhyActiveFrame->tx.status = nwkTxConvertPhyStatus(status);
    37ea:	00 91 08 0f 	lds	r16, 0x0F08	; 0x800f08 <nwkTxPhyActiveFrame>
    37ee:	10 91 09 0f 	lds	r17, 0x0F09	; 0x800f09 <nwkTxPhyActiveFrame+0x1>
    37f2:	89 81       	ldd	r24, Y+1	; 0x01
    37f4:	0e 94 d1 1b 	call	0x37a2	; 0x37a2 <nwkTxConvertPhyStatus>
    37f8:	28 2f       	mov	r18, r24
    37fa:	c8 01       	movw	r24, r16
    37fc:	8d 57       	subi	r24, 0x7D	; 125
    37fe:	9f 4f       	sbci	r25, 0xFF	; 255
    3800:	fc 01       	movw	r30, r24
    3802:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame->state = NWK_TX_STATE_SENT;
    3804:	80 91 08 0f 	lds	r24, 0x0F08	; 0x800f08 <nwkTxPhyActiveFrame>
    3808:	90 91 09 0f 	lds	r25, 0x0F09	; 0x800f09 <nwkTxPhyActiveFrame+0x1>
    380c:	25 e1       	ldi	r18, 0x15	; 21
    380e:	fc 01       	movw	r30, r24
    3810:	20 83       	st	Z, r18
	nwkTxPhyActiveFrame = NULL;
    3812:	10 92 09 0f 	sts	0x0F09, r1	; 0x800f09 <nwkTxPhyActiveFrame+0x1>
    3816:	10 92 08 0f 	sts	0x0F08, r1	; 0x800f08 <nwkTxPhyActiveFrame>
	nwkIb.lock--;
    381a:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    381e:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    3822:	01 97       	sbiw	r24, 0x01	; 1
    3824:	90 93 de 11 	sts	0x11DE, r25	; 0x8011de <nwkIb+0x27>
    3828:	80 93 dd 11 	sts	0x11DD, r24	; 0x8011dd <nwkIb+0x26>
}
    382c:	00 00       	nop
    382e:	0f 90       	pop	r0
    3830:	df 91       	pop	r29
    3832:	cf 91       	pop	r28
    3834:	1f 91       	pop	r17
    3836:	0f 91       	pop	r16
    3838:	08 95       	ret

0000383a <nwkTxTaskHandler>:

/*************************************************************************//**
*  @brief Tx Module task handler
*****************************************************************************/
void nwkTxTaskHandler(void)
{
    383a:	cf 93       	push	r28
    383c:	df 93       	push	r29
    383e:	00 d0       	rcall	.+0      	; 0x3840 <nwkTxTaskHandler+0x6>
    3840:	cd b7       	in	r28, 0x3d	; 61
    3842:	de b7       	in	r29, 0x3e	; 62
	NwkFrame_t *frame = NULL;
    3844:	1a 82       	std	Y+2, r1	; 0x02
    3846:	19 82       	std	Y+1, r1	; 0x01

	while (NULL != (frame = nwkFrameNext(frame))) {
    3848:	b3 c0       	rjmp	.+358    	; 0x39b0 <nwkTxTaskHandler+0x176>
		switch (frame->state) {
    384a:	89 81       	ldd	r24, Y+1	; 0x01
    384c:	9a 81       	ldd	r25, Y+2	; 0x02
    384e:	fc 01       	movw	r30, r24
    3850:	80 81       	ld	r24, Z
    3852:	88 2f       	mov	r24, r24
    3854:	90 e0       	ldi	r25, 0x00	; 0
    3856:	84 31       	cpi	r24, 0x14	; 20
    3858:	91 05       	cpc	r25, r1
    385a:	09 f4       	brne	.+2      	; 0x385e <nwkTxTaskHandler+0x24>
    385c:	a9 c0       	rjmp	.+338    	; 0x39b0 <nwkTxTaskHandler+0x176>
    385e:	85 31       	cpi	r24, 0x15	; 21
    3860:	91 05       	cpc	r25, r1
    3862:	34 f4       	brge	.+12     	; 0x3870 <nwkTxTaskHandler+0x36>
    3864:	82 31       	cpi	r24, 0x12	; 18
    3866:	91 05       	cpc	r25, r1
    3868:	79 f0       	breq	.+30     	; 0x3888 <nwkTxTaskHandler+0x4e>
    386a:	43 97       	sbiw	r24, 0x13	; 19
    386c:	31 f1       	breq	.+76     	; 0x38ba <nwkTxTaskHandler+0x80>
    386e:	9f c0       	rjmp	.+318    	; 0x39ae <nwkTxTaskHandler+0x174>
    3870:	86 31       	cpi	r24, 0x16	; 22
    3872:	91 05       	cpc	r25, r1
    3874:	09 f4       	brne	.+2      	; 0x3878 <nwkTxTaskHandler+0x3e>
    3876:	9c c0       	rjmp	.+312    	; 0x39b0 <nwkTxTaskHandler+0x176>
    3878:	86 31       	cpi	r24, 0x16	; 22
    387a:	91 05       	cpc	r25, r1
    387c:	0c f4       	brge	.+2      	; 0x3880 <nwkTxTaskHandler+0x46>
    387e:	43 c0       	rjmp	.+134    	; 0x3906 <nwkTxTaskHandler+0xcc>
    3880:	47 97       	sbiw	r24, 0x17	; 23
    3882:	09 f4       	brne	.+2      	; 0x3886 <nwkTxTaskHandler+0x4c>
    3884:	7a c0       	rjmp	.+244    	; 0x397a <nwkTxTaskHandler+0x140>
    3886:	93 c0       	rjmp	.+294    	; 0x39ae <nwkTxTaskHandler+0x174>
		break;
#endif

		case NWK_TX_STATE_DELAY:
		{
			if (frame->tx.timeout > 0) {
    3888:	89 81       	ldd	r24, Y+1	; 0x01
    388a:	9a 81       	ldd	r25, Y+2	; 0x02
    388c:	8c 57       	subi	r24, 0x7C	; 124
    388e:	9f 4f       	sbci	r25, 0xFF	; 255
    3890:	fc 01       	movw	r30, r24
    3892:	80 81       	ld	r24, Z
    3894:	91 81       	ldd	r25, Z+1	; 0x01
    3896:	89 2b       	or	r24, r25
    3898:	51 f0       	breq	.+20     	; 0x38ae <nwkTxTaskHandler+0x74>
				frame->state = NWK_TX_STATE_WAIT_DELAY;
    389a:	89 81       	ldd	r24, Y+1	; 0x01
    389c:	9a 81       	ldd	r25, Y+2	; 0x02
    389e:	21 e1       	ldi	r18, 0x11	; 17
    38a0:	fc 01       	movw	r30, r24
    38a2:	20 83       	st	Z, r18
				SYS_TimerStart(&nwkTxDelayTimer);
    38a4:	87 e1       	ldi	r24, 0x17	; 23
    38a6:	9f e0       	ldi	r25, 0x0F	; 15
    38a8:	0e 94 a4 21 	call	0x4348	; 0x4348 <SYS_TimerStart>
    38ac:	81 c0       	rjmp	.+258    	; 0x39b0 <nwkTxTaskHandler+0x176>
			} else {
				frame->state = NWK_TX_STATE_SEND;
    38ae:	89 81       	ldd	r24, Y+1	; 0x01
    38b0:	9a 81       	ldd	r25, Y+2	; 0x02
    38b2:	23 e1       	ldi	r18, 0x13	; 19
    38b4:	fc 01       	movw	r30, r24
    38b6:	20 83       	st	Z, r18
			}
		}
		break;
    38b8:	7b c0       	rjmp	.+246    	; 0x39b0 <nwkTxTaskHandler+0x176>

		case NWK_TX_STATE_SEND:
		{
			if (NULL == nwkTxPhyActiveFrame) {
    38ba:	80 91 08 0f 	lds	r24, 0x0F08	; 0x800f08 <nwkTxPhyActiveFrame>
    38be:	90 91 09 0f 	lds	r25, 0x0F09	; 0x800f09 <nwkTxPhyActiveFrame+0x1>
    38c2:	89 2b       	or	r24, r25
    38c4:	09 f0       	breq	.+2      	; 0x38c8 <nwkTxTaskHandler+0x8e>
    38c6:	74 c0       	rjmp	.+232    	; 0x39b0 <nwkTxTaskHandler+0x176>
				nwkTxPhyActiveFrame = frame;
    38c8:	89 81       	ldd	r24, Y+1	; 0x01
    38ca:	9a 81       	ldd	r25, Y+2	; 0x02
    38cc:	90 93 09 0f 	sts	0x0F09, r25	; 0x800f09 <nwkTxPhyActiveFrame+0x1>
    38d0:	80 93 08 0f 	sts	0x0F08, r24	; 0x800f08 <nwkTxPhyActiveFrame>
				frame->state = NWK_TX_STATE_WAIT_CONF;
    38d4:	89 81       	ldd	r24, Y+1	; 0x01
    38d6:	9a 81       	ldd	r25, Y+2	; 0x02
    38d8:	24 e1       	ldi	r18, 0x14	; 20
    38da:	fc 01       	movw	r30, r24
    38dc:	20 83       	st	Z, r18
				PHY_DataReq(frame->data, frame->size);
    38de:	89 81       	ldd	r24, Y+1	; 0x01
    38e0:	9a 81       	ldd	r25, Y+2	; 0x02
    38e2:	fc 01       	movw	r30, r24
    38e4:	21 81       	ldd	r18, Z+1	; 0x01
    38e6:	89 81       	ldd	r24, Y+1	; 0x01
    38e8:	9a 81       	ldd	r25, Y+2	; 0x02
    38ea:	02 96       	adiw	r24, 0x02	; 2
    38ec:	62 2f       	mov	r22, r18
    38ee:	0e 94 1e 1f 	call	0x3e3c	; 0x3e3c <PHY_DataReq>
				nwkIb.lock++;
    38f2:	80 91 dd 11 	lds	r24, 0x11DD	; 0x8011dd <nwkIb+0x26>
    38f6:	90 91 de 11 	lds	r25, 0x11DE	; 0x8011de <nwkIb+0x27>
    38fa:	01 96       	adiw	r24, 0x01	; 1
    38fc:	90 93 de 11 	sts	0x11DE, r25	; 0x8011de <nwkIb+0x27>
    3900:	80 93 dd 11 	sts	0x11DD, r24	; 0x8011dd <nwkIb+0x26>
			}
		}
		break;
    3904:	55 c0       	rjmp	.+170    	; 0x39b0 <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_WAIT_CONF:
			break;

		case NWK_TX_STATE_SENT:
		{
			if (NWK_SUCCESS_STATUS == frame->tx.status) {
    3906:	89 81       	ldd	r24, Y+1	; 0x01
    3908:	9a 81       	ldd	r25, Y+2	; 0x02
    390a:	8d 57       	subi	r24, 0x7D	; 125
    390c:	9f 4f       	sbci	r25, 0xFF	; 255
    390e:	fc 01       	movw	r30, r24
    3910:	80 81       	ld	r24, Z
    3912:	88 23       	and	r24, r24
    3914:	61 f5       	brne	.+88     	; 0x396e <nwkTxTaskHandler+0x134>
				if (frame->header.nwkSrcAddr == nwkIb.addr &&
    3916:	89 81       	ldd	r24, Y+1	; 0x01
    3918:	9a 81       	ldd	r25, Y+2	; 0x02
    391a:	fc 01       	movw	r30, r24
    391c:	25 85       	ldd	r18, Z+13	; 0x0d
    391e:	36 85       	ldd	r19, Z+14	; 0x0e
    3920:	80 91 b7 11 	lds	r24, 0x11B7	; 0x8011b7 <nwkIb>
    3924:	90 91 b8 11 	lds	r25, 0x11B8	; 0x8011b8 <nwkIb+0x1>
    3928:	28 17       	cp	r18, r24
    392a:	39 07       	cpc	r19, r25
    392c:	d1 f4       	brne	.+52     	; 0x3962 <nwkTxTaskHandler+0x128>
    392e:	89 81       	ldd	r24, Y+1	; 0x01
    3930:	9a 81       	ldd	r25, Y+2	; 0x02
    3932:	fc 01       	movw	r30, r24
    3934:	83 85       	ldd	r24, Z+11	; 0x0b
    3936:	81 70       	andi	r24, 0x01	; 1
    3938:	88 23       	and	r24, r24
    393a:	99 f0       	breq	.+38     	; 0x3962 <nwkTxTaskHandler+0x128>
						frame->header.nwkFcf.
						ackRequest) {
					frame->state = NWK_TX_STATE_WAIT_ACK;
    393c:	89 81       	ldd	r24, Y+1	; 0x01
    393e:	9a 81       	ldd	r25, Y+2	; 0x02
    3940:	26 e1       	ldi	r18, 0x16	; 22
    3942:	fc 01       	movw	r30, r24
    3944:	20 83       	st	Z, r18
					frame->tx.timeout = NWK_ACK_WAIT_TIME /
    3946:	89 81       	ldd	r24, Y+1	; 0x01
    3948:	9a 81       	ldd	r25, Y+2	; 0x02
    394a:	8c 57       	subi	r24, 0x7C	; 124
    394c:	9f 4f       	sbci	r25, 0xFF	; 255
    394e:	25 e1       	ldi	r18, 0x15	; 21
    3950:	30 e0       	ldi	r19, 0x00	; 0
    3952:	fc 01       	movw	r30, r24
    3954:	31 83       	std	Z+1, r19	; 0x01
    3956:	20 83       	st	Z, r18
							NWK_TX_ACK_WAIT_TIMER_INTERVAL
							+ 1;
					SYS_TimerStart(&nwkTxAckWaitTimer);
    3958:	8a e0       	ldi	r24, 0x0A	; 10
    395a:	9f e0       	ldi	r25, 0x0F	; 15
    395c:	0e 94 a4 21 	call	0x4348	; 0x4348 <SYS_TimerStart>
    3960:	0b c0       	rjmp	.+22     	; 0x3978 <nwkTxTaskHandler+0x13e>
				} else {
					
					frame->state = NWK_TX_STATE_CONFIRM;
    3962:	89 81       	ldd	r24, Y+1	; 0x01
    3964:	9a 81       	ldd	r25, Y+2	; 0x02
    3966:	27 e1       	ldi	r18, 0x17	; 23
    3968:	fc 01       	movw	r30, r24
    396a:	20 83       	st	Z, r18
    396c:	21 c0       	rjmp	.+66     	; 0x39b0 <nwkTxTaskHandler+0x176>
				}
			} else {
				frame->state = NWK_TX_STATE_CONFIRM;
    396e:	89 81       	ldd	r24, Y+1	; 0x01
    3970:	9a 81       	ldd	r25, Y+2	; 0x02
    3972:	27 e1       	ldi	r18, 0x17	; 23
    3974:	fc 01       	movw	r30, r24
    3976:	20 83       	st	Z, r18
			}
		}
		break;
    3978:	1b c0       	rjmp	.+54     	; 0x39b0 <nwkTxTaskHandler+0x176>
		case NWK_TX_STATE_CONFIRM:
		{
#ifdef NWK_ENABLE_ROUTING
			nwkRouteFrameSent(frame);
#endif
			if (NULL == frame->tx.confirm) {
    397a:	89 81       	ldd	r24, Y+1	; 0x01
    397c:	9a 81       	ldd	r25, Y+2	; 0x02
    397e:	89 57       	subi	r24, 0x79	; 121
    3980:	9f 4f       	sbci	r25, 0xFF	; 255
    3982:	fc 01       	movw	r30, r24
    3984:	80 81       	ld	r24, Z
    3986:	91 81       	ldd	r25, Z+1	; 0x01
    3988:	89 2b       	or	r24, r25
    398a:	29 f4       	brne	.+10     	; 0x3996 <nwkTxTaskHandler+0x15c>
				nwkFrameFree(frame);
    398c:	89 81       	ldd	r24, Y+1	; 0x01
    398e:	9a 81       	ldd	r25, Y+2	; 0x02
    3990:	0e 94 c9 0e 	call	0x1d92	; 0x1d92 <nwkFrameFree>
    3994:	0d c0       	rjmp	.+26     	; 0x39b0 <nwkTxTaskHandler+0x176>
			} else {
				frame->tx.confirm(frame);
    3996:	89 81       	ldd	r24, Y+1	; 0x01
    3998:	9a 81       	ldd	r25, Y+2	; 0x02
    399a:	89 57       	subi	r24, 0x79	; 121
    399c:	9f 4f       	sbci	r25, 0xFF	; 255
    399e:	fc 01       	movw	r30, r24
    39a0:	20 81       	ld	r18, Z
    39a2:	31 81       	ldd	r19, Z+1	; 0x01
    39a4:	89 81       	ldd	r24, Y+1	; 0x01
    39a6:	9a 81       	ldd	r25, Y+2	; 0x02
    39a8:	f9 01       	movw	r30, r18
    39aa:	09 95       	icall
			}
		}
		break;
    39ac:	01 c0       	rjmp	.+2      	; 0x39b0 <nwkTxTaskHandler+0x176>

		default:
			break;
    39ae:	00 00       	nop
*****************************************************************************/
void nwkTxTaskHandler(void)
{
	NwkFrame_t *frame = NULL;

	while (NULL != (frame = nwkFrameNext(frame))) {
    39b0:	89 81       	ldd	r24, Y+1	; 0x01
    39b2:	9a 81       	ldd	r25, Y+2	; 0x02
    39b4:	0e 94 e3 0e 	call	0x1dc6	; 0x1dc6 <nwkFrameNext>
    39b8:	9a 83       	std	Y+2, r25	; 0x02
    39ba:	89 83       	std	Y+1, r24	; 0x01
    39bc:	89 81       	ldd	r24, Y+1	; 0x01
    39be:	9a 81       	ldd	r25, Y+2	; 0x02
    39c0:	89 2b       	or	r24, r25
    39c2:	09 f0       	breq	.+2      	; 0x39c6 <nwkTxTaskHandler+0x18c>
    39c4:	42 cf       	rjmp	.-380    	; 0x384a <nwkTxTaskHandler+0x10>

		default:
			break;
		}
	}
}
    39c6:	00 00       	nop
    39c8:	0f 90       	pop	r0
    39ca:	0f 90       	pop	r0
    39cc:	df 91       	pop	r29
    39ce:	cf 91       	pop	r28
    39d0:	08 95       	ret

000039d2 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    39d2:	cf 93       	push	r28
    39d4:	df 93       	push	r29
    39d6:	00 d0       	rcall	.+0      	; 0x39d8 <sysclk_enable_peripheral_clock+0x6>
    39d8:	cd b7       	in	r28, 0x3d	; 61
    39da:	de b7       	in	r29, 0x3e	; 62
    39dc:	9a 83       	std	Y+2, r25	; 0x02
    39de:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    39e0:	89 81       	ldd	r24, Y+1	; 0x01
    39e2:	9a 81       	ldd	r25, Y+2	; 0x02
    39e4:	89 2b       	or	r24, r25
    39e6:	09 f4       	brne	.+2      	; 0x39ea <sysclk_enable_peripheral_clock+0x18>
    39e8:	7b c0       	rjmp	.+246    	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    39ea:	89 81       	ldd	r24, Y+1	; 0x01
    39ec:	9a 81       	ldd	r25, Y+2	; 0x02
    39ee:	88 37       	cpi	r24, 0x78	; 120
    39f0:	91 05       	cpc	r25, r1
    39f2:	49 f4       	brne	.+18     	; 0x3a06 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    39f4:	61 e0       	ldi	r22, 0x01	; 1
    39f6:	80 e0       	ldi	r24, 0x00	; 0
    39f8:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    39fc:	60 e1       	ldi	r22, 0x10	; 16
    39fe:	80 e0       	ldi	r24, 0x00	; 0
    3a00:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a04:	6d c0       	rjmp	.+218    	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    3a06:	89 81       	ldd	r24, Y+1	; 0x01
    3a08:	9a 81       	ldd	r25, Y+2	; 0x02
    3a0a:	80 3c       	cpi	r24, 0xC0	; 192
    3a0c:	91 05       	cpc	r25, r1
    3a0e:	29 f4       	brne	.+10     	; 0x3a1a <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    3a10:	62 e0       	ldi	r22, 0x02	; 2
    3a12:	80 e0       	ldi	r24, 0x00	; 0
    3a14:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a18:	63 c0       	rjmp	.+198    	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    3a1a:	89 81       	ldd	r24, Y+1	; 0x01
    3a1c:	9a 81       	ldd	r25, Y+2	; 0x02
    3a1e:	8c 34       	cpi	r24, 0x4C	; 76
    3a20:	91 05       	cpc	r25, r1
    3a22:	29 f4       	brne	.+10     	; 0x3a2e <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    3a24:	64 e0       	ldi	r22, 0x04	; 4
    3a26:	80 e0       	ldi	r24, 0x00	; 0
    3a28:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a2c:	59 c0       	rjmp	.+178    	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    3a2e:	89 81       	ldd	r24, Y+1	; 0x01
    3a30:	9a 81       	ldd	r25, Y+2	; 0x02
    3a32:	80 38       	cpi	r24, 0x80	; 128
    3a34:	91 05       	cpc	r25, r1
    3a36:	29 f4       	brne	.+10     	; 0x3a42 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    3a38:	68 e0       	ldi	r22, 0x08	; 8
    3a3a:	80 e0       	ldi	r24, 0x00	; 0
    3a3c:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a40:	4f c0       	rjmp	.+158    	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    3a42:	89 81       	ldd	r24, Y+1	; 0x01
    3a44:	9a 81       	ldd	r25, Y+2	; 0x02
    3a46:	84 34       	cpi	r24, 0x44	; 68
    3a48:	91 05       	cpc	r25, r1
    3a4a:	29 f4       	brne	.+10     	; 0x3a56 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    3a4c:	60 e2       	ldi	r22, 0x20	; 32
    3a4e:	80 e0       	ldi	r24, 0x00	; 0
    3a50:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a54:	45 c0       	rjmp	.+138    	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    3a56:	89 81       	ldd	r24, Y+1	; 0x01
    3a58:	9a 81       	ldd	r25, Y+2	; 0x02
    3a5a:	80 3b       	cpi	r24, 0xB0	; 176
    3a5c:	91 05       	cpc	r25, r1
    3a5e:	29 f4       	brne	.+10     	; 0x3a6a <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    3a60:	60 e4       	ldi	r22, 0x40	; 64
    3a62:	80 e0       	ldi	r24, 0x00	; 0
    3a64:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a68:	3b c0       	rjmp	.+118    	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    3a6a:	89 81       	ldd	r24, Y+1	; 0x01
    3a6c:	9a 81       	ldd	r25, Y+2	; 0x02
    3a6e:	88 3b       	cpi	r24, 0xB8	; 184
    3a70:	91 05       	cpc	r25, r1
    3a72:	29 f4       	brne	.+10     	; 0x3a7e <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    3a74:	60 e8       	ldi	r22, 0x80	; 128
    3a76:	80 e0       	ldi	r24, 0x00	; 0
    3a78:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a7c:	31 c0       	rjmp	.+98     	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    3a7e:	89 81       	ldd	r24, Y+1	; 0x01
    3a80:	9a 81       	ldd	r25, Y+2	; 0x02
    3a82:	88 3c       	cpi	r24, 0xC8	; 200
    3a84:	91 05       	cpc	r25, r1
    3a86:	29 f4       	brne	.+10     	; 0x3a92 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    3a88:	61 e0       	ldi	r22, 0x01	; 1
    3a8a:	81 e0       	ldi	r24, 0x01	; 1
    3a8c:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3a90:	27 c0       	rjmp	.+78     	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    3a92:	89 81       	ldd	r24, Y+1	; 0x01
    3a94:	9a 81       	ldd	r25, Y+2	; 0x02
    3a96:	80 39       	cpi	r24, 0x90	; 144
    3a98:	91 05       	cpc	r25, r1
    3a9a:	29 f4       	brne	.+10     	; 0x3aa6 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    3a9c:	68 e0       	ldi	r22, 0x08	; 8
    3a9e:	81 e0       	ldi	r24, 0x01	; 1
    3aa0:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3aa4:	1d c0       	rjmp	.+58     	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    3aa6:	89 81       	ldd	r24, Y+1	; 0x01
    3aa8:	9a 81       	ldd	r25, Y+2	; 0x02
    3aaa:	80 3a       	cpi	r24, 0xA0	; 160
    3aac:	91 05       	cpc	r25, r1
    3aae:	29 f4       	brne	.+10     	; 0x3aba <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    3ab0:	60 e1       	ldi	r22, 0x10	; 16
    3ab2:	81 e0       	ldi	r24, 0x01	; 1
    3ab4:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3ab8:	13 c0       	rjmp	.+38     	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    3aba:	89 81       	ldd	r24, Y+1	; 0x01
    3abc:	9a 81       	ldd	r25, Y+2	; 0x02
    3abe:	80 32       	cpi	r24, 0x20	; 32
    3ac0:	91 40       	sbci	r25, 0x01	; 1
    3ac2:	29 f4       	brne	.+10     	; 0x3ace <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    3ac4:	60 e2       	ldi	r22, 0x20	; 32
    3ac6:	81 e0       	ldi	r24, 0x01	; 1
    3ac8:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3acc:	09 c0       	rjmp	.+18     	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    3ace:	89 81       	ldd	r24, Y+1	; 0x01
    3ad0:	9a 81       	ldd	r25, Y+2	; 0x02
    3ad2:	83 34       	cpi	r24, 0x43	; 67
    3ad4:	91 40       	sbci	r25, 0x01	; 1
    3ad6:	21 f4       	brne	.+8      	; 0x3ae0 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    3ad8:	60 e4       	ldi	r22, 0x40	; 64
    3ada:	81 e0       	ldi	r24, 0x01	; 1
    3adc:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    3ae0:	00 00       	nop
    3ae2:	0f 90       	pop	r0
    3ae4:	0f 90       	pop	r0
    3ae6:	df 91       	pop	r29
    3ae8:	cf 91       	pop	r28
    3aea:	08 95       	ret

00003aec <__portable_avr_delay_cycles>:
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	do { barrier(); } while (--n);
    3aec:	61 50       	subi	r22, 0x01	; 1
    3aee:	71 09       	sbc	r23, r1
    3af0:	81 09       	sbc	r24, r1
    3af2:	91 09       	sbc	r25, r1
    3af4:	d9 f7       	brne	.-10     	; 0x3aec <__portable_avr_delay_cycles>
}
    3af6:	08 95       	ret

00003af8 <PHY_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void PHY_Init(void)
{
    3af8:	cf 93       	push	r28
    3afa:	df 93       	push	r29
    3afc:	cd b7       	in	r28, 0x3d	; 61
    3afe:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_peripheral_clock(&TRX_CTRL_0);
    3b00:	83 e4       	ldi	r24, 0x43	; 67
    3b02:	91 e0       	ldi	r25, 0x01	; 1
    3b04:	0e 94 e9 1c 	call	0x39d2	; 0x39d2 <sysclk_enable_peripheral_clock>

	TRXPR_REG_s.trxrst = 1;
    3b08:	89 e3       	ldi	r24, 0x39	; 57
    3b0a:	91 e0       	ldi	r25, 0x01	; 1
    3b0c:	fc 01       	movw	r30, r24
    3b0e:	20 81       	ld	r18, Z
    3b10:	21 60       	ori	r18, 0x01	; 1
    3b12:	fc 01       	movw	r30, r24
    3b14:	20 83       	st	Z, r18

	phyRxState = false;
    3b16:	10 92 a5 0f 	sts	0x0FA5, r1	; 0x800fa5 <phyRxState>
	phyState = PHY_STATE_IDLE;
    3b1a:	81 e0       	ldi	r24, 0x01	; 1
    3b1c:	80 93 24 0f 	sts	0x0F24, r24	; 0x800f24 <phyState>

	phyTrxSetState(TRX_CMD_TRX_OFF);
    3b20:	88 e0       	ldi	r24, 0x08	; 8
    3b22:	0e 94 fb 1f 	call	0x3ff6	; 0x3ff6 <phyTrxSetState>

	TRX_CTRL_2_REG_s.rxSafeMode = 1;
    3b26:	8c e4       	ldi	r24, 0x4C	; 76
    3b28:	91 e0       	ldi	r25, 0x01	; 1
    3b2a:	fc 01       	movw	r30, r24
    3b2c:	20 81       	ld	r18, Z
    3b2e:	20 68       	ori	r18, 0x80	; 128
    3b30:	fc 01       	movw	r30, r24
    3b32:	20 83       	st	Z, r18
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 1;
#endif // EXT_RF_FRONT_END_CTRL
}
    3b34:	00 00       	nop
    3b36:	df 91       	pop	r29
    3b38:	cf 91       	pop	r28
    3b3a:	08 95       	ret

00003b3c <PHY_ResetRadio>:

void PHY_ResetRadio(void)
{
    3b3c:	cf 93       	push	r28
    3b3e:	df 93       	push	r29
    3b40:	cd b7       	in	r28, 0x3d	; 61
    3b42:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.trxrst = 1;
    3b44:	89 e3       	ldi	r24, 0x39	; 57
    3b46:	91 e0       	ldi	r25, 0x01	; 1
    3b48:	fc 01       	movw	r30, r24
    3b4a:	20 81       	ld	r18, Z
    3b4c:	21 60       	ori	r18, 0x01	; 1
    3b4e:	fc 01       	movw	r30, r24
    3b50:	20 83       	st	Z, r18
}
    3b52:	00 00       	nop
    3b54:	df 91       	pop	r29
    3b56:	cf 91       	pop	r28
    3b58:	08 95       	ret

00003b5a <PHY_SetTdmaMode>:

void PHY_SetTdmaMode(bool mode)
{
    3b5a:	cf 93       	push	r28
    3b5c:	df 93       	push	r29
    3b5e:	1f 92       	push	r1
    3b60:	cd b7       	in	r28, 0x3d	; 61
    3b62:	de b7       	in	r29, 0x3e	; 62
    3b64:	89 83       	std	Y+1, r24	; 0x01
	if(mode)
    3b66:	89 81       	ldd	r24, Y+1	; 0x01
    3b68:	88 23       	and	r24, r24
    3b6a:	b1 f0       	breq	.+44     	; 0x3b98 <PHY_SetTdmaMode+0x3e>
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 0;
    3b6c:	8c e6       	ldi	r24, 0x6C	; 108
    3b6e:	91 e0       	ldi	r25, 0x01	; 1
    3b70:	fc 01       	movw	r30, r24
    3b72:	20 81       	ld	r18, Z
    3b74:	2f 70       	andi	r18, 0x0F	; 15
    3b76:	fc 01       	movw	r30, r24
    3b78:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 7;
    3b7a:	8c e6       	ldi	r24, 0x6C	; 108
    3b7c:	91 e0       	ldi	r25, 0x01	; 1
    3b7e:	fc 01       	movw	r30, r24
    3b80:	20 81       	ld	r18, Z
    3b82:	2e 60       	ori	r18, 0x0E	; 14
    3b84:	fc 01       	movw	r30, r24
    3b86:	20 83       	st	Z, r18
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
    3b88:	8e e6       	ldi	r24, 0x6E	; 110
    3b8a:	91 e0       	ldi	r25, 0x01	; 1
    3b8c:	fc 01       	movw	r30, r24
    3b8e:	20 81       	ld	r18, Z
    3b90:	20 61       	ori	r18, 0x10	; 16
    3b92:	fc 01       	movw	r30, r24
    3b94:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    3b96:	17 c0       	rjmp	.+46     	; 0x3bc6 <PHY_SetTdmaMode+0x6c>
	
		CSMA_SEED_1_REG_s.aackDisAck = 1;	// Disable ACK even if requested		
	}
	else
	{
		XAH_CTRL_0_REG_s.maxFrameRetries = 3;
    3b98:	8c e6       	ldi	r24, 0x6C	; 108
    3b9a:	91 e0       	ldi	r25, 0x01	; 1
    3b9c:	fc 01       	movw	r30, r24
    3b9e:	20 81       	ld	r18, Z
    3ba0:	2f 70       	andi	r18, 0x0F	; 15
    3ba2:	20 63       	ori	r18, 0x30	; 48
    3ba4:	fc 01       	movw	r30, r24
    3ba6:	20 83       	st	Z, r18
		XAH_CTRL_0_REG_s.maxCsmaRetries = 4;
    3ba8:	8c e6       	ldi	r24, 0x6C	; 108
    3baa:	91 e0       	ldi	r25, 0x01	; 1
    3bac:	fc 01       	movw	r30, r24
    3bae:	20 81       	ld	r18, Z
    3bb0:	21 7f       	andi	r18, 0xF1	; 241
    3bb2:	28 60       	ori	r18, 0x08	; 8
    3bb4:	fc 01       	movw	r30, r24
    3bb6:	20 83       	st	Z, r18
		
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    3bb8:	8e e6       	ldi	r24, 0x6E	; 110
    3bba:	91 e0       	ldi	r25, 0x01	; 1
    3bbc:	fc 01       	movw	r30, r24
    3bbe:	20 81       	ld	r18, Z
    3bc0:	2f 7e       	andi	r18, 0xEF	; 239
    3bc2:	fc 01       	movw	r30, r24
    3bc4:	20 83       	st	Z, r18
	}
}
    3bc6:	00 00       	nop
    3bc8:	0f 90       	pop	r0
    3bca:	df 91       	pop	r29
    3bcc:	cf 91       	pop	r28
    3bce:	08 95       	ret

00003bd0 <PHY_SetPromiscuousMode>:

void PHY_SetPromiscuousMode(bool mode)
{
    3bd0:	cf 93       	push	r28
    3bd2:	df 93       	push	r29
    3bd4:	cd b7       	in	r28, 0x3d	; 61
    3bd6:	de b7       	in	r29, 0x3e	; 62
    3bd8:	29 97       	sbiw	r28, 0x09	; 9
    3bda:	0f b6       	in	r0, 0x3f	; 63
    3bdc:	f8 94       	cli
    3bde:	de bf       	out	0x3e, r29	; 62
    3be0:	0f be       	out	0x3f, r0	; 63
    3be2:	cd bf       	out	0x3d, r28	; 61
    3be4:	89 87       	std	Y+9, r24	; 0x09
	uint8_t ieee_address[] = { 0, 0, 0, 0, 0, 0, 0, 0 };
    3be6:	28 e0       	ldi	r18, 0x08	; 8
    3be8:	ce 01       	movw	r24, r28
    3bea:	01 96       	adiw	r24, 0x01	; 1
    3bec:	fc 01       	movw	r30, r24
    3bee:	32 2f       	mov	r19, r18
    3bf0:	11 92       	st	Z+, r1
    3bf2:	3a 95       	dec	r19
    3bf4:	e9 f7       	brne	.-6      	; 0x3bf0 <PHY_SetPromiscuousMode+0x20>

	if(mode)
    3bf6:	89 85       	ldd	r24, Y+9	; 0x09
    3bf8:	88 23       	and	r24, r24
    3bfa:	49 f1       	breq	.+82     	; 0x3c4e <PHY_SetPromiscuousMode+0x7e>
	{
		PHY_SetShortAddr(0);
    3bfc:	80 e0       	ldi	r24, 0x00	; 0
    3bfe:	90 e0       	ldi	r25, 0x00	; 0
    3c00:	0e 94 a8 1e 	call	0x3d50	; 0x3d50 <PHY_SetShortAddr>
		PHY_SetPanId(0);
    3c04:	80 e0       	ldi	r24, 0x00	; 0
    3c06:	90 e0       	ldi	r25, 0x00	; 0
    3c08:	0e 94 84 1e 	call	0x3d08	; 0x3d08 <PHY_SetPanId>
		PHY_SetIEEEAddr(ieee_address);
    3c0c:	ce 01       	movw	r24, r28
    3c0e:	01 96       	adiw	r24, 0x01	; 1
    3c10:	0e 94 20 20 	call	0x4040	; 0x4040 <PHY_SetIEEEAddr>
//	Any non-corrupted frame with a reserved frame type is indicated by a
//	TRX24_RX_END interrupt. No further address filtering is applied on those frames.
//	A TRX24_AMI interrupt is never generated and the acknowledgment subfield is
//	ignored.

		XAH_CTRL_1_REG_s.aackPromMode = 1;	// Enable promiscuous mode
    3c14:	87 e5       	ldi	r24, 0x57	; 87
    3c16:	91 e0       	ldi	r25, 0x01	; 1
    3c18:	fc 01       	movw	r30, r24
    3c1a:	20 81       	ld	r18, Z
    3c1c:	22 60       	ori	r18, 0x02	; 2
    3c1e:	fc 01       	movw	r30, r24
    3c20:	20 83       	st	Z, r18
		XAH_CTRL_1_REG_s.aackUpldResFt = 1;	// Enable reserved frame type reception ; this was changed to one
    3c22:	87 e5       	ldi	r24, 0x57	; 87
    3c24:	91 e0       	ldi	r25, 0x01	; 1
    3c26:	fc 01       	movw	r30, r24
    3c28:	20 81       	ld	r18, Z
    3c2a:	20 61       	ori	r18, 0x10	; 16
    3c2c:	fc 01       	movw	r30, r24
    3c2e:	20 83       	st	Z, r18
                                        // so that the addres isn't checked by filter
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
    3c30:	87 e5       	ldi	r24, 0x57	; 87
    3c32:	91 e0       	ldi	r25, 0x01	; 1
    3c34:	fc 01       	movw	r30, r24
    3c36:	20 81       	ld	r18, Z
    3c38:	2f 7d       	andi	r18, 0xDF	; 223
    3c3a:	fc 01       	movw	r30, r24
    3c3c:	20 83       	st	Z, r18
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
    3c3e:	8e e6       	ldi	r24, 0x6E	; 110
    3c40:	91 e0       	ldi	r25, 0x01	; 1
    3c42:	fc 01       	movw	r30, r24
    3c44:	20 81       	ld	r18, Z
    3c46:	20 61       	ori	r18, 0x10	; 16
    3c48:	fc 01       	movw	r30, r24
    3c4a:	20 83       	st	Z, r18
	else
	{
		XAH_CTRL_1_REG = 0;
		CSMA_SEED_1_REG_s.aackDisAck = 0;
	}
}
    3c4c:	0b c0       	rjmp	.+22     	; 0x3c64 <PHY_SetPromiscuousMode+0x94>
		XAH_CTRL_1_REG_s.aackFltrResFt = 0;	// Disable filter of reserved frame types
		CSMA_SEED_1_REG_s.aackDisAck = 1;		// Disable generation of acknowledgment
	}
	else
	{
		XAH_CTRL_1_REG = 0;
    3c4e:	87 e5       	ldi	r24, 0x57	; 87
    3c50:	91 e0       	ldi	r25, 0x01	; 1
    3c52:	fc 01       	movw	r30, r24
    3c54:	10 82       	st	Z, r1
		CSMA_SEED_1_REG_s.aackDisAck = 0;
    3c56:	8e e6       	ldi	r24, 0x6E	; 110
    3c58:	91 e0       	ldi	r25, 0x01	; 1
    3c5a:	fc 01       	movw	r30, r24
    3c5c:	20 81       	ld	r18, Z
    3c5e:	2f 7e       	andi	r18, 0xEF	; 239
    3c60:	fc 01       	movw	r30, r24
    3c62:	20 83       	st	Z, r18
	}
}
    3c64:	00 00       	nop
    3c66:	29 96       	adiw	r28, 0x09	; 9
    3c68:	0f b6       	in	r0, 0x3f	; 63
    3c6a:	f8 94       	cli
    3c6c:	de bf       	out	0x3e, r29	; 62
    3c6e:	0f be       	out	0x3f, r0	; 63
    3c70:	cd bf       	out	0x3d, r28	; 61
    3c72:	df 91       	pop	r29
    3c74:	cf 91       	pop	r28
    3c76:	08 95       	ret

00003c78 <PHY_SetOptimizedCSMAValues>:

void PHY_SetOptimizedCSMAValues(void)
{
    3c78:	0f 93       	push	r16
    3c7a:	1f 93       	push	r17
    3c7c:	cf 93       	push	r28
    3c7e:	df 93       	push	r29
    3c80:	cd b7       	in	r28, 0x3d	; 61
    3c82:	de b7       	in	r29, 0x3e	; 62
	CSMA_BE_REG_s.minBe = 0x03;
    3c84:	8f e6       	ldi	r24, 0x6F	; 111
    3c86:	91 e0       	ldi	r25, 0x01	; 1
    3c88:	fc 01       	movw	r30, r24
    3c8a:	20 81       	ld	r18, Z
    3c8c:	20 7f       	andi	r18, 0xF0	; 240
    3c8e:	23 60       	ori	r18, 0x03	; 3
    3c90:	fc 01       	movw	r30, r24
    3c92:	20 83       	st	Z, r18
	CSMA_BE_REG_s.maxBe = 0x08;
    3c94:	8f e6       	ldi	r24, 0x6F	; 111
    3c96:	91 e0       	ldi	r25, 0x01	; 1
    3c98:	fc 01       	movw	r30, r24
    3c9a:	20 81       	ld	r18, Z
    3c9c:	2f 70       	andi	r18, 0x0F	; 15
    3c9e:	20 68       	ori	r18, 0x80	; 128
    3ca0:	fc 01       	movw	r30, r24
    3ca2:	20 83       	st	Z, r18
	CSMA_SEED_0_REG = (uint8_t)PHY_RandomReq();
    3ca4:	0d e6       	ldi	r16, 0x6D	; 109
    3ca6:	11 e0       	ldi	r17, 0x01	; 1
    3ca8:	0e 94 5f 1f 	call	0x3ebe	; 0x3ebe <PHY_RandomReq>
    3cac:	f8 01       	movw	r30, r16
    3cae:	80 83       	st	Z, r24
}
    3cb0:	00 00       	nop
    3cb2:	df 91       	pop	r29
    3cb4:	cf 91       	pop	r28
    3cb6:	1f 91       	pop	r17
    3cb8:	0f 91       	pop	r16
    3cba:	08 95       	ret

00003cbc <PHY_SetRxState>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetRxState(bool rx)
{
    3cbc:	cf 93       	push	r28
    3cbe:	df 93       	push	r29
    3cc0:	1f 92       	push	r1
    3cc2:	cd b7       	in	r28, 0x3d	; 61
    3cc4:	de b7       	in	r29, 0x3e	; 62
    3cc6:	89 83       	std	Y+1, r24	; 0x01
	phyRxState = rx;
    3cc8:	89 81       	ldd	r24, Y+1	; 0x01
    3cca:	80 93 a5 0f 	sts	0x0FA5, r24	; 0x800fa5 <phyRxState>
	phySetRxState();
    3cce:	0e 94 e4 1f 	call	0x3fc8	; 0x3fc8 <phySetRxState>
}
    3cd2:	00 00       	nop
    3cd4:	0f 90       	pop	r0
    3cd6:	df 91       	pop	r29
    3cd8:	cf 91       	pop	r28
    3cda:	08 95       	ret

00003cdc <PHY_SetChannel>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetChannel(uint8_t channel)
{
    3cdc:	cf 93       	push	r28
    3cde:	df 93       	push	r29
    3ce0:	1f 92       	push	r1
    3ce2:	cd b7       	in	r28, 0x3d	; 61
    3ce4:	de b7       	in	r29, 0x3e	; 62
    3ce6:	89 83       	std	Y+1, r24	; 0x01
	PHY_CC_CCA_REG_s.channel = channel;
    3ce8:	88 e4       	ldi	r24, 0x48	; 72
    3cea:	91 e0       	ldi	r25, 0x01	; 1
    3cec:	29 81       	ldd	r18, Y+1	; 0x01
    3cee:	2f 71       	andi	r18, 0x1F	; 31
    3cf0:	2f 71       	andi	r18, 0x1F	; 31
    3cf2:	fc 01       	movw	r30, r24
    3cf4:	30 81       	ld	r19, Z
    3cf6:	30 7e       	andi	r19, 0xE0	; 224
    3cf8:	23 2b       	or	r18, r19
    3cfa:	fc 01       	movw	r30, r24
    3cfc:	20 83       	st	Z, r18
}
    3cfe:	00 00       	nop
    3d00:	0f 90       	pop	r0
    3d02:	df 91       	pop	r29
    3d04:	cf 91       	pop	r28
    3d06:	08 95       	ret

00003d08 <PHY_SetPanId>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetPanId(uint16_t panId)
{
    3d08:	cf 93       	push	r28
    3d0a:	df 93       	push	r29
    3d0c:	00 d0       	rcall	.+0      	; 0x3d0e <PHY_SetPanId+0x6>
    3d0e:	00 d0       	rcall	.+0      	; 0x3d10 <PHY_SetPanId+0x8>
    3d10:	cd b7       	in	r28, 0x3d	; 61
    3d12:	de b7       	in	r29, 0x3e	; 62
    3d14:	9c 83       	std	Y+4, r25	; 0x04
    3d16:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&panId;
    3d18:	ce 01       	movw	r24, r28
    3d1a:	03 96       	adiw	r24, 0x03	; 3
    3d1c:	9a 83       	std	Y+2, r25	; 0x02
    3d1e:	89 83       	std	Y+1, r24	; 0x01

	PAN_ID_0_REG = d[0];
    3d20:	82 e6       	ldi	r24, 0x62	; 98
    3d22:	91 e0       	ldi	r25, 0x01	; 1
    3d24:	29 81       	ldd	r18, Y+1	; 0x01
    3d26:	3a 81       	ldd	r19, Y+2	; 0x02
    3d28:	f9 01       	movw	r30, r18
    3d2a:	20 81       	ld	r18, Z
    3d2c:	fc 01       	movw	r30, r24
    3d2e:	20 83       	st	Z, r18
	PAN_ID_1_REG = d[1];
    3d30:	83 e6       	ldi	r24, 0x63	; 99
    3d32:	91 e0       	ldi	r25, 0x01	; 1
    3d34:	29 81       	ldd	r18, Y+1	; 0x01
    3d36:	3a 81       	ldd	r19, Y+2	; 0x02
    3d38:	f9 01       	movw	r30, r18
    3d3a:	21 81       	ldd	r18, Z+1	; 0x01
    3d3c:	fc 01       	movw	r30, r24
    3d3e:	20 83       	st	Z, r18
}
    3d40:	00 00       	nop
    3d42:	0f 90       	pop	r0
    3d44:	0f 90       	pop	r0
    3d46:	0f 90       	pop	r0
    3d48:	0f 90       	pop	r0
    3d4a:	df 91       	pop	r29
    3d4c:	cf 91       	pop	r28
    3d4e:	08 95       	ret

00003d50 <PHY_SetShortAddr>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetShortAddr(uint16_t addr)
{
    3d50:	cf 93       	push	r28
    3d52:	df 93       	push	r29
    3d54:	00 d0       	rcall	.+0      	; 0x3d56 <PHY_SetShortAddr+0x6>
    3d56:	00 d0       	rcall	.+0      	; 0x3d58 <PHY_SetShortAddr+0x8>
    3d58:	cd b7       	in	r28, 0x3d	; 61
    3d5a:	de b7       	in	r29, 0x3e	; 62
    3d5c:	9c 83       	std	Y+4, r25	; 0x04
    3d5e:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *d = (uint8_t *)&addr;
    3d60:	ce 01       	movw	r24, r28
    3d62:	03 96       	adiw	r24, 0x03	; 3
    3d64:	9a 83       	std	Y+2, r25	; 0x02
    3d66:	89 83       	std	Y+1, r24	; 0x01

	SHORT_ADDR_0_REG = d[0];
    3d68:	80 e6       	ldi	r24, 0x60	; 96
    3d6a:	91 e0       	ldi	r25, 0x01	; 1
    3d6c:	29 81       	ldd	r18, Y+1	; 0x01
    3d6e:	3a 81       	ldd	r19, Y+2	; 0x02
    3d70:	f9 01       	movw	r30, r18
    3d72:	20 81       	ld	r18, Z
    3d74:	fc 01       	movw	r30, r24
    3d76:	20 83       	st	Z, r18
	SHORT_ADDR_1_REG = d[1];
    3d78:	81 e6       	ldi	r24, 0x61	; 97
    3d7a:	91 e0       	ldi	r25, 0x01	; 1
    3d7c:	29 81       	ldd	r18, Y+1	; 0x01
    3d7e:	3a 81       	ldd	r19, Y+2	; 0x02
    3d80:	f9 01       	movw	r30, r18
    3d82:	21 81       	ldd	r18, Z+1	; 0x01
    3d84:	fc 01       	movw	r30, r24
    3d86:	20 83       	st	Z, r18

#ifndef PHY_ENABLE_RANDOM_NUMBER_GENERATOR
	CSMA_SEED_0_REG = d[0] + d[1];
    3d88:	8d e6       	ldi	r24, 0x6D	; 109
    3d8a:	91 e0       	ldi	r25, 0x01	; 1
    3d8c:	29 81       	ldd	r18, Y+1	; 0x01
    3d8e:	3a 81       	ldd	r19, Y+2	; 0x02
    3d90:	f9 01       	movw	r30, r18
    3d92:	40 81       	ld	r20, Z
    3d94:	29 81       	ldd	r18, Y+1	; 0x01
    3d96:	3a 81       	ldd	r19, Y+2	; 0x02
    3d98:	2f 5f       	subi	r18, 0xFF	; 255
    3d9a:	3f 4f       	sbci	r19, 0xFF	; 255
    3d9c:	f9 01       	movw	r30, r18
    3d9e:	20 81       	ld	r18, Z
    3da0:	24 0f       	add	r18, r20
    3da2:	fc 01       	movw	r30, r24
    3da4:	20 83       	st	Z, r18
#endif
}
    3da6:	00 00       	nop
    3da8:	0f 90       	pop	r0
    3daa:	0f 90       	pop	r0
    3dac:	0f 90       	pop	r0
    3dae:	0f 90       	pop	r0
    3db0:	df 91       	pop	r29
    3db2:	cf 91       	pop	r28
    3db4:	08 95       	ret

00003db6 <PHY_SetTxPower>:

/*************************************************************************//**
*****************************************************************************/
void PHY_SetTxPower(uint8_t txPower)
{
    3db6:	cf 93       	push	r28
    3db8:	df 93       	push	r29
    3dba:	1f 92       	push	r1
    3dbc:	cd b7       	in	r28, 0x3d	; 61
    3dbe:	de b7       	in	r29, 0x3e	; 62
    3dc0:	89 83       	std	Y+1, r24	; 0x01
	PHY_TX_PWR_REG_s.txPwr = txPower;
    3dc2:	85 e4       	ldi	r24, 0x45	; 69
    3dc4:	91 e0       	ldi	r25, 0x01	; 1
    3dc6:	29 81       	ldd	r18, Y+1	; 0x01
    3dc8:	2f 70       	andi	r18, 0x0F	; 15
    3dca:	2f 70       	andi	r18, 0x0F	; 15
    3dcc:	fc 01       	movw	r30, r24
    3dce:	30 81       	ld	r19, Z
    3dd0:	30 7f       	andi	r19, 0xF0	; 240
    3dd2:	23 2b       	or	r18, r19
    3dd4:	fc 01       	movw	r30, r24
    3dd6:	20 83       	st	Z, r18
}
    3dd8:	00 00       	nop
    3dda:	0f 90       	pop	r0
    3ddc:	df 91       	pop	r29
    3dde:	cf 91       	pop	r28
    3de0:	08 95       	ret

00003de2 <PHY_Sleep>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Sleep(void)
{
    3de2:	cf 93       	push	r28
    3de4:	df 93       	push	r29
    3de6:	cd b7       	in	r28, 0x3d	; 61
    3de8:	de b7       	in	r29, 0x3e	; 62
	if(phyState != PHY_STATE_SLEEP)
    3dea:	80 91 24 0f 	lds	r24, 0x0F24	; 0x800f24 <phyState>
    3dee:	82 30       	cpi	r24, 0x02	; 2
    3df0:	69 f0       	breq	.+26     	; 0x3e0c <PHY_Sleep+0x2a>
	{
		phyTrxSetState(TRX_CMD_TRX_OFF);
    3df2:	88 e0       	ldi	r24, 0x08	; 8
    3df4:	0e 94 fb 1f 	call	0x3ff6	; 0x3ff6 <phyTrxSetState>
		TRXPR_REG_s.slptr = 1;
    3df8:	89 e3       	ldi	r24, 0x39	; 57
    3dfa:	91 e0       	ldi	r25, 0x01	; 1
    3dfc:	fc 01       	movw	r30, r24
    3dfe:	20 81       	ld	r18, Z
    3e00:	22 60       	ori	r18, 0x02	; 2
    3e02:	fc 01       	movw	r30, r24
    3e04:	20 83       	st	Z, r18
		phyState = PHY_STATE_SLEEP;		
    3e06:	82 e0       	ldi	r24, 0x02	; 2
    3e08:	80 93 24 0f 	sts	0x0F24, r24	; 0x800f24 <phyState>
	#endif // ANTENNA_DEFAULT
#endif // ANTENNA_DIVERSITY
#ifdef EXT_RF_FRONT_END_CTRL
	TRX_CTRL_1_REG_s.paExtEn = 0;
#endif // EXT_RF_FRONT_END_CTRL
}
    3e0c:	00 00       	nop
    3e0e:	df 91       	pop	r29
    3e10:	cf 91       	pop	r28
    3e12:	08 95       	ret

00003e14 <PHY_Wakeup>:

/*************************************************************************//**
*****************************************************************************/
void PHY_Wakeup(void)
{
    3e14:	cf 93       	push	r28
    3e16:	df 93       	push	r29
    3e18:	cd b7       	in	r28, 0x3d	; 61
    3e1a:	de b7       	in	r29, 0x3e	; 62
	TRXPR_REG_s.slptr = 0;
    3e1c:	89 e3       	ldi	r24, 0x39	; 57
    3e1e:	91 e0       	ldi	r25, 0x01	; 1
    3e20:	fc 01       	movw	r30, r24
    3e22:	20 81       	ld	r18, Z
    3e24:	2d 7f       	andi	r18, 0xFD	; 253
    3e26:	fc 01       	movw	r30, r24
    3e28:	20 83       	st	Z, r18
	phySetRxState();
    3e2a:	0e 94 e4 1f 	call	0x3fc8	; 0x3fc8 <phySetRxState>
	phyState = PHY_STATE_IDLE;
    3e2e:	81 e0       	ldi	r24, 0x01	; 1
    3e30:	80 93 24 0f 	sts	0x0F24, r24	; 0x800f24 <phyState>
}
    3e34:	00 00       	nop
    3e36:	df 91       	pop	r29
    3e38:	cf 91       	pop	r28
    3e3a:	08 95       	ret

00003e3c <PHY_DataReq>:
	phyState = PHY_STATE_TX_WAIT_END;
	TRX_STATE_REG = TRX_CMD_TX_START;
}
*/
void PHY_DataReq(uint8_t *data, uint8_t size)
{
    3e3c:	cf 93       	push	r28
    3e3e:	df 93       	push	r29
    3e40:	00 d0       	rcall	.+0      	; 0x3e42 <PHY_DataReq+0x6>
    3e42:	00 d0       	rcall	.+0      	; 0x3e44 <PHY_DataReq+0x8>
    3e44:	cd b7       	in	r28, 0x3d	; 61
    3e46:	de b7       	in	r29, 0x3e	; 62
    3e48:	9b 83       	std	Y+3, r25	; 0x03
    3e4a:	8a 83       	std	Y+2, r24	; 0x02
    3e4c:	6c 83       	std	Y+4, r22	; 0x04
  phyTrxSetState(TRX_CMD_TX_ARET_ON);
    3e4e:	89 e1       	ldi	r24, 0x19	; 25
    3e50:	0e 94 fb 1f 	call	0x3ff6	; 0x3ff6 <phyTrxSetState>

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    3e54:	8f e4       	ldi	r24, 0x4F	; 79
    3e56:	91 e0       	ldi	r25, 0x01	; 1
    3e58:	2f ef       	ldi	r18, 0xFF	; 255
    3e5a:	fc 01       	movw	r30, r24
    3e5c:	20 83       	st	Z, r18

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
    3e5e:	80 e8       	ldi	r24, 0x80	; 128
    3e60:	91 e0       	ldi	r25, 0x01	; 1
    3e62:	2c 81       	ldd	r18, Y+4	; 0x04
    3e64:	2e 5f       	subi	r18, 0xFE	; 254
    3e66:	fc 01       	movw	r30, r24
    3e68:	20 83       	st	Z, r18
  for (uint8_t i = 0; i < size; i++)
    3e6a:	19 82       	std	Y+1, r1	; 0x01
    3e6c:	14 c0       	rjmp	.+40     	; 0x3e96 <PHY_DataReq+0x5a>
    TRX_FRAME_BUFFER(i+1) = data[i];
    3e6e:	89 81       	ldd	r24, Y+1	; 0x01
    3e70:	88 2f       	mov	r24, r24
    3e72:	90 e0       	ldi	r25, 0x00	; 0
    3e74:	8f 57       	subi	r24, 0x7F	; 127
    3e76:	9e 4f       	sbci	r25, 0xFE	; 254
    3e78:	ac 01       	movw	r20, r24
    3e7a:	89 81       	ldd	r24, Y+1	; 0x01
    3e7c:	88 2f       	mov	r24, r24
    3e7e:	90 e0       	ldi	r25, 0x00	; 0
    3e80:	2a 81       	ldd	r18, Y+2	; 0x02
    3e82:	3b 81       	ldd	r19, Y+3	; 0x03
    3e84:	82 0f       	add	r24, r18
    3e86:	93 1f       	adc	r25, r19
    3e88:	fc 01       	movw	r30, r24
    3e8a:	80 81       	ld	r24, Z
    3e8c:	fa 01       	movw	r30, r20
    3e8e:	80 83       	st	Z, r24
  phyTrxSetState(TRX_CMD_TX_ARET_ON);

  IRQ_STATUS_REG = IRQ_CLEAR_VALUE;

  TRX_FRAME_BUFFER(0) = size + PHY_CRC_SIZE;
  for (uint8_t i = 0; i < size; i++)
    3e90:	89 81       	ldd	r24, Y+1	; 0x01
    3e92:	8f 5f       	subi	r24, 0xFF	; 255
    3e94:	89 83       	std	Y+1, r24	; 0x01
    3e96:	99 81       	ldd	r25, Y+1	; 0x01
    3e98:	8c 81       	ldd	r24, Y+4	; 0x04
    3e9a:	98 17       	cp	r25, r24
    3e9c:	40 f3       	brcs	.-48     	; 0x3e6e <PHY_DataReq+0x32>
    TRX_FRAME_BUFFER(i+1) = data[i];
	
  phyState = PHY_STATE_TX_WAIT_END;
    3e9e:	83 e0       	ldi	r24, 0x03	; 3
    3ea0:	80 93 24 0f 	sts	0x0F24, r24	; 0x800f24 <phyState>
  TRX_STATE_REG = TRX_CMD_TX_START;
    3ea4:	82 e4       	ldi	r24, 0x42	; 66
    3ea6:	91 e0       	ldi	r25, 0x01	; 1
    3ea8:	22 e0       	ldi	r18, 0x02	; 2
    3eaa:	fc 01       	movw	r30, r24
    3eac:	20 83       	st	Z, r18
}
    3eae:	00 00       	nop
    3eb0:	0f 90       	pop	r0
    3eb2:	0f 90       	pop	r0
    3eb4:	0f 90       	pop	r0
    3eb6:	0f 90       	pop	r0
    3eb8:	df 91       	pop	r29
    3eba:	cf 91       	pop	r28
    3ebc:	08 95       	ret

00003ebe <PHY_RandomReq>:


/*************************************************************************//**
*****************************************************************************/
uint16_t PHY_RandomReq(void)
{
    3ebe:	cf 93       	push	r28
    3ec0:	df 93       	push	r29
    3ec2:	00 d0       	rcall	.+0      	; 0x3ec4 <PHY_RandomReq+0x6>
    3ec4:	1f 92       	push	r1
    3ec6:	cd b7       	in	r28, 0x3d	; 61
    3ec8:	de b7       	in	r29, 0x3e	; 62
	uint16_t rnd = 0;
    3eca:	1a 82       	std	Y+2, r1	; 0x02
    3ecc:	19 82       	std	Y+1, r1	; 0x01

	phyTrxSetState(TRX_CMD_RX_ON);
    3ece:	86 e0       	ldi	r24, 0x06	; 6
    3ed0:	0e 94 fb 1f 	call	0x3ff6	; 0x3ff6 <phyTrxSetState>

	for (uint8_t i = 0; i < 16; i += 2) {
    3ed4:	1b 82       	std	Y+3, r1	; 0x03
    3ed6:	22 c0       	rjmp	.+68     	; 0x3f1c <PHY_RandomReq+0x5e>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
    3ed8:	62 e0       	ldi	r22, 0x02	; 2
    3eda:	70 e0       	ldi	r23, 0x00	; 0
    3edc:	80 e0       	ldi	r24, 0x00	; 0
    3ede:	90 e0       	ldi	r25, 0x00	; 0
    3ee0:	0e 94 76 1d 	call	0x3aec	; 0x3aec <__portable_avr_delay_cycles>
		rnd |= PHY_RSSI_REG_s.rndValue << i;
    3ee4:	86 e4       	ldi	r24, 0x46	; 70
    3ee6:	91 e0       	ldi	r25, 0x01	; 1
    3ee8:	fc 01       	movw	r30, r24
    3eea:	80 81       	ld	r24, Z
    3eec:	82 95       	swap	r24
    3eee:	86 95       	lsr	r24
    3ef0:	87 70       	andi	r24, 0x07	; 7
    3ef2:	83 70       	andi	r24, 0x03	; 3
    3ef4:	88 2f       	mov	r24, r24
    3ef6:	90 e0       	ldi	r25, 0x00	; 0
    3ef8:	2b 81       	ldd	r18, Y+3	; 0x03
    3efa:	22 2f       	mov	r18, r18
    3efc:	30 e0       	ldi	r19, 0x00	; 0
    3efe:	02 c0       	rjmp	.+4      	; 0x3f04 <PHY_RandomReq+0x46>
    3f00:	88 0f       	add	r24, r24
    3f02:	99 1f       	adc	r25, r25
    3f04:	2a 95       	dec	r18
    3f06:	e2 f7       	brpl	.-8      	; 0x3f00 <PHY_RandomReq+0x42>
    3f08:	9c 01       	movw	r18, r24
    3f0a:	89 81       	ldd	r24, Y+1	; 0x01
    3f0c:	9a 81       	ldd	r25, Y+2	; 0x02
    3f0e:	82 2b       	or	r24, r18
    3f10:	93 2b       	or	r25, r19
    3f12:	9a 83       	std	Y+2, r25	; 0x02
    3f14:	89 83       	std	Y+1, r24	; 0x01
{
	uint16_t rnd = 0;

	phyTrxSetState(TRX_CMD_RX_ON);

	for (uint8_t i = 0; i < 16; i += 2) {
    3f16:	8b 81       	ldd	r24, Y+3	; 0x03
    3f18:	8e 5f       	subi	r24, 0xFE	; 254
    3f1a:	8b 83       	std	Y+3, r24	; 0x03
    3f1c:	8b 81       	ldd	r24, Y+3	; 0x03
    3f1e:	80 31       	cpi	r24, 0x10	; 16
    3f20:	d8 f2       	brcs	.-74     	; 0x3ed8 <PHY_RandomReq+0x1a>
		delay_us(RANDOM_NUMBER_UPDATE_INTERVAL);
		rnd |= PHY_RSSI_REG_s.rndValue << i;
	}

	phySetRxState();
    3f22:	0e 94 e4 1f 	call	0x3fc8	; 0x3fc8 <phySetRxState>

	return rnd;
    3f26:	89 81       	ldd	r24, Y+1	; 0x01
    3f28:	9a 81       	ldd	r25, Y+2	; 0x02
}
    3f2a:	0f 90       	pop	r0
    3f2c:	0f 90       	pop	r0
    3f2e:	0f 90       	pop	r0
    3f30:	df 91       	pop	r29
    3f32:	cf 91       	pop	r28
    3f34:	08 95       	ret

00003f36 <PHY_EncryptReq>:

/*************************************************************************//**
*****************************************************************************/
void PHY_EncryptReq(uint8_t *text, uint8_t *key)
{
    3f36:	cf 93       	push	r28
    3f38:	df 93       	push	r29
    3f3a:	00 d0       	rcall	.+0      	; 0x3f3c <PHY_EncryptReq+0x6>
    3f3c:	00 d0       	rcall	.+0      	; 0x3f3e <PHY_EncryptReq+0x8>
    3f3e:	cd b7       	in	r28, 0x3d	; 61
    3f40:	de b7       	in	r29, 0x3e	; 62
    3f42:	9a 83       	std	Y+2, r25	; 0x02
    3f44:	89 83       	std	Y+1, r24	; 0x01
    3f46:	7c 83       	std	Y+4, r23	; 0x04
    3f48:	6b 83       	std	Y+3, r22	; 0x03
	sal_aes_setup(key, AES_MODE_ECB, AES_DIR_ENCRYPT);
    3f4a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f4c:	9c 81       	ldd	r25, Y+4	; 0x04
    3f4e:	40 e0       	ldi	r20, 0x00	; 0
    3f50:	60 e0       	ldi	r22, 0x00	; 0
    3f52:	0e 94 45 30 	call	0x608a	; 0x608a <sal_aes_setup>
	sal_aes_exec(text);
    3f56:	89 81       	ldd	r24, Y+1	; 0x01
    3f58:	9a 81       	ldd	r25, Y+2	; 0x02
    3f5a:	0e 94 51 31 	call	0x62a2	; 0x62a2 <sal_aes_exec>
	sal_aes_read(text);
    3f5e:	89 81       	ldd	r24, Y+1	; 0x01
    3f60:	9a 81       	ldd	r25, Y+2	; 0x02
    3f62:	0e 94 87 31 	call	0x630e	; 0x630e <sal_aes_read>
}
    3f66:	00 00       	nop
    3f68:	0f 90       	pop	r0
    3f6a:	0f 90       	pop	r0
    3f6c:	0f 90       	pop	r0
    3f6e:	0f 90       	pop	r0
    3f70:	df 91       	pop	r29
    3f72:	cf 91       	pop	r28
    3f74:	08 95       	ret

00003f76 <PHY_EdReq>:

/*************************************************************************//**
*****************************************************************************/
int8_t PHY_EdReq(void)
{
    3f76:	cf 93       	push	r28
    3f78:	df 93       	push	r29
    3f7a:	1f 92       	push	r1
    3f7c:	cd b7       	in	r28, 0x3d	; 61
    3f7e:	de b7       	in	r29, 0x3e	; 62
	int8_t ed;

	phyTrxSetState(TRX_CMD_RX_ON);
    3f80:	86 e0       	ldi	r24, 0x06	; 6
    3f82:	0e 94 fb 1f 	call	0x3ff6	; 0x3ff6 <phyTrxSetState>

	IRQ_STATUS_REG_s.ccaEdDone = 1;
    3f86:	8f e4       	ldi	r24, 0x4F	; 79
    3f88:	91 e0       	ldi	r25, 0x01	; 1
    3f8a:	fc 01       	movw	r30, r24
    3f8c:	20 81       	ld	r18, Z
    3f8e:	20 61       	ori	r18, 0x10	; 16
    3f90:	fc 01       	movw	r30, r24
    3f92:	20 83       	st	Z, r18
	PHY_ED_LEVEL_REG = 0;
    3f94:	87 e4       	ldi	r24, 0x47	; 71
    3f96:	91 e0       	ldi	r25, 0x01	; 1
    3f98:	fc 01       	movw	r30, r24
    3f9a:	10 82       	st	Z, r1
	while (0 == IRQ_STATUS_REG_s.ccaEdDone) {
    3f9c:	00 00       	nop
    3f9e:	8f e4       	ldi	r24, 0x4F	; 79
    3fa0:	91 e0       	ldi	r25, 0x01	; 1
    3fa2:	fc 01       	movw	r30, r24
    3fa4:	80 81       	ld	r24, Z
    3fa6:	82 95       	swap	r24
    3fa8:	81 70       	andi	r24, 0x01	; 1
    3faa:	88 23       	and	r24, r24
    3fac:	c1 f3       	breq	.-16     	; 0x3f9e <PHY_EdReq+0x28>
	}

	ed = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    3fae:	87 e4       	ldi	r24, 0x47	; 71
    3fb0:	91 e0       	ldi	r25, 0x01	; 1
    3fb2:	fc 01       	movw	r30, r24
    3fb4:	80 81       	ld	r24, Z
    3fb6:	8a 55       	subi	r24, 0x5A	; 90
    3fb8:	89 83       	std	Y+1, r24	; 0x01

	phySetRxState();
    3fba:	0e 94 e4 1f 	call	0x3fc8	; 0x3fc8 <phySetRxState>

	return ed;
    3fbe:	89 81       	ldd	r24, Y+1	; 0x01
}
    3fc0:	0f 90       	pop	r0
    3fc2:	df 91       	pop	r29
    3fc4:	cf 91       	pop	r28
    3fc6:	08 95       	ret

00003fc8 <phySetRxState>:

/*************************************************************************//**
*****************************************************************************/
static void phySetRxState(void)
{
    3fc8:	cf 93       	push	r28
    3fca:	df 93       	push	r29
    3fcc:	cd b7       	in	r28, 0x3d	; 61
    3fce:	de b7       	in	r29, 0x3e	; 62
	phyTrxSetState(TRX_CMD_TRX_OFF);
    3fd0:	88 e0       	ldi	r24, 0x08	; 8
    3fd2:	0e 94 fb 1f 	call	0x3ff6	; 0x3ff6 <phyTrxSetState>

	IRQ_STATUS_REG = IRQ_CLEAR_VALUE;
    3fd6:	8f e4       	ldi	r24, 0x4F	; 79
    3fd8:	91 e0       	ldi	r25, 0x01	; 1
    3fda:	2f ef       	ldi	r18, 0xFF	; 255
    3fdc:	fc 01       	movw	r30, r24
    3fde:	20 83       	st	Z, r18

	if (phyRxState) {
    3fe0:	80 91 a5 0f 	lds	r24, 0x0FA5	; 0x800fa5 <phyRxState>
    3fe4:	88 23       	and	r24, r24
    3fe6:	19 f0       	breq	.+6      	; 0x3fee <phySetRxState+0x26>
		phyTrxSetState(TRX_CMD_RX_AACK_ON);
    3fe8:	86 e1       	ldi	r24, 0x16	; 22
    3fea:	0e 94 fb 1f 	call	0x3ff6	; 0x3ff6 <phyTrxSetState>
	}
}
    3fee:	00 00       	nop
    3ff0:	df 91       	pop	r29
    3ff2:	cf 91       	pop	r28
    3ff4:	08 95       	ret

00003ff6 <phyTrxSetState>:

/*************************************************************************//**
*****************************************************************************/
void phyTrxSetState(uint8_t state)
{
    3ff6:	cf 93       	push	r28
    3ff8:	df 93       	push	r29
    3ffa:	1f 92       	push	r1
    3ffc:	cd b7       	in	r28, 0x3d	; 61
    3ffe:	de b7       	in	r29, 0x3e	; 62
    4000:	89 83       	std	Y+1, r24	; 0x01
		TRX_CTRL_1_REG_s.paExtEn = 1;
	#endif // EXT_RF_FRONT_END_CTRL
	}
#endif // PLATFORM_WM100

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
    4002:	82 e4       	ldi	r24, 0x42	; 66
    4004:	91 e0       	ldi	r25, 0x01	; 1
    4006:	23 e0       	ldi	r18, 0x03	; 3
    4008:	fc 01       	movw	r30, r24
    400a:	20 83       	st	Z, r18
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);
    400c:	81 e4       	ldi	r24, 0x41	; 65
    400e:	91 e0       	ldi	r25, 0x01	; 1
    4010:	fc 01       	movw	r30, r24
    4012:	80 81       	ld	r24, Z
    4014:	8f 71       	andi	r24, 0x1F	; 31
    4016:	88 30       	cpi	r24, 0x08	; 8
    4018:	a1 f7       	brne	.-24     	; 0x4002 <__DATA_REGION_LENGTH__+0x2>

	do {TRX_STATE_REG = state; } while (state !=
    401a:	82 e4       	ldi	r24, 0x42	; 66
    401c:	91 e0       	ldi	r25, 0x01	; 1
    401e:	29 81       	ldd	r18, Y+1	; 0x01
    4020:	fc 01       	movw	r30, r24
    4022:	20 83       	st	Z, r18
			TRX_STATUS_REG_s.trxStatus);
    4024:	81 e4       	ldi	r24, 0x41	; 65
    4026:	91 e0       	ldi	r25, 0x01	; 1
    4028:	fc 01       	movw	r30, r24
    402a:	80 81       	ld	r24, Z
    402c:	8f 71       	andi	r24, 0x1F	; 31

	do {TRX_STATE_REG = TRX_CMD_FORCE_TRX_OFF;
	} while (TRX_STATUS_TRX_OFF !=
			TRX_STATUS_REG_s.trxStatus);

	do {TRX_STATE_REG = state; } while (state !=
    402e:	98 2f       	mov	r25, r24
			TRX_STATUS_REG_s.trxStatus);
    4030:	89 81       	ldd	r24, Y+1	; 0x01
    4032:	98 17       	cp	r25, r24
    4034:	91 f7       	brne	.-28     	; 0x401a <__DATA_REGION_LENGTH__+0x1a>
}
    4036:	00 00       	nop
    4038:	0f 90       	pop	r0
    403a:	df 91       	pop	r29
    403c:	cf 91       	pop	r28
    403e:	08 95       	ret

00004040 <PHY_SetIEEEAddr>:


/*************************************************************************//**
*****************************************************************************/
void PHY_SetIEEEAddr(uint8_t *ieee_addr)
{
    4040:	cf 93       	push	r28
    4042:	df 93       	push	r29
    4044:	00 d0       	rcall	.+0      	; 0x4046 <PHY_SetIEEEAddr+0x6>
    4046:	00 d0       	rcall	.+0      	; 0x4048 <PHY_SetIEEEAddr+0x8>
    4048:	cd b7       	in	r28, 0x3d	; 61
    404a:	de b7       	in	r29, 0x3e	; 62
    404c:	9c 83       	std	Y+4, r25	; 0x04
    404e:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t *ptr_to_reg = ieee_addr;
    4050:	8b 81       	ldd	r24, Y+3	; 0x03
    4052:	9c 81       	ldd	r25, Y+4	; 0x04
    4054:	9a 83       	std	Y+2, r25	; 0x02
    4056:	89 83       	std	Y+1, r24	; 0x01
	IEEE_ADDR_0_REG = *ptr_to_reg++;
    4058:	24 e6       	ldi	r18, 0x64	; 100
    405a:	31 e0       	ldi	r19, 0x01	; 1
    405c:	89 81       	ldd	r24, Y+1	; 0x01
    405e:	9a 81       	ldd	r25, Y+2	; 0x02
    4060:	ac 01       	movw	r20, r24
    4062:	4f 5f       	subi	r20, 0xFF	; 255
    4064:	5f 4f       	sbci	r21, 0xFF	; 255
    4066:	5a 83       	std	Y+2, r21	; 0x02
    4068:	49 83       	std	Y+1, r20	; 0x01
    406a:	fc 01       	movw	r30, r24
    406c:	80 81       	ld	r24, Z
    406e:	f9 01       	movw	r30, r18
    4070:	80 83       	st	Z, r24
	IEEE_ADDR_1_REG = *ptr_to_reg++;
    4072:	25 e6       	ldi	r18, 0x65	; 101
    4074:	31 e0       	ldi	r19, 0x01	; 1
    4076:	89 81       	ldd	r24, Y+1	; 0x01
    4078:	9a 81       	ldd	r25, Y+2	; 0x02
    407a:	ac 01       	movw	r20, r24
    407c:	4f 5f       	subi	r20, 0xFF	; 255
    407e:	5f 4f       	sbci	r21, 0xFF	; 255
    4080:	5a 83       	std	Y+2, r21	; 0x02
    4082:	49 83       	std	Y+1, r20	; 0x01
    4084:	fc 01       	movw	r30, r24
    4086:	80 81       	ld	r24, Z
    4088:	f9 01       	movw	r30, r18
    408a:	80 83       	st	Z, r24
	IEEE_ADDR_2_REG = *ptr_to_reg++;
    408c:	26 e6       	ldi	r18, 0x66	; 102
    408e:	31 e0       	ldi	r19, 0x01	; 1
    4090:	89 81       	ldd	r24, Y+1	; 0x01
    4092:	9a 81       	ldd	r25, Y+2	; 0x02
    4094:	ac 01       	movw	r20, r24
    4096:	4f 5f       	subi	r20, 0xFF	; 255
    4098:	5f 4f       	sbci	r21, 0xFF	; 255
    409a:	5a 83       	std	Y+2, r21	; 0x02
    409c:	49 83       	std	Y+1, r20	; 0x01
    409e:	fc 01       	movw	r30, r24
    40a0:	80 81       	ld	r24, Z
    40a2:	f9 01       	movw	r30, r18
    40a4:	80 83       	st	Z, r24
	IEEE_ADDR_3_REG = *ptr_to_reg++;
    40a6:	27 e6       	ldi	r18, 0x67	; 103
    40a8:	31 e0       	ldi	r19, 0x01	; 1
    40aa:	89 81       	ldd	r24, Y+1	; 0x01
    40ac:	9a 81       	ldd	r25, Y+2	; 0x02
    40ae:	ac 01       	movw	r20, r24
    40b0:	4f 5f       	subi	r20, 0xFF	; 255
    40b2:	5f 4f       	sbci	r21, 0xFF	; 255
    40b4:	5a 83       	std	Y+2, r21	; 0x02
    40b6:	49 83       	std	Y+1, r20	; 0x01
    40b8:	fc 01       	movw	r30, r24
    40ba:	80 81       	ld	r24, Z
    40bc:	f9 01       	movw	r30, r18
    40be:	80 83       	st	Z, r24
	IEEE_ADDR_4_REG = *ptr_to_reg++;
    40c0:	28 e6       	ldi	r18, 0x68	; 104
    40c2:	31 e0       	ldi	r19, 0x01	; 1
    40c4:	89 81       	ldd	r24, Y+1	; 0x01
    40c6:	9a 81       	ldd	r25, Y+2	; 0x02
    40c8:	ac 01       	movw	r20, r24
    40ca:	4f 5f       	subi	r20, 0xFF	; 255
    40cc:	5f 4f       	sbci	r21, 0xFF	; 255
    40ce:	5a 83       	std	Y+2, r21	; 0x02
    40d0:	49 83       	std	Y+1, r20	; 0x01
    40d2:	fc 01       	movw	r30, r24
    40d4:	80 81       	ld	r24, Z
    40d6:	f9 01       	movw	r30, r18
    40d8:	80 83       	st	Z, r24
	IEEE_ADDR_5_REG = *ptr_to_reg++;
    40da:	29 e6       	ldi	r18, 0x69	; 105
    40dc:	31 e0       	ldi	r19, 0x01	; 1
    40de:	89 81       	ldd	r24, Y+1	; 0x01
    40e0:	9a 81       	ldd	r25, Y+2	; 0x02
    40e2:	ac 01       	movw	r20, r24
    40e4:	4f 5f       	subi	r20, 0xFF	; 255
    40e6:	5f 4f       	sbci	r21, 0xFF	; 255
    40e8:	5a 83       	std	Y+2, r21	; 0x02
    40ea:	49 83       	std	Y+1, r20	; 0x01
    40ec:	fc 01       	movw	r30, r24
    40ee:	80 81       	ld	r24, Z
    40f0:	f9 01       	movw	r30, r18
    40f2:	80 83       	st	Z, r24
	IEEE_ADDR_6_REG = *ptr_to_reg++;
    40f4:	2a e6       	ldi	r18, 0x6A	; 106
    40f6:	31 e0       	ldi	r19, 0x01	; 1
    40f8:	89 81       	ldd	r24, Y+1	; 0x01
    40fa:	9a 81       	ldd	r25, Y+2	; 0x02
    40fc:	ac 01       	movw	r20, r24
    40fe:	4f 5f       	subi	r20, 0xFF	; 255
    4100:	5f 4f       	sbci	r21, 0xFF	; 255
    4102:	5a 83       	std	Y+2, r21	; 0x02
    4104:	49 83       	std	Y+1, r20	; 0x01
    4106:	fc 01       	movw	r30, r24
    4108:	80 81       	ld	r24, Z
    410a:	f9 01       	movw	r30, r18
    410c:	80 83       	st	Z, r24
	IEEE_ADDR_7_REG = *ptr_to_reg;
    410e:	8b e6       	ldi	r24, 0x6B	; 107
    4110:	91 e0       	ldi	r25, 0x01	; 1
    4112:	29 81       	ldd	r18, Y+1	; 0x01
    4114:	3a 81       	ldd	r19, Y+2	; 0x02
    4116:	f9 01       	movw	r30, r18
    4118:	20 81       	ld	r18, Z
    411a:	fc 01       	movw	r30, r24
    411c:	20 83       	st	Z, r18
}
    411e:	00 00       	nop
    4120:	0f 90       	pop	r0
    4122:	0f 90       	pop	r0
    4124:	0f 90       	pop	r0
    4126:	0f 90       	pop	r0
    4128:	df 91       	pop	r29
    412a:	cf 91       	pop	r28
    412c:	08 95       	ret

0000412e <PHY_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
    412e:	cf 93       	push	r28
    4130:	df 93       	push	r29
    4132:	cd b7       	in	r28, 0x3d	; 61
    4134:	de b7       	in	r29, 0x3e	; 62
    4136:	28 97       	sbiw	r28, 0x08	; 8
    4138:	0f b6       	in	r0, 0x3f	; 63
    413a:	f8 94       	cli
    413c:	de bf       	out	0x3e, r29	; 62
    413e:	0f be       	out	0x3f, r0	; 63
    4140:	cd bf       	out	0x3d, r28	; 61
	if (PHY_STATE_SLEEP == phyState) {
    4142:	80 91 24 0f 	lds	r24, 0x0F24	; 0x800f24 <phyState>
    4146:	82 30       	cpi	r24, 0x02	; 2
    4148:	09 f4       	brne	.+2      	; 0x414c <PHY_TaskHandler+0x1e>
    414a:	9e c0       	rjmp	.+316    	; 0x4288 <__stack+0x89>
		return;
	}

	if (IRQ_STATUS_REG_s.rxEnd) {
    414c:	8f e4       	ldi	r24, 0x4F	; 79
    414e:	91 e0       	ldi	r25, 0x01	; 1
    4150:	fc 01       	movw	r30, r24
    4152:	80 81       	ld	r24, Z
    4154:	83 fb       	bst	r24, 3
    4156:	88 27       	eor	r24, r24
    4158:	80 f9       	bld	r24, 0
    415a:	88 23       	and	r24, r24
    415c:	09 f4       	brne	.+2      	; 0x4160 <PHY_TaskHandler+0x32>
    415e:	59 c0       	rjmp	.+178    	; 0x4212 <__stack+0x13>
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;
    4160:	8b e7       	ldi	r24, 0x7B	; 123
    4162:	91 e0       	ldi	r25, 0x01	; 1
    4164:	fc 01       	movw	r30, r24
    4166:	80 81       	ld	r24, Z
    4168:	8b 83       	std	Y+3, r24	; 0x03

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    416a:	19 82       	std	Y+1, r1	; 0x01
    416c:	11 c0       	rjmp	.+34     	; 0x4190 <PHY_TaskHandler+0x62>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
    416e:	89 81       	ldd	r24, Y+1	; 0x01
    4170:	88 2f       	mov	r24, r24
    4172:	90 e0       	ldi	r25, 0x00	; 0
    4174:	29 81       	ldd	r18, Y+1	; 0x01
    4176:	22 2f       	mov	r18, r18
    4178:	30 e0       	ldi	r19, 0x00	; 0
    417a:	20 58       	subi	r18, 0x80	; 128
    417c:	3e 4f       	sbci	r19, 0xFE	; 254
    417e:	f9 01       	movw	r30, r18
    4180:	20 81       	ld	r18, Z
    4182:	8b 5d       	subi	r24, 0xDB	; 219
    4184:	90 4f       	sbci	r25, 0xF0	; 240
    4186:	fc 01       	movw	r30, r24
    4188:	20 83       	st	Z, r18

	if (IRQ_STATUS_REG_s.rxEnd) {
		PHY_DataInd_t ind;
		uint8_t size = TST_RX_LENGTH_REG;

		for (uint8_t i = 0; i < size + 1 /*lqi*/; i++) {
    418a:	89 81       	ldd	r24, Y+1	; 0x01
    418c:	8f 5f       	subi	r24, 0xFF	; 255
    418e:	89 83       	std	Y+1, r24	; 0x01
    4190:	89 81       	ldd	r24, Y+1	; 0x01
    4192:	28 2f       	mov	r18, r24
    4194:	30 e0       	ldi	r19, 0x00	; 0
    4196:	8b 81       	ldd	r24, Y+3	; 0x03
    4198:	88 2f       	mov	r24, r24
    419a:	90 e0       	ldi	r25, 0x00	; 0
    419c:	01 96       	adiw	r24, 0x01	; 1
    419e:	28 17       	cp	r18, r24
    41a0:	39 07       	cpc	r19, r25
    41a2:	2c f3       	brlt	.-54     	; 0x416e <PHY_TaskHandler+0x40>
			phyRxBuffer[i] = TRX_FRAME_BUFFER(i);
		}

		ind.data = phyRxBuffer;
    41a4:	85 e2       	ldi	r24, 0x25	; 37
    41a6:	9f e0       	ldi	r25, 0x0F	; 15
    41a8:	9d 83       	std	Y+5, r25	; 0x05
    41aa:	8c 83       	std	Y+4, r24	; 0x04
		ind.size = size - PHY_CRC_SIZE;
    41ac:	8b 81       	ldd	r24, Y+3	; 0x03
    41ae:	82 50       	subi	r24, 0x02	; 2
    41b0:	8e 83       	std	Y+6, r24	; 0x06
		ind.lqi  = phyRxBuffer[size];
    41b2:	8b 81       	ldd	r24, Y+3	; 0x03
    41b4:	88 2f       	mov	r24, r24
    41b6:	90 e0       	ldi	r25, 0x00	; 0
    41b8:	8b 5d       	subi	r24, 0xDB	; 219
    41ba:	90 4f       	sbci	r25, 0xF0	; 240
    41bc:	fc 01       	movw	r30, r24
    41be:	80 81       	ld	r24, Z
    41c0:	8f 83       	std	Y+7, r24	; 0x07
		ind.rssi = (int8_t)PHY_ED_LEVEL_REG + PHY_RSSI_BASE_VAL;
    41c2:	87 e4       	ldi	r24, 0x47	; 71
    41c4:	91 e0       	ldi	r25, 0x01	; 1
    41c6:	fc 01       	movw	r30, r24
    41c8:	80 81       	ld	r24, Z
    41ca:	8a 55       	subi	r24, 0x5A	; 90
    41cc:	88 87       	std	Y+8, r24	; 0x08
		PHY_DataInd(&ind);
    41ce:	ce 01       	movw	r24, r28
    41d0:	04 96       	adiw	r24, 0x04	; 4
    41d2:	0e 94 3b 10 	call	0x2076	; 0x2076 <PHY_DataInd>

		while (TRX_STATUS_RX_AACK_ON != TRX_STATUS_REG_s.trxStatus) {
    41d6:	00 00       	nop
    41d8:	81 e4       	ldi	r24, 0x41	; 65
    41da:	91 e0       	ldi	r25, 0x01	; 1
    41dc:	fc 01       	movw	r30, r24
    41de:	80 81       	ld	r24, Z
    41e0:	8f 71       	andi	r24, 0x1F	; 31
    41e2:	86 31       	cpi	r24, 0x16	; 22
    41e4:	c9 f7       	brne	.-14     	; 0x41d8 <PHY_TaskHandler+0xaa>
		}

		IRQ_STATUS_REG_s.rxEnd = 1;
    41e6:	8f e4       	ldi	r24, 0x4F	; 79
    41e8:	91 e0       	ldi	r25, 0x01	; 1
    41ea:	fc 01       	movw	r30, r24
    41ec:	20 81       	ld	r18, Z
    41ee:	28 60       	ori	r18, 0x08	; 8
    41f0:	fc 01       	movw	r30, r24
    41f2:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 0;
    41f4:	8c e4       	ldi	r24, 0x4C	; 76
    41f6:	91 e0       	ldi	r25, 0x01	; 1
    41f8:	fc 01       	movw	r30, r24
    41fa:	20 81       	ld	r18, Z
    41fc:	2f 77       	andi	r18, 0x7F	; 127
    41fe:	fc 01       	movw	r30, r24
    4200:	20 83       	st	Z, r18
		TRX_CTRL_2_REG_s.rxSafeMode = 1;
    4202:	8c e4       	ldi	r24, 0x4C	; 76
    4204:	91 e0       	ldi	r25, 0x01	; 1
    4206:	fc 01       	movw	r30, r24
    4208:	20 81       	ld	r18, Z
    420a:	20 68       	ori	r18, 0x80	; 128
    420c:	fc 01       	movw	r30, r24
    420e:	20 83       	st	Z, r18
    4210:	3c c0       	rjmp	.+120    	; 0x428a <__stack+0x8b>
	} else if (IRQ_STATUS_REG_s.txEnd) {
    4212:	8f e4       	ldi	r24, 0x4F	; 79
    4214:	91 e0       	ldi	r25, 0x01	; 1
    4216:	fc 01       	movw	r30, r24
    4218:	80 81       	ld	r24, Z
    421a:	86 fb       	bst	r24, 6
    421c:	88 27       	eor	r24, r24
    421e:	80 f9       	bld	r24, 0
    4220:	88 23       	and	r24, r24
    4222:	99 f1       	breq	.+102    	; 0x428a <__stack+0x8b>
		if (TRX_STATUS_TX_ARET_ON == TRX_STATUS_REG_s.trxStatus) {
    4224:	81 e4       	ldi	r24, 0x41	; 65
    4226:	91 e0       	ldi	r25, 0x01	; 1
    4228:	fc 01       	movw	r30, r24
    422a:	80 81       	ld	r24, Z
    422c:	8f 71       	andi	r24, 0x1F	; 31
    422e:	89 31       	cpi	r24, 0x19	; 25
    4230:	19 f5       	brne	.+70     	; 0x4278 <__stack+0x79>
			uint8_t status = TRX_STATE_REG_s.tracStatus;
    4232:	82 e4       	ldi	r24, 0x42	; 66
    4234:	91 e0       	ldi	r25, 0x01	; 1
    4236:	fc 01       	movw	r30, r24
    4238:	80 81       	ld	r24, Z
    423a:	82 95       	swap	r24
    423c:	86 95       	lsr	r24
    423e:	87 70       	andi	r24, 0x07	; 7
    4240:	8a 83       	std	Y+2, r24	; 0x02

			if (TRAC_STATUS_SUCCESS == status) {
    4242:	8a 81       	ldd	r24, Y+2	; 0x02
    4244:	88 23       	and	r24, r24
    4246:	11 f4       	brne	.+4      	; 0x424c <__stack+0x4d>
				status = PHY_STATUS_SUCCESS;
    4248:	1a 82       	std	Y+2, r1	; 0x02
    424a:	0e c0       	rjmp	.+28     	; 0x4268 <__stack+0x69>
				
			} else if (TRAC_STATUS_CHANNEL_ACCESS_FAILURE ==
    424c:	8a 81       	ldd	r24, Y+2	; 0x02
    424e:	83 30       	cpi	r24, 0x03	; 3
    4250:	19 f4       	brne	.+6      	; 0x4258 <__stack+0x59>
					status) {
				status = PHY_STATUS_CHANNEL_ACCESS_FAILURE;
    4252:	81 e0       	ldi	r24, 0x01	; 1
    4254:	8a 83       	std	Y+2, r24	; 0x02
    4256:	08 c0       	rjmp	.+16     	; 0x4268 <__stack+0x69>
			} else if (TRAC_STATUS_NO_ACK == status) {
    4258:	8a 81       	ldd	r24, Y+2	; 0x02
    425a:	85 30       	cpi	r24, 0x05	; 5
    425c:	19 f4       	brne	.+6      	; 0x4264 <__stack+0x65>
				status = PHY_STATUS_NO_ACK;
    425e:	82 e0       	ldi	r24, 0x02	; 2
    4260:	8a 83       	std	Y+2, r24	; 0x02
    4262:	02 c0       	rjmp	.+4      	; 0x4268 <__stack+0x69>
			} else {
				status = PHY_STATUS_ERROR;
    4264:	83 e0       	ldi	r24, 0x03	; 3
    4266:	8a 83       	std	Y+2, r24	; 0x02
			}

			phySetRxState();
    4268:	0e 94 e4 1f 	call	0x3fc8	; 0x3fc8 <phySetRxState>
			phyState = PHY_STATE_IDLE;
    426c:	81 e0       	ldi	r24, 0x01	; 1
    426e:	80 93 24 0f 	sts	0x0F24, r24	; 0x800f24 <phyState>

			PHY_DataConf(status);
    4272:	8a 81       	ldd	r24, Y+2	; 0x02
    4274:	0e 94 ed 1b 	call	0x37da	; 0x37da <PHY_DataConf>
		}

		IRQ_STATUS_REG_s.txEnd = 1;
    4278:	8f e4       	ldi	r24, 0x4F	; 79
    427a:	91 e0       	ldi	r25, 0x01	; 1
    427c:	fc 01       	movw	r30, r24
    427e:	20 81       	ld	r18, Z
    4280:	20 64       	ori	r18, 0x40	; 64
    4282:	fc 01       	movw	r30, r24
    4284:	20 83       	st	Z, r18
    4286:	01 c0       	rjmp	.+2      	; 0x428a <__stack+0x8b>
/*************************************************************************//**
*****************************************************************************/
void PHY_TaskHandler(void)
{
	if (PHY_STATE_SLEEP == phyState) {
		return;
    4288:	00 00       	nop
			PHY_DataConf(status);
		}

		IRQ_STATUS_REG_s.txEnd = 1;
	}
}
    428a:	28 96       	adiw	r28, 0x08	; 8
    428c:	0f b6       	in	r0, 0x3f	; 63
    428e:	f8 94       	cli
    4290:	de bf       	out	0x3e, r29	; 62
    4292:	0f be       	out	0x3f, r0	; 63
    4294:	cd bf       	out	0x3d, r28	; 61
    4296:	df 91       	pop	r29
    4298:	cf 91       	pop	r28
    429a:	08 95       	ret

0000429c <SYS_Init>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_Init(void)
{
    429c:	cf 93       	push	r28
    429e:	df 93       	push	r29
    42a0:	cd b7       	in	r28, 0x3d	; 61
    42a2:	de b7       	in	r29, 0x3e	; 62
	SYS_TimerInit();
    42a4:	0e 94 8c 21 	call	0x4318	; 0x4318 <SYS_TimerInit>
#if SYS_SECURITY_MODE == 0
	sal_init();
    42a8:	0e 94 3d 30 	call	0x607a	; 0x607a <sal_init>
#endif
	PHY_Init();
    42ac:	0e 94 7c 1d 	call	0x3af8	; 0x3af8 <PHY_Init>
	NWK_Init();
    42b0:	0e 94 33 08 	call	0x1066	; 0x1066 <NWK_Init>
}
    42b4:	00 00       	nop
    42b6:	df 91       	pop	r29
    42b8:	cf 91       	pop	r28
    42ba:	08 95       	ret

000042bc <SYS_TaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TaskHandler(void)
{
    42bc:	cf 93       	push	r28
    42be:	df 93       	push	r29
    42c0:	cd b7       	in	r28, 0x3d	; 61
    42c2:	de b7       	in	r29, 0x3e	; 62
	PHY_TaskHandler();
    42c4:	0e 94 97 20 	call	0x412e	; 0x412e <PHY_TaskHandler>
	NWK_TaskHandler();
    42c8:	0e 94 31 09 	call	0x1262	; 0x1262 <NWK_TaskHandler>
	SYS_TimerTaskHandler();
    42cc:	0e 94 5e 22 	call	0x44bc	; 0x44bc <SYS_TimerTaskHandler>
}
    42d0:	00 00       	nop
    42d2:	df 91       	pop	r29
    42d4:	cf 91       	pop	r28
    42d6:	08 95       	ret

000042d8 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    42d8:	cf 93       	push	r28
    42da:	df 93       	push	r29
    42dc:	1f 92       	push	r1
    42de:	cd b7       	in	r28, 0x3d	; 61
    42e0:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    42e2:	8f e5       	ldi	r24, 0x5F	; 95
    42e4:	90 e0       	ldi	r25, 0x00	; 0
    42e6:	fc 01       	movw	r30, r24
    42e8:	80 81       	ld	r24, Z
    42ea:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    42ec:	f8 94       	cli
	return flags;
    42ee:	89 81       	ldd	r24, Y+1	; 0x01
}
    42f0:	0f 90       	pop	r0
    42f2:	df 91       	pop	r29
    42f4:	cf 91       	pop	r28
    42f6:	08 95       	ret

000042f8 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    42f8:	cf 93       	push	r28
    42fa:	df 93       	push	r29
    42fc:	1f 92       	push	r1
    42fe:	cd b7       	in	r28, 0x3d	; 61
    4300:	de b7       	in	r29, 0x3e	; 62
    4302:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    4304:	8f e5       	ldi	r24, 0x5F	; 95
    4306:	90 e0       	ldi	r25, 0x00	; 0
    4308:	29 81       	ldd	r18, Y+1	; 0x01
    430a:	fc 01       	movw	r30, r24
    430c:	20 83       	st	Z, r18
}
    430e:	00 00       	nop
    4310:	0f 90       	pop	r0
    4312:	df 91       	pop	r29
    4314:	cf 91       	pop	r28
    4316:	08 95       	ret

00004318 <SYS_TimerInit>:
/*- Implementations --------------------------------------------------------*/

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerInit(void)
{
    4318:	cf 93       	push	r28
    431a:	df 93       	push	r29
    431c:	cd b7       	in	r28, 0x3d	; 61
    431e:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount = 0;
    4320:	10 92 df 11 	sts	0x11DF, r1	; 0x8011df <SysTimerIrqCount>
	set_common_tc_expiry_callback(SYS_HwExpiry_Cb);
    4324:	86 ef       	ldi	r24, 0xF6	; 246
    4326:	93 e2       	ldi	r25, 0x23	; 35
    4328:	0e 94 ca 43 	call	0x8794	; 0x8794 <set_common_tc_expiry_callback>
	common_tc_init();
    432c:	0e 94 7c 43 	call	0x86f8	; 0x86f8 <common_tc_init>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    4330:	80 e1       	ldi	r24, 0x10	; 16
    4332:	97 e2       	ldi	r25, 0x27	; 39
    4334:	0e 94 12 43 	call	0x8624	; 0x8624 <common_tc_delay>
	timers = NULL;
    4338:	10 92 a7 0f 	sts	0x0FA7, r1	; 0x800fa7 <timers+0x1>
    433c:	10 92 a6 0f 	sts	0x0FA6, r1	; 0x800fa6 <timers>
}
    4340:	00 00       	nop
    4342:	df 91       	pop	r29
    4344:	cf 91       	pop	r28
    4346:	08 95       	ret

00004348 <SYS_TimerStart>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStart(SYS_Timer_t *timer)
{
    4348:	cf 93       	push	r28
    434a:	df 93       	push	r29
    434c:	00 d0       	rcall	.+0      	; 0x434e <SYS_TimerStart+0x6>
    434e:	cd b7       	in	r28, 0x3d	; 61
    4350:	de b7       	in	r29, 0x3e	; 62
    4352:	9a 83       	std	Y+2, r25	; 0x02
    4354:	89 83       	std	Y+1, r24	; 0x01
	if (!SYS_TimerStarted(timer)) {
    4356:	89 81       	ldd	r24, Y+1	; 0x01
    4358:	9a 81       	ldd	r25, Y+2	; 0x02
    435a:	0e 94 33 22 	call	0x4466	; 0x4466 <SYS_TimerStarted>
    435e:	98 2f       	mov	r25, r24
    4360:	81 e0       	ldi	r24, 0x01	; 1
    4362:	89 27       	eor	r24, r25
    4364:	88 23       	and	r24, r24
    4366:	21 f0       	breq	.+8      	; 0x4370 <SYS_TimerStart+0x28>
		placeTimer(timer);
    4368:	89 81       	ldd	r24, Y+1	; 0x01
    436a:	9a 81       	ldd	r25, Y+2	; 0x02
    436c:	0e 94 21 23 	call	0x4642	; 0x4642 <placeTimer>
	}
}
    4370:	00 00       	nop
    4372:	0f 90       	pop	r0
    4374:	0f 90       	pop	r0
    4376:	df 91       	pop	r29
    4378:	cf 91       	pop	r28
    437a:	08 95       	ret

0000437c <SYS_TimerStop>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
    437c:	cf 93       	push	r28
    437e:	df 93       	push	r29
    4380:	00 d0       	rcall	.+0      	; 0x4382 <SYS_TimerStop+0x6>
    4382:	00 d0       	rcall	.+0      	; 0x4384 <SYS_TimerStop+0x8>
    4384:	00 d0       	rcall	.+0      	; 0x4386 <SYS_TimerStop+0xa>
    4386:	cd b7       	in	r28, 0x3d	; 61
    4388:	de b7       	in	r29, 0x3e	; 62
    438a:	9e 83       	std	Y+6, r25	; 0x06
    438c:	8d 83       	std	Y+5, r24	; 0x05
	SYS_Timer_t *prev = NULL;
    438e:	1a 82       	std	Y+2, r1	; 0x02
    4390:	19 82       	std	Y+1, r1	; 0x01

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4392:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    4396:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    439a:	9c 83       	std	Y+4, r25	; 0x04
    439c:	8b 83       	std	Y+3, r24	; 0x03
    439e:	52 c0       	rjmp	.+164    	; 0x4444 <SYS_TimerStop+0xc8>
		if (t == timer) {
    43a0:	2b 81       	ldd	r18, Y+3	; 0x03
    43a2:	3c 81       	ldd	r19, Y+4	; 0x04
    43a4:	8d 81       	ldd	r24, Y+5	; 0x05
    43a6:	9e 81       	ldd	r25, Y+6	; 0x06
    43a8:	28 17       	cp	r18, r24
    43aa:	39 07       	cpc	r19, r25
    43ac:	09 f0       	breq	.+2      	; 0x43b0 <SYS_TimerStop+0x34>
    43ae:	3f c0       	rjmp	.+126    	; 0x442e <SYS_TimerStop+0xb2>
			if (prev) {
    43b0:	89 81       	ldd	r24, Y+1	; 0x01
    43b2:	9a 81       	ldd	r25, Y+2	; 0x02
    43b4:	89 2b       	or	r24, r25
    43b6:	59 f0       	breq	.+22     	; 0x43ce <SYS_TimerStop+0x52>
				prev->next = t->next;
    43b8:	8b 81       	ldd	r24, Y+3	; 0x03
    43ba:	9c 81       	ldd	r25, Y+4	; 0x04
    43bc:	fc 01       	movw	r30, r24
    43be:	20 81       	ld	r18, Z
    43c0:	31 81       	ldd	r19, Z+1	; 0x01
    43c2:	89 81       	ldd	r24, Y+1	; 0x01
    43c4:	9a 81       	ldd	r25, Y+2	; 0x02
    43c6:	fc 01       	movw	r30, r24
    43c8:	31 83       	std	Z+1, r19	; 0x01
    43ca:	20 83       	st	Z, r18
    43cc:	09 c0       	rjmp	.+18     	; 0x43e0 <SYS_TimerStop+0x64>
			} else {
				timers = t->next;
    43ce:	8b 81       	ldd	r24, Y+3	; 0x03
    43d0:	9c 81       	ldd	r25, Y+4	; 0x04
    43d2:	fc 01       	movw	r30, r24
    43d4:	80 81       	ld	r24, Z
    43d6:	91 81       	ldd	r25, Z+1	; 0x01
    43d8:	90 93 a7 0f 	sts	0x0FA7, r25	; 0x800fa7 <timers+0x1>
    43dc:	80 93 a6 0f 	sts	0x0FA6, r24	; 0x800fa6 <timers>
			}

			if (t->next) {
    43e0:	8b 81       	ldd	r24, Y+3	; 0x03
    43e2:	9c 81       	ldd	r25, Y+4	; 0x04
    43e4:	fc 01       	movw	r30, r24
    43e6:	80 81       	ld	r24, Z
    43e8:	91 81       	ldd	r25, Z+1	; 0x01
    43ea:	89 2b       	or	r24, r25
    43ec:	89 f1       	breq	.+98     	; 0x4450 <SYS_TimerStop+0xd4>
				t->next->timeout += timer->timeout;
    43ee:	8b 81       	ldd	r24, Y+3	; 0x03
    43f0:	9c 81       	ldd	r25, Y+4	; 0x04
    43f2:	fc 01       	movw	r30, r24
    43f4:	60 81       	ld	r22, Z
    43f6:	71 81       	ldd	r23, Z+1	; 0x01
    43f8:	8b 81       	ldd	r24, Y+3	; 0x03
    43fa:	9c 81       	ldd	r25, Y+4	; 0x04
    43fc:	fc 01       	movw	r30, r24
    43fe:	80 81       	ld	r24, Z
    4400:	91 81       	ldd	r25, Z+1	; 0x01
    4402:	fc 01       	movw	r30, r24
    4404:	22 81       	ldd	r18, Z+2	; 0x02
    4406:	33 81       	ldd	r19, Z+3	; 0x03
    4408:	44 81       	ldd	r20, Z+4	; 0x04
    440a:	55 81       	ldd	r21, Z+5	; 0x05
    440c:	8d 81       	ldd	r24, Y+5	; 0x05
    440e:	9e 81       	ldd	r25, Y+6	; 0x06
    4410:	fc 01       	movw	r30, r24
    4412:	82 81       	ldd	r24, Z+2	; 0x02
    4414:	93 81       	ldd	r25, Z+3	; 0x03
    4416:	a4 81       	ldd	r26, Z+4	; 0x04
    4418:	b5 81       	ldd	r27, Z+5	; 0x05
    441a:	82 0f       	add	r24, r18
    441c:	93 1f       	adc	r25, r19
    441e:	a4 1f       	adc	r26, r20
    4420:	b5 1f       	adc	r27, r21
    4422:	fb 01       	movw	r30, r22
    4424:	82 83       	std	Z+2, r24	; 0x02
    4426:	93 83       	std	Z+3, r25	; 0x03
    4428:	a4 83       	std	Z+4, r26	; 0x04
    442a:	b5 83       	std	Z+5, r27	; 0x05
			}

			break;
    442c:	11 c0       	rjmp	.+34     	; 0x4450 <SYS_TimerStop+0xd4>
		}

		prev = t;
    442e:	8b 81       	ldd	r24, Y+3	; 0x03
    4430:	9c 81       	ldd	r25, Y+4	; 0x04
    4432:	9a 83       	std	Y+2, r25	; 0x02
    4434:	89 83       	std	Y+1, r24	; 0x01
*****************************************************************************/
void SYS_TimerStop(SYS_Timer_t *timer)
{
	SYS_Timer_t *prev = NULL;

	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4436:	8b 81       	ldd	r24, Y+3	; 0x03
    4438:	9c 81       	ldd	r25, Y+4	; 0x04
    443a:	fc 01       	movw	r30, r24
    443c:	80 81       	ld	r24, Z
    443e:	91 81       	ldd	r25, Z+1	; 0x01
    4440:	9c 83       	std	Y+4, r25	; 0x04
    4442:	8b 83       	std	Y+3, r24	; 0x03
    4444:	8b 81       	ldd	r24, Y+3	; 0x03
    4446:	9c 81       	ldd	r25, Y+4	; 0x04
    4448:	89 2b       	or	r24, r25
    444a:	09 f0       	breq	.+2      	; 0x444e <SYS_TimerStop+0xd2>
    444c:	a9 cf       	rjmp	.-174    	; 0x43a0 <SYS_TimerStop+0x24>
			break;
		}

		prev = t;
	}
}
    444e:	01 c0       	rjmp	.+2      	; 0x4452 <SYS_TimerStop+0xd6>

			if (t->next) {
				t->next->timeout += timer->timeout;
			}

			break;
    4450:	00 00       	nop
		}

		prev = t;
	}
}
    4452:	00 00       	nop
    4454:	26 96       	adiw	r28, 0x06	; 6
    4456:	0f b6       	in	r0, 0x3f	; 63
    4458:	f8 94       	cli
    445a:	de bf       	out	0x3e, r29	; 62
    445c:	0f be       	out	0x3f, r0	; 63
    445e:	cd bf       	out	0x3d, r28	; 61
    4460:	df 91       	pop	r29
    4462:	cf 91       	pop	r28
    4464:	08 95       	ret

00004466 <SYS_TimerStarted>:

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
    4466:	cf 93       	push	r28
    4468:	df 93       	push	r29
    446a:	00 d0       	rcall	.+0      	; 0x446c <SYS_TimerStarted+0x6>
    446c:	00 d0       	rcall	.+0      	; 0x446e <SYS_TimerStarted+0x8>
    446e:	cd b7       	in	r28, 0x3d	; 61
    4470:	de b7       	in	r29, 0x3e	; 62
    4472:	9c 83       	std	Y+4, r25	; 0x04
    4474:	8b 83       	std	Y+3, r24	; 0x03
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4476:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    447a:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    447e:	9a 83       	std	Y+2, r25	; 0x02
    4480:	89 83       	std	Y+1, r24	; 0x01
    4482:	10 c0       	rjmp	.+32     	; 0x44a4 <SYS_TimerStarted+0x3e>
		if (t == timer) {
    4484:	29 81       	ldd	r18, Y+1	; 0x01
    4486:	3a 81       	ldd	r19, Y+2	; 0x02
    4488:	8b 81       	ldd	r24, Y+3	; 0x03
    448a:	9c 81       	ldd	r25, Y+4	; 0x04
    448c:	28 17       	cp	r18, r24
    448e:	39 07       	cpc	r19, r25
    4490:	11 f4       	brne	.+4      	; 0x4496 <SYS_TimerStarted+0x30>
			return true;
    4492:	81 e0       	ldi	r24, 0x01	; 1
    4494:	0c c0       	rjmp	.+24     	; 0x44ae <SYS_TimerStarted+0x48>

/*************************************************************************//**
*****************************************************************************/
bool SYS_TimerStarted(SYS_Timer_t *timer)
{
	for (SYS_Timer_t *t = timers; t; t = t->next) {
    4496:	89 81       	ldd	r24, Y+1	; 0x01
    4498:	9a 81       	ldd	r25, Y+2	; 0x02
    449a:	fc 01       	movw	r30, r24
    449c:	80 81       	ld	r24, Z
    449e:	91 81       	ldd	r25, Z+1	; 0x01
    44a0:	9a 83       	std	Y+2, r25	; 0x02
    44a2:	89 83       	std	Y+1, r24	; 0x01
    44a4:	89 81       	ldd	r24, Y+1	; 0x01
    44a6:	9a 81       	ldd	r25, Y+2	; 0x02
    44a8:	89 2b       	or	r24, r25
    44aa:	61 f7       	brne	.-40     	; 0x4484 <SYS_TimerStarted+0x1e>
		if (t == timer) {
			return true;
		}
	}
	return false;
    44ac:	80 e0       	ldi	r24, 0x00	; 0
}
    44ae:	0f 90       	pop	r0
    44b0:	0f 90       	pop	r0
    44b2:	0f 90       	pop	r0
    44b4:	0f 90       	pop	r0
    44b6:	df 91       	pop	r29
    44b8:	cf 91       	pop	r28
    44ba:	08 95       	ret

000044bc <SYS_TimerTaskHandler>:

/*************************************************************************//**
*****************************************************************************/
void SYS_TimerTaskHandler(void)
{
    44bc:	ef 92       	push	r14
    44be:	ff 92       	push	r15
    44c0:	0f 93       	push	r16
    44c2:	1f 93       	push	r17
    44c4:	cf 93       	push	r28
    44c6:	df 93       	push	r29
    44c8:	cd b7       	in	r28, 0x3d	; 61
    44ca:	de b7       	in	r29, 0x3e	; 62
    44cc:	28 97       	sbiw	r28, 0x08	; 8
    44ce:	0f b6       	in	r0, 0x3f	; 63
    44d0:	f8 94       	cli
    44d2:	de bf       	out	0x3e, r29	; 62
    44d4:	0f be       	out	0x3f, r0	; 63
    44d6:	cd bf       	out	0x3d, r28	; 61
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
    44d8:	80 91 df 11 	lds	r24, 0x11DF	; 0x8011df <SysTimerIrqCount>
    44dc:	88 23       	and	r24, r24
    44de:	09 f4       	brne	.+2      	; 0x44e2 <SYS_TimerTaskHandler+0x26>
    44e0:	a2 c0       	rjmp	.+324    	; 0x4626 <SYS_TimerTaskHandler+0x16a>
		return;
	}

	/* Enter a critical section */
	flags = cpu_irq_save();
    44e2:	0e 94 6c 21 	call	0x42d8	; 0x42d8 <cpu_irq_save>
    44e6:	8d 83       	std	Y+5, r24	; 0x05
	cnt = SysTimerIrqCount;
    44e8:	80 91 df 11 	lds	r24, 0x11DF	; 0x8011df <SysTimerIrqCount>
    44ec:	8e 83       	std	Y+6, r24	; 0x06
	SysTimerIrqCount = 0;
    44ee:	10 92 df 11 	sts	0x11DF, r1	; 0x8011df <SysTimerIrqCount>
	/* Leave the critical section */
	cpu_irq_restore(flags);
    44f2:	8d 81       	ldd	r24, Y+5	; 0x05
    44f4:	0e 94 7c 21 	call	0x42f8	; 0x42f8 <cpu_irq_restore>

	elapsed = cnt * SYS_TIMER_INTERVAL;
    44f8:	8e 81       	ldd	r24, Y+6	; 0x06
    44fa:	88 2f       	mov	r24, r24
    44fc:	90 e0       	ldi	r25, 0x00	; 0
    44fe:	a0 e0       	ldi	r26, 0x00	; 0
    4500:	b0 e0       	ldi	r27, 0x00	; 0
    4502:	88 0f       	add	r24, r24
    4504:	99 1f       	adc	r25, r25
    4506:	aa 1f       	adc	r26, r26
    4508:	bb 1f       	adc	r27, r27
    450a:	9c 01       	movw	r18, r24
    450c:	ad 01       	movw	r20, r26
    450e:	22 0f       	add	r18, r18
    4510:	33 1f       	adc	r19, r19
    4512:	44 1f       	adc	r20, r20
    4514:	55 1f       	adc	r21, r21
    4516:	22 0f       	add	r18, r18
    4518:	33 1f       	adc	r19, r19
    451a:	44 1f       	adc	r20, r20
    451c:	55 1f       	adc	r21, r21
    451e:	82 0f       	add	r24, r18
    4520:	93 1f       	adc	r25, r19
    4522:	a4 1f       	adc	r26, r20
    4524:	b5 1f       	adc	r27, r21
    4526:	89 83       	std	Y+1, r24	; 0x01
    4528:	9a 83       	std	Y+2, r25	; 0x02
    452a:	ab 83       	std	Y+3, r26	; 0x03
    452c:	bc 83       	std	Y+4, r27	; 0x04

	while (timers && (timers->timeout <= elapsed)) {
    452e:	3d c0       	rjmp	.+122    	; 0x45aa <SYS_TimerTaskHandler+0xee>
		SYS_Timer_t *timer = timers;
    4530:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    4534:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    4538:	98 87       	std	Y+8, r25	; 0x08
    453a:	8f 83       	std	Y+7, r24	; 0x07

		elapsed -= timers->timeout;
    453c:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    4540:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    4544:	fc 01       	movw	r30, r24
    4546:	82 81       	ldd	r24, Z+2	; 0x02
    4548:	93 81       	ldd	r25, Z+3	; 0x03
    454a:	a4 81       	ldd	r26, Z+4	; 0x04
    454c:	b5 81       	ldd	r27, Z+5	; 0x05
    454e:	29 81       	ldd	r18, Y+1	; 0x01
    4550:	3a 81       	ldd	r19, Y+2	; 0x02
    4552:	4b 81       	ldd	r20, Y+3	; 0x03
    4554:	5c 81       	ldd	r21, Y+4	; 0x04
    4556:	79 01       	movw	r14, r18
    4558:	8a 01       	movw	r16, r20
    455a:	e8 1a       	sub	r14, r24
    455c:	f9 0a       	sbc	r15, r25
    455e:	0a 0b       	sbc	r16, r26
    4560:	1b 0b       	sbc	r17, r27
    4562:	d8 01       	movw	r26, r16
    4564:	c7 01       	movw	r24, r14
    4566:	89 83       	std	Y+1, r24	; 0x01
    4568:	9a 83       	std	Y+2, r25	; 0x02
    456a:	ab 83       	std	Y+3, r26	; 0x03
    456c:	bc 83       	std	Y+4, r27	; 0x04
		timers = timers->next;
    456e:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    4572:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    4576:	fc 01       	movw	r30, r24
    4578:	80 81       	ld	r24, Z
    457a:	91 81       	ldd	r25, Z+1	; 0x01
    457c:	90 93 a7 0f 	sts	0x0FA7, r25	; 0x800fa7 <timers+0x1>
    4580:	80 93 a6 0f 	sts	0x0FA6, r24	; 0x800fa6 <timers>
		if (SYS_TIMER_PERIODIC_MODE == timer->mode) {
    4584:	8f 81       	ldd	r24, Y+7	; 0x07
    4586:	98 85       	ldd	r25, Y+8	; 0x08
    4588:	fc 01       	movw	r30, r24
    458a:	82 85       	ldd	r24, Z+10	; 0x0a
    458c:	81 30       	cpi	r24, 0x01	; 1
    458e:	21 f4       	brne	.+8      	; 0x4598 <SYS_TimerTaskHandler+0xdc>
			placeTimer(timer);
    4590:	8f 81       	ldd	r24, Y+7	; 0x07
    4592:	98 85       	ldd	r25, Y+8	; 0x08
    4594:	0e 94 21 23 	call	0x4642	; 0x4642 <placeTimer>
		}

		timer->handler(timer);
    4598:	8f 81       	ldd	r24, Y+7	; 0x07
    459a:	98 85       	ldd	r25, Y+8	; 0x08
    459c:	fc 01       	movw	r30, r24
    459e:	23 85       	ldd	r18, Z+11	; 0x0b
    45a0:	34 85       	ldd	r19, Z+12	; 0x0c
    45a2:	8f 81       	ldd	r24, Y+7	; 0x07
    45a4:	98 85       	ldd	r25, Y+8	; 0x08
    45a6:	f9 01       	movw	r30, r18
    45a8:	09 95       	icall
	/* Leave the critical section */
	cpu_irq_restore(flags);

	elapsed = cnt * SYS_TIMER_INTERVAL;

	while (timers && (timers->timeout <= elapsed)) {
    45aa:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    45ae:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    45b2:	89 2b       	or	r24, r25
    45b4:	99 f0       	breq	.+38     	; 0x45dc <SYS_TimerTaskHandler+0x120>
    45b6:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    45ba:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    45be:	fc 01       	movw	r30, r24
    45c0:	22 81       	ldd	r18, Z+2	; 0x02
    45c2:	33 81       	ldd	r19, Z+3	; 0x03
    45c4:	44 81       	ldd	r20, Z+4	; 0x04
    45c6:	55 81       	ldd	r21, Z+5	; 0x05
    45c8:	89 81       	ldd	r24, Y+1	; 0x01
    45ca:	9a 81       	ldd	r25, Y+2	; 0x02
    45cc:	ab 81       	ldd	r26, Y+3	; 0x03
    45ce:	bc 81       	ldd	r27, Y+4	; 0x04
    45d0:	82 17       	cp	r24, r18
    45d2:	93 07       	cpc	r25, r19
    45d4:	a4 07       	cpc	r26, r20
    45d6:	b5 07       	cpc	r27, r21
    45d8:	08 f0       	brcs	.+2      	; 0x45dc <SYS_TimerTaskHandler+0x120>
    45da:	aa cf       	rjmp	.-172    	; 0x4530 <SYS_TimerTaskHandler+0x74>
		}

		timer->handler(timer);
	}

	if (timers) {
    45dc:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    45e0:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    45e4:	89 2b       	or	r24, r25
    45e6:	01 f1       	breq	.+64     	; 0x4628 <SYS_TimerTaskHandler+0x16c>
		timers->timeout -= elapsed;
    45e8:	60 91 a6 0f 	lds	r22, 0x0FA6	; 0x800fa6 <timers>
    45ec:	70 91 a7 0f 	lds	r23, 0x0FA7	; 0x800fa7 <timers+0x1>
    45f0:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    45f4:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    45f8:	fc 01       	movw	r30, r24
    45fa:	22 81       	ldd	r18, Z+2	; 0x02
    45fc:	33 81       	ldd	r19, Z+3	; 0x03
    45fe:	44 81       	ldd	r20, Z+4	; 0x04
    4600:	55 81       	ldd	r21, Z+5	; 0x05
    4602:	89 81       	ldd	r24, Y+1	; 0x01
    4604:	9a 81       	ldd	r25, Y+2	; 0x02
    4606:	ab 81       	ldd	r26, Y+3	; 0x03
    4608:	bc 81       	ldd	r27, Y+4	; 0x04
    460a:	79 01       	movw	r14, r18
    460c:	8a 01       	movw	r16, r20
    460e:	e8 1a       	sub	r14, r24
    4610:	f9 0a       	sbc	r15, r25
    4612:	0a 0b       	sbc	r16, r26
    4614:	1b 0b       	sbc	r17, r27
    4616:	d8 01       	movw	r26, r16
    4618:	c7 01       	movw	r24, r14
    461a:	fb 01       	movw	r30, r22
    461c:	82 83       	std	Z+2, r24	; 0x02
    461e:	93 83       	std	Z+3, r25	; 0x03
    4620:	a4 83       	std	Z+4, r26	; 0x04
    4622:	b5 83       	std	Z+5, r27	; 0x05
    4624:	01 c0       	rjmp	.+2      	; 0x4628 <SYS_TimerTaskHandler+0x16c>
	uint32_t elapsed;
	uint8_t cnt;
	irqflags_t flags;

	if (0 == SysTimerIrqCount) {
		return;
    4626:	00 00       	nop
	}

	if (timers) {
		timers->timeout -= elapsed;
	}
}
    4628:	28 96       	adiw	r28, 0x08	; 8
    462a:	0f b6       	in	r0, 0x3f	; 63
    462c:	f8 94       	cli
    462e:	de bf       	out	0x3e, r29	; 62
    4630:	0f be       	out	0x3f, r0	; 63
    4632:	cd bf       	out	0x3d, r28	; 61
    4634:	df 91       	pop	r29
    4636:	cf 91       	pop	r28
    4638:	1f 91       	pop	r17
    463a:	0f 91       	pop	r16
    463c:	ff 90       	pop	r15
    463e:	ef 90       	pop	r14
    4640:	08 95       	ret

00004642 <placeTimer>:

/*************************************************************************//**
*****************************************************************************/
static void placeTimer(SYS_Timer_t *timer)
{
    4642:	ef 92       	push	r14
    4644:	ff 92       	push	r15
    4646:	0f 93       	push	r16
    4648:	1f 93       	push	r17
    464a:	cf 93       	push	r28
    464c:	df 93       	push	r29
    464e:	cd b7       	in	r28, 0x3d	; 61
    4650:	de b7       	in	r29, 0x3e	; 62
    4652:	2a 97       	sbiw	r28, 0x0a	; 10
    4654:	0f b6       	in	r0, 0x3f	; 63
    4656:	f8 94       	cli
    4658:	de bf       	out	0x3e, r29	; 62
    465a:	0f be       	out	0x3f, r0	; 63
    465c:	cd bf       	out	0x3d, r28	; 61
    465e:	9a 87       	std	Y+10, r25	; 0x0a
    4660:	89 87       	std	Y+9, r24	; 0x09
	if (timers) {
    4662:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    4666:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    466a:	89 2b       	or	r24, r25
    466c:	09 f4       	brne	.+2      	; 0x4670 <placeTimer+0x2e>
    466e:	97 c0       	rjmp	.+302    	; 0x479e <placeTimer+0x15c>
		SYS_Timer_t *prev = NULL;
    4670:	1a 82       	std	Y+2, r1	; 0x02
    4672:	19 82       	std	Y+1, r1	; 0x01
		uint32_t timeout = timer->interval;
    4674:	89 85       	ldd	r24, Y+9	; 0x09
    4676:	9a 85       	ldd	r25, Y+10	; 0x0a
    4678:	fc 01       	movw	r30, r24
    467a:	86 81       	ldd	r24, Z+6	; 0x06
    467c:	97 81       	ldd	r25, Z+7	; 0x07
    467e:	a0 85       	ldd	r26, Z+8	; 0x08
    4680:	b1 85       	ldd	r27, Z+9	; 0x09
    4682:	8b 83       	std	Y+3, r24	; 0x03
    4684:	9c 83       	std	Y+4, r25	; 0x04
    4686:	ad 83       	std	Y+5, r26	; 0x05
    4688:	be 83       	std	Y+6, r27	; 0x06

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    468a:	80 91 a6 0f 	lds	r24, 0x0FA6	; 0x800fa6 <timers>
    468e:	90 91 a7 0f 	lds	r25, 0x0FA7	; 0x800fa7 <timers+0x1>
    4692:	98 87       	std	Y+8, r25	; 0x08
    4694:	8f 83       	std	Y+7, r24	; 0x07
    4696:	4d c0       	rjmp	.+154    	; 0x4732 <placeTimer+0xf0>
			if (timeout < t->timeout) {
    4698:	8f 81       	ldd	r24, Y+7	; 0x07
    469a:	98 85       	ldd	r25, Y+8	; 0x08
    469c:	fc 01       	movw	r30, r24
    469e:	22 81       	ldd	r18, Z+2	; 0x02
    46a0:	33 81       	ldd	r19, Z+3	; 0x03
    46a2:	44 81       	ldd	r20, Z+4	; 0x04
    46a4:	55 81       	ldd	r21, Z+5	; 0x05
    46a6:	8b 81       	ldd	r24, Y+3	; 0x03
    46a8:	9c 81       	ldd	r25, Y+4	; 0x04
    46aa:	ad 81       	ldd	r26, Y+5	; 0x05
    46ac:	be 81       	ldd	r27, Y+6	; 0x06
    46ae:	82 17       	cp	r24, r18
    46b0:	93 07       	cpc	r25, r19
    46b2:	a4 07       	cpc	r26, r20
    46b4:	b5 07       	cpc	r27, r21
    46b6:	d8 f4       	brcc	.+54     	; 0x46ee <placeTimer+0xac>
				t->timeout -= timeout;
    46b8:	8f 81       	ldd	r24, Y+7	; 0x07
    46ba:	98 85       	ldd	r25, Y+8	; 0x08
    46bc:	fc 01       	movw	r30, r24
    46be:	22 81       	ldd	r18, Z+2	; 0x02
    46c0:	33 81       	ldd	r19, Z+3	; 0x03
    46c2:	44 81       	ldd	r20, Z+4	; 0x04
    46c4:	55 81       	ldd	r21, Z+5	; 0x05
    46c6:	8b 81       	ldd	r24, Y+3	; 0x03
    46c8:	9c 81       	ldd	r25, Y+4	; 0x04
    46ca:	ad 81       	ldd	r26, Y+5	; 0x05
    46cc:	be 81       	ldd	r27, Y+6	; 0x06
    46ce:	79 01       	movw	r14, r18
    46d0:	8a 01       	movw	r16, r20
    46d2:	e8 1a       	sub	r14, r24
    46d4:	f9 0a       	sbc	r15, r25
    46d6:	0a 0b       	sbc	r16, r26
    46d8:	1b 0b       	sbc	r17, r27
    46da:	d8 01       	movw	r26, r16
    46dc:	c7 01       	movw	r24, r14
    46de:	2f 81       	ldd	r18, Y+7	; 0x07
    46e0:	38 85       	ldd	r19, Y+8	; 0x08
    46e2:	f9 01       	movw	r30, r18
    46e4:	82 83       	std	Z+2, r24	; 0x02
    46e6:	93 83       	std	Z+3, r25	; 0x03
    46e8:	a4 83       	std	Z+4, r26	; 0x04
    46ea:	b5 83       	std	Z+5, r27	; 0x05
				break;
    46ec:	27 c0       	rjmp	.+78     	; 0x473c <placeTimer+0xfa>
			} else {
				timeout -= t->timeout;
    46ee:	8f 81       	ldd	r24, Y+7	; 0x07
    46f0:	98 85       	ldd	r25, Y+8	; 0x08
    46f2:	fc 01       	movw	r30, r24
    46f4:	82 81       	ldd	r24, Z+2	; 0x02
    46f6:	93 81       	ldd	r25, Z+3	; 0x03
    46f8:	a4 81       	ldd	r26, Z+4	; 0x04
    46fa:	b5 81       	ldd	r27, Z+5	; 0x05
    46fc:	2b 81       	ldd	r18, Y+3	; 0x03
    46fe:	3c 81       	ldd	r19, Y+4	; 0x04
    4700:	4d 81       	ldd	r20, Y+5	; 0x05
    4702:	5e 81       	ldd	r21, Y+6	; 0x06
    4704:	79 01       	movw	r14, r18
    4706:	8a 01       	movw	r16, r20
    4708:	e8 1a       	sub	r14, r24
    470a:	f9 0a       	sbc	r15, r25
    470c:	0a 0b       	sbc	r16, r26
    470e:	1b 0b       	sbc	r17, r27
    4710:	d8 01       	movw	r26, r16
    4712:	c7 01       	movw	r24, r14
    4714:	8b 83       	std	Y+3, r24	; 0x03
    4716:	9c 83       	std	Y+4, r25	; 0x04
    4718:	ad 83       	std	Y+5, r26	; 0x05
    471a:	be 83       	std	Y+6, r27	; 0x06
			}

			prev = t;
    471c:	8f 81       	ldd	r24, Y+7	; 0x07
    471e:	98 85       	ldd	r25, Y+8	; 0x08
    4720:	9a 83       	std	Y+2, r25	; 0x02
    4722:	89 83       	std	Y+1, r24	; 0x01
{
	if (timers) {
		SYS_Timer_t *prev = NULL;
		uint32_t timeout = timer->interval;

		for (SYS_Timer_t *t = timers; t; t = t->next) {
    4724:	8f 81       	ldd	r24, Y+7	; 0x07
    4726:	98 85       	ldd	r25, Y+8	; 0x08
    4728:	fc 01       	movw	r30, r24
    472a:	80 81       	ld	r24, Z
    472c:	91 81       	ldd	r25, Z+1	; 0x01
    472e:	98 87       	std	Y+8, r25	; 0x08
    4730:	8f 83       	std	Y+7, r24	; 0x07
    4732:	8f 81       	ldd	r24, Y+7	; 0x07
    4734:	98 85       	ldd	r25, Y+8	; 0x08
    4736:	89 2b       	or	r24, r25
    4738:	09 f0       	breq	.+2      	; 0x473c <placeTimer+0xfa>
    473a:	ae cf       	rjmp	.-164    	; 0x4698 <placeTimer+0x56>
			}

			prev = t;
		}

		timer->timeout = timeout;
    473c:	29 85       	ldd	r18, Y+9	; 0x09
    473e:	3a 85       	ldd	r19, Y+10	; 0x0a
    4740:	8b 81       	ldd	r24, Y+3	; 0x03
    4742:	9c 81       	ldd	r25, Y+4	; 0x04
    4744:	ad 81       	ldd	r26, Y+5	; 0x05
    4746:	be 81       	ldd	r27, Y+6	; 0x06
    4748:	f9 01       	movw	r30, r18
    474a:	82 83       	std	Z+2, r24	; 0x02
    474c:	93 83       	std	Z+3, r25	; 0x03
    474e:	a4 83       	std	Z+4, r26	; 0x04
    4750:	b5 83       	std	Z+5, r27	; 0x05

		if (prev) {
    4752:	89 81       	ldd	r24, Y+1	; 0x01
    4754:	9a 81       	ldd	r25, Y+2	; 0x02
    4756:	89 2b       	or	r24, r25
    4758:	91 f0       	breq	.+36     	; 0x477e <placeTimer+0x13c>
			timer->next = prev->next;
    475a:	89 81       	ldd	r24, Y+1	; 0x01
    475c:	9a 81       	ldd	r25, Y+2	; 0x02
    475e:	fc 01       	movw	r30, r24
    4760:	20 81       	ld	r18, Z
    4762:	31 81       	ldd	r19, Z+1	; 0x01
    4764:	89 85       	ldd	r24, Y+9	; 0x09
    4766:	9a 85       	ldd	r25, Y+10	; 0x0a
    4768:	fc 01       	movw	r30, r24
    476a:	31 83       	std	Z+1, r19	; 0x01
    476c:	20 83       	st	Z, r18
			prev->next = timer;
    476e:	89 81       	ldd	r24, Y+1	; 0x01
    4770:	9a 81       	ldd	r25, Y+2	; 0x02
    4772:	29 85       	ldd	r18, Y+9	; 0x09
    4774:	3a 85       	ldd	r19, Y+10	; 0x0a
    4776:	fc 01       	movw	r30, r24
    4778:	31 83       	std	Z+1, r19	; 0x01
    477a:	20 83       	st	Z, r18
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    477c:	29 c0       	rjmp	.+82     	; 0x47d0 <placeTimer+0x18e>

		if (prev) {
			timer->next = prev->next;
			prev->next = timer;
		} else {
			timer->next = timers;
    477e:	20 91 a6 0f 	lds	r18, 0x0FA6	; 0x800fa6 <timers>
    4782:	30 91 a7 0f 	lds	r19, 0x0FA7	; 0x800fa7 <timers+0x1>
    4786:	89 85       	ldd	r24, Y+9	; 0x09
    4788:	9a 85       	ldd	r25, Y+10	; 0x0a
    478a:	fc 01       	movw	r30, r24
    478c:	31 83       	std	Z+1, r19	; 0x01
    478e:	20 83       	st	Z, r18
			timers = timer;
    4790:	89 85       	ldd	r24, Y+9	; 0x09
    4792:	9a 85       	ldd	r25, Y+10	; 0x0a
    4794:	90 93 a7 0f 	sts	0x0FA7, r25	; 0x800fa7 <timers+0x1>
    4798:	80 93 a6 0f 	sts	0x0FA6, r24	; 0x800fa6 <timers>
	} else {
		timer->next = NULL;
		timer->timeout = timer->interval;
		timers = timer;
	}
}
    479c:	19 c0       	rjmp	.+50     	; 0x47d0 <placeTimer+0x18e>
		} else {
			timer->next = timers;
			timers = timer;
		}
	} else {
		timer->next = NULL;
    479e:	89 85       	ldd	r24, Y+9	; 0x09
    47a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    47a2:	fc 01       	movw	r30, r24
    47a4:	11 82       	std	Z+1, r1	; 0x01
    47a6:	10 82       	st	Z, r1
		timer->timeout = timer->interval;
    47a8:	89 85       	ldd	r24, Y+9	; 0x09
    47aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    47ac:	fc 01       	movw	r30, r24
    47ae:	86 81       	ldd	r24, Z+6	; 0x06
    47b0:	97 81       	ldd	r25, Z+7	; 0x07
    47b2:	a0 85       	ldd	r26, Z+8	; 0x08
    47b4:	b1 85       	ldd	r27, Z+9	; 0x09
    47b6:	29 85       	ldd	r18, Y+9	; 0x09
    47b8:	3a 85       	ldd	r19, Y+10	; 0x0a
    47ba:	f9 01       	movw	r30, r18
    47bc:	82 83       	std	Z+2, r24	; 0x02
    47be:	93 83       	std	Z+3, r25	; 0x03
    47c0:	a4 83       	std	Z+4, r26	; 0x04
    47c2:	b5 83       	std	Z+5, r27	; 0x05
		timers = timer;
    47c4:	89 85       	ldd	r24, Y+9	; 0x09
    47c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    47c8:	90 93 a7 0f 	sts	0x0FA7, r25	; 0x800fa7 <timers+0x1>
    47cc:	80 93 a6 0f 	sts	0x0FA6, r24	; 0x800fa6 <timers>
	}
}
    47d0:	00 00       	nop
    47d2:	2a 96       	adiw	r28, 0x0a	; 10
    47d4:	0f b6       	in	r0, 0x3f	; 63
    47d6:	f8 94       	cli
    47d8:	de bf       	out	0x3e, r29	; 62
    47da:	0f be       	out	0x3f, r0	; 63
    47dc:	cd bf       	out	0x3d, r28	; 61
    47de:	df 91       	pop	r29
    47e0:	cf 91       	pop	r28
    47e2:	1f 91       	pop	r17
    47e4:	0f 91       	pop	r16
    47e6:	ff 90       	pop	r15
    47e8:	ef 90       	pop	r14
    47ea:	08 95       	ret

000047ec <SYS_HwExpiry_Cb>:

/*****************************************************************************
*****************************************************************************/
void SYS_HwExpiry_Cb(void)
{
    47ec:	cf 93       	push	r28
    47ee:	df 93       	push	r29
    47f0:	cd b7       	in	r28, 0x3d	; 61
    47f2:	de b7       	in	r29, 0x3e	; 62
	SysTimerIrqCount++;
    47f4:	80 91 df 11 	lds	r24, 0x11DF	; 0x8011df <SysTimerIrqCount>
    47f8:	8f 5f       	subi	r24, 0xFF	; 255
    47fa:	80 93 df 11 	sts	0x11DF, r24	; 0x8011df <SysTimerIrqCount>
	common_tc_delay(SYS_TIMER_INTERVAL * MS);
    47fe:	80 e1       	ldi	r24, 0x10	; 16
    4800:	97 e2       	ldi	r25, 0x27	; 39
    4802:	0e 94 12 43 	call	0x8624	; 0x8624 <common_tc_delay>
}
    4806:	00 00       	nop
    4808:	df 91       	pop	r29
    480a:	cf 91       	pop	r28
    480c:	08 95       	ret

0000480e <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    480e:	cf 93       	push	r28
    4810:	df 93       	push	r29
    4812:	1f 92       	push	r1
    4814:	cd b7       	in	r28, 0x3d	; 61
    4816:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    4818:	8f e5       	ldi	r24, 0x5F	; 95
    481a:	90 e0       	ldi	r25, 0x00	; 0
    481c:	fc 01       	movw	r30, r24
    481e:	80 81       	ld	r24, Z
    4820:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    4822:	f8 94       	cli
	return flags;
    4824:	89 81       	ldd	r24, Y+1	; 0x01
}
    4826:	0f 90       	pop	r0
    4828:	df 91       	pop	r29
    482a:	cf 91       	pop	r28
    482c:	08 95       	ret

0000482e <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    482e:	cf 93       	push	r28
    4830:	df 93       	push	r29
    4832:	1f 92       	push	r1
    4834:	cd b7       	in	r28, 0x3d	; 61
    4836:	de b7       	in	r29, 0x3e	; 62
    4838:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    483a:	8f e5       	ldi	r24, 0x5F	; 95
    483c:	90 e0       	ldi	r25, 0x00	; 0
    483e:	29 81       	ldd	r18, Y+1	; 0x01
    4840:	fc 01       	movw	r30, r24
    4842:	20 83       	st	Z, r18
}
    4844:	00 00       	nop
    4846:	0f 90       	pop	r0
    4848:	df 91       	pop	r29
    484a:	cf 91       	pop	r28
    484c:	08 95       	ret

0000484e <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    484e:	cf 93       	push	r28
    4850:	df 93       	push	r29
    4852:	cd b7       	in	r28, 0x3d	; 61
    4854:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    4856:	80 e0       	ldi	r24, 0x00	; 0
    4858:	94 e2       	ldi	r25, 0x24	; 36
    485a:	a4 ef       	ldi	r26, 0xF4	; 244
    485c:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    485e:	bc 01       	movw	r22, r24
    4860:	cd 01       	movw	r24, r26
    4862:	df 91       	pop	r29
    4864:	cf 91       	pop	r28
    4866:	08 95       	ret

00004868 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    4868:	cf 93       	push	r28
    486a:	df 93       	push	r29
    486c:	cd b7       	in	r28, 0x3d	; 61
    486e:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    4870:	0e 94 27 24 	call	0x484e	; 0x484e <sysclk_get_main_hz>
    4874:	dc 01       	movw	r26, r24
    4876:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    4878:	bc 01       	movw	r22, r24
    487a:	cd 01       	movw	r24, r26
    487c:	df 91       	pop	r29
    487e:	cf 91       	pop	r28
    4880:	08 95       	ret

00004882 <sysclk_get_peripheral_bus_hz>:
 * \param module Pointer to the module's base address.
 *
 * \return Frequency of the bus attached to the specified peripheral, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_bus_hz(const volatile void *module)
{
    4882:	cf 93       	push	r28
    4884:	df 93       	push	r29
    4886:	00 d0       	rcall	.+0      	; 0x4888 <sysclk_get_peripheral_bus_hz+0x6>
    4888:	cd b7       	in	r28, 0x3d	; 61
    488a:	de b7       	in	r29, 0x3e	; 62
    488c:	9a 83       	std	Y+2, r25	; 0x02
    488e:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    4890:	89 81       	ldd	r24, Y+1	; 0x01
    4892:	9a 81       	ldd	r25, Y+2	; 0x02
    4894:	89 2b       	or	r24, r25
    4896:	21 f4       	brne	.+8      	; 0x48a0 <sysclk_get_peripheral_bus_hz+0x1e>
		Assert(false);
		return 0;
    4898:	80 e0       	ldi	r24, 0x00	; 0
    489a:	90 e0       	ldi	r25, 0x00	; 0
    489c:	dc 01       	movw	r26, r24
    489e:	a3 c0       	rjmp	.+326    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &ADC) {
    48a0:	89 81       	ldd	r24, Y+1	; 0x01
    48a2:	9a 81       	ldd	r25, Y+2	; 0x02
    48a4:	88 37       	cpi	r24, 0x78	; 120
    48a6:	91 05       	cpc	r25, r1
    48a8:	29 f4       	brne	.+10     	; 0x48b4 <sysclk_get_peripheral_bus_hz+0x32>
		return sysclk_get_source_clock_hz();
    48aa:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    48ae:	dc 01       	movw	r26, r24
    48b0:	cb 01       	movw	r24, r22
    48b2:	99 c0       	rjmp	.+306    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	}

#if !MEGA_UNSPECIFIED
	else if (module == &UCSR0A) {
    48b4:	89 81       	ldd	r24, Y+1	; 0x01
    48b6:	9a 81       	ldd	r25, Y+2	; 0x02
    48b8:	80 3c       	cpi	r24, 0xC0	; 192
    48ba:	91 05       	cpc	r25, r1
    48bc:	29 f4       	brne	.+10     	; 0x48c8 <sysclk_get_peripheral_bus_hz+0x46>
		return sysclk_get_source_clock_hz();
    48be:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    48c2:	dc 01       	movw	r26, r24
    48c4:	cb 01       	movw	r24, r22
    48c6:	8f c0       	rjmp	.+286    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif

#if MEGA_RF
	else if (module == &SPCR) {
    48c8:	89 81       	ldd	r24, Y+1	; 0x01
    48ca:	9a 81       	ldd	r25, Y+2	; 0x02
    48cc:	8c 34       	cpi	r24, 0x4C	; 76
    48ce:	91 05       	cpc	r25, r1
    48d0:	29 f4       	brne	.+10     	; 0x48dc <sysclk_get_peripheral_bus_hz+0x5a>
		return sysclk_get_source_clock_hz();
    48d2:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    48d6:	dc 01       	movw	r26, r24
    48d8:	cb 01       	movw	r24, r22
    48da:	85 c0       	rjmp	.+266    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else if (module == &TCCR1A) {
    48dc:	89 81       	ldd	r24, Y+1	; 0x01
    48de:	9a 81       	ldd	r25, Y+2	; 0x02
    48e0:	80 38       	cpi	r24, 0x80	; 128
    48e2:	91 05       	cpc	r25, r1
    48e4:	29 f4       	brne	.+10     	; 0x48f0 <sysclk_get_peripheral_bus_hz+0x6e>
		return sysclk_get_source_clock_hz();
    48e6:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    48ea:	dc 01       	movw	r26, r24
    48ec:	cb 01       	movw	r24, r22
    48ee:	7b c0       	rjmp	.+246    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	}
#if !MEGA_UNSPECIFIED
	else if (module == &TCCR0A) {
    48f0:	89 81       	ldd	r24, Y+1	; 0x01
    48f2:	9a 81       	ldd	r25, Y+2	; 0x02
    48f4:	84 34       	cpi	r24, 0x44	; 68
    48f6:	91 05       	cpc	r25, r1
    48f8:	29 f4       	brne	.+10     	; 0x4904 <sysclk_get_peripheral_bus_hz+0x82>
		return sysclk_get_source_clock_hz();
    48fa:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    48fe:	dc 01       	movw	r26, r24
    4900:	cb 01       	movw	r24, r22
    4902:	71 c0       	rjmp	.+226    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR2A) {
    4904:	89 81       	ldd	r24, Y+1	; 0x01
    4906:	9a 81       	ldd	r25, Y+2	; 0x02
    4908:	80 3b       	cpi	r24, 0xB0	; 176
    490a:	91 05       	cpc	r25, r1
    490c:	29 f4       	brne	.+10     	; 0x4918 <sysclk_get_peripheral_bus_hz+0x96>
		return sysclk_get_source_clock_hz();
    490e:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    4912:	dc 01       	movw	r26, r24
    4914:	cb 01       	movw	r24, r22
    4916:	67 c0       	rjmp	.+206    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &UCSR0A) {
    4918:	89 81       	ldd	r24, Y+1	; 0x01
    491a:	9a 81       	ldd	r25, Y+2	; 0x02
    491c:	80 3c       	cpi	r24, 0xC0	; 192
    491e:	91 05       	cpc	r25, r1
    4920:	29 f4       	brne	.+10     	; 0x492c <sysclk_get_peripheral_bus_hz+0xaa>
		return sysclk_get_source_clock_hz();
    4922:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    4926:	dc 01       	movw	r26, r24
    4928:	cb 01       	movw	r24, r22
    492a:	5d c0       	rjmp	.+186    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TWBR) {
    492c:	89 81       	ldd	r24, Y+1	; 0x01
    492e:	9a 81       	ldd	r25, Y+2	; 0x02
    4930:	88 3b       	cpi	r24, 0xB8	; 184
    4932:	91 05       	cpc	r25, r1
    4934:	29 f4       	brne	.+10     	; 0x4940 <sysclk_get_peripheral_bus_hz+0xbe>
		return sysclk_get_source_clock_hz();
    4936:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    493a:	dc 01       	movw	r26, r24
    493c:	cb 01       	movw	r24, r22
    493e:	53 c0       	rjmp	.+166    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
#if MEGA_RF
	else if (module == &TCCR3A) {
    4940:	89 81       	ldd	r24, Y+1	; 0x01
    4942:	9a 81       	ldd	r25, Y+2	; 0x02
    4944:	80 39       	cpi	r24, 0x90	; 144
    4946:	91 05       	cpc	r25, r1
    4948:	29 f4       	brne	.+10     	; 0x4954 <sysclk_get_peripheral_bus_hz+0xd2>
		return sysclk_get_source_clock_hz();
    494a:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    494e:	dc 01       	movw	r26, r24
    4950:	cb 01       	movw	r24, r22
    4952:	49 c0       	rjmp	.+146    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR4A) {
    4954:	89 81       	ldd	r24, Y+1	; 0x01
    4956:	9a 81       	ldd	r25, Y+2	; 0x02
    4958:	80 3a       	cpi	r24, 0xA0	; 160
    495a:	91 05       	cpc	r25, r1
    495c:	29 f4       	brne	.+10     	; 0x4968 <sysclk_get_peripheral_bus_hz+0xe6>
		return sysclk_get_source_clock_hz();
    495e:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    4962:	dc 01       	movw	r26, r24
    4964:	cb 01       	movw	r24, r22
    4966:	3f c0       	rjmp	.+126    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TCCR5A) {
    4968:	89 81       	ldd	r24, Y+1	; 0x01
    496a:	9a 81       	ldd	r25, Y+2	; 0x02
    496c:	80 32       	cpi	r24, 0x20	; 32
    496e:	91 40       	sbci	r25, 0x01	; 1
    4970:	29 f4       	brne	.+10     	; 0x497c <sysclk_get_peripheral_bus_hz+0xfa>
		return sysclk_get_source_clock_hz();
    4972:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    4976:	dc 01       	movw	r26, r24
    4978:	cb 01       	movw	r24, r22
    497a:	35 c0       	rjmp	.+106    	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &TRX_CTRL_0) {
    497c:	89 81       	ldd	r24, Y+1	; 0x01
    497e:	9a 81       	ldd	r25, Y+2	; 0x02
    4980:	83 34       	cpi	r24, 0x43	; 67
    4982:	91 40       	sbci	r25, 0x01	; 1
    4984:	29 f4       	brne	.+10     	; 0x4990 <sysclk_get_peripheral_bus_hz+0x10e>
		return sysclk_get_source_clock_hz();
    4986:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    498a:	dc 01       	movw	r26, r24
    498c:	cb 01       	movw	r24, r22
    498e:	2b c0       	rjmp	.+86     	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM0) {
    4990:	89 81       	ldd	r24, Y+1	; 0x01
    4992:	9a 81       	ldd	r25, Y+2	; 0x02
    4994:	85 33       	cpi	r24, 0x35	; 53
    4996:	91 40       	sbci	r25, 0x01	; 1
    4998:	29 f4       	brne	.+10     	; 0x49a4 <sysclk_get_peripheral_bus_hz+0x122>
		return sysclk_get_source_clock_hz();
    499a:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    499e:	dc 01       	movw	r26, r24
    49a0:	cb 01       	movw	r24, r22
    49a2:	21 c0       	rjmp	.+66     	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM1) {
    49a4:	89 81       	ldd	r24, Y+1	; 0x01
    49a6:	9a 81       	ldd	r25, Y+2	; 0x02
    49a8:	84 33       	cpi	r24, 0x34	; 52
    49aa:	91 40       	sbci	r25, 0x01	; 1
    49ac:	29 f4       	brne	.+10     	; 0x49b8 <sysclk_get_peripheral_bus_hz+0x136>
		return sysclk_get_source_clock_hz();
    49ae:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    49b2:	dc 01       	movw	r26, r24
    49b4:	cb 01       	movw	r24, r22
    49b6:	17 c0       	rjmp	.+46     	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM2) {
    49b8:	89 81       	ldd	r24, Y+1	; 0x01
    49ba:	9a 81       	ldd	r25, Y+2	; 0x02
    49bc:	83 33       	cpi	r24, 0x33	; 51
    49be:	91 40       	sbci	r25, 0x01	; 1
    49c0:	29 f4       	brne	.+10     	; 0x49cc <sysclk_get_peripheral_bus_hz+0x14a>
		return sysclk_get_source_clock_hz();
    49c2:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    49c6:	dc 01       	movw	r26, r24
    49c8:	cb 01       	movw	r24, r22
    49ca:	0d c0       	rjmp	.+26     	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	} else if (module == &DRTRAM3) {
    49cc:	89 81       	ldd	r24, Y+1	; 0x01
    49ce:	9a 81       	ldd	r25, Y+2	; 0x02
    49d0:	82 33       	cpi	r24, 0x32	; 50
    49d2:	91 40       	sbci	r25, 0x01	; 1
    49d4:	29 f4       	brne	.+10     	; 0x49e0 <sysclk_get_peripheral_bus_hz+0x15e>
		return sysclk_get_source_clock_hz();
    49d6:	0e 94 34 24 	call	0x4868	; 0x4868 <sysclk_get_source_clock_hz>
    49da:	dc 01       	movw	r26, r24
    49dc:	cb 01       	movw	r24, r22
    49de:	03 c0       	rjmp	.+6      	; 0x49e6 <sysclk_get_peripheral_bus_hz+0x164>
	}
#endif
	else {
		Assert(false);
		return 0;
    49e0:	80 e0       	ldi	r24, 0x00	; 0
    49e2:	90 e0       	ldi	r25, 0x00	; 0
    49e4:	dc 01       	movw	r26, r24
	}
}
    49e6:	bc 01       	movw	r22, r24
    49e8:	cd 01       	movw	r24, r26
    49ea:	0f 90       	pop	r0
    49ec:	0f 90       	pop	r0
    49ee:	df 91       	pop	r29
    49f0:	cf 91       	pop	r28
    49f2:	08 95       	ret

000049f4 <tc_write_clock_source>:
 * @param tc Timer Address
 * @param TC_CLKSEL_enum Select a source from enum type
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
    49f4:	cf 93       	push	r28
    49f6:	df 93       	push	r29
    49f8:	00 d0       	rcall	.+0      	; 0x49fa <tc_write_clock_source+0x6>
    49fa:	1f 92       	push	r1
    49fc:	cd b7       	in	r28, 0x3d	; 61
    49fe:	de b7       	in	r29, 0x3e	; 62
    4a00:	9a 83       	std	Y+2, r25	; 0x02
    4a02:	89 83       	std	Y+1, r24	; 0x01
    4a04:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4a06:	89 81       	ldd	r24, Y+1	; 0x01
    4a08:	9a 81       	ldd	r25, Y+2	; 0x02
    4a0a:	80 38       	cpi	r24, 0x80	; 128
    4a0c:	91 05       	cpc	r25, r1
    4a0e:	59 f4       	brne	.+22     	; 0x4a26 <tc_write_clock_source+0x32>
		TCCR1B |=  TC_CLKSEL_enum;
    4a10:	81 e8       	ldi	r24, 0x81	; 129
    4a12:	90 e0       	ldi	r25, 0x00	; 0
    4a14:	21 e8       	ldi	r18, 0x81	; 129
    4a16:	30 e0       	ldi	r19, 0x00	; 0
    4a18:	f9 01       	movw	r30, r18
    4a1a:	30 81       	ld	r19, Z
    4a1c:	2b 81       	ldd	r18, Y+3	; 0x03
    4a1e:	23 2b       	or	r18, r19
    4a20:	fc 01       	movw	r30, r24
    4a22:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    4a24:	2f c0       	rjmp	.+94     	; 0x4a84 <tc_write_clock_source+0x90>
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4a26:	89 81       	ldd	r24, Y+1	; 0x01
    4a28:	9a 81       	ldd	r25, Y+2	; 0x02
    4a2a:	80 39       	cpi	r24, 0x90	; 144
    4a2c:	91 05       	cpc	r25, r1
    4a2e:	59 f4       	brne	.+22     	; 0x4a46 <tc_write_clock_source+0x52>
		TCCR3B |=  TC_CLKSEL_enum;
    4a30:	81 e9       	ldi	r24, 0x91	; 145
    4a32:	90 e0       	ldi	r25, 0x00	; 0
    4a34:	21 e9       	ldi	r18, 0x91	; 145
    4a36:	30 e0       	ldi	r19, 0x00	; 0
    4a38:	f9 01       	movw	r30, r18
    4a3a:	30 81       	ld	r19, Z
    4a3c:	2b 81       	ldd	r18, Y+3	; 0x03
    4a3e:	23 2b       	or	r18, r19
    4a40:	fc 01       	movw	r30, r24
    4a42:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    4a44:	1f c0       	rjmp	.+62     	; 0x4a84 <tc_write_clock_source+0x90>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4a46:	89 81       	ldd	r24, Y+1	; 0x01
    4a48:	9a 81       	ldd	r25, Y+2	; 0x02
    4a4a:	80 3a       	cpi	r24, 0xA0	; 160
    4a4c:	91 05       	cpc	r25, r1
    4a4e:	59 f4       	brne	.+22     	; 0x4a66 <tc_write_clock_source+0x72>
		TCCR4B |=  TC_CLKSEL_enum;
    4a50:	81 ea       	ldi	r24, 0xA1	; 161
    4a52:	90 e0       	ldi	r25, 0x00	; 0
    4a54:	21 ea       	ldi	r18, 0xA1	; 161
    4a56:	30 e0       	ldi	r19, 0x00	; 0
    4a58:	f9 01       	movw	r30, r18
    4a5a:	30 81       	ld	r19, Z
    4a5c:	2b 81       	ldd	r18, Y+3	; 0x03
    4a5e:	23 2b       	or	r18, r19
    4a60:	fc 01       	movw	r30, r24
    4a62:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TCCR5B |=  TC_CLKSEL_enum;
	} else {}
}
    4a64:	0f c0       	rjmp	.+30     	; 0x4a84 <tc_write_clock_source+0x90>
		TCCR1B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TCCR3B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TCCR4B |=  TC_CLKSEL_enum;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4a66:	89 81       	ldd	r24, Y+1	; 0x01
    4a68:	9a 81       	ldd	r25, Y+2	; 0x02
    4a6a:	80 32       	cpi	r24, 0x20	; 32
    4a6c:	91 40       	sbci	r25, 0x01	; 1
    4a6e:	51 f4       	brne	.+20     	; 0x4a84 <tc_write_clock_source+0x90>
		TCCR5B |=  TC_CLKSEL_enum;
    4a70:	81 e2       	ldi	r24, 0x21	; 33
    4a72:	91 e0       	ldi	r25, 0x01	; 1
    4a74:	21 e2       	ldi	r18, 0x21	; 33
    4a76:	31 e0       	ldi	r19, 0x01	; 1
    4a78:	f9 01       	movw	r30, r18
    4a7a:	30 81       	ld	r19, Z
    4a7c:	2b 81       	ldd	r18, Y+3	; 0x03
    4a7e:	23 2b       	or	r18, r19
    4a80:	fc 01       	movw	r30, r24
    4a82:	20 83       	st	Z, r18
	} else {}
}
    4a84:	00 00       	nop
    4a86:	0f 90       	pop	r0
    4a88:	0f 90       	pop	r0
    4a8a:	0f 90       	pop	r0
    4a8c:	df 91       	pop	r29
    4a8e:	cf 91       	pop	r28
    4a90:	08 95       	ret

00004a92 <tc_enable_ovf_int>:
/**
 * @brief Enable Overflow Interrupt
 * @param tc Timer Address
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
    4a92:	cf 93       	push	r28
    4a94:	df 93       	push	r29
    4a96:	00 d0       	rcall	.+0      	; 0x4a98 <tc_enable_ovf_int+0x6>
    4a98:	cd b7       	in	r28, 0x3d	; 61
    4a9a:	de b7       	in	r29, 0x3e	; 62
    4a9c:	9a 83       	std	Y+2, r25	; 0x02
    4a9e:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4aa0:	89 81       	ldd	r24, Y+1	; 0x01
    4aa2:	9a 81       	ldd	r25, Y+2	; 0x02
    4aa4:	80 38       	cpi	r24, 0x80	; 128
    4aa6:	91 05       	cpc	r25, r1
    4aa8:	51 f4       	brne	.+20     	; 0x4abe <tc_enable_ovf_int+0x2c>
		TIMSK1 |= (1 << TOIE1);
    4aaa:	8f e6       	ldi	r24, 0x6F	; 111
    4aac:	90 e0       	ldi	r25, 0x00	; 0
    4aae:	2f e6       	ldi	r18, 0x6F	; 111
    4ab0:	30 e0       	ldi	r19, 0x00	; 0
    4ab2:	f9 01       	movw	r30, r18
    4ab4:	20 81       	ld	r18, Z
    4ab6:	21 60       	ori	r18, 0x01	; 1
    4ab8:	fc 01       	movw	r30, r24
    4aba:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4abc:	2c c0       	rjmp	.+88     	; 0x4b16 <tc_enable_ovf_int+0x84>
 */
static inline void tc_enable_ovf_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4abe:	89 81       	ldd	r24, Y+1	; 0x01
    4ac0:	9a 81       	ldd	r25, Y+2	; 0x02
    4ac2:	80 39       	cpi	r24, 0x90	; 144
    4ac4:	91 05       	cpc	r25, r1
    4ac6:	51 f4       	brne	.+20     	; 0x4adc <tc_enable_ovf_int+0x4a>
		TIMSK3 |= (1 << TOIE3);
    4ac8:	81 e7       	ldi	r24, 0x71	; 113
    4aca:	90 e0       	ldi	r25, 0x00	; 0
    4acc:	21 e7       	ldi	r18, 0x71	; 113
    4ace:	30 e0       	ldi	r19, 0x00	; 0
    4ad0:	f9 01       	movw	r30, r18
    4ad2:	20 81       	ld	r18, Z
    4ad4:	21 60       	ori	r18, 0x01	; 1
    4ad6:	fc 01       	movw	r30, r24
    4ad8:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4ada:	1d c0       	rjmp	.+58     	; 0x4b16 <tc_enable_ovf_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4adc:	89 81       	ldd	r24, Y+1	; 0x01
    4ade:	9a 81       	ldd	r25, Y+2	; 0x02
    4ae0:	80 3a       	cpi	r24, 0xA0	; 160
    4ae2:	91 05       	cpc	r25, r1
    4ae4:	51 f4       	brne	.+20     	; 0x4afa <tc_enable_ovf_int+0x68>
		TIMSK4 |= (1 << TOIE4);
    4ae6:	82 e7       	ldi	r24, 0x72	; 114
    4ae8:	90 e0       	ldi	r25, 0x00	; 0
    4aea:	22 e7       	ldi	r18, 0x72	; 114
    4aec:	30 e0       	ldi	r19, 0x00	; 0
    4aee:	f9 01       	movw	r30, r18
    4af0:	20 81       	ld	r18, Z
    4af2:	21 60       	ori	r18, 0x01	; 1
    4af4:	fc 01       	movw	r30, r24
    4af6:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << TOIE5);
	} else {}
}
    4af8:	0e c0       	rjmp	.+28     	; 0x4b16 <tc_enable_ovf_int+0x84>
		TIMSK1 |= (1 << TOIE1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << TOIE3);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << TOIE4);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4afa:	89 81       	ldd	r24, Y+1	; 0x01
    4afc:	9a 81       	ldd	r25, Y+2	; 0x02
    4afe:	80 32       	cpi	r24, 0x20	; 32
    4b00:	91 40       	sbci	r25, 0x01	; 1
    4b02:	49 f4       	brne	.+18     	; 0x4b16 <tc_enable_ovf_int+0x84>
		TIMSK5 |= (1 << TOIE5);
    4b04:	83 e7       	ldi	r24, 0x73	; 115
    4b06:	90 e0       	ldi	r25, 0x00	; 0
    4b08:	23 e7       	ldi	r18, 0x73	; 115
    4b0a:	30 e0       	ldi	r19, 0x00	; 0
    4b0c:	f9 01       	movw	r30, r18
    4b0e:	20 81       	ld	r18, Z
    4b10:	21 60       	ori	r18, 0x01	; 1
    4b12:	fc 01       	movw	r30, r24
    4b14:	20 83       	st	Z, r18
	} else {}
}
    4b16:	00 00       	nop
    4b18:	0f 90       	pop	r0
    4b1a:	0f 90       	pop	r0
    4b1c:	df 91       	pop	r29
    4b1e:	cf 91       	pop	r28
    4b20:	08 95       	ret

00004b22 <tc_enable_compa_int>:
/**
 * @brief Enable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
    4b22:	cf 93       	push	r28
    4b24:	df 93       	push	r29
    4b26:	00 d0       	rcall	.+0      	; 0x4b28 <tc_enable_compa_int+0x6>
    4b28:	cd b7       	in	r28, 0x3d	; 61
    4b2a:	de b7       	in	r29, 0x3e	; 62
    4b2c:	9a 83       	std	Y+2, r25	; 0x02
    4b2e:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4b30:	89 81       	ldd	r24, Y+1	; 0x01
    4b32:	9a 81       	ldd	r25, Y+2	; 0x02
    4b34:	80 38       	cpi	r24, 0x80	; 128
    4b36:	91 05       	cpc	r25, r1
    4b38:	51 f4       	brne	.+20     	; 0x4b4e <tc_enable_compa_int+0x2c>
		TIMSK1 |= (1 << OCIE1A);
    4b3a:	8f e6       	ldi	r24, 0x6F	; 111
    4b3c:	90 e0       	ldi	r25, 0x00	; 0
    4b3e:	2f e6       	ldi	r18, 0x6F	; 111
    4b40:	30 e0       	ldi	r19, 0x00	; 0
    4b42:	f9 01       	movw	r30, r18
    4b44:	20 81       	ld	r18, Z
    4b46:	22 60       	ori	r18, 0x02	; 2
    4b48:	fc 01       	movw	r30, r24
    4b4a:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4b4c:	2c c0       	rjmp	.+88     	; 0x4ba6 <tc_enable_compa_int+0x84>
 */
static inline void tc_enable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4b4e:	89 81       	ldd	r24, Y+1	; 0x01
    4b50:	9a 81       	ldd	r25, Y+2	; 0x02
    4b52:	80 39       	cpi	r24, 0x90	; 144
    4b54:	91 05       	cpc	r25, r1
    4b56:	51 f4       	brne	.+20     	; 0x4b6c <tc_enable_compa_int+0x4a>
		TIMSK3 |= (1 << OCIE3A);
    4b58:	81 e7       	ldi	r24, 0x71	; 113
    4b5a:	90 e0       	ldi	r25, 0x00	; 0
    4b5c:	21 e7       	ldi	r18, 0x71	; 113
    4b5e:	30 e0       	ldi	r19, 0x00	; 0
    4b60:	f9 01       	movw	r30, r18
    4b62:	20 81       	ld	r18, Z
    4b64:	22 60       	ori	r18, 0x02	; 2
    4b66:	fc 01       	movw	r30, r24
    4b68:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4b6a:	1d c0       	rjmp	.+58     	; 0x4ba6 <tc_enable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4b6c:	89 81       	ldd	r24, Y+1	; 0x01
    4b6e:	9a 81       	ldd	r25, Y+2	; 0x02
    4b70:	80 3a       	cpi	r24, 0xA0	; 160
    4b72:	91 05       	cpc	r25, r1
    4b74:	51 f4       	brne	.+20     	; 0x4b8a <tc_enable_compa_int+0x68>
		TIMSK4 |= (1 << OCIE4A);
    4b76:	82 e7       	ldi	r24, 0x72	; 114
    4b78:	90 e0       	ldi	r25, 0x00	; 0
    4b7a:	22 e7       	ldi	r18, 0x72	; 114
    4b7c:	30 e0       	ldi	r19, 0x00	; 0
    4b7e:	f9 01       	movw	r30, r18
    4b80:	20 81       	ld	r18, Z
    4b82:	22 60       	ori	r18, 0x02	; 2
    4b84:	fc 01       	movw	r30, r24
    4b86:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 |= (1 << OCIE5A);
	} else {}
}
    4b88:	0e c0       	rjmp	.+28     	; 0x4ba6 <tc_enable_compa_int+0x84>
		TIMSK1 |= (1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 |= (1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 |= (1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4b8a:	89 81       	ldd	r24, Y+1	; 0x01
    4b8c:	9a 81       	ldd	r25, Y+2	; 0x02
    4b8e:	80 32       	cpi	r24, 0x20	; 32
    4b90:	91 40       	sbci	r25, 0x01	; 1
    4b92:	49 f4       	brne	.+18     	; 0x4ba6 <tc_enable_compa_int+0x84>
		TIMSK5 |= (1 << OCIE5A);
    4b94:	83 e7       	ldi	r24, 0x73	; 115
    4b96:	90 e0       	ldi	r25, 0x00	; 0
    4b98:	23 e7       	ldi	r18, 0x73	; 115
    4b9a:	30 e0       	ldi	r19, 0x00	; 0
    4b9c:	f9 01       	movw	r30, r18
    4b9e:	20 81       	ld	r18, Z
    4ba0:	22 60       	ori	r18, 0x02	; 2
    4ba2:	fc 01       	movw	r30, r24
    4ba4:	20 83       	st	Z, r18
	} else {}
}
    4ba6:	00 00       	nop
    4ba8:	0f 90       	pop	r0
    4baa:	0f 90       	pop	r0
    4bac:	df 91       	pop	r29
    4bae:	cf 91       	pop	r28
    4bb0:	08 95       	ret

00004bb2 <tc_disable_compa_int>:
/**
 * @brief Disable Compare Interrupt in channel A
 * @param tc Timer Address
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
    4bb2:	cf 93       	push	r28
    4bb4:	df 93       	push	r29
    4bb6:	00 d0       	rcall	.+0      	; 0x4bb8 <tc_disable_compa_int+0x6>
    4bb8:	cd b7       	in	r28, 0x3d	; 61
    4bba:	de b7       	in	r29, 0x3e	; 62
    4bbc:	9a 83       	std	Y+2, r25	; 0x02
    4bbe:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4bc0:	89 81       	ldd	r24, Y+1	; 0x01
    4bc2:	9a 81       	ldd	r25, Y+2	; 0x02
    4bc4:	80 38       	cpi	r24, 0x80	; 128
    4bc6:	91 05       	cpc	r25, r1
    4bc8:	51 f4       	brne	.+20     	; 0x4bde <tc_disable_compa_int+0x2c>
		TIMSK1 &= ~(1 << OCIE1A);
    4bca:	8f e6       	ldi	r24, 0x6F	; 111
    4bcc:	90 e0       	ldi	r25, 0x00	; 0
    4bce:	2f e6       	ldi	r18, 0x6F	; 111
    4bd0:	30 e0       	ldi	r19, 0x00	; 0
    4bd2:	f9 01       	movw	r30, r18
    4bd4:	20 81       	ld	r18, Z
    4bd6:	2d 7f       	andi	r18, 0xFD	; 253
    4bd8:	fc 01       	movw	r30, r24
    4bda:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4bdc:	2c c0       	rjmp	.+88     	; 0x4c36 <tc_disable_compa_int+0x84>
 */
static inline void tc_disable_compa_int(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4bde:	89 81       	ldd	r24, Y+1	; 0x01
    4be0:	9a 81       	ldd	r25, Y+2	; 0x02
    4be2:	80 39       	cpi	r24, 0x90	; 144
    4be4:	91 05       	cpc	r25, r1
    4be6:	51 f4       	brne	.+20     	; 0x4bfc <tc_disable_compa_int+0x4a>
		TIMSK3 &= ~(1 << OCIE3A);
    4be8:	81 e7       	ldi	r24, 0x71	; 113
    4bea:	90 e0       	ldi	r25, 0x00	; 0
    4bec:	21 e7       	ldi	r18, 0x71	; 113
    4bee:	30 e0       	ldi	r19, 0x00	; 0
    4bf0:	f9 01       	movw	r30, r18
    4bf2:	20 81       	ld	r18, Z
    4bf4:	2d 7f       	andi	r18, 0xFD	; 253
    4bf6:	fc 01       	movw	r30, r24
    4bf8:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4bfa:	1d c0       	rjmp	.+58     	; 0x4c36 <tc_disable_compa_int+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4bfc:	89 81       	ldd	r24, Y+1	; 0x01
    4bfe:	9a 81       	ldd	r25, Y+2	; 0x02
    4c00:	80 3a       	cpi	r24, 0xA0	; 160
    4c02:	91 05       	cpc	r25, r1
    4c04:	51 f4       	brne	.+20     	; 0x4c1a <tc_disable_compa_int+0x68>
		TIMSK4 &= ~(1 << OCIE4A);
    4c06:	82 e7       	ldi	r24, 0x72	; 114
    4c08:	90 e0       	ldi	r25, 0x00	; 0
    4c0a:	22 e7       	ldi	r18, 0x72	; 114
    4c0c:	30 e0       	ldi	r19, 0x00	; 0
    4c0e:	f9 01       	movw	r30, r18
    4c10:	20 81       	ld	r18, Z
    4c12:	2d 7f       	andi	r18, 0xFD	; 253
    4c14:	fc 01       	movw	r30, r24
    4c16:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		TIMSK5 &= ~(1 << OCIE5A);
	} else {}
}
    4c18:	0e c0       	rjmp	.+28     	; 0x4c36 <tc_disable_compa_int+0x84>
		TIMSK1 &= ~(1 << OCIE1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		TIMSK3 &= ~(1 << OCIE3A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		TIMSK4 &= ~(1 << OCIE4A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4c1a:	89 81       	ldd	r24, Y+1	; 0x01
    4c1c:	9a 81       	ldd	r25, Y+2	; 0x02
    4c1e:	80 32       	cpi	r24, 0x20	; 32
    4c20:	91 40       	sbci	r25, 0x01	; 1
    4c22:	49 f4       	brne	.+18     	; 0x4c36 <tc_disable_compa_int+0x84>
		TIMSK5 &= ~(1 << OCIE5A);
    4c24:	83 e7       	ldi	r24, 0x73	; 115
    4c26:	90 e0       	ldi	r25, 0x00	; 0
    4c28:	23 e7       	ldi	r18, 0x73	; 115
    4c2a:	30 e0       	ldi	r19, 0x00	; 0
    4c2c:	f9 01       	movw	r30, r18
    4c2e:	20 81       	ld	r18, Z
    4c30:	2d 7f       	andi	r18, 0xFD	; 253
    4c32:	fc 01       	movw	r30, r24
    4c34:	20 83       	st	Z, r18
	} else {}
}
    4c36:	00 00       	nop
    4c38:	0f 90       	pop	r0
    4c3a:	0f 90       	pop	r0
    4c3c:	df 91       	pop	r29
    4c3e:	cf 91       	pop	r28
    4c40:	08 95       	ret

00004c42 <tc_write_cc>:
 * @param channel_index Compare Channel to be used
 * @param value Compare value to be written
 */
static inline void tc_write_cc(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t value)
{
    4c42:	cf 93       	push	r28
    4c44:	df 93       	push	r29
    4c46:	cd b7       	in	r28, 0x3d	; 61
    4c48:	de b7       	in	r29, 0x3e	; 62
    4c4a:	27 97       	sbiw	r28, 0x07	; 7
    4c4c:	0f b6       	in	r0, 0x3f	; 63
    4c4e:	f8 94       	cli
    4c50:	de bf       	out	0x3e, r29	; 62
    4c52:	0f be       	out	0x3f, r0	; 63
    4c54:	cd bf       	out	0x3d, r28	; 61
    4c56:	9c 83       	std	Y+4, r25	; 0x04
    4c58:	8b 83       	std	Y+3, r24	; 0x03
    4c5a:	6d 83       	std	Y+5, r22	; 0x05
    4c5c:	5f 83       	std	Y+7, r21	; 0x07
    4c5e:	4e 83       	std	Y+6, r20	; 0x06
	uint8_t *reg = (uint8_t *)tc;
    4c60:	8b 81       	ldd	r24, Y+3	; 0x03
    4c62:	9c 81       	ldd	r25, Y+4	; 0x04
    4c64:	9a 83       	std	Y+2, r25	; 0x02
    4c66:	89 83       	std	Y+1, r24	; 0x01
	*(reg + channel_index + 1) |=  (value >> 8);
    4c68:	8d 81       	ldd	r24, Y+5	; 0x05
    4c6a:	88 2f       	mov	r24, r24
    4c6c:	90 e0       	ldi	r25, 0x00	; 0
    4c6e:	01 96       	adiw	r24, 0x01	; 1
    4c70:	29 81       	ldd	r18, Y+1	; 0x01
    4c72:	3a 81       	ldd	r19, Y+2	; 0x02
    4c74:	82 0f       	add	r24, r18
    4c76:	93 1f       	adc	r25, r19
    4c78:	2d 81       	ldd	r18, Y+5	; 0x05
    4c7a:	22 2f       	mov	r18, r18
    4c7c:	30 e0       	ldi	r19, 0x00	; 0
    4c7e:	2f 5f       	subi	r18, 0xFF	; 255
    4c80:	3f 4f       	sbci	r19, 0xFF	; 255
    4c82:	49 81       	ldd	r20, Y+1	; 0x01
    4c84:	5a 81       	ldd	r21, Y+2	; 0x02
    4c86:	24 0f       	add	r18, r20
    4c88:	35 1f       	adc	r19, r21
    4c8a:	f9 01       	movw	r30, r18
    4c8c:	40 81       	ld	r20, Z
    4c8e:	2e 81       	ldd	r18, Y+6	; 0x06
    4c90:	3f 81       	ldd	r19, Y+7	; 0x07
    4c92:	23 2f       	mov	r18, r19
    4c94:	33 27       	eor	r19, r19
    4c96:	24 2b       	or	r18, r20
    4c98:	fc 01       	movw	r30, r24
    4c9a:	20 83       	st	Z, r18
	*(reg + channel_index) |=  value;
    4c9c:	8d 81       	ldd	r24, Y+5	; 0x05
    4c9e:	88 2f       	mov	r24, r24
    4ca0:	90 e0       	ldi	r25, 0x00	; 0
    4ca2:	29 81       	ldd	r18, Y+1	; 0x01
    4ca4:	3a 81       	ldd	r19, Y+2	; 0x02
    4ca6:	82 0f       	add	r24, r18
    4ca8:	93 1f       	adc	r25, r19
    4caa:	2d 81       	ldd	r18, Y+5	; 0x05
    4cac:	22 2f       	mov	r18, r18
    4cae:	30 e0       	ldi	r19, 0x00	; 0
    4cb0:	49 81       	ldd	r20, Y+1	; 0x01
    4cb2:	5a 81       	ldd	r21, Y+2	; 0x02
    4cb4:	24 0f       	add	r18, r20
    4cb6:	35 1f       	adc	r19, r21
    4cb8:	f9 01       	movw	r30, r18
    4cba:	30 81       	ld	r19, Z
    4cbc:	2e 81       	ldd	r18, Y+6	; 0x06
    4cbe:	23 2b       	or	r18, r19
    4cc0:	fc 01       	movw	r30, r24
    4cc2:	20 83       	st	Z, r18
}
    4cc4:	00 00       	nop
    4cc6:	27 96       	adiw	r28, 0x07	; 7
    4cc8:	0f b6       	in	r0, 0x3f	; 63
    4cca:	f8 94       	cli
    4ccc:	de bf       	out	0x3e, r29	; 62
    4cce:	0f be       	out	0x3f, r0	; 63
    4cd0:	cd bf       	out	0x3d, r28	; 61
    4cd2:	df 91       	pop	r29
    4cd4:	cf 91       	pop	r28
    4cd6:	08 95       	ret

00004cd8 <clear_ovf_flag>:
/**
 * @brief Clears Overflow Flag
 * @param tc Timer Address
 */
static inline void clear_ovf_flag(volatile void *tc)
{
    4cd8:	cf 93       	push	r28
    4cda:	df 93       	push	r29
    4cdc:	00 d0       	rcall	.+0      	; 0x4cde <clear_ovf_flag+0x6>
    4cde:	cd b7       	in	r28, 0x3d	; 61
    4ce0:	de b7       	in	r29, 0x3e	; 62
    4ce2:	9a 83       	std	Y+2, r25	; 0x02
    4ce4:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4ce6:	89 81       	ldd	r24, Y+1	; 0x01
    4ce8:	9a 81       	ldd	r25, Y+2	; 0x02
    4cea:	80 38       	cpi	r24, 0x80	; 128
    4cec:	91 05       	cpc	r25, r1
    4cee:	51 f4       	brne	.+20     	; 0x4d04 <clear_ovf_flag+0x2c>
		TIFR1 |= (1 << TOV1);
    4cf0:	86 e3       	ldi	r24, 0x36	; 54
    4cf2:	90 e0       	ldi	r25, 0x00	; 0
    4cf4:	26 e3       	ldi	r18, 0x36	; 54
    4cf6:	30 e0       	ldi	r19, 0x00	; 0
    4cf8:	f9 01       	movw	r30, r18
    4cfa:	20 81       	ld	r18, Z
    4cfc:	21 60       	ori	r18, 0x01	; 1
    4cfe:	fc 01       	movw	r30, r24
    4d00:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4d02:	2c c0       	rjmp	.+88     	; 0x4d5c <clear_ovf_flag+0x84>
 */
static inline void clear_ovf_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4d04:	89 81       	ldd	r24, Y+1	; 0x01
    4d06:	9a 81       	ldd	r25, Y+2	; 0x02
    4d08:	80 39       	cpi	r24, 0x90	; 144
    4d0a:	91 05       	cpc	r25, r1
    4d0c:	51 f4       	brne	.+20     	; 0x4d22 <clear_ovf_flag+0x4a>
		(TIFR3 |= (1 << TOV3));
    4d0e:	88 e3       	ldi	r24, 0x38	; 56
    4d10:	90 e0       	ldi	r25, 0x00	; 0
    4d12:	28 e3       	ldi	r18, 0x38	; 56
    4d14:	30 e0       	ldi	r19, 0x00	; 0
    4d16:	f9 01       	movw	r30, r18
    4d18:	20 81       	ld	r18, Z
    4d1a:	21 60       	ori	r18, 0x01	; 1
    4d1c:	fc 01       	movw	r30, r24
    4d1e:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4d20:	1d c0       	rjmp	.+58     	; 0x4d5c <clear_ovf_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4d22:	89 81       	ldd	r24, Y+1	; 0x01
    4d24:	9a 81       	ldd	r25, Y+2	; 0x02
    4d26:	80 3a       	cpi	r24, 0xA0	; 160
    4d28:	91 05       	cpc	r25, r1
    4d2a:	51 f4       	brne	.+20     	; 0x4d40 <clear_ovf_flag+0x68>
		(TIFR4 |= (1 << TOV4));
    4d2c:	89 e3       	ldi	r24, 0x39	; 57
    4d2e:	90 e0       	ldi	r25, 0x00	; 0
    4d30:	29 e3       	ldi	r18, 0x39	; 57
    4d32:	30 e0       	ldi	r19, 0x00	; 0
    4d34:	f9 01       	movw	r30, r18
    4d36:	20 81       	ld	r18, Z
    4d38:	21 60       	ori	r18, 0x01	; 1
    4d3a:	fc 01       	movw	r30, r24
    4d3c:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << TOV5));
	} else {}
}
    4d3e:	0e c0       	rjmp	.+28     	; 0x4d5c <clear_ovf_flag+0x84>
		TIFR1 |= (1 << TOV1);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << TOV3));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << TOV4));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4d40:	89 81       	ldd	r24, Y+1	; 0x01
    4d42:	9a 81       	ldd	r25, Y+2	; 0x02
    4d44:	80 32       	cpi	r24, 0x20	; 32
    4d46:	91 40       	sbci	r25, 0x01	; 1
    4d48:	49 f4       	brne	.+18     	; 0x4d5c <clear_ovf_flag+0x84>
		(TIFR5 |= (1 << TOV5));
    4d4a:	8a e3       	ldi	r24, 0x3A	; 58
    4d4c:	90 e0       	ldi	r25, 0x00	; 0
    4d4e:	2a e3       	ldi	r18, 0x3A	; 58
    4d50:	30 e0       	ldi	r19, 0x00	; 0
    4d52:	f9 01       	movw	r30, r18
    4d54:	20 81       	ld	r18, Z
    4d56:	21 60       	ori	r18, 0x01	; 1
    4d58:	fc 01       	movw	r30, r24
    4d5a:	20 83       	st	Z, r18
	} else {}
}
    4d5c:	00 00       	nop
    4d5e:	0f 90       	pop	r0
    4d60:	0f 90       	pop	r0
    4d62:	df 91       	pop	r29
    4d64:	cf 91       	pop	r28
    4d66:	08 95       	ret

00004d68 <clear_compa_flag>:
/**
 * @brief Clears Compare Match  Flag in channel A
 * @param tc Timer Address
 */
static inline void clear_compa_flag(volatile void *tc)
{
    4d68:	cf 93       	push	r28
    4d6a:	df 93       	push	r29
    4d6c:	00 d0       	rcall	.+0      	; 0x4d6e <clear_compa_flag+0x6>
    4d6e:	cd b7       	in	r28, 0x3d	; 61
    4d70:	de b7       	in	r29, 0x3e	; 62
    4d72:	9a 83       	std	Y+2, r25	; 0x02
    4d74:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4d76:	89 81       	ldd	r24, Y+1	; 0x01
    4d78:	9a 81       	ldd	r25, Y+2	; 0x02
    4d7a:	80 38       	cpi	r24, 0x80	; 128
    4d7c:	91 05       	cpc	r25, r1
    4d7e:	51 f4       	brne	.+20     	; 0x4d94 <clear_compa_flag+0x2c>
		TIFR1 |= (1 << OCF1A);
    4d80:	86 e3       	ldi	r24, 0x36	; 54
    4d82:	90 e0       	ldi	r25, 0x00	; 0
    4d84:	26 e3       	ldi	r18, 0x36	; 54
    4d86:	30 e0       	ldi	r19, 0x00	; 0
    4d88:	f9 01       	movw	r30, r18
    4d8a:	20 81       	ld	r18, Z
    4d8c:	22 60       	ori	r18, 0x02	; 2
    4d8e:	fc 01       	movw	r30, r24
    4d90:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4d92:	2c c0       	rjmp	.+88     	; 0x4dec <clear_compa_flag+0x84>
 */
static inline void clear_compa_flag(volatile void *tc)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4d94:	89 81       	ldd	r24, Y+1	; 0x01
    4d96:	9a 81       	ldd	r25, Y+2	; 0x02
    4d98:	80 39       	cpi	r24, 0x90	; 144
    4d9a:	91 05       	cpc	r25, r1
    4d9c:	51 f4       	brne	.+20     	; 0x4db2 <clear_compa_flag+0x4a>
		(TIFR3 |= (1 << OCF1A));
    4d9e:	88 e3       	ldi	r24, 0x38	; 56
    4da0:	90 e0       	ldi	r25, 0x00	; 0
    4da2:	28 e3       	ldi	r18, 0x38	; 56
    4da4:	30 e0       	ldi	r19, 0x00	; 0
    4da6:	f9 01       	movw	r30, r18
    4da8:	20 81       	ld	r18, Z
    4daa:	22 60       	ori	r18, 0x02	; 2
    4dac:	fc 01       	movw	r30, r24
    4dae:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4db0:	1d c0       	rjmp	.+58     	; 0x4dec <clear_compa_flag+0x84>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4db2:	89 81       	ldd	r24, Y+1	; 0x01
    4db4:	9a 81       	ldd	r25, Y+2	; 0x02
    4db6:	80 3a       	cpi	r24, 0xA0	; 160
    4db8:	91 05       	cpc	r25, r1
    4dba:	51 f4       	brne	.+20     	; 0x4dd0 <clear_compa_flag+0x68>
		(TIFR4 |= (1 << OCF1A));
    4dbc:	89 e3       	ldi	r24, 0x39	; 57
    4dbe:	90 e0       	ldi	r25, 0x00	; 0
    4dc0:	29 e3       	ldi	r18, 0x39	; 57
    4dc2:	30 e0       	ldi	r19, 0x00	; 0
    4dc4:	f9 01       	movw	r30, r18
    4dc6:	20 81       	ld	r18, Z
    4dc8:	22 60       	ori	r18, 0x02	; 2
    4dca:	fc 01       	movw	r30, r24
    4dcc:	20 83       	st	Z, r18
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		(TIFR5 |= (1 << OCF1A));
	} else {}
}
    4dce:	0e c0       	rjmp	.+28     	; 0x4dec <clear_compa_flag+0x84>
		TIFR1 |= (1 << OCF1A);
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		(TIFR3 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		(TIFR4 |= (1 << OCF1A));
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4dd0:	89 81       	ldd	r24, Y+1	; 0x01
    4dd2:	9a 81       	ldd	r25, Y+2	; 0x02
    4dd4:	80 32       	cpi	r24, 0x20	; 32
    4dd6:	91 40       	sbci	r25, 0x01	; 1
    4dd8:	49 f4       	brne	.+18     	; 0x4dec <clear_compa_flag+0x84>
		(TIFR5 |= (1 << OCF1A));
    4dda:	8a e3       	ldi	r24, 0x3A	; 58
    4ddc:	90 e0       	ldi	r25, 0x00	; 0
    4dde:	2a e3       	ldi	r18, 0x3A	; 58
    4de0:	30 e0       	ldi	r19, 0x00	; 0
    4de2:	f9 01       	movw	r30, r18
    4de4:	20 81       	ld	r18, Z
    4de6:	22 60       	ori	r18, 0x02	; 2
    4de8:	fc 01       	movw	r30, r24
    4dea:	20 83       	st	Z, r18
	} else {}
}
    4dec:	00 00       	nop
    4dee:	0f 90       	pop	r0
    4df0:	0f 90       	pop	r0
    4df2:	df 91       	pop	r29
    4df4:	cf 91       	pop	r28
    4df6:	08 95       	ret

00004df8 <tc_read_count>:
 * @brief Reads the  count value in the Timer Counter Register
 * @param tc Timer Address
 * @return  count  in the register
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
    4df8:	cf 93       	push	r28
    4dfa:	df 93       	push	r29
    4dfc:	00 d0       	rcall	.+0      	; 0x4dfe <tc_read_count+0x6>
    4dfe:	cd b7       	in	r28, 0x3d	; 61
    4e00:	de b7       	in	r29, 0x3e	; 62
    4e02:	9a 83       	std	Y+2, r25	; 0x02
    4e04:	89 83       	std	Y+1, r24	; 0x01
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    4e06:	89 81       	ldd	r24, Y+1	; 0x01
    4e08:	9a 81       	ldd	r25, Y+2	; 0x02
    4e0a:	80 38       	cpi	r24, 0x80	; 128
    4e0c:	91 05       	cpc	r25, r1
    4e0e:	31 f4       	brne	.+12     	; 0x4e1c <tc_read_count+0x24>
		return TCNT1;
    4e10:	84 e8       	ldi	r24, 0x84	; 132
    4e12:	90 e0       	ldi	r25, 0x00	; 0
    4e14:	fc 01       	movw	r30, r24
    4e16:	80 81       	ld	r24, Z
    4e18:	91 81       	ldd	r25, Z+1	; 0x01
    4e1a:	23 c0       	rjmp	.+70     	; 0x4e62 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    4e1c:	89 81       	ldd	r24, Y+1	; 0x01
    4e1e:	9a 81       	ldd	r25, Y+2	; 0x02
    4e20:	80 39       	cpi	r24, 0x90	; 144
    4e22:	91 05       	cpc	r25, r1
    4e24:	31 f4       	brne	.+12     	; 0x4e32 <tc_read_count+0x3a>
		return TCNT3;
    4e26:	84 e9       	ldi	r24, 0x94	; 148
    4e28:	90 e0       	ldi	r25, 0x00	; 0
    4e2a:	fc 01       	movw	r30, r24
    4e2c:	80 81       	ld	r24, Z
    4e2e:	91 81       	ldd	r25, Z+1	; 0x01
    4e30:	18 c0       	rjmp	.+48     	; 0x4e62 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    4e32:	89 81       	ldd	r24, Y+1	; 0x01
    4e34:	9a 81       	ldd	r25, Y+2	; 0x02
    4e36:	80 3a       	cpi	r24, 0xA0	; 160
    4e38:	91 05       	cpc	r25, r1
    4e3a:	31 f4       	brne	.+12     	; 0x4e48 <tc_read_count+0x50>
		return TCNT4;
    4e3c:	84 ea       	ldi	r24, 0xA4	; 164
    4e3e:	90 e0       	ldi	r25, 0x00	; 0
    4e40:	fc 01       	movw	r30, r24
    4e42:	80 81       	ld	r24, Z
    4e44:	91 81       	ldd	r25, Z+1	; 0x01
    4e46:	0d c0       	rjmp	.+26     	; 0x4e62 <tc_read_count+0x6a>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    4e48:	89 81       	ldd	r24, Y+1	; 0x01
    4e4a:	9a 81       	ldd	r25, Y+2	; 0x02
    4e4c:	80 32       	cpi	r24, 0x20	; 32
    4e4e:	91 40       	sbci	r25, 0x01	; 1
    4e50:	31 f4       	brne	.+12     	; 0x4e5e <tc_read_count+0x66>
		return TCNT5;
    4e52:	84 e2       	ldi	r24, 0x24	; 36
    4e54:	91 e0       	ldi	r25, 0x01	; 1
    4e56:	fc 01       	movw	r30, r24
    4e58:	80 81       	ld	r24, Z
    4e5a:	91 81       	ldd	r25, Z+1	; 0x01
    4e5c:	02 c0       	rjmp	.+4      	; 0x4e62 <tc_read_count+0x6a>
	}

	return 0;
    4e5e:	80 e0       	ldi	r24, 0x00	; 0
    4e60:	90 e0       	ldi	r25, 0x00	; 0
}
    4e62:	0f 90       	pop	r0
    4e64:	0f 90       	pop	r0
    4e66:	df 91       	pop	r29
    4e68:	cf 91       	pop	r28
    4e6a:	08 95       	ret

00004e6c <tc_set_mode>:
 * @brief Sets a timer in a particular mode of operation
 * @param tc Timer Address
 * @param mode Enum value of the selected mode
 */
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
    4e6c:	cf 93       	push	r28
    4e6e:	df 93       	push	r29
    4e70:	00 d0       	rcall	.+0      	; 0x4e72 <tc_set_mode+0x6>
    4e72:	00 d0       	rcall	.+0      	; 0x4e74 <tc_set_mode+0x8>
    4e74:	1f 92       	push	r1
    4e76:	cd b7       	in	r28, 0x3d	; 61
    4e78:	de b7       	in	r29, 0x3e	; 62
    4e7a:	9c 83       	std	Y+4, r25	; 0x04
    4e7c:	8b 83       	std	Y+3, r24	; 0x03
    4e7e:	6d 83       	std	Y+5, r22	; 0x05
	uint8_t *reg = (uint8_t *)tc;
    4e80:	8b 81       	ldd	r24, Y+3	; 0x03
    4e82:	9c 81       	ldd	r25, Y+4	; 0x04
    4e84:	9a 83       	std	Y+2, r25	; 0x02
    4e86:	89 83       	std	Y+1, r24	; 0x01
	if (mode == NORMAL) {
    4e88:	8d 81       	ldd	r24, Y+5	; 0x05
    4e8a:	88 23       	and	r24, r24
    4e8c:	49 f4       	brne	.+18     	; 0x4ea0 <tc_set_mode+0x34>
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
    4e8e:	89 81       	ldd	r24, Y+1	; 0x01
    4e90:	9a 81       	ldd	r25, Y+2	; 0x02
    4e92:	fc 01       	movw	r30, r24
    4e94:	20 81       	ld	r18, Z
    4e96:	89 81       	ldd	r24, Y+1	; 0x01
    4e98:	9a 81       	ldd	r25, Y+2	; 0x02
    4e9a:	fc 01       	movw	r30, r24
    4e9c:	20 83       	st	Z, r18
	} else if (mode == CTC_Mode1) {
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
	}
}
    4e9e:	0f c0       	rjmp	.+30     	; 0x4ebe <tc_set_mode+0x52>
static inline void tc_set_mode(volatile void *tc, TC_MODE_t mode)
{
	uint8_t *reg = (uint8_t *)tc;
	if (mode == NORMAL) {
		*(reg) |=  ((0 << WGM10) || ((0 << WGM11)));
	} else if (mode == CTC_Mode1) {
    4ea0:	8d 81       	ldd	r24, Y+5	; 0x05
    4ea2:	84 30       	cpi	r24, 0x04	; 4
    4ea4:	61 f4       	brne	.+24     	; 0x4ebe <tc_set_mode+0x52>
		*(reg + TCCRB_OFFSET) |= (1 << WGM12);
    4ea6:	89 81       	ldd	r24, Y+1	; 0x01
    4ea8:	9a 81       	ldd	r25, Y+2	; 0x02
    4eaa:	01 96       	adiw	r24, 0x01	; 1
    4eac:	29 81       	ldd	r18, Y+1	; 0x01
    4eae:	3a 81       	ldd	r19, Y+2	; 0x02
    4eb0:	2f 5f       	subi	r18, 0xFF	; 255
    4eb2:	3f 4f       	sbci	r19, 0xFF	; 255
    4eb4:	f9 01       	movw	r30, r18
    4eb6:	20 81       	ld	r18, Z
    4eb8:	28 60       	ori	r18, 0x08	; 8
    4eba:	fc 01       	movw	r30, r24
    4ebc:	20 83       	st	Z, r18
	}
}
    4ebe:	00 00       	nop
    4ec0:	0f 90       	pop	r0
    4ec2:	0f 90       	pop	r0
    4ec4:	0f 90       	pop	r0
    4ec6:	0f 90       	pop	r0
    4ec8:	0f 90       	pop	r0
    4eca:	df 91       	pop	r29
    4ecc:	cf 91       	pop	r28
    4ece:	08 95       	ret

00004ed0 <tmr_read_count>:
static void configure_tc_callback(volatile void *timer);

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    4ed0:	cf 93       	push	r28
    4ed2:	df 93       	push	r29
    4ed4:	cd b7       	in	r28, 0x3d	; 61
    4ed6:	de b7       	in	r29, 0x3e	; 62
	return tc_read_count(TIMER);
    4ed8:	80 e8       	ldi	r24, 0x80	; 128
    4eda:	90 e0       	ldi	r25, 0x00	; 0
    4edc:	0e 94 fc 26 	call	0x4df8	; 0x4df8 <tc_read_count>
}
    4ee0:	df 91       	pop	r29
    4ee2:	cf 91       	pop	r28
    4ee4:	08 95       	ret

00004ee6 <tmr_disable_cc_interrupt>:

/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
    4ee6:	cf 93       	push	r28
    4ee8:	df 93       	push	r29
    4eea:	cd b7       	in	r28, 0x3d	; 61
    4eec:	de b7       	in	r29, 0x3e	; 62
	tc_disable_compa_int(TIMER);
    4eee:	80 e8       	ldi	r24, 0x80	; 128
    4ef0:	90 e0       	ldi	r25, 0x00	; 0
    4ef2:	0e 94 d9 25 	call	0x4bb2	; 0x4bb2 <tc_disable_compa_int>
	clear_compa_flag(TIMER);
    4ef6:	80 e8       	ldi	r24, 0x80	; 128
    4ef8:	90 e0       	ldi	r25, 0x00	; 0
    4efa:	0e 94 b4 26 	call	0x4d68	; 0x4d68 <clear_compa_flag>
}
    4efe:	00 00       	nop
    4f00:	df 91       	pop	r29
    4f02:	cf 91       	pop	r28
    4f04:	08 95       	ret

00004f06 <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    4f06:	cf 93       	push	r28
    4f08:	df 93       	push	r29
    4f0a:	cd b7       	in	r28, 0x3d	; 61
    4f0c:	de b7       	in	r29, 0x3e	; 62
	clear_compa_flag(TIMER);
    4f0e:	80 e8       	ldi	r24, 0x80	; 128
    4f10:	90 e0       	ldi	r25, 0x00	; 0
    4f12:	0e 94 b4 26 	call	0x4d68	; 0x4d68 <clear_compa_flag>
	tc_enable_compa_int(TIMER);
    4f16:	80 e8       	ldi	r24, 0x80	; 128
    4f18:	90 e0       	ldi	r25, 0x00	; 0
    4f1a:	0e 94 91 25 	call	0x4b22	; 0x4b22 <tc_enable_compa_int>
}
    4f1e:	00 00       	nop
    4f20:	df 91       	pop	r29
    4f22:	cf 91       	pop	r28
    4f24:	08 95       	ret

00004f26 <tmr_disable_ovf_interrupt>:

/*! \brief  to disable overflow interrupt
 */
void tmr_disable_ovf_interrupt(void)
{
    4f26:	cf 93       	push	r28
    4f28:	df 93       	push	r29
    4f2a:	cd b7       	in	r28, 0x3d	; 61
    4f2c:	de b7       	in	r29, 0x3e	; 62
	tc_enable_ovf_int(TIMER);
    4f2e:	80 e8       	ldi	r24, 0x80	; 128
    4f30:	90 e0       	ldi	r25, 0x00	; 0
    4f32:	0e 94 49 25 	call	0x4a92	; 0x4a92 <tc_enable_ovf_int>
	clear_ovf_flag(TIMER);
    4f36:	80 e8       	ldi	r24, 0x80	; 128
    4f38:	90 e0       	ldi	r25, 0x00	; 0
    4f3a:	0e 94 6c 26 	call	0x4cd8	; 0x4cd8 <clear_ovf_flag>
}
    4f3e:	00 00       	nop
    4f40:	df 91       	pop	r29
    4f42:	cf 91       	pop	r28
    4f44:	08 95       	ret

00004f46 <tmr_stop>:

/*! \brief  to stop the running timer
 */
void tmr_stop(void)
{
    4f46:	cf 93       	push	r28
    4f48:	df 93       	push	r29
    4f4a:	cd b7       	in	r28, 0x3d	; 61
    4f4c:	de b7       	in	r29, 0x3e	; 62
	tc_disable(TIMER);
    4f4e:	80 e8       	ldi	r24, 0x80	; 128
    4f50:	90 e0       	ldi	r25, 0x00	; 0
    4f52:	0e 94 20 2f 	call	0x5e40	; 0x5e40 <tc_disable>
}
    4f56:	00 00       	nop
    4f58:	df 91       	pop	r29
    4f5a:	cf 91       	pop	r28
    4f5c:	08 95       	ret

00004f5e <tmr_write_cmpreg>:

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    4f5e:	cf 93       	push	r28
    4f60:	df 93       	push	r29
    4f62:	00 d0       	rcall	.+0      	; 0x4f64 <tmr_write_cmpreg+0x6>
    4f64:	cd b7       	in	r28, 0x3d	; 61
    4f66:	de b7       	in	r29, 0x3e	; 62
    4f68:	9a 83       	std	Y+2, r25	; 0x02
    4f6a:	89 83       	std	Y+1, r24	; 0x01
	tc_write_cc(TIMER, TC_COMPA, compare_value);
    4f6c:	89 81       	ldd	r24, Y+1	; 0x01
    4f6e:	9a 81       	ldd	r25, Y+2	; 0x02
    4f70:	ac 01       	movw	r20, r24
    4f72:	68 e0       	ldi	r22, 0x08	; 8
    4f74:	80 e8       	ldi	r24, 0x80	; 128
    4f76:	90 e0       	ldi	r25, 0x00	; 0
    4f78:	0e 94 21 26 	call	0x4c42	; 0x4c42 <tc_write_cc>
}
    4f7c:	00 00       	nop
    4f7e:	0f 90       	pop	r0
    4f80:	0f 90       	pop	r0
    4f82:	df 91       	pop	r29
    4f84:	cf 91       	pop	r28
    4f86:	08 95       	ret

00004f88 <save_cpu_interrupt>:

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
    4f88:	cf 93       	push	r28
    4f8a:	df 93       	push	r29
    4f8c:	cd b7       	in	r28, 0x3d	; 61
    4f8e:	de b7       	in	r29, 0x3e	; 62
	return cpu_irq_save();
    4f90:	0e 94 07 24 	call	0x480e	; 0x480e <cpu_irq_save>
}
    4f94:	df 91       	pop	r29
    4f96:	cf 91       	pop	r28
    4f98:	08 95       	ret

00004f9a <restore_cpu_interrupt>:

/*! \brief  to restore saved interrupts status
 *  \param  saved interrupt status
 */
void restore_cpu_interrupt(uint8_t flags)
{
    4f9a:	cf 93       	push	r28
    4f9c:	df 93       	push	r29
    4f9e:	1f 92       	push	r1
    4fa0:	cd b7       	in	r28, 0x3d	; 61
    4fa2:	de b7       	in	r29, 0x3e	; 62
    4fa4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_restore(flags);
    4fa6:	89 81       	ldd	r24, Y+1	; 0x01
    4fa8:	0e 94 17 24 	call	0x482e	; 0x482e <cpu_irq_restore>
}
    4fac:	00 00       	nop
    4fae:	0f 90       	pop	r0
    4fb0:	df 91       	pop	r29
    4fb2:	cf 91       	pop	r28
    4fb4:	08 95       	ret

00004fb6 <tmr_init>:

/*! \brief  to initialiaze hw timer
 */
uint8_t tmr_init(void)
{
    4fb6:	cf 93       	push	r28
    4fb8:	df 93       	push	r29
    4fba:	1f 92       	push	r1
    4fbc:	cd b7       	in	r28, 0x3d	; 61
    4fbe:	de b7       	in	r29, 0x3e	; 62
	uint8_t timer_multiplier;

	tc_enable(TIMER);
    4fc0:	80 e8       	ldi	r24, 0x80	; 128
    4fc2:	90 e0       	ldi	r25, 0x00	; 0
    4fc4:	0e 94 07 2f 	call	0x5e0e	; 0x5e0e <tc_enable>

	tc_set_overflow_interrupt_callback(TIMER, tc_ovf_callback);
    4fc8:	64 e7       	ldi	r22, 0x74	; 116
    4fca:	78 e2       	ldi	r23, 0x28	; 40
    4fcc:	80 e8       	ldi	r24, 0x80	; 128
    4fce:	90 e0       	ldi	r25, 0x00	; 0
    4fd0:	0e 94 39 2f 	call	0x5e72	; 0x5e72 <tc_set_overflow_interrupt_callback>

	tc_set_mode(TIMER, NORMAL);
    4fd4:	60 e0       	ldi	r22, 0x00	; 0
    4fd6:	80 e8       	ldi	r24, 0x80	; 128
    4fd8:	90 e0       	ldi	r25, 0x00	; 0
    4fda:	0e 94 36 27 	call	0x4e6c	; 0x4e6c <tc_set_mode>

	tc_enable_ovf_int(TIMER);
    4fde:	80 e8       	ldi	r24, 0x80	; 128
    4fe0:	90 e0       	ldi	r25, 0x00	; 0
    4fe2:	0e 94 49 25 	call	0x4a92	; 0x4a92 <tc_enable_ovf_int>

	configure_tc_callback(TIMER);
    4fe6:	80 e8       	ldi	r24, 0x80	; 128
    4fe8:	90 e0       	ldi	r25, 0x00	; 0
    4fea:	0e 94 16 28 	call	0x502c	; 0x502c <configure_tc_callback>

	tc_disable_compa_int(TIMER);
    4fee:	80 e8       	ldi	r24, 0x80	; 128
    4ff0:	90 e0       	ldi	r25, 0x00	; 0
    4ff2:	0e 94 d9 25 	call	0x4bb2	; 0x4bb2 <tc_disable_compa_int>

	tc_write_clock_source(TIMER, TC_CLKSEL_DIV1_gc);
    4ff6:	61 e0       	ldi	r22, 0x01	; 1
    4ff8:	80 e8       	ldi	r24, 0x80	; 128
    4ffa:	90 e0       	ldi	r25, 0x00	; 0
    4ffc:	0e 94 fa 24 	call	0x49f4	; 0x49f4 <tc_write_clock_source>

	timer_multiplier = sysclk_get_peripheral_bus_hz(TIMER) / DEF_1MHZ;
    5000:	80 e8       	ldi	r24, 0x80	; 128
    5002:	90 e0       	ldi	r25, 0x00	; 0
    5004:	0e 94 41 24 	call	0x4882	; 0x4882 <sysclk_get_peripheral_bus_hz>
    5008:	dc 01       	movw	r26, r24
    500a:	cb 01       	movw	r24, r22
    500c:	20 e4       	ldi	r18, 0x40	; 64
    500e:	32 e4       	ldi	r19, 0x42	; 66
    5010:	4f e0       	ldi	r20, 0x0F	; 15
    5012:	50 e0       	ldi	r21, 0x00	; 0
    5014:	bc 01       	movw	r22, r24
    5016:	cd 01       	movw	r24, r26
    5018:	0e 94 99 49 	call	0x9332	; 0x9332 <__udivmodsi4>
    501c:	da 01       	movw	r26, r20
    501e:	c9 01       	movw	r24, r18
    5020:	89 83       	std	Y+1, r24	; 0x01

	return timer_multiplier;
    5022:	89 81       	ldd	r24, Y+1	; 0x01
}
    5024:	0f 90       	pop	r0
    5026:	df 91       	pop	r29
    5028:	cf 91       	pop	r28
    502a:	08 95       	ret

0000502c <configure_tc_callback>:
/*! \brief to set compare interrupt callback according to the timer channel
 * input
 *  \param timer - hw timer channel
 */
static void configure_tc_callback(volatile void *timer)
{
    502c:	cf 93       	push	r28
    502e:	df 93       	push	r29
    5030:	00 d0       	rcall	.+0      	; 0x5032 <configure_tc_callback+0x6>
    5032:	cd b7       	in	r28, 0x3d	; 61
    5034:	de b7       	in	r29, 0x3e	; 62
    5036:	9a 83       	std	Y+2, r25	; 0x02
    5038:	89 83       	std	Y+1, r24	; 0x01
	if ((&TCCR1A == timer) || (&TCCR3A == timer) ||
    503a:	89 81       	ldd	r24, Y+1	; 0x01
    503c:	9a 81       	ldd	r25, Y+2	; 0x02
    503e:	80 38       	cpi	r24, 0x80	; 128
    5040:	91 05       	cpc	r25, r1
    5042:	79 f0       	breq	.+30     	; 0x5062 <configure_tc_callback+0x36>
    5044:	89 81       	ldd	r24, Y+1	; 0x01
    5046:	9a 81       	ldd	r25, Y+2	; 0x02
    5048:	80 39       	cpi	r24, 0x90	; 144
    504a:	91 05       	cpc	r25, r1
    504c:	51 f0       	breq	.+20     	; 0x5062 <configure_tc_callback+0x36>
    504e:	89 81       	ldd	r24, Y+1	; 0x01
    5050:	9a 81       	ldd	r25, Y+2	; 0x02
    5052:	80 3a       	cpi	r24, 0xA0	; 160
    5054:	91 05       	cpc	r25, r1
    5056:	29 f0       	breq	.+10     	; 0x5062 <configure_tc_callback+0x36>
			(&TCCR4A == timer) || (&TCCR5A == timer)) {
    5058:	89 81       	ldd	r24, Y+1	; 0x01
    505a:	9a 81       	ldd	r25, Y+2	; 0x02
    505c:	80 32       	cpi	r24, 0x20	; 32
    505e:	91 40       	sbci	r25, 0x01	; 1
    5060:	39 f4       	brne	.+14     	; 0x5070 <configure_tc_callback+0x44>
		tc_set_compa_interrupt_callback(TIMER, tc_cca_callback);
    5062:	6e e7       	ldi	r22, 0x7E	; 126
    5064:	78 e2       	ldi	r23, 0x28	; 40
    5066:	80 e8       	ldi	r24, 0x80	; 128
    5068:	90 e0       	ldi	r25, 0x00	; 0
    506a:	0e 94 7a 2f 	call	0x5ef4	; 0x5ef4 <tc_set_compa_interrupt_callback>
    506e:	36 c0       	rjmp	.+108    	; 0x50dc <configure_tc_callback+0xb0>
	} else if ((&TCCR1B == timer) || (&TCCR3B == timer) ||
    5070:	89 81       	ldd	r24, Y+1	; 0x01
    5072:	9a 81       	ldd	r25, Y+2	; 0x02
    5074:	81 38       	cpi	r24, 0x81	; 129
    5076:	91 05       	cpc	r25, r1
    5078:	79 f0       	breq	.+30     	; 0x5098 <configure_tc_callback+0x6c>
    507a:	89 81       	ldd	r24, Y+1	; 0x01
    507c:	9a 81       	ldd	r25, Y+2	; 0x02
    507e:	81 39       	cpi	r24, 0x91	; 145
    5080:	91 05       	cpc	r25, r1
    5082:	51 f0       	breq	.+20     	; 0x5098 <configure_tc_callback+0x6c>
    5084:	89 81       	ldd	r24, Y+1	; 0x01
    5086:	9a 81       	ldd	r25, Y+2	; 0x02
    5088:	81 3a       	cpi	r24, 0xA1	; 161
    508a:	91 05       	cpc	r25, r1
    508c:	29 f0       	breq	.+10     	; 0x5098 <configure_tc_callback+0x6c>
			(&TCCR4B == timer) || (&TCCR5B == timer)) {
    508e:	89 81       	ldd	r24, Y+1	; 0x01
    5090:	9a 81       	ldd	r25, Y+2	; 0x02
    5092:	81 32       	cpi	r24, 0x21	; 33
    5094:	91 40       	sbci	r25, 0x01	; 1
    5096:	39 f4       	brne	.+14     	; 0x50a6 <configure_tc_callback+0x7a>
		tc_set_compb_interrupt_callback(TIMER, tc_cca_callback);
    5098:	6e e7       	ldi	r22, 0x7E	; 126
    509a:	78 e2       	ldi	r23, 0x28	; 40
    509c:	80 e8       	ldi	r24, 0x80	; 128
    509e:	90 e0       	ldi	r25, 0x00	; 0
    50a0:	0e 94 bb 2f 	call	0x5f76	; 0x5f76 <tc_set_compb_interrupt_callback>
    50a4:	1b c0       	rjmp	.+54     	; 0x50dc <configure_tc_callback+0xb0>
	} else if ((&TCCR1C == timer) || (&TCCR3C == timer) ||
    50a6:	89 81       	ldd	r24, Y+1	; 0x01
    50a8:	9a 81       	ldd	r25, Y+2	; 0x02
    50aa:	82 38       	cpi	r24, 0x82	; 130
    50ac:	91 05       	cpc	r25, r1
    50ae:	79 f0       	breq	.+30     	; 0x50ce <configure_tc_callback+0xa2>
    50b0:	89 81       	ldd	r24, Y+1	; 0x01
    50b2:	9a 81       	ldd	r25, Y+2	; 0x02
    50b4:	82 39       	cpi	r24, 0x92	; 146
    50b6:	91 05       	cpc	r25, r1
    50b8:	51 f0       	breq	.+20     	; 0x50ce <configure_tc_callback+0xa2>
    50ba:	89 81       	ldd	r24, Y+1	; 0x01
    50bc:	9a 81       	ldd	r25, Y+2	; 0x02
    50be:	82 3a       	cpi	r24, 0xA2	; 162
    50c0:	91 05       	cpc	r25, r1
    50c2:	29 f0       	breq	.+10     	; 0x50ce <configure_tc_callback+0xa2>
			(&TCCR4C == timer) || (&TCCR5C == timer)) {
    50c4:	89 81       	ldd	r24, Y+1	; 0x01
    50c6:	9a 81       	ldd	r25, Y+2	; 0x02
    50c8:	82 32       	cpi	r24, 0x22	; 34
    50ca:	91 40       	sbci	r25, 0x01	; 1
    50cc:	39 f4       	brne	.+14     	; 0x50dc <configure_tc_callback+0xb0>
		tc_set_compc_interrupt_callback(TIMER, tc_cca_callback);
    50ce:	6e e7       	ldi	r22, 0x7E	; 126
    50d0:	78 e2       	ldi	r23, 0x28	; 40
    50d2:	80 e8       	ldi	r24, 0x80	; 128
    50d4:	90 e0       	ldi	r25, 0x00	; 0
    50d6:	0e 94 fc 2f 	call	0x5ff8	; 0x5ff8 <tc_set_compc_interrupt_callback>
	}
}
    50da:	00 c0       	rjmp	.+0      	; 0x50dc <configure_tc_callback+0xb0>
    50dc:	00 00       	nop
    50de:	0f 90       	pop	r0
    50e0:	0f 90       	pop	r0
    50e2:	df 91       	pop	r29
    50e4:	cf 91       	pop	r28
    50e6:	08 95       	ret

000050e8 <tc_ovf_callback>:

/*! \brief  hw timer overflow callback
 */
void tc_ovf_callback(void)
{
    50e8:	cf 93       	push	r28
    50ea:	df 93       	push	r29
    50ec:	cd b7       	in	r28, 0x3d	; 61
    50ee:	de b7       	in	r29, 0x3e	; 62
	tmr_ovf_callback();
    50f0:	0e 94 83 43 	call	0x8706	; 0x8706 <tmr_ovf_callback>
}
    50f4:	00 00       	nop
    50f6:	df 91       	pop	r29
    50f8:	cf 91       	pop	r28
    50fa:	08 95       	ret

000050fc <tc_cca_callback>:

/*! \brief  hw timer compare callback
 */
void tc_cca_callback(void)
{
    50fc:	cf 93       	push	r28
    50fe:	df 93       	push	r29
    5100:	cd b7       	in	r28, 0x3d	; 61
    5102:	de b7       	in	r29, 0x3e	; 62
	tmr_cca_callback();
    5104:	0e 94 bb 43 	call	0x8776	; 0x8776 <tmr_cca_callback>
}
    5108:	00 00       	nop
    510a:	df 91       	pop	r29
    510c:	cf 91       	pop	r28
    510e:	08 95       	ret

00005110 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    5110:	cf 93       	push	r28
    5112:	df 93       	push	r29
    5114:	1f 92       	push	r1
    5116:	cd b7       	in	r28, 0x3d	; 61
    5118:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    511a:	8f e5       	ldi	r24, 0x5F	; 95
    511c:	90 e0       	ldi	r25, 0x00	; 0
    511e:	fc 01       	movw	r30, r24
    5120:	80 81       	ld	r24, Z
    5122:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5124:	f8 94       	cli
	return flags;
    5126:	89 81       	ldd	r24, Y+1	; 0x01
}
    5128:	0f 90       	pop	r0
    512a:	df 91       	pop	r29
    512c:	cf 91       	pop	r28
    512e:	08 95       	ret

00005130 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    5130:	cf 93       	push	r28
    5132:	df 93       	push	r29
    5134:	1f 92       	push	r1
    5136:	cd b7       	in	r28, 0x3d	; 61
    5138:	de b7       	in	r29, 0x3e	; 62
    513a:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    513c:	8f e5       	ldi	r24, 0x5F	; 95
    513e:	90 e0       	ldi	r25, 0x00	; 0
    5140:	29 81       	ldd	r18, Y+1	; 0x01
    5142:	fc 01       	movw	r30, r24
    5144:	20 83       	st	Z, r18
}
    5146:	00 00       	nop
    5148:	0f 90       	pop	r0
    514a:	df 91       	pop	r29
    514c:	cf 91       	pop	r28
    514e:	08 95       	ret

00005150 <flash_write>:
#include "flash.h"
#include "sysclk.h"
#include "status_codes.h"

void flash_write(uint32_t flash_addr, uint32_t length, uint8_t *data)
{
    5150:	ef 92       	push	r14
    5152:	ff 92       	push	r15
    5154:	0f 93       	push	r16
    5156:	1f 93       	push	r17
    5158:	cf 93       	push	r28
    515a:	df 93       	push	r29
    515c:	cd b7       	in	r28, 0x3d	; 61
    515e:	de b7       	in	r29, 0x3e	; 62
    5160:	2c 97       	sbiw	r28, 0x0c	; 12
    5162:	0f b6       	in	r0, 0x3f	; 63
    5164:	f8 94       	cli
    5166:	de bf       	out	0x3e, r29	; 62
    5168:	0f be       	out	0x3f, r0	; 63
    516a:	cd bf       	out	0x3d, r28	; 61
    516c:	6b 83       	std	Y+3, r22	; 0x03
    516e:	7c 83       	std	Y+4, r23	; 0x04
    5170:	8d 83       	std	Y+5, r24	; 0x05
    5172:	9e 83       	std	Y+6, r25	; 0x06
    5174:	2f 83       	std	Y+7, r18	; 0x07
    5176:	38 87       	std	Y+8, r19	; 0x08
    5178:	49 87       	std	Y+9, r20	; 0x09
    517a:	5a 87       	std	Y+10, r21	; 0x0a
    517c:	1c 87       	std	Y+12, r17	; 0x0c
    517e:	0b 87       	std	Y+11, r16	; 0x0b
	static uint8_t temp_buf[SPM_PAGESIZE];
	static uint32_t remaining_len;
	remaining_len = length;
    5180:	8f 81       	ldd	r24, Y+7	; 0x07
    5182:	98 85       	ldd	r25, Y+8	; 0x08
    5184:	a9 85       	ldd	r26, Y+9	; 0x09
    5186:	ba 85       	ldd	r27, Y+10	; 0x0a
    5188:	80 93 a8 0f 	sts	0x0FA8, r24	; 0x800fa8 <remaining_len.3222>
    518c:	90 93 a9 0f 	sts	0x0FA9, r25	; 0x800fa9 <remaining_len.3222+0x1>
    5190:	a0 93 aa 0f 	sts	0x0FAA, r26	; 0x800faa <remaining_len.3222+0x2>
    5194:	b0 93 ab 0f 	sts	0x0FAB, r27	; 0x800fab <remaining_len.3222+0x3>
	uint8_t *ptr = data;
    5198:	8b 85       	ldd	r24, Y+11	; 0x0b
    519a:	9c 85       	ldd	r25, Y+12	; 0x0c
    519c:	9a 83       	std	Y+2, r25	; 0x02
    519e:	89 83       	std	Y+1, r24	; 0x01
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));
    51a0:	8b 81       	ldd	r24, Y+3	; 0x03
    51a2:	9c 81       	ldd	r25, Y+4	; 0x04
    51a4:	ad 81       	ldd	r26, Y+5	; 0x05
    51a6:	be 81       	ldd	r27, Y+6	; 0x06
    51a8:	88 27       	eor	r24, r24
    51aa:	9f 5f       	subi	r25, 0xFF	; 255
    51ac:	af 4f       	sbci	r26, 0xFF	; 255
    51ae:	bf 4f       	sbci	r27, 0xFF	; 255
	uint8_t *ptr = data;
	static uint32_t next_page_addr;
	static uint16_t current_len;
	do {
		next_page_addr
			= ((flash_addr +
    51b0:	80 93 ac 0f 	sts	0x0FAC, r24	; 0x800fac <next_page_addr.3224>
    51b4:	90 93 ad 0f 	sts	0x0FAD, r25	; 0x800fad <next_page_addr.3224+0x1>
    51b8:	a0 93 ae 0f 	sts	0x0FAE, r26	; 0x800fae <next_page_addr.3224+0x2>
    51bc:	b0 93 af 0f 	sts	0x0FAF, r27	; 0x800faf <next_page_addr.3224+0x3>
				SPM_PAGESIZE) - (flash_addr % SPM_PAGESIZE));

		/* copy the data in the page to be written into a temporary
		 * buffer,before erasing */
		flash_read((flash_addr - (flash_addr % SPM_PAGESIZE)),
    51c0:	8b 81       	ldd	r24, Y+3	; 0x03
    51c2:	9c 81       	ldd	r25, Y+4	; 0x04
    51c4:	ad 81       	ldd	r26, Y+5	; 0x05
    51c6:	be 81       	ldd	r27, Y+6	; 0x06
    51c8:	88 27       	eor	r24, r24
    51ca:	00 eb       	ldi	r16, 0xB0	; 176
    51cc:	1f e0       	ldi	r17, 0x0F	; 15
    51ce:	20 e0       	ldi	r18, 0x00	; 0
    51d0:	31 e0       	ldi	r19, 0x01	; 1
    51d2:	40 e0       	ldi	r20, 0x00	; 0
    51d4:	50 e0       	ldi	r21, 0x00	; 0
    51d6:	bc 01       	movw	r22, r24
    51d8:	cd 01       	movw	r24, r26
    51da:	0e 94 9b 29 	call	0x5336	; 0x5336 <flash_read>
				SPM_PAGESIZE, temp_buf);

		/* fill the temporary page buffer starting from address 0 */
		flash_fill_page_buffer(0x0000, SPM_PAGESIZE, temp_buf);
    51de:	20 eb       	ldi	r18, 0xB0	; 176
    51e0:	3f e0       	ldi	r19, 0x0F	; 15
    51e2:	40 e0       	ldi	r20, 0x00	; 0
    51e4:	51 e0       	ldi	r21, 0x01	; 1
    51e6:	60 e0       	ldi	r22, 0x00	; 0
    51e8:	70 e0       	ldi	r23, 0x00	; 0
    51ea:	cb 01       	movw	r24, r22
    51ec:	0e 94 e8 4d 	call	0x9bd0	; 0x9bd0 <flash_fill_page_buffer>

		/* If the length of bytes to be written crosses the current
		 * page,
		 *      write till the end of the current page and calculate the
		 * remaining length to be written*/
		if ((flash_addr + remaining_len) > (next_page_addr)) {
    51f0:	20 91 a8 0f 	lds	r18, 0x0FA8	; 0x800fa8 <remaining_len.3222>
    51f4:	30 91 a9 0f 	lds	r19, 0x0FA9	; 0x800fa9 <remaining_len.3222+0x1>
    51f8:	40 91 aa 0f 	lds	r20, 0x0FAA	; 0x800faa <remaining_len.3222+0x2>
    51fc:	50 91 ab 0f 	lds	r21, 0x0FAB	; 0x800fab <remaining_len.3222+0x3>
    5200:	8b 81       	ldd	r24, Y+3	; 0x03
    5202:	9c 81       	ldd	r25, Y+4	; 0x04
    5204:	ad 81       	ldd	r26, Y+5	; 0x05
    5206:	be 81       	ldd	r27, Y+6	; 0x06
    5208:	28 0f       	add	r18, r24
    520a:	39 1f       	adc	r19, r25
    520c:	4a 1f       	adc	r20, r26
    520e:	5b 1f       	adc	r21, r27
    5210:	80 91 ac 0f 	lds	r24, 0x0FAC	; 0x800fac <next_page_addr.3224>
    5214:	90 91 ad 0f 	lds	r25, 0x0FAD	; 0x800fad <next_page_addr.3224+0x1>
    5218:	a0 91 ae 0f 	lds	r26, 0x0FAE	; 0x800fae <next_page_addr.3224+0x2>
    521c:	b0 91 af 0f 	lds	r27, 0x0FAF	; 0x800faf <next_page_addr.3224+0x3>
    5220:	82 17       	cp	r24, r18
    5222:	93 07       	cpc	r25, r19
    5224:	a4 07       	cpc	r26, r20
    5226:	b5 07       	cpc	r27, r21
    5228:	a0 f4       	brcc	.+40     	; 0x5252 <flash_write+0x102>
			current_len = (next_page_addr - flash_addr);
    522a:	80 91 ac 0f 	lds	r24, 0x0FAC	; 0x800fac <next_page_addr.3224>
    522e:	90 91 ad 0f 	lds	r25, 0x0FAD	; 0x800fad <next_page_addr.3224+0x1>
    5232:	a0 91 ae 0f 	lds	r26, 0x0FAE	; 0x800fae <next_page_addr.3224+0x2>
    5236:	b0 91 af 0f 	lds	r27, 0x0FAF	; 0x800faf <next_page_addr.3224+0x3>
    523a:	9c 01       	movw	r18, r24
    523c:	8b 81       	ldd	r24, Y+3	; 0x03
    523e:	9c 81       	ldd	r25, Y+4	; 0x04
    5240:	79 01       	movw	r14, r18
    5242:	e8 1a       	sub	r14, r24
    5244:	f9 0a       	sbc	r15, r25
    5246:	c7 01       	movw	r24, r14
    5248:	90 93 b1 10 	sts	0x10B1, r25	; 0x8010b1 <current_len.3225+0x1>
    524c:	80 93 b0 10 	sts	0x10B0, r24	; 0x8010b0 <current_len.3225>
    5250:	0c c0       	rjmp	.+24     	; 0x526a <flash_write+0x11a>
		} else {
			current_len = remaining_len;
    5252:	80 91 a8 0f 	lds	r24, 0x0FA8	; 0x800fa8 <remaining_len.3222>
    5256:	90 91 a9 0f 	lds	r25, 0x0FA9	; 0x800fa9 <remaining_len.3222+0x1>
    525a:	a0 91 aa 0f 	lds	r26, 0x0FAA	; 0x800faa <remaining_len.3222+0x2>
    525e:	b0 91 ab 0f 	lds	r27, 0x0FAB	; 0x800fab <remaining_len.3222+0x3>
    5262:	90 93 b1 10 	sts	0x10B1, r25	; 0x8010b1 <current_len.3225+0x1>
    5266:	80 93 b0 10 	sts	0x10B0, r24	; 0x8010b0 <current_len.3225>
		}

		remaining_len -= current_len;
    526a:	20 91 a8 0f 	lds	r18, 0x0FA8	; 0x800fa8 <remaining_len.3222>
    526e:	30 91 a9 0f 	lds	r19, 0x0FA9	; 0x800fa9 <remaining_len.3222+0x1>
    5272:	40 91 aa 0f 	lds	r20, 0x0FAA	; 0x800faa <remaining_len.3222+0x2>
    5276:	50 91 ab 0f 	lds	r21, 0x0FAB	; 0x800fab <remaining_len.3222+0x3>
    527a:	80 91 b0 10 	lds	r24, 0x10B0	; 0x8010b0 <current_len.3225>
    527e:	90 91 b1 10 	lds	r25, 0x10B1	; 0x8010b1 <current_len.3225+0x1>
    5282:	cc 01       	movw	r24, r24
    5284:	a0 e0       	ldi	r26, 0x00	; 0
    5286:	b0 e0       	ldi	r27, 0x00	; 0
    5288:	79 01       	movw	r14, r18
    528a:	8a 01       	movw	r16, r20
    528c:	e8 1a       	sub	r14, r24
    528e:	f9 0a       	sbc	r15, r25
    5290:	0a 0b       	sbc	r16, r26
    5292:	1b 0b       	sbc	r17, r27
    5294:	d8 01       	movw	r26, r16
    5296:	c7 01       	movw	r24, r14
    5298:	80 93 a8 0f 	sts	0x0FA8, r24	; 0x800fa8 <remaining_len.3222>
    529c:	90 93 a9 0f 	sts	0x0FA9, r25	; 0x800fa9 <remaining_len.3222+0x1>
    52a0:	a0 93 aa 0f 	sts	0x0FAA, r26	; 0x800faa <remaining_len.3222+0x2>
    52a4:	b0 93 ab 0f 	sts	0x0FAB, r27	; 0x800fab <remaining_len.3222+0x3>

		/* Fill the page buffer with the data to be written at the given
		 * address */
		flash_fill_page_buffer(flash_addr, current_len, ptr);
    52a8:	40 91 b0 10 	lds	r20, 0x10B0	; 0x8010b0 <current_len.3225>
    52ac:	50 91 b1 10 	lds	r21, 0x10B1	; 0x8010b1 <current_len.3225+0x1>
    52b0:	29 81       	ldd	r18, Y+1	; 0x01
    52b2:	3a 81       	ldd	r19, Y+2	; 0x02
    52b4:	8b 81       	ldd	r24, Y+3	; 0x03
    52b6:	9c 81       	ldd	r25, Y+4	; 0x04
    52b8:	ad 81       	ldd	r26, Y+5	; 0x05
    52ba:	be 81       	ldd	r27, Y+6	; 0x06
    52bc:	bc 01       	movw	r22, r24
    52be:	cd 01       	movw	r24, r26
    52c0:	0e 94 e8 4d 	call	0x9bd0	; 0x9bd0 <flash_fill_page_buffer>
		/* Erase and program flash page */
		flash_program_page(flash_addr);
    52c4:	8b 81       	ldd	r24, Y+3	; 0x03
    52c6:	9c 81       	ldd	r25, Y+4	; 0x04
    52c8:	ad 81       	ldd	r26, Y+5	; 0x05
    52ca:	be 81       	ldd	r27, Y+6	; 0x06
    52cc:	bc 01       	movw	r22, r24
    52ce:	cd 01       	movw	r24, r26
    52d0:	0e 94 f5 4e 	call	0x9dea	; 0x9dea <flash_program_page>
		flash_addr = next_page_addr;
    52d4:	80 91 ac 0f 	lds	r24, 0x0FAC	; 0x800fac <next_page_addr.3224>
    52d8:	90 91 ad 0f 	lds	r25, 0x0FAD	; 0x800fad <next_page_addr.3224+0x1>
    52dc:	a0 91 ae 0f 	lds	r26, 0x0FAE	; 0x800fae <next_page_addr.3224+0x2>
    52e0:	b0 91 af 0f 	lds	r27, 0x0FAF	; 0x800faf <next_page_addr.3224+0x3>
    52e4:	8b 83       	std	Y+3, r24	; 0x03
    52e6:	9c 83       	std	Y+4, r25	; 0x04
    52e8:	ad 83       	std	Y+5, r26	; 0x05
    52ea:	be 83       	std	Y+6, r27	; 0x06
		ptr += current_len;
    52ec:	80 91 b0 10 	lds	r24, 0x10B0	; 0x8010b0 <current_len.3225>
    52f0:	90 91 b1 10 	lds	r25, 0x10B1	; 0x8010b1 <current_len.3225+0x1>
    52f4:	29 81       	ldd	r18, Y+1	; 0x01
    52f6:	3a 81       	ldd	r19, Y+2	; 0x02
    52f8:	82 0f       	add	r24, r18
    52fa:	93 1f       	adc	r25, r19
    52fc:	9a 83       	std	Y+2, r25	; 0x02
    52fe:	89 83       	std	Y+1, r24	; 0x01
	} while (remaining_len != 0); /* Check if there is remaining  data  to
    5300:	80 91 a8 0f 	lds	r24, 0x0FA8	; 0x800fa8 <remaining_len.3222>
    5304:	90 91 a9 0f 	lds	r25, 0x0FA9	; 0x800fa9 <remaining_len.3222+0x1>
    5308:	a0 91 aa 0f 	lds	r26, 0x0FAA	; 0x800faa <remaining_len.3222+0x2>
    530c:	b0 91 ab 0f 	lds	r27, 0x0FAB	; 0x800fab <remaining_len.3222+0x3>
    5310:	89 2b       	or	r24, r25
    5312:	8a 2b       	or	r24, r26
    5314:	8b 2b       	or	r24, r27
    5316:	09 f0       	breq	.+2      	; 0x531a <flash_write+0x1ca>
    5318:	43 cf       	rjmp	.-378    	; 0x51a0 <flash_write+0x50>
	                               * be written to the next page */
}
    531a:	00 00       	nop
    531c:	2c 96       	adiw	r28, 0x0c	; 12
    531e:	0f b6       	in	r0, 0x3f	; 63
    5320:	f8 94       	cli
    5322:	de bf       	out	0x3e, r29	; 62
    5324:	0f be       	out	0x3f, r0	; 63
    5326:	cd bf       	out	0x3d, r28	; 61
    5328:	df 91       	pop	r29
    532a:	cf 91       	pop	r28
    532c:	1f 91       	pop	r17
    532e:	0f 91       	pop	r16
    5330:	ff 90       	pop	r15
    5332:	ef 90       	pop	r14
    5334:	08 95       	ret

00005336 <flash_read>:

	cpu_irq_restore(flags);
}

void flash_read(uint32_t read_addr, uint32_t len, uint8_t *ret_buf)
{
    5336:	0f 93       	push	r16
    5338:	1f 93       	push	r17
    533a:	cf 93       	push	r28
    533c:	df 93       	push	r29
    533e:	cd b7       	in	r28, 0x3d	; 61
    5340:	de b7       	in	r29, 0x3e	; 62
    5342:	62 97       	sbiw	r28, 0x12	; 18
    5344:	0f b6       	in	r0, 0x3f	; 63
    5346:	f8 94       	cli
    5348:	de bf       	out	0x3e, r29	; 62
    534a:	0f be       	out	0x3f, r0	; 63
    534c:	cd bf       	out	0x3d, r28	; 61
    534e:	69 87       	std	Y+9, r22	; 0x09
    5350:	7a 87       	std	Y+10, r23	; 0x0a
    5352:	8b 87       	std	Y+11, r24	; 0x0b
    5354:	9c 87       	std	Y+12, r25	; 0x0c
    5356:	2d 87       	std	Y+13, r18	; 0x0d
    5358:	3e 87       	std	Y+14, r19	; 0x0e
    535a:	4f 87       	std	Y+15, r20	; 0x0f
    535c:	58 8b       	std	Y+16, r21	; 0x10
    535e:	1a 8b       	std	Y+18, r17	; 0x12
    5360:	09 8b       	std	Y+17, r16	; 0x11
	irqflags_t flags;

	flags = cpu_irq_save();
    5362:	0e 94 88 28 	call	0x5110	; 0x5110 <cpu_irq_save>
    5366:	8b 83       	std	Y+3, r24	; 0x03

	for (uint16_t k = 0; k < len; k++) {
    5368:	1a 82       	std	Y+2, r1	; 0x02
    536a:	19 82       	std	Y+1, r1	; 0x01
    536c:	29 c0       	rjmp	.+82     	; 0x53c0 <flash_read+0x8a>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
    536e:	29 89       	ldd	r18, Y+17	; 0x11
    5370:	3a 89       	ldd	r19, Y+18	; 0x12
    5372:	89 81       	ldd	r24, Y+1	; 0x01
    5374:	9a 81       	ldd	r25, Y+2	; 0x02
    5376:	b9 01       	movw	r22, r18
    5378:	68 0f       	add	r22, r24
    537a:	79 1f       	adc	r23, r25
    537c:	89 85       	ldd	r24, Y+9	; 0x09
    537e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5380:	ab 85       	ldd	r26, Y+11	; 0x0b
    5382:	bc 85       	ldd	r27, Y+12	; 0x0c
    5384:	9c 01       	movw	r18, r24
    5386:	ad 01       	movw	r20, r26
    5388:	2f 5f       	subi	r18, 0xFF	; 255
    538a:	3f 4f       	sbci	r19, 0xFF	; 255
    538c:	4f 4f       	sbci	r20, 0xFF	; 255
    538e:	5f 4f       	sbci	r21, 0xFF	; 255
    5390:	29 87       	std	Y+9, r18	; 0x09
    5392:	3a 87       	std	Y+10, r19	; 0x0a
    5394:	4b 87       	std	Y+11, r20	; 0x0b
    5396:	5c 87       	std	Y+12, r21	; 0x0c
    5398:	8c 83       	std	Y+4, r24	; 0x04
    539a:	9d 83       	std	Y+5, r25	; 0x05
    539c:	ae 83       	std	Y+6, r26	; 0x06
    539e:	bf 83       	std	Y+7, r27	; 0x07
    53a0:	8c 81       	ldd	r24, Y+4	; 0x04
    53a2:	9d 81       	ldd	r25, Y+5	; 0x05
    53a4:	ae 81       	ldd	r26, Y+6	; 0x06
    53a6:	bf 81       	ldd	r27, Y+7	; 0x07
    53a8:	ab bf       	out	0x3b, r26	; 59
    53aa:	fc 01       	movw	r30, r24
    53ac:	87 91       	elpm	r24, Z+
    53ae:	88 87       	std	Y+8, r24	; 0x08
    53b0:	88 85       	ldd	r24, Y+8	; 0x08
    53b2:	fb 01       	movw	r30, r22
    53b4:	80 83       	st	Z, r24
{
	irqflags_t flags;

	flags = cpu_irq_save();

	for (uint16_t k = 0; k < len; k++) {
    53b6:	89 81       	ldd	r24, Y+1	; 0x01
    53b8:	9a 81       	ldd	r25, Y+2	; 0x02
    53ba:	01 96       	adiw	r24, 0x01	; 1
    53bc:	9a 83       	std	Y+2, r25	; 0x02
    53be:	89 83       	std	Y+1, r24	; 0x01
    53c0:	89 81       	ldd	r24, Y+1	; 0x01
    53c2:	9a 81       	ldd	r25, Y+2	; 0x02
    53c4:	9c 01       	movw	r18, r24
    53c6:	40 e0       	ldi	r20, 0x00	; 0
    53c8:	50 e0       	ldi	r21, 0x00	; 0
    53ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    53cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    53ce:	af 85       	ldd	r26, Y+15	; 0x0f
    53d0:	b8 89       	ldd	r27, Y+16	; 0x10
    53d2:	28 17       	cp	r18, r24
    53d4:	39 07       	cpc	r19, r25
    53d6:	4a 07       	cpc	r20, r26
    53d8:	5b 07       	cpc	r21, r27
    53da:	48 f2       	brcs	.-110    	; 0x536e <flash_read+0x38>
		/* copy a byte and push to the ret_buf */
		*(ret_buf + k) = PGM_READ_BYTE_FAR(read_addr++);
	}
	cpu_irq_restore(flags);
    53dc:	8b 81       	ldd	r24, Y+3	; 0x03
    53de:	0e 94 98 28 	call	0x5130	; 0x5130 <cpu_irq_restore>
}
    53e2:	00 00       	nop
    53e4:	62 96       	adiw	r28, 0x12	; 18
    53e6:	0f b6       	in	r0, 0x3f	; 63
    53e8:	f8 94       	cli
    53ea:	de bf       	out	0x3e, r29	; 62
    53ec:	0f be       	out	0x3f, r0	; 63
    53ee:	cd bf       	out	0x3d, r28	; 61
    53f0:	df 91       	pop	r29
    53f2:	cf 91       	pop	r28
    53f4:	1f 91       	pop	r17
    53f6:	0f 91       	pop	r16
    53f8:	08 95       	ret

000053fa <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    53fa:	cf 93       	push	r28
    53fc:	df 93       	push	r29
    53fe:	1f 92       	push	r1
    5400:	cd b7       	in	r28, 0x3d	; 61
    5402:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    5404:	8f e5       	ldi	r24, 0x5F	; 95
    5406:	90 e0       	ldi	r25, 0x00	; 0
    5408:	fc 01       	movw	r30, r24
    540a:	80 81       	ld	r24, Z
    540c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    540e:	f8 94       	cli
	return flags;
    5410:	89 81       	ldd	r24, Y+1	; 0x01
}
    5412:	0f 90       	pop	r0
    5414:	df 91       	pop	r29
    5416:	cf 91       	pop	r28
    5418:	08 95       	ret

0000541a <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    541a:	cf 93       	push	r28
    541c:	df 93       	push	r29
    541e:	1f 92       	push	r1
    5420:	cd b7       	in	r28, 0x3d	; 61
    5422:	de b7       	in	r29, 0x3e	; 62
    5424:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    5426:	8f e5       	ldi	r24, 0x5F	; 95
    5428:	90 e0       	ldi	r25, 0x00	; 0
    542a:	29 81       	ldd	r18, Y+1	; 0x01
    542c:	fc 01       	movw	r30, r24
    542e:	20 83       	st	Z, r18
}
    5430:	00 00       	nop
    5432:	0f 90       	pop	r0
    5434:	df 91       	pop	r29
    5436:	cf 91       	pop	r28
    5438:	08 95       	ret

0000543a <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    543a:	cf 93       	push	r28
    543c:	df 93       	push	r29
    543e:	00 d0       	rcall	.+0      	; 0x5440 <sysclk_enable_peripheral_clock+0x6>
    5440:	cd b7       	in	r28, 0x3d	; 61
    5442:	de b7       	in	r29, 0x3e	; 62
    5444:	9a 83       	std	Y+2, r25	; 0x02
    5446:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    5448:	89 81       	ldd	r24, Y+1	; 0x01
    544a:	9a 81       	ldd	r25, Y+2	; 0x02
    544c:	89 2b       	or	r24, r25
    544e:	09 f4       	brne	.+2      	; 0x5452 <sysclk_enable_peripheral_clock+0x18>
    5450:	7b c0       	rjmp	.+246    	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    5452:	89 81       	ldd	r24, Y+1	; 0x01
    5454:	9a 81       	ldd	r25, Y+2	; 0x02
    5456:	88 37       	cpi	r24, 0x78	; 120
    5458:	91 05       	cpc	r25, r1
    545a:	49 f4       	brne	.+18     	; 0x546e <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    545c:	61 e0       	ldi	r22, 0x01	; 1
    545e:	80 e0       	ldi	r24, 0x00	; 0
    5460:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    5464:	60 e1       	ldi	r22, 0x10	; 16
    5466:	80 e0       	ldi	r24, 0x00	; 0
    5468:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    546c:	6d c0       	rjmp	.+218    	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    546e:	89 81       	ldd	r24, Y+1	; 0x01
    5470:	9a 81       	ldd	r25, Y+2	; 0x02
    5472:	80 3c       	cpi	r24, 0xC0	; 192
    5474:	91 05       	cpc	r25, r1
    5476:	29 f4       	brne	.+10     	; 0x5482 <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    5478:	62 e0       	ldi	r22, 0x02	; 2
    547a:	80 e0       	ldi	r24, 0x00	; 0
    547c:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5480:	63 c0       	rjmp	.+198    	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    5482:	89 81       	ldd	r24, Y+1	; 0x01
    5484:	9a 81       	ldd	r25, Y+2	; 0x02
    5486:	8c 34       	cpi	r24, 0x4C	; 76
    5488:	91 05       	cpc	r25, r1
    548a:	29 f4       	brne	.+10     	; 0x5496 <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    548c:	64 e0       	ldi	r22, 0x04	; 4
    548e:	80 e0       	ldi	r24, 0x00	; 0
    5490:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5494:	59 c0       	rjmp	.+178    	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    5496:	89 81       	ldd	r24, Y+1	; 0x01
    5498:	9a 81       	ldd	r25, Y+2	; 0x02
    549a:	80 38       	cpi	r24, 0x80	; 128
    549c:	91 05       	cpc	r25, r1
    549e:	29 f4       	brne	.+10     	; 0x54aa <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    54a0:	68 e0       	ldi	r22, 0x08	; 8
    54a2:	80 e0       	ldi	r24, 0x00	; 0
    54a4:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54a8:	4f c0       	rjmp	.+158    	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    54aa:	89 81       	ldd	r24, Y+1	; 0x01
    54ac:	9a 81       	ldd	r25, Y+2	; 0x02
    54ae:	84 34       	cpi	r24, 0x44	; 68
    54b0:	91 05       	cpc	r25, r1
    54b2:	29 f4       	brne	.+10     	; 0x54be <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    54b4:	60 e2       	ldi	r22, 0x20	; 32
    54b6:	80 e0       	ldi	r24, 0x00	; 0
    54b8:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54bc:	45 c0       	rjmp	.+138    	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    54be:	89 81       	ldd	r24, Y+1	; 0x01
    54c0:	9a 81       	ldd	r25, Y+2	; 0x02
    54c2:	80 3b       	cpi	r24, 0xB0	; 176
    54c4:	91 05       	cpc	r25, r1
    54c6:	29 f4       	brne	.+10     	; 0x54d2 <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    54c8:	60 e4       	ldi	r22, 0x40	; 64
    54ca:	80 e0       	ldi	r24, 0x00	; 0
    54cc:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54d0:	3b c0       	rjmp	.+118    	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    54d2:	89 81       	ldd	r24, Y+1	; 0x01
    54d4:	9a 81       	ldd	r25, Y+2	; 0x02
    54d6:	88 3b       	cpi	r24, 0xB8	; 184
    54d8:	91 05       	cpc	r25, r1
    54da:	29 f4       	brne	.+10     	; 0x54e6 <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    54dc:	60 e8       	ldi	r22, 0x80	; 128
    54de:	80 e0       	ldi	r24, 0x00	; 0
    54e0:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54e4:	31 c0       	rjmp	.+98     	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    54e6:	89 81       	ldd	r24, Y+1	; 0x01
    54e8:	9a 81       	ldd	r25, Y+2	; 0x02
    54ea:	88 3c       	cpi	r24, 0xC8	; 200
    54ec:	91 05       	cpc	r25, r1
    54ee:	29 f4       	brne	.+10     	; 0x54fa <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    54f0:	61 e0       	ldi	r22, 0x01	; 1
    54f2:	81 e0       	ldi	r24, 0x01	; 1
    54f4:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    54f8:	27 c0       	rjmp	.+78     	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    54fa:	89 81       	ldd	r24, Y+1	; 0x01
    54fc:	9a 81       	ldd	r25, Y+2	; 0x02
    54fe:	80 39       	cpi	r24, 0x90	; 144
    5500:	91 05       	cpc	r25, r1
    5502:	29 f4       	brne	.+10     	; 0x550e <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    5504:	68 e0       	ldi	r22, 0x08	; 8
    5506:	81 e0       	ldi	r24, 0x01	; 1
    5508:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    550c:	1d c0       	rjmp	.+58     	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    550e:	89 81       	ldd	r24, Y+1	; 0x01
    5510:	9a 81       	ldd	r25, Y+2	; 0x02
    5512:	80 3a       	cpi	r24, 0xA0	; 160
    5514:	91 05       	cpc	r25, r1
    5516:	29 f4       	brne	.+10     	; 0x5522 <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    5518:	60 e1       	ldi	r22, 0x10	; 16
    551a:	81 e0       	ldi	r24, 0x01	; 1
    551c:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5520:	13 c0       	rjmp	.+38     	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    5522:	89 81       	ldd	r24, Y+1	; 0x01
    5524:	9a 81       	ldd	r25, Y+2	; 0x02
    5526:	80 32       	cpi	r24, 0x20	; 32
    5528:	91 40       	sbci	r25, 0x01	; 1
    552a:	29 f4       	brne	.+10     	; 0x5536 <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    552c:	60 e2       	ldi	r22, 0x20	; 32
    552e:	81 e0       	ldi	r24, 0x01	; 1
    5530:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5534:	09 c0       	rjmp	.+18     	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    5536:	89 81       	ldd	r24, Y+1	; 0x01
    5538:	9a 81       	ldd	r25, Y+2	; 0x02
    553a:	83 34       	cpi	r24, 0x43	; 67
    553c:	91 40       	sbci	r25, 0x01	; 1
    553e:	21 f4       	brne	.+8      	; 0x5548 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    5540:	60 e4       	ldi	r22, 0x40	; 64
    5542:	81 e0       	ldi	r24, 0x01	; 1
    5544:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5548:	00 00       	nop
    554a:	0f 90       	pop	r0
    554c:	0f 90       	pop	r0
    554e:	df 91       	pop	r29
    5550:	cf 91       	pop	r28
    5552:	08 95       	ret

00005554 <sysclk_disable_peripheral_clock>:
 *  Disables the clock to a peripheral, given its base address.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_disable_peripheral_clock(const volatile void *module)
{
    5554:	cf 93       	push	r28
    5556:	df 93       	push	r29
    5558:	00 d0       	rcall	.+0      	; 0x555a <sysclk_disable_peripheral_clock+0x6>
    555a:	cd b7       	in	r28, 0x3d	; 61
    555c:	de b7       	in	r29, 0x3e	; 62
    555e:	9a 83       	std	Y+2, r25	; 0x02
    5560:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    5562:	89 81       	ldd	r24, Y+1	; 0x01
    5564:	9a 81       	ldd	r25, Y+2	; 0x02
    5566:	89 2b       	or	r24, r25
    5568:	09 f4       	brne	.+2      	; 0x556c <sysclk_disable_peripheral_clock+0x18>
    556a:	7b c0       	rjmp	.+246    	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    556c:	89 81       	ldd	r24, Y+1	; 0x01
    556e:	9a 81       	ldd	r25, Y+2	; 0x02
    5570:	88 37       	cpi	r24, 0x78	; 120
    5572:	91 05       	cpc	r25, r1
    5574:	49 f4       	brne	.+18     	; 0x5588 <sysclk_disable_peripheral_clock+0x34>
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
    5576:	61 e0       	ldi	r22, 0x01	; 1
    5578:	80 e0       	ldi	r24, 0x00	; 0
    557a:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
    557e:	60 e1       	ldi	r22, 0x10	; 16
    5580:	80 e0       	ldi	r24, 0x00	; 0
    5582:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5586:	6d c0       	rjmp	.+218    	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_disable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_disable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    5588:	89 81       	ldd	r24, Y+1	; 0x01
    558a:	9a 81       	ldd	r25, Y+2	; 0x02
    558c:	80 3c       	cpi	r24, 0xC0	; 192
    558e:	91 05       	cpc	r25, r1
    5590:	29 f4       	brne	.+10     	; 0x559c <sysclk_disable_peripheral_clock+0x48>
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
    5592:	62 e0       	ldi	r22, 0x02	; 2
    5594:	80 e0       	ldi	r24, 0x00	; 0
    5596:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    559a:	63 c0       	rjmp	.+198    	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    559c:	89 81       	ldd	r24, Y+1	; 0x01
    559e:	9a 81       	ldd	r25, Y+2	; 0x02
    55a0:	8c 34       	cpi	r24, 0x4C	; 76
    55a2:	91 05       	cpc	r25, r1
    55a4:	29 f4       	brne	.+10     	; 0x55b0 <sysclk_disable_peripheral_clock+0x5c>
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
    55a6:	64 e0       	ldi	r22, 0x04	; 4
    55a8:	80 e0       	ldi	r24, 0x00	; 0
    55aa:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55ae:	59 c0       	rjmp	.+178    	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &SPCR) {
		sysclk_disable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif
	else if (module == &TCCR1A) {
    55b0:	89 81       	ldd	r24, Y+1	; 0x01
    55b2:	9a 81       	ldd	r25, Y+2	; 0x02
    55b4:	80 38       	cpi	r24, 0x80	; 128
    55b6:	91 05       	cpc	r25, r1
    55b8:	29 f4       	brne	.+10     	; 0x55c4 <sysclk_disable_peripheral_clock+0x70>
		sysclk_disable_module(POWER_RED_REG0, PRTIM1_bm);
    55ba:	68 e0       	ldi	r22, 0x08	; 8
    55bc:	80 e0       	ldi	r24, 0x00	; 0
    55be:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55c2:	4f c0       	rjmp	.+158    	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
	else if (module == &LCDCRA) {
		sysclk_disable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    55c4:	89 81       	ldd	r24, Y+1	; 0x01
    55c6:	9a 81       	ldd	r25, Y+2	; 0x02
    55c8:	84 34       	cpi	r24, 0x44	; 68
    55ca:	91 05       	cpc	r25, r1
    55cc:	29 f4       	brne	.+10     	; 0x55d8 <sysclk_disable_peripheral_clock+0x84>
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
    55ce:	60 e2       	ldi	r22, 0x20	; 32
    55d0:	80 e0       	ldi	r24, 0x00	; 0
    55d2:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55d6:	45 c0       	rjmp	.+138    	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    55d8:	89 81       	ldd	r24, Y+1	; 0x01
    55da:	9a 81       	ldd	r25, Y+2	; 0x02
    55dc:	80 3b       	cpi	r24, 0xB0	; 176
    55de:	91 05       	cpc	r25, r1
    55e0:	29 f4       	brne	.+10     	; 0x55ec <sysclk_disable_peripheral_clock+0x98>
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
    55e2:	60 e4       	ldi	r22, 0x40	; 64
    55e4:	80 e0       	ldi	r24, 0x00	; 0
    55e6:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55ea:	3b c0       	rjmp	.+118    	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_disable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    55ec:	89 81       	ldd	r24, Y+1	; 0x01
    55ee:	9a 81       	ldd	r25, Y+2	; 0x02
    55f0:	88 3b       	cpi	r24, 0xB8	; 184
    55f2:	91 05       	cpc	r25, r1
    55f4:	29 f4       	brne	.+10     	; 0x5600 <sysclk_disable_peripheral_clock+0xac>
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
    55f6:	60 e8       	ldi	r22, 0x80	; 128
    55f8:	80 e0       	ldi	r24, 0x00	; 0
    55fa:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    55fe:	31 c0       	rjmp	.+98     	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
	} else if (module == &TWBR) {
		sysclk_disable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
    5600:	89 81       	ldd	r24, Y+1	; 0x01
    5602:	9a 81       	ldd	r25, Y+2	; 0x02
    5604:	88 3c       	cpi	r24, 0xC8	; 200
    5606:	91 05       	cpc	r25, r1
    5608:	29 f4       	brne	.+10     	; 0x5614 <sysclk_disable_peripheral_clock+0xc0>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
    560a:	61 e0       	ldi	r22, 0x01	; 1
    560c:	81 e0       	ldi	r24, 0x01	; 1
    560e:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5612:	27 c0       	rjmp	.+78     	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
	}
#endif
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    5614:	89 81       	ldd	r24, Y+1	; 0x01
    5616:	9a 81       	ldd	r25, Y+2	; 0x02
    5618:	80 39       	cpi	r24, 0x90	; 144
    561a:	91 05       	cpc	r25, r1
    561c:	29 f4       	brne	.+10     	; 0x5628 <sysclk_disable_peripheral_clock+0xd4>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
    561e:	68 e0       	ldi	r22, 0x08	; 8
    5620:	81 e0       	ldi	r24, 0x01	; 1
    5622:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5626:	1d c0       	rjmp	.+58     	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    5628:	89 81       	ldd	r24, Y+1	; 0x01
    562a:	9a 81       	ldd	r25, Y+2	; 0x02
    562c:	80 3a       	cpi	r24, 0xA0	; 160
    562e:	91 05       	cpc	r25, r1
    5630:	29 f4       	brne	.+10     	; 0x563c <sysclk_disable_peripheral_clock+0xe8>
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
    5632:	60 e1       	ldi	r22, 0x10	; 16
    5634:	81 e0       	ldi	r24, 0x01	; 1
    5636:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    563a:	13 c0       	rjmp	.+38     	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    563c:	89 81       	ldd	r24, Y+1	; 0x01
    563e:	9a 81       	ldd	r25, Y+2	; 0x02
    5640:	80 32       	cpi	r24, 0x20	; 32
    5642:	91 40       	sbci	r25, 0x01	; 1
    5644:	29 f4       	brne	.+10     	; 0x5650 <sysclk_disable_peripheral_clock+0xfc>
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
    5646:	60 e2       	ldi	r22, 0x20	; 32
    5648:	81 e0       	ldi	r24, 0x01	; 1
    564a:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    564e:	09 c0       	rjmp	.+18     	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_disable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    5650:	89 81       	ldd	r24, Y+1	; 0x01
    5652:	9a 81       	ldd	r25, Y+2	; 0x02
    5654:	83 34       	cpi	r24, 0x43	; 67
    5656:	91 40       	sbci	r25, 0x01	; 1
    5658:	21 f4       	brne	.+8      	; 0x5662 <sysclk_disable_peripheral_clock+0x10e>
		sysclk_disable_module(POWER_RED_REG1, PRTRX24_bm);
    565a:	60 e4       	ldi	r22, 0x40	; 64
    565c:	81 e0       	ldi	r24, 0x01	; 1
    565e:	0e 94 86 3d 	call	0x7b0c	; 0x7b0c <sysclk_disable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    5662:	00 00       	nop
    5664:	0f 90       	pop	r0
    5666:	0f 90       	pop	r0
    5668:	df 91       	pop	r29
    566a:	cf 91       	pop	r28
    566c:	08 95       	ret

0000566e <__vector_20>:
/**
 * \internal
 * \brief Interrupt handler for Timer Counter  overflow
 */
ISR(TIMER1_OVF_vect)
{
    566e:	1f 92       	push	r1
    5670:	0f 92       	push	r0
    5672:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5676:	0f 92       	push	r0
    5678:	11 24       	eor	r1, r1
    567a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    567e:	0f 92       	push	r0
    5680:	2f 93       	push	r18
    5682:	3f 93       	push	r19
    5684:	4f 93       	push	r20
    5686:	5f 93       	push	r21
    5688:	6f 93       	push	r22
    568a:	7f 93       	push	r23
    568c:	8f 93       	push	r24
    568e:	9f 93       	push	r25
    5690:	af 93       	push	r26
    5692:	bf 93       	push	r27
    5694:	ef 93       	push	r30
    5696:	ff 93       	push	r31
    5698:	cf 93       	push	r28
    569a:	df 93       	push	r29
    569c:	cd b7       	in	r28, 0x3d	; 61
    569e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_ovf_callback) {
    56a0:	80 91 b2 10 	lds	r24, 0x10B2	; 0x8010b2 <tc_tccr1_ovf_callback>
    56a4:	90 91 b3 10 	lds	r25, 0x10B3	; 0x8010b3 <tc_tccr1_ovf_callback+0x1>
    56a8:	89 2b       	or	r24, r25
    56aa:	31 f0       	breq	.+12     	; 0x56b8 <__vector_20+0x4a>
		tc_tccr1_ovf_callback();
    56ac:	80 91 b2 10 	lds	r24, 0x10B2	; 0x8010b2 <tc_tccr1_ovf_callback>
    56b0:	90 91 b3 10 	lds	r25, 0x10B3	; 0x8010b3 <tc_tccr1_ovf_callback+0x1>
    56b4:	fc 01       	movw	r30, r24
    56b6:	09 95       	icall
	}
}
    56b8:	00 00       	nop
    56ba:	df 91       	pop	r29
    56bc:	cf 91       	pop	r28
    56be:	ff 91       	pop	r31
    56c0:	ef 91       	pop	r30
    56c2:	bf 91       	pop	r27
    56c4:	af 91       	pop	r26
    56c6:	9f 91       	pop	r25
    56c8:	8f 91       	pop	r24
    56ca:	7f 91       	pop	r23
    56cc:	6f 91       	pop	r22
    56ce:	5f 91       	pop	r21
    56d0:	4f 91       	pop	r20
    56d2:	3f 91       	pop	r19
    56d4:	2f 91       	pop	r18
    56d6:	0f 90       	pop	r0
    56d8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    56dc:	0f 90       	pop	r0
    56de:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    56e2:	0f 90       	pop	r0
    56e4:	1f 90       	pop	r1
    56e6:	18 95       	reti

000056e8 <__vector_17>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel A
 */
ISR(TIMER1_COMPA_vect)
{
    56e8:	1f 92       	push	r1
    56ea:	0f 92       	push	r0
    56ec:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    56f0:	0f 92       	push	r0
    56f2:	11 24       	eor	r1, r1
    56f4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    56f8:	0f 92       	push	r0
    56fa:	2f 93       	push	r18
    56fc:	3f 93       	push	r19
    56fe:	4f 93       	push	r20
    5700:	5f 93       	push	r21
    5702:	6f 93       	push	r22
    5704:	7f 93       	push	r23
    5706:	8f 93       	push	r24
    5708:	9f 93       	push	r25
    570a:	af 93       	push	r26
    570c:	bf 93       	push	r27
    570e:	ef 93       	push	r30
    5710:	ff 93       	push	r31
    5712:	cf 93       	push	r28
    5714:	df 93       	push	r29
    5716:	cd b7       	in	r28, 0x3d	; 61
    5718:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compa_callback) {
    571a:	80 91 b4 10 	lds	r24, 0x10B4	; 0x8010b4 <tc_tccr1_compa_callback>
    571e:	90 91 b5 10 	lds	r25, 0x10B5	; 0x8010b5 <tc_tccr1_compa_callback+0x1>
    5722:	89 2b       	or	r24, r25
    5724:	31 f0       	breq	.+12     	; 0x5732 <__vector_17+0x4a>
		tc_tccr1_compa_callback();
    5726:	80 91 b4 10 	lds	r24, 0x10B4	; 0x8010b4 <tc_tccr1_compa_callback>
    572a:	90 91 b5 10 	lds	r25, 0x10B5	; 0x8010b5 <tc_tccr1_compa_callback+0x1>
    572e:	fc 01       	movw	r30, r24
    5730:	09 95       	icall
	}
}
    5732:	00 00       	nop
    5734:	df 91       	pop	r29
    5736:	cf 91       	pop	r28
    5738:	ff 91       	pop	r31
    573a:	ef 91       	pop	r30
    573c:	bf 91       	pop	r27
    573e:	af 91       	pop	r26
    5740:	9f 91       	pop	r25
    5742:	8f 91       	pop	r24
    5744:	7f 91       	pop	r23
    5746:	6f 91       	pop	r22
    5748:	5f 91       	pop	r21
    574a:	4f 91       	pop	r20
    574c:	3f 91       	pop	r19
    574e:	2f 91       	pop	r18
    5750:	0f 90       	pop	r0
    5752:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5756:	0f 90       	pop	r0
    5758:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    575c:	0f 90       	pop	r0
    575e:	1f 90       	pop	r1
    5760:	18 95       	reti

00005762 <__vector_18>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel B
 */
ISR(TIMER1_COMPB_vect)
{
    5762:	1f 92       	push	r1
    5764:	0f 92       	push	r0
    5766:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    576a:	0f 92       	push	r0
    576c:	11 24       	eor	r1, r1
    576e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5772:	0f 92       	push	r0
    5774:	2f 93       	push	r18
    5776:	3f 93       	push	r19
    5778:	4f 93       	push	r20
    577a:	5f 93       	push	r21
    577c:	6f 93       	push	r22
    577e:	7f 93       	push	r23
    5780:	8f 93       	push	r24
    5782:	9f 93       	push	r25
    5784:	af 93       	push	r26
    5786:	bf 93       	push	r27
    5788:	ef 93       	push	r30
    578a:	ff 93       	push	r31
    578c:	cf 93       	push	r28
    578e:	df 93       	push	r29
    5790:	cd b7       	in	r28, 0x3d	; 61
    5792:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compb_callback) {
    5794:	80 91 b6 10 	lds	r24, 0x10B6	; 0x8010b6 <tc_tccr1_compb_callback>
    5798:	90 91 b7 10 	lds	r25, 0x10B7	; 0x8010b7 <tc_tccr1_compb_callback+0x1>
    579c:	89 2b       	or	r24, r25
    579e:	31 f0       	breq	.+12     	; 0x57ac <__vector_18+0x4a>
		tc_tccr1_compb_callback();
    57a0:	80 91 b6 10 	lds	r24, 0x10B6	; 0x8010b6 <tc_tccr1_compb_callback>
    57a4:	90 91 b7 10 	lds	r25, 0x10B7	; 0x8010b7 <tc_tccr1_compb_callback+0x1>
    57a8:	fc 01       	movw	r30, r24
    57aa:	09 95       	icall
	}
}
    57ac:	00 00       	nop
    57ae:	df 91       	pop	r29
    57b0:	cf 91       	pop	r28
    57b2:	ff 91       	pop	r31
    57b4:	ef 91       	pop	r30
    57b6:	bf 91       	pop	r27
    57b8:	af 91       	pop	r26
    57ba:	9f 91       	pop	r25
    57bc:	8f 91       	pop	r24
    57be:	7f 91       	pop	r23
    57c0:	6f 91       	pop	r22
    57c2:	5f 91       	pop	r21
    57c4:	4f 91       	pop	r20
    57c6:	3f 91       	pop	r19
    57c8:	2f 91       	pop	r18
    57ca:	0f 90       	pop	r0
    57cc:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    57d0:	0f 90       	pop	r0
    57d2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    57d6:	0f 90       	pop	r0
    57d8:	1f 90       	pop	r1
    57da:	18 95       	reti

000057dc <__vector_19>:

/**
 * \brief Interrupt handler for Timer Counter  Compare Match in Channel C
 */
ISR(TIMER1_COMPC_vect)
{
    57dc:	1f 92       	push	r1
    57de:	0f 92       	push	r0
    57e0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    57e4:	0f 92       	push	r0
    57e6:	11 24       	eor	r1, r1
    57e8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    57ec:	0f 92       	push	r0
    57ee:	2f 93       	push	r18
    57f0:	3f 93       	push	r19
    57f2:	4f 93       	push	r20
    57f4:	5f 93       	push	r21
    57f6:	6f 93       	push	r22
    57f8:	7f 93       	push	r23
    57fa:	8f 93       	push	r24
    57fc:	9f 93       	push	r25
    57fe:	af 93       	push	r26
    5800:	bf 93       	push	r27
    5802:	ef 93       	push	r30
    5804:	ff 93       	push	r31
    5806:	cf 93       	push	r28
    5808:	df 93       	push	r29
    580a:	cd b7       	in	r28, 0x3d	; 61
    580c:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr1_compc_callback) {
    580e:	80 91 b8 10 	lds	r24, 0x10B8	; 0x8010b8 <tc_tccr1_compc_callback>
    5812:	90 91 b9 10 	lds	r25, 0x10B9	; 0x8010b9 <tc_tccr1_compc_callback+0x1>
    5816:	89 2b       	or	r24, r25
    5818:	31 f0       	breq	.+12     	; 0x5826 <__vector_19+0x4a>
		tc_tccr1_compc_callback();
    581a:	80 91 b8 10 	lds	r24, 0x10B8	; 0x8010b8 <tc_tccr1_compc_callback>
    581e:	90 91 b9 10 	lds	r25, 0x10B9	; 0x8010b9 <tc_tccr1_compc_callback+0x1>
    5822:	fc 01       	movw	r30, r24
    5824:	09 95       	icall
	}
}
    5826:	00 00       	nop
    5828:	df 91       	pop	r29
    582a:	cf 91       	pop	r28
    582c:	ff 91       	pop	r31
    582e:	ef 91       	pop	r30
    5830:	bf 91       	pop	r27
    5832:	af 91       	pop	r26
    5834:	9f 91       	pop	r25
    5836:	8f 91       	pop	r24
    5838:	7f 91       	pop	r23
    583a:	6f 91       	pop	r22
    583c:	5f 91       	pop	r21
    583e:	4f 91       	pop	r20
    5840:	3f 91       	pop	r19
    5842:	2f 91       	pop	r18
    5844:	0f 90       	pop	r0
    5846:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    584a:	0f 90       	pop	r0
    584c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5850:	0f 90       	pop	r0
    5852:	1f 90       	pop	r1
    5854:	18 95       	reti

00005856 <__vector_35>:
static tc_callback_t tc_tccr3_compa_callback;
static tc_callback_t tc_tccr3_compb_callback;
static tc_callback_t tc_tccr3_compc_callback;

ISR(TIMER3_OVF_vect)
{
    5856:	1f 92       	push	r1
    5858:	0f 92       	push	r0
    585a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    585e:	0f 92       	push	r0
    5860:	11 24       	eor	r1, r1
    5862:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5866:	0f 92       	push	r0
    5868:	2f 93       	push	r18
    586a:	3f 93       	push	r19
    586c:	4f 93       	push	r20
    586e:	5f 93       	push	r21
    5870:	6f 93       	push	r22
    5872:	7f 93       	push	r23
    5874:	8f 93       	push	r24
    5876:	9f 93       	push	r25
    5878:	af 93       	push	r26
    587a:	bf 93       	push	r27
    587c:	ef 93       	push	r30
    587e:	ff 93       	push	r31
    5880:	cf 93       	push	r28
    5882:	df 93       	push	r29
    5884:	cd b7       	in	r28, 0x3d	; 61
    5886:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_ovf_callback) {
    5888:	80 91 ba 10 	lds	r24, 0x10BA	; 0x8010ba <tc_tccr3_ovf_callback>
    588c:	90 91 bb 10 	lds	r25, 0x10BB	; 0x8010bb <tc_tccr3_ovf_callback+0x1>
    5890:	89 2b       	or	r24, r25
    5892:	31 f0       	breq	.+12     	; 0x58a0 <__vector_35+0x4a>
		tc_tccr3_ovf_callback();
    5894:	80 91 ba 10 	lds	r24, 0x10BA	; 0x8010ba <tc_tccr3_ovf_callback>
    5898:	90 91 bb 10 	lds	r25, 0x10BB	; 0x8010bb <tc_tccr3_ovf_callback+0x1>
    589c:	fc 01       	movw	r30, r24
    589e:	09 95       	icall
	}
}
    58a0:	00 00       	nop
    58a2:	df 91       	pop	r29
    58a4:	cf 91       	pop	r28
    58a6:	ff 91       	pop	r31
    58a8:	ef 91       	pop	r30
    58aa:	bf 91       	pop	r27
    58ac:	af 91       	pop	r26
    58ae:	9f 91       	pop	r25
    58b0:	8f 91       	pop	r24
    58b2:	7f 91       	pop	r23
    58b4:	6f 91       	pop	r22
    58b6:	5f 91       	pop	r21
    58b8:	4f 91       	pop	r20
    58ba:	3f 91       	pop	r19
    58bc:	2f 91       	pop	r18
    58be:	0f 90       	pop	r0
    58c0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    58c4:	0f 90       	pop	r0
    58c6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    58ca:	0f 90       	pop	r0
    58cc:	1f 90       	pop	r1
    58ce:	18 95       	reti

000058d0 <__vector_32>:

ISR(TIMER3_COMPA_vect)
{
    58d0:	1f 92       	push	r1
    58d2:	0f 92       	push	r0
    58d4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    58d8:	0f 92       	push	r0
    58da:	11 24       	eor	r1, r1
    58dc:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    58e0:	0f 92       	push	r0
    58e2:	2f 93       	push	r18
    58e4:	3f 93       	push	r19
    58e6:	4f 93       	push	r20
    58e8:	5f 93       	push	r21
    58ea:	6f 93       	push	r22
    58ec:	7f 93       	push	r23
    58ee:	8f 93       	push	r24
    58f0:	9f 93       	push	r25
    58f2:	af 93       	push	r26
    58f4:	bf 93       	push	r27
    58f6:	ef 93       	push	r30
    58f8:	ff 93       	push	r31
    58fa:	cf 93       	push	r28
    58fc:	df 93       	push	r29
    58fe:	cd b7       	in	r28, 0x3d	; 61
    5900:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compa_callback) {
    5902:	80 91 bc 10 	lds	r24, 0x10BC	; 0x8010bc <tc_tccr3_compa_callback>
    5906:	90 91 bd 10 	lds	r25, 0x10BD	; 0x8010bd <tc_tccr3_compa_callback+0x1>
    590a:	89 2b       	or	r24, r25
    590c:	31 f0       	breq	.+12     	; 0x591a <__vector_32+0x4a>
		tc_tccr3_compa_callback();
    590e:	80 91 bc 10 	lds	r24, 0x10BC	; 0x8010bc <tc_tccr3_compa_callback>
    5912:	90 91 bd 10 	lds	r25, 0x10BD	; 0x8010bd <tc_tccr3_compa_callback+0x1>
    5916:	fc 01       	movw	r30, r24
    5918:	09 95       	icall
	}
}
    591a:	00 00       	nop
    591c:	df 91       	pop	r29
    591e:	cf 91       	pop	r28
    5920:	ff 91       	pop	r31
    5922:	ef 91       	pop	r30
    5924:	bf 91       	pop	r27
    5926:	af 91       	pop	r26
    5928:	9f 91       	pop	r25
    592a:	8f 91       	pop	r24
    592c:	7f 91       	pop	r23
    592e:	6f 91       	pop	r22
    5930:	5f 91       	pop	r21
    5932:	4f 91       	pop	r20
    5934:	3f 91       	pop	r19
    5936:	2f 91       	pop	r18
    5938:	0f 90       	pop	r0
    593a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    593e:	0f 90       	pop	r0
    5940:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5944:	0f 90       	pop	r0
    5946:	1f 90       	pop	r1
    5948:	18 95       	reti

0000594a <__vector_33>:

ISR(TIMER3_COMPB_vect)
{
    594a:	1f 92       	push	r1
    594c:	0f 92       	push	r0
    594e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5952:	0f 92       	push	r0
    5954:	11 24       	eor	r1, r1
    5956:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    595a:	0f 92       	push	r0
    595c:	2f 93       	push	r18
    595e:	3f 93       	push	r19
    5960:	4f 93       	push	r20
    5962:	5f 93       	push	r21
    5964:	6f 93       	push	r22
    5966:	7f 93       	push	r23
    5968:	8f 93       	push	r24
    596a:	9f 93       	push	r25
    596c:	af 93       	push	r26
    596e:	bf 93       	push	r27
    5970:	ef 93       	push	r30
    5972:	ff 93       	push	r31
    5974:	cf 93       	push	r28
    5976:	df 93       	push	r29
    5978:	cd b7       	in	r28, 0x3d	; 61
    597a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compb_callback) {
    597c:	80 91 be 10 	lds	r24, 0x10BE	; 0x8010be <tc_tccr3_compb_callback>
    5980:	90 91 bf 10 	lds	r25, 0x10BF	; 0x8010bf <tc_tccr3_compb_callback+0x1>
    5984:	89 2b       	or	r24, r25
    5986:	31 f0       	breq	.+12     	; 0x5994 <__vector_33+0x4a>
		tc_tccr3_compb_callback();
    5988:	80 91 be 10 	lds	r24, 0x10BE	; 0x8010be <tc_tccr3_compb_callback>
    598c:	90 91 bf 10 	lds	r25, 0x10BF	; 0x8010bf <tc_tccr3_compb_callback+0x1>
    5990:	fc 01       	movw	r30, r24
    5992:	09 95       	icall
	}
}
    5994:	00 00       	nop
    5996:	df 91       	pop	r29
    5998:	cf 91       	pop	r28
    599a:	ff 91       	pop	r31
    599c:	ef 91       	pop	r30
    599e:	bf 91       	pop	r27
    59a0:	af 91       	pop	r26
    59a2:	9f 91       	pop	r25
    59a4:	8f 91       	pop	r24
    59a6:	7f 91       	pop	r23
    59a8:	6f 91       	pop	r22
    59aa:	5f 91       	pop	r21
    59ac:	4f 91       	pop	r20
    59ae:	3f 91       	pop	r19
    59b0:	2f 91       	pop	r18
    59b2:	0f 90       	pop	r0
    59b4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    59b8:	0f 90       	pop	r0
    59ba:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    59be:	0f 90       	pop	r0
    59c0:	1f 90       	pop	r1
    59c2:	18 95       	reti

000059c4 <__vector_34>:

ISR(TIMER3_COMPC_vect)
{
    59c4:	1f 92       	push	r1
    59c6:	0f 92       	push	r0
    59c8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    59cc:	0f 92       	push	r0
    59ce:	11 24       	eor	r1, r1
    59d0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    59d4:	0f 92       	push	r0
    59d6:	2f 93       	push	r18
    59d8:	3f 93       	push	r19
    59da:	4f 93       	push	r20
    59dc:	5f 93       	push	r21
    59de:	6f 93       	push	r22
    59e0:	7f 93       	push	r23
    59e2:	8f 93       	push	r24
    59e4:	9f 93       	push	r25
    59e6:	af 93       	push	r26
    59e8:	bf 93       	push	r27
    59ea:	ef 93       	push	r30
    59ec:	ff 93       	push	r31
    59ee:	cf 93       	push	r28
    59f0:	df 93       	push	r29
    59f2:	cd b7       	in	r28, 0x3d	; 61
    59f4:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr3_compc_callback) {
    59f6:	80 91 c0 10 	lds	r24, 0x10C0	; 0x8010c0 <tc_tccr3_compc_callback>
    59fa:	90 91 c1 10 	lds	r25, 0x10C1	; 0x8010c1 <tc_tccr3_compc_callback+0x1>
    59fe:	89 2b       	or	r24, r25
    5a00:	31 f0       	breq	.+12     	; 0x5a0e <__vector_34+0x4a>
		tc_tccr3_compc_callback();
    5a02:	80 91 c0 10 	lds	r24, 0x10C0	; 0x8010c0 <tc_tccr3_compc_callback>
    5a06:	90 91 c1 10 	lds	r25, 0x10C1	; 0x8010c1 <tc_tccr3_compc_callback+0x1>
    5a0a:	fc 01       	movw	r30, r24
    5a0c:	09 95       	icall
	}
}
    5a0e:	00 00       	nop
    5a10:	df 91       	pop	r29
    5a12:	cf 91       	pop	r28
    5a14:	ff 91       	pop	r31
    5a16:	ef 91       	pop	r30
    5a18:	bf 91       	pop	r27
    5a1a:	af 91       	pop	r26
    5a1c:	9f 91       	pop	r25
    5a1e:	8f 91       	pop	r24
    5a20:	7f 91       	pop	r23
    5a22:	6f 91       	pop	r22
    5a24:	5f 91       	pop	r21
    5a26:	4f 91       	pop	r20
    5a28:	3f 91       	pop	r19
    5a2a:	2f 91       	pop	r18
    5a2c:	0f 90       	pop	r0
    5a2e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5a32:	0f 90       	pop	r0
    5a34:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5a38:	0f 90       	pop	r0
    5a3a:	1f 90       	pop	r1
    5a3c:	18 95       	reti

00005a3e <__vector_45>:
static tc_callback_t tc_tccr4_compa_callback;
static tc_callback_t tc_tccr4_compb_callback;
static tc_callback_t tc_tccr4_compc_callback;

ISR(TIMER4_OVF_vect)
{
    5a3e:	1f 92       	push	r1
    5a40:	0f 92       	push	r0
    5a42:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5a46:	0f 92       	push	r0
    5a48:	11 24       	eor	r1, r1
    5a4a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5a4e:	0f 92       	push	r0
    5a50:	2f 93       	push	r18
    5a52:	3f 93       	push	r19
    5a54:	4f 93       	push	r20
    5a56:	5f 93       	push	r21
    5a58:	6f 93       	push	r22
    5a5a:	7f 93       	push	r23
    5a5c:	8f 93       	push	r24
    5a5e:	9f 93       	push	r25
    5a60:	af 93       	push	r26
    5a62:	bf 93       	push	r27
    5a64:	ef 93       	push	r30
    5a66:	ff 93       	push	r31
    5a68:	cf 93       	push	r28
    5a6a:	df 93       	push	r29
    5a6c:	cd b7       	in	r28, 0x3d	; 61
    5a6e:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_ovf_callback) {
    5a70:	80 91 c2 10 	lds	r24, 0x10C2	; 0x8010c2 <tc_tccr4_ovf_callback>
    5a74:	90 91 c3 10 	lds	r25, 0x10C3	; 0x8010c3 <tc_tccr4_ovf_callback+0x1>
    5a78:	89 2b       	or	r24, r25
    5a7a:	31 f0       	breq	.+12     	; 0x5a88 <__vector_45+0x4a>
		tc_tccr4_ovf_callback();
    5a7c:	80 91 c2 10 	lds	r24, 0x10C2	; 0x8010c2 <tc_tccr4_ovf_callback>
    5a80:	90 91 c3 10 	lds	r25, 0x10C3	; 0x8010c3 <tc_tccr4_ovf_callback+0x1>
    5a84:	fc 01       	movw	r30, r24
    5a86:	09 95       	icall
	}
}
    5a88:	00 00       	nop
    5a8a:	df 91       	pop	r29
    5a8c:	cf 91       	pop	r28
    5a8e:	ff 91       	pop	r31
    5a90:	ef 91       	pop	r30
    5a92:	bf 91       	pop	r27
    5a94:	af 91       	pop	r26
    5a96:	9f 91       	pop	r25
    5a98:	8f 91       	pop	r24
    5a9a:	7f 91       	pop	r23
    5a9c:	6f 91       	pop	r22
    5a9e:	5f 91       	pop	r21
    5aa0:	4f 91       	pop	r20
    5aa2:	3f 91       	pop	r19
    5aa4:	2f 91       	pop	r18
    5aa6:	0f 90       	pop	r0
    5aa8:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5aac:	0f 90       	pop	r0
    5aae:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ab2:	0f 90       	pop	r0
    5ab4:	1f 90       	pop	r1
    5ab6:	18 95       	reti

00005ab8 <__vector_42>:

ISR(TIMER4_COMPA_vect)
{
    5ab8:	1f 92       	push	r1
    5aba:	0f 92       	push	r0
    5abc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ac0:	0f 92       	push	r0
    5ac2:	11 24       	eor	r1, r1
    5ac4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5ac8:	0f 92       	push	r0
    5aca:	2f 93       	push	r18
    5acc:	3f 93       	push	r19
    5ace:	4f 93       	push	r20
    5ad0:	5f 93       	push	r21
    5ad2:	6f 93       	push	r22
    5ad4:	7f 93       	push	r23
    5ad6:	8f 93       	push	r24
    5ad8:	9f 93       	push	r25
    5ada:	af 93       	push	r26
    5adc:	bf 93       	push	r27
    5ade:	ef 93       	push	r30
    5ae0:	ff 93       	push	r31
    5ae2:	cf 93       	push	r28
    5ae4:	df 93       	push	r29
    5ae6:	cd b7       	in	r28, 0x3d	; 61
    5ae8:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compa_callback) {
    5aea:	80 91 c4 10 	lds	r24, 0x10C4	; 0x8010c4 <tc_tccr4_compa_callback>
    5aee:	90 91 c5 10 	lds	r25, 0x10C5	; 0x8010c5 <tc_tccr4_compa_callback+0x1>
    5af2:	89 2b       	or	r24, r25
    5af4:	31 f0       	breq	.+12     	; 0x5b02 <__vector_42+0x4a>
		tc_tccr4_compa_callback();
    5af6:	80 91 c4 10 	lds	r24, 0x10C4	; 0x8010c4 <tc_tccr4_compa_callback>
    5afa:	90 91 c5 10 	lds	r25, 0x10C5	; 0x8010c5 <tc_tccr4_compa_callback+0x1>
    5afe:	fc 01       	movw	r30, r24
    5b00:	09 95       	icall
	}
}
    5b02:	00 00       	nop
    5b04:	df 91       	pop	r29
    5b06:	cf 91       	pop	r28
    5b08:	ff 91       	pop	r31
    5b0a:	ef 91       	pop	r30
    5b0c:	bf 91       	pop	r27
    5b0e:	af 91       	pop	r26
    5b10:	9f 91       	pop	r25
    5b12:	8f 91       	pop	r24
    5b14:	7f 91       	pop	r23
    5b16:	6f 91       	pop	r22
    5b18:	5f 91       	pop	r21
    5b1a:	4f 91       	pop	r20
    5b1c:	3f 91       	pop	r19
    5b1e:	2f 91       	pop	r18
    5b20:	0f 90       	pop	r0
    5b22:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b26:	0f 90       	pop	r0
    5b28:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b2c:	0f 90       	pop	r0
    5b2e:	1f 90       	pop	r1
    5b30:	18 95       	reti

00005b32 <__vector_43>:

ISR(TIMER4_COMPB_vect)
{
    5b32:	1f 92       	push	r1
    5b34:	0f 92       	push	r0
    5b36:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5b3a:	0f 92       	push	r0
    5b3c:	11 24       	eor	r1, r1
    5b3e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5b42:	0f 92       	push	r0
    5b44:	2f 93       	push	r18
    5b46:	3f 93       	push	r19
    5b48:	4f 93       	push	r20
    5b4a:	5f 93       	push	r21
    5b4c:	6f 93       	push	r22
    5b4e:	7f 93       	push	r23
    5b50:	8f 93       	push	r24
    5b52:	9f 93       	push	r25
    5b54:	af 93       	push	r26
    5b56:	bf 93       	push	r27
    5b58:	ef 93       	push	r30
    5b5a:	ff 93       	push	r31
    5b5c:	cf 93       	push	r28
    5b5e:	df 93       	push	r29
    5b60:	cd b7       	in	r28, 0x3d	; 61
    5b62:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compb_callback) {
    5b64:	80 91 c6 10 	lds	r24, 0x10C6	; 0x8010c6 <tc_tccr4_compb_callback>
    5b68:	90 91 c7 10 	lds	r25, 0x10C7	; 0x8010c7 <tc_tccr4_compb_callback+0x1>
    5b6c:	89 2b       	or	r24, r25
    5b6e:	31 f0       	breq	.+12     	; 0x5b7c <__vector_43+0x4a>
		tc_tccr4_compb_callback();
    5b70:	80 91 c6 10 	lds	r24, 0x10C6	; 0x8010c6 <tc_tccr4_compb_callback>
    5b74:	90 91 c7 10 	lds	r25, 0x10C7	; 0x8010c7 <tc_tccr4_compb_callback+0x1>
    5b78:	fc 01       	movw	r30, r24
    5b7a:	09 95       	icall
	}
}
    5b7c:	00 00       	nop
    5b7e:	df 91       	pop	r29
    5b80:	cf 91       	pop	r28
    5b82:	ff 91       	pop	r31
    5b84:	ef 91       	pop	r30
    5b86:	bf 91       	pop	r27
    5b88:	af 91       	pop	r26
    5b8a:	9f 91       	pop	r25
    5b8c:	8f 91       	pop	r24
    5b8e:	7f 91       	pop	r23
    5b90:	6f 91       	pop	r22
    5b92:	5f 91       	pop	r21
    5b94:	4f 91       	pop	r20
    5b96:	3f 91       	pop	r19
    5b98:	2f 91       	pop	r18
    5b9a:	0f 90       	pop	r0
    5b9c:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5ba0:	0f 90       	pop	r0
    5ba2:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ba6:	0f 90       	pop	r0
    5ba8:	1f 90       	pop	r1
    5baa:	18 95       	reti

00005bac <__vector_44>:

ISR(TIMER4_COMPC_vect)
{
    5bac:	1f 92       	push	r1
    5bae:	0f 92       	push	r0
    5bb0:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5bb4:	0f 92       	push	r0
    5bb6:	11 24       	eor	r1, r1
    5bb8:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5bbc:	0f 92       	push	r0
    5bbe:	2f 93       	push	r18
    5bc0:	3f 93       	push	r19
    5bc2:	4f 93       	push	r20
    5bc4:	5f 93       	push	r21
    5bc6:	6f 93       	push	r22
    5bc8:	7f 93       	push	r23
    5bca:	8f 93       	push	r24
    5bcc:	9f 93       	push	r25
    5bce:	af 93       	push	r26
    5bd0:	bf 93       	push	r27
    5bd2:	ef 93       	push	r30
    5bd4:	ff 93       	push	r31
    5bd6:	cf 93       	push	r28
    5bd8:	df 93       	push	r29
    5bda:	cd b7       	in	r28, 0x3d	; 61
    5bdc:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr4_compc_callback) {
    5bde:	80 91 c8 10 	lds	r24, 0x10C8	; 0x8010c8 <tc_tccr4_compc_callback>
    5be2:	90 91 c9 10 	lds	r25, 0x10C9	; 0x8010c9 <tc_tccr4_compc_callback+0x1>
    5be6:	89 2b       	or	r24, r25
    5be8:	31 f0       	breq	.+12     	; 0x5bf6 <__vector_44+0x4a>
		tc_tccr4_compc_callback();
    5bea:	80 91 c8 10 	lds	r24, 0x10C8	; 0x8010c8 <tc_tccr4_compc_callback>
    5bee:	90 91 c9 10 	lds	r25, 0x10C9	; 0x8010c9 <tc_tccr4_compc_callback+0x1>
    5bf2:	fc 01       	movw	r30, r24
    5bf4:	09 95       	icall
	}
}
    5bf6:	00 00       	nop
    5bf8:	df 91       	pop	r29
    5bfa:	cf 91       	pop	r28
    5bfc:	ff 91       	pop	r31
    5bfe:	ef 91       	pop	r30
    5c00:	bf 91       	pop	r27
    5c02:	af 91       	pop	r26
    5c04:	9f 91       	pop	r25
    5c06:	8f 91       	pop	r24
    5c08:	7f 91       	pop	r23
    5c0a:	6f 91       	pop	r22
    5c0c:	5f 91       	pop	r21
    5c0e:	4f 91       	pop	r20
    5c10:	3f 91       	pop	r19
    5c12:	2f 91       	pop	r18
    5c14:	0f 90       	pop	r0
    5c16:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c1a:	0f 90       	pop	r0
    5c1c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c20:	0f 90       	pop	r0
    5c22:	1f 90       	pop	r1
    5c24:	18 95       	reti

00005c26 <__vector_50>:
static tc_callback_t tc_tccr5_compa_callback;
static tc_callback_t tc_tccr5_compb_callback;
static tc_callback_t tc_tccr5_compc_callback;

ISR(TIMER5_OVF_vect)
{
    5c26:	1f 92       	push	r1
    5c28:	0f 92       	push	r0
    5c2a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c2e:	0f 92       	push	r0
    5c30:	11 24       	eor	r1, r1
    5c32:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c36:	0f 92       	push	r0
    5c38:	2f 93       	push	r18
    5c3a:	3f 93       	push	r19
    5c3c:	4f 93       	push	r20
    5c3e:	5f 93       	push	r21
    5c40:	6f 93       	push	r22
    5c42:	7f 93       	push	r23
    5c44:	8f 93       	push	r24
    5c46:	9f 93       	push	r25
    5c48:	af 93       	push	r26
    5c4a:	bf 93       	push	r27
    5c4c:	ef 93       	push	r30
    5c4e:	ff 93       	push	r31
    5c50:	cf 93       	push	r28
    5c52:	df 93       	push	r29
    5c54:	cd b7       	in	r28, 0x3d	; 61
    5c56:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_ovf_callback) {
    5c58:	80 91 ca 10 	lds	r24, 0x10CA	; 0x8010ca <tc_tccr5_ovf_callback>
    5c5c:	90 91 cb 10 	lds	r25, 0x10CB	; 0x8010cb <tc_tccr5_ovf_callback+0x1>
    5c60:	89 2b       	or	r24, r25
    5c62:	31 f0       	breq	.+12     	; 0x5c70 <__vector_50+0x4a>
		tc_tccr5_ovf_callback();
    5c64:	80 91 ca 10 	lds	r24, 0x10CA	; 0x8010ca <tc_tccr5_ovf_callback>
    5c68:	90 91 cb 10 	lds	r25, 0x10CB	; 0x8010cb <tc_tccr5_ovf_callback+0x1>
    5c6c:	fc 01       	movw	r30, r24
    5c6e:	09 95       	icall
	}
}
    5c70:	00 00       	nop
    5c72:	df 91       	pop	r29
    5c74:	cf 91       	pop	r28
    5c76:	ff 91       	pop	r31
    5c78:	ef 91       	pop	r30
    5c7a:	bf 91       	pop	r27
    5c7c:	af 91       	pop	r26
    5c7e:	9f 91       	pop	r25
    5c80:	8f 91       	pop	r24
    5c82:	7f 91       	pop	r23
    5c84:	6f 91       	pop	r22
    5c86:	5f 91       	pop	r21
    5c88:	4f 91       	pop	r20
    5c8a:	3f 91       	pop	r19
    5c8c:	2f 91       	pop	r18
    5c8e:	0f 90       	pop	r0
    5c90:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5c94:	0f 90       	pop	r0
    5c96:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5c9a:	0f 90       	pop	r0
    5c9c:	1f 90       	pop	r1
    5c9e:	18 95       	reti

00005ca0 <__vector_47>:

ISR(TIMER5_COMPA_vect)
{
    5ca0:	1f 92       	push	r1
    5ca2:	0f 92       	push	r0
    5ca4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5ca8:	0f 92       	push	r0
    5caa:	11 24       	eor	r1, r1
    5cac:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5cb0:	0f 92       	push	r0
    5cb2:	2f 93       	push	r18
    5cb4:	3f 93       	push	r19
    5cb6:	4f 93       	push	r20
    5cb8:	5f 93       	push	r21
    5cba:	6f 93       	push	r22
    5cbc:	7f 93       	push	r23
    5cbe:	8f 93       	push	r24
    5cc0:	9f 93       	push	r25
    5cc2:	af 93       	push	r26
    5cc4:	bf 93       	push	r27
    5cc6:	ef 93       	push	r30
    5cc8:	ff 93       	push	r31
    5cca:	cf 93       	push	r28
    5ccc:	df 93       	push	r29
    5cce:	cd b7       	in	r28, 0x3d	; 61
    5cd0:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compa_callback) {
    5cd2:	80 91 cc 10 	lds	r24, 0x10CC	; 0x8010cc <tc_tccr5_compa_callback>
    5cd6:	90 91 cd 10 	lds	r25, 0x10CD	; 0x8010cd <tc_tccr5_compa_callback+0x1>
    5cda:	89 2b       	or	r24, r25
    5cdc:	31 f0       	breq	.+12     	; 0x5cea <__vector_47+0x4a>
		tc_tccr5_compa_callback();
    5cde:	80 91 cc 10 	lds	r24, 0x10CC	; 0x8010cc <tc_tccr5_compa_callback>
    5ce2:	90 91 cd 10 	lds	r25, 0x10CD	; 0x8010cd <tc_tccr5_compa_callback+0x1>
    5ce6:	fc 01       	movw	r30, r24
    5ce8:	09 95       	icall
	}
}
    5cea:	00 00       	nop
    5cec:	df 91       	pop	r29
    5cee:	cf 91       	pop	r28
    5cf0:	ff 91       	pop	r31
    5cf2:	ef 91       	pop	r30
    5cf4:	bf 91       	pop	r27
    5cf6:	af 91       	pop	r26
    5cf8:	9f 91       	pop	r25
    5cfa:	8f 91       	pop	r24
    5cfc:	7f 91       	pop	r23
    5cfe:	6f 91       	pop	r22
    5d00:	5f 91       	pop	r21
    5d02:	4f 91       	pop	r20
    5d04:	3f 91       	pop	r19
    5d06:	2f 91       	pop	r18
    5d08:	0f 90       	pop	r0
    5d0a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d0e:	0f 90       	pop	r0
    5d10:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d14:	0f 90       	pop	r0
    5d16:	1f 90       	pop	r1
    5d18:	18 95       	reti

00005d1a <__vector_48>:

ISR(TIMER5_COMPB_vect)
{
    5d1a:	1f 92       	push	r1
    5d1c:	0f 92       	push	r0
    5d1e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d22:	0f 92       	push	r0
    5d24:	11 24       	eor	r1, r1
    5d26:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d2a:	0f 92       	push	r0
    5d2c:	2f 93       	push	r18
    5d2e:	3f 93       	push	r19
    5d30:	4f 93       	push	r20
    5d32:	5f 93       	push	r21
    5d34:	6f 93       	push	r22
    5d36:	7f 93       	push	r23
    5d38:	8f 93       	push	r24
    5d3a:	9f 93       	push	r25
    5d3c:	af 93       	push	r26
    5d3e:	bf 93       	push	r27
    5d40:	ef 93       	push	r30
    5d42:	ff 93       	push	r31
    5d44:	cf 93       	push	r28
    5d46:	df 93       	push	r29
    5d48:	cd b7       	in	r28, 0x3d	; 61
    5d4a:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compb_callback) {
    5d4c:	80 91 ce 10 	lds	r24, 0x10CE	; 0x8010ce <tc_tccr5_compb_callback>
    5d50:	90 91 cf 10 	lds	r25, 0x10CF	; 0x8010cf <tc_tccr5_compb_callback+0x1>
    5d54:	89 2b       	or	r24, r25
    5d56:	31 f0       	breq	.+12     	; 0x5d64 <__vector_48+0x4a>
		tc_tccr5_compb_callback();
    5d58:	80 91 ce 10 	lds	r24, 0x10CE	; 0x8010ce <tc_tccr5_compb_callback>
    5d5c:	90 91 cf 10 	lds	r25, 0x10CF	; 0x8010cf <tc_tccr5_compb_callback+0x1>
    5d60:	fc 01       	movw	r30, r24
    5d62:	09 95       	icall
	}
}
    5d64:	00 00       	nop
    5d66:	df 91       	pop	r29
    5d68:	cf 91       	pop	r28
    5d6a:	ff 91       	pop	r31
    5d6c:	ef 91       	pop	r30
    5d6e:	bf 91       	pop	r27
    5d70:	af 91       	pop	r26
    5d72:	9f 91       	pop	r25
    5d74:	8f 91       	pop	r24
    5d76:	7f 91       	pop	r23
    5d78:	6f 91       	pop	r22
    5d7a:	5f 91       	pop	r21
    5d7c:	4f 91       	pop	r20
    5d7e:	3f 91       	pop	r19
    5d80:	2f 91       	pop	r18
    5d82:	0f 90       	pop	r0
    5d84:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5d88:	0f 90       	pop	r0
    5d8a:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d8e:	0f 90       	pop	r0
    5d90:	1f 90       	pop	r1
    5d92:	18 95       	reti

00005d94 <__vector_49>:

ISR(TIMER5_COMPC_vect)
{
    5d94:	1f 92       	push	r1
    5d96:	0f 92       	push	r0
    5d98:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5d9c:	0f 92       	push	r0
    5d9e:	11 24       	eor	r1, r1
    5da0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5da4:	0f 92       	push	r0
    5da6:	2f 93       	push	r18
    5da8:	3f 93       	push	r19
    5daa:	4f 93       	push	r20
    5dac:	5f 93       	push	r21
    5dae:	6f 93       	push	r22
    5db0:	7f 93       	push	r23
    5db2:	8f 93       	push	r24
    5db4:	9f 93       	push	r25
    5db6:	af 93       	push	r26
    5db8:	bf 93       	push	r27
    5dba:	ef 93       	push	r30
    5dbc:	ff 93       	push	r31
    5dbe:	cf 93       	push	r28
    5dc0:	df 93       	push	r29
    5dc2:	cd b7       	in	r28, 0x3d	; 61
    5dc4:	de b7       	in	r29, 0x3e	; 62
	if (tc_tccr5_compc_callback) {
    5dc6:	80 91 d0 10 	lds	r24, 0x10D0	; 0x8010d0 <tc_tccr5_compc_callback>
    5dca:	90 91 d1 10 	lds	r25, 0x10D1	; 0x8010d1 <tc_tccr5_compc_callback+0x1>
    5dce:	89 2b       	or	r24, r25
    5dd0:	31 f0       	breq	.+12     	; 0x5dde <__vector_49+0x4a>
		tc_tccr5_compc_callback();
    5dd2:	80 91 d0 10 	lds	r24, 0x10D0	; 0x8010d0 <tc_tccr5_compc_callback>
    5dd6:	90 91 d1 10 	lds	r25, 0x10D1	; 0x8010d1 <tc_tccr5_compc_callback+0x1>
    5dda:	fc 01       	movw	r30, r24
    5ddc:	09 95       	icall
	}
}
    5dde:	00 00       	nop
    5de0:	df 91       	pop	r29
    5de2:	cf 91       	pop	r28
    5de4:	ff 91       	pop	r31
    5de6:	ef 91       	pop	r30
    5de8:	bf 91       	pop	r27
    5dea:	af 91       	pop	r26
    5dec:	9f 91       	pop	r25
    5dee:	8f 91       	pop	r24
    5df0:	7f 91       	pop	r23
    5df2:	6f 91       	pop	r22
    5df4:	5f 91       	pop	r21
    5df6:	4f 91       	pop	r20
    5df8:	3f 91       	pop	r19
    5dfa:	2f 91       	pop	r18
    5dfc:	0f 90       	pop	r0
    5dfe:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    5e02:	0f 90       	pop	r0
    5e04:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    5e08:	0f 90       	pop	r0
    5e0a:	1f 90       	pop	r1
    5e0c:	18 95       	reti

00005e0e <tc_enable>:

void tc_enable(volatile void *tc)
{
    5e0e:	cf 93       	push	r28
    5e10:	df 93       	push	r29
    5e12:	00 d0       	rcall	.+0      	; 0x5e14 <tc_enable+0x6>
    5e14:	1f 92       	push	r1
    5e16:	cd b7       	in	r28, 0x3d	; 61
    5e18:	de b7       	in	r29, 0x3e	; 62
    5e1a:	9b 83       	std	Y+3, r25	; 0x03
    5e1c:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    5e1e:	0e 94 fd 29 	call	0x53fa	; 0x53fa <cpu_irq_save>
    5e22:	89 83       	std	Y+1, r24	; 0x01

	sysclk_enable_peripheral_clock(tc);
    5e24:	8a 81       	ldd	r24, Y+2	; 0x02
    5e26:	9b 81       	ldd	r25, Y+3	; 0x03
    5e28:	0e 94 1d 2a 	call	0x543a	; 0x543a <sysclk_enable_peripheral_clock>

	cpu_irq_restore(iflags);
    5e2c:	89 81       	ldd	r24, Y+1	; 0x01
    5e2e:	0e 94 0d 2a 	call	0x541a	; 0x541a <cpu_irq_restore>
}
    5e32:	00 00       	nop
    5e34:	0f 90       	pop	r0
    5e36:	0f 90       	pop	r0
    5e38:	0f 90       	pop	r0
    5e3a:	df 91       	pop	r29
    5e3c:	cf 91       	pop	r28
    5e3e:	08 95       	ret

00005e40 <tc_disable>:

void tc_disable(volatile void *tc)
{
    5e40:	cf 93       	push	r28
    5e42:	df 93       	push	r29
    5e44:	00 d0       	rcall	.+0      	; 0x5e46 <tc_disable+0x6>
    5e46:	1f 92       	push	r1
    5e48:	cd b7       	in	r28, 0x3d	; 61
    5e4a:	de b7       	in	r29, 0x3e	; 62
    5e4c:	9b 83       	std	Y+3, r25	; 0x03
    5e4e:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t iflags = cpu_irq_save();
    5e50:	0e 94 fd 29 	call	0x53fa	; 0x53fa <cpu_irq_save>
    5e54:	89 83       	std	Y+1, r24	; 0x01

	sysclk_disable_peripheral_clock(tc);
    5e56:	8a 81       	ldd	r24, Y+2	; 0x02
    5e58:	9b 81       	ldd	r25, Y+3	; 0x03
    5e5a:	0e 94 aa 2a 	call	0x5554	; 0x5554 <sysclk_disable_peripheral_clock>

	cpu_irq_restore(iflags);
    5e5e:	89 81       	ldd	r24, Y+1	; 0x01
    5e60:	0e 94 0d 2a 	call	0x541a	; 0x541a <cpu_irq_restore>
}
    5e64:	00 00       	nop
    5e66:	0f 90       	pop	r0
    5e68:	0f 90       	pop	r0
    5e6a:	0f 90       	pop	r0
    5e6c:	df 91       	pop	r29
    5e6e:	cf 91       	pop	r28
    5e70:	08 95       	ret

00005e72 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
    5e72:	cf 93       	push	r28
    5e74:	df 93       	push	r29
    5e76:	00 d0       	rcall	.+0      	; 0x5e78 <tc_set_overflow_interrupt_callback+0x6>
    5e78:	00 d0       	rcall	.+0      	; 0x5e7a <tc_set_overflow_interrupt_callback+0x8>
    5e7a:	cd b7       	in	r28, 0x3d	; 61
    5e7c:	de b7       	in	r29, 0x3e	; 62
    5e7e:	9a 83       	std	Y+2, r25	; 0x02
    5e80:	89 83       	std	Y+1, r24	; 0x01
    5e82:	7c 83       	std	Y+4, r23	; 0x04
    5e84:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5e86:	89 81       	ldd	r24, Y+1	; 0x01
    5e88:	9a 81       	ldd	r25, Y+2	; 0x02
    5e8a:	80 38       	cpi	r24, 0x80	; 128
    5e8c:	91 05       	cpc	r25, r1
    5e8e:	39 f4       	brne	.+14     	; 0x5e9e <tc_set_overflow_interrupt_callback+0x2c>
		tc_tccr1_ovf_callback = callback;
    5e90:	8b 81       	ldd	r24, Y+3	; 0x03
    5e92:	9c 81       	ldd	r25, Y+4	; 0x04
    5e94:	90 93 b3 10 	sts	0x10B3, r25	; 0x8010b3 <tc_tccr1_ovf_callback+0x1>
    5e98:	80 93 b2 10 	sts	0x10B2, r24	; 0x8010b2 <tc_tccr1_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5e9c:	23 c0       	rjmp	.+70     	; 0x5ee4 <tc_set_overflow_interrupt_callback+0x72>
void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5e9e:	89 81       	ldd	r24, Y+1	; 0x01
    5ea0:	9a 81       	ldd	r25, Y+2	; 0x02
    5ea2:	80 39       	cpi	r24, 0x90	; 144
    5ea4:	91 05       	cpc	r25, r1
    5ea6:	39 f4       	brne	.+14     	; 0x5eb6 <tc_set_overflow_interrupt_callback+0x44>
		tc_tccr3_ovf_callback = callback;
    5ea8:	8b 81       	ldd	r24, Y+3	; 0x03
    5eaa:	9c 81       	ldd	r25, Y+4	; 0x04
    5eac:	90 93 bb 10 	sts	0x10BB, r25	; 0x8010bb <tc_tccr3_ovf_callback+0x1>
    5eb0:	80 93 ba 10 	sts	0x10BA, r24	; 0x8010ba <tc_tccr3_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5eb4:	17 c0       	rjmp	.+46     	; 0x5ee4 <tc_set_overflow_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5eb6:	89 81       	ldd	r24, Y+1	; 0x01
    5eb8:	9a 81       	ldd	r25, Y+2	; 0x02
    5eba:	80 3a       	cpi	r24, 0xA0	; 160
    5ebc:	91 05       	cpc	r25, r1
    5ebe:	39 f4       	brne	.+14     	; 0x5ece <tc_set_overflow_interrupt_callback+0x5c>
		tc_tccr4_ovf_callback = callback;
    5ec0:	8b 81       	ldd	r24, Y+3	; 0x03
    5ec2:	9c 81       	ldd	r25, Y+4	; 0x04
    5ec4:	90 93 c3 10 	sts	0x10C3, r25	; 0x8010c3 <tc_tccr4_ovf_callback+0x1>
    5ec8:	80 93 c2 10 	sts	0x10C2, r24	; 0x8010c2 <tc_tccr4_ovf_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_ovf_callback = callback;
	} else {}
}
    5ecc:	0b c0       	rjmp	.+22     	; 0x5ee4 <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr1_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_ovf_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5ece:	89 81       	ldd	r24, Y+1	; 0x01
    5ed0:	9a 81       	ldd	r25, Y+2	; 0x02
    5ed2:	80 32       	cpi	r24, 0x20	; 32
    5ed4:	91 40       	sbci	r25, 0x01	; 1
    5ed6:	31 f4       	brne	.+12     	; 0x5ee4 <tc_set_overflow_interrupt_callback+0x72>
		tc_tccr5_ovf_callback = callback;
    5ed8:	8b 81       	ldd	r24, Y+3	; 0x03
    5eda:	9c 81       	ldd	r25, Y+4	; 0x04
    5edc:	90 93 cb 10 	sts	0x10CB, r25	; 0x8010cb <tc_tccr5_ovf_callback+0x1>
    5ee0:	80 93 ca 10 	sts	0x10CA, r24	; 0x8010ca <tc_tccr5_ovf_callback>
	} else {}
}
    5ee4:	00 00       	nop
    5ee6:	0f 90       	pop	r0
    5ee8:	0f 90       	pop	r0
    5eea:	0f 90       	pop	r0
    5eec:	0f 90       	pop	r0
    5eee:	df 91       	pop	r29
    5ef0:	cf 91       	pop	r28
    5ef2:	08 95       	ret

00005ef4 <tc_set_compa_interrupt_callback>:

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5ef4:	cf 93       	push	r28
    5ef6:	df 93       	push	r29
    5ef8:	00 d0       	rcall	.+0      	; 0x5efa <tc_set_compa_interrupt_callback+0x6>
    5efa:	00 d0       	rcall	.+0      	; 0x5efc <tc_set_compa_interrupt_callback+0x8>
    5efc:	cd b7       	in	r28, 0x3d	; 61
    5efe:	de b7       	in	r29, 0x3e	; 62
    5f00:	9a 83       	std	Y+2, r25	; 0x02
    5f02:	89 83       	std	Y+1, r24	; 0x01
    5f04:	7c 83       	std	Y+4, r23	; 0x04
    5f06:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5f08:	89 81       	ldd	r24, Y+1	; 0x01
    5f0a:	9a 81       	ldd	r25, Y+2	; 0x02
    5f0c:	80 38       	cpi	r24, 0x80	; 128
    5f0e:	91 05       	cpc	r25, r1
    5f10:	39 f4       	brne	.+14     	; 0x5f20 <tc_set_compa_interrupt_callback+0x2c>
		tc_tccr1_compa_callback = callback;
    5f12:	8b 81       	ldd	r24, Y+3	; 0x03
    5f14:	9c 81       	ldd	r25, Y+4	; 0x04
    5f16:	90 93 b5 10 	sts	0x10B5, r25	; 0x8010b5 <tc_tccr1_compa_callback+0x1>
    5f1a:	80 93 b4 10 	sts	0x10B4, r24	; 0x8010b4 <tc_tccr1_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5f1e:	23 c0       	rjmp	.+70     	; 0x5f66 <tc_set_compa_interrupt_callback+0x72>

void tc_set_compa_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5f20:	89 81       	ldd	r24, Y+1	; 0x01
    5f22:	9a 81       	ldd	r25, Y+2	; 0x02
    5f24:	80 39       	cpi	r24, 0x90	; 144
    5f26:	91 05       	cpc	r25, r1
    5f28:	39 f4       	brne	.+14     	; 0x5f38 <tc_set_compa_interrupt_callback+0x44>
		tc_tccr3_compa_callback = callback;
    5f2a:	8b 81       	ldd	r24, Y+3	; 0x03
    5f2c:	9c 81       	ldd	r25, Y+4	; 0x04
    5f2e:	90 93 bd 10 	sts	0x10BD, r25	; 0x8010bd <tc_tccr3_compa_callback+0x1>
    5f32:	80 93 bc 10 	sts	0x10BC, r24	; 0x8010bc <tc_tccr3_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5f36:	17 c0       	rjmp	.+46     	; 0x5f66 <tc_set_compa_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5f38:	89 81       	ldd	r24, Y+1	; 0x01
    5f3a:	9a 81       	ldd	r25, Y+2	; 0x02
    5f3c:	80 3a       	cpi	r24, 0xA0	; 160
    5f3e:	91 05       	cpc	r25, r1
    5f40:	39 f4       	brne	.+14     	; 0x5f50 <tc_set_compa_interrupt_callback+0x5c>
		tc_tccr4_compa_callback = callback;
    5f42:	8b 81       	ldd	r24, Y+3	; 0x03
    5f44:	9c 81       	ldd	r25, Y+4	; 0x04
    5f46:	90 93 c5 10 	sts	0x10C5, r25	; 0x8010c5 <tc_tccr4_compa_callback+0x1>
    5f4a:	80 93 c4 10 	sts	0x10C4, r24	; 0x8010c4 <tc_tccr4_compa_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compa_callback = callback;
	} else {}
}
    5f4e:	0b c0       	rjmp	.+22     	; 0x5f66 <tc_set_compa_interrupt_callback+0x72>
		tc_tccr1_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compa_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5f50:	89 81       	ldd	r24, Y+1	; 0x01
    5f52:	9a 81       	ldd	r25, Y+2	; 0x02
    5f54:	80 32       	cpi	r24, 0x20	; 32
    5f56:	91 40       	sbci	r25, 0x01	; 1
    5f58:	31 f4       	brne	.+12     	; 0x5f66 <tc_set_compa_interrupt_callback+0x72>
		tc_tccr5_compa_callback = callback;
    5f5a:	8b 81       	ldd	r24, Y+3	; 0x03
    5f5c:	9c 81       	ldd	r25, Y+4	; 0x04
    5f5e:	90 93 cd 10 	sts	0x10CD, r25	; 0x8010cd <tc_tccr5_compa_callback+0x1>
    5f62:	80 93 cc 10 	sts	0x10CC, r24	; 0x8010cc <tc_tccr5_compa_callback>
	} else {}
}
    5f66:	00 00       	nop
    5f68:	0f 90       	pop	r0
    5f6a:	0f 90       	pop	r0
    5f6c:	0f 90       	pop	r0
    5f6e:	0f 90       	pop	r0
    5f70:	df 91       	pop	r29
    5f72:	cf 91       	pop	r28
    5f74:	08 95       	ret

00005f76 <tc_set_compb_interrupt_callback>:

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5f76:	cf 93       	push	r28
    5f78:	df 93       	push	r29
    5f7a:	00 d0       	rcall	.+0      	; 0x5f7c <tc_set_compb_interrupt_callback+0x6>
    5f7c:	00 d0       	rcall	.+0      	; 0x5f7e <tc_set_compb_interrupt_callback+0x8>
    5f7e:	cd b7       	in	r28, 0x3d	; 61
    5f80:	de b7       	in	r29, 0x3e	; 62
    5f82:	9a 83       	std	Y+2, r25	; 0x02
    5f84:	89 83       	std	Y+1, r24	; 0x01
    5f86:	7c 83       	std	Y+4, r23	; 0x04
    5f88:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    5f8a:	89 81       	ldd	r24, Y+1	; 0x01
    5f8c:	9a 81       	ldd	r25, Y+2	; 0x02
    5f8e:	80 38       	cpi	r24, 0x80	; 128
    5f90:	91 05       	cpc	r25, r1
    5f92:	39 f4       	brne	.+14     	; 0x5fa2 <tc_set_compb_interrupt_callback+0x2c>
		tc_tccr1_compb_callback = callback;
    5f94:	8b 81       	ldd	r24, Y+3	; 0x03
    5f96:	9c 81       	ldd	r25, Y+4	; 0x04
    5f98:	90 93 b7 10 	sts	0x10B7, r25	; 0x8010b7 <tc_tccr1_compb_callback+0x1>
    5f9c:	80 93 b6 10 	sts	0x10B6, r24	; 0x8010b6 <tc_tccr1_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5fa0:	23 c0       	rjmp	.+70     	; 0x5fe8 <tc_set_compb_interrupt_callback+0x72>

void tc_set_compb_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    5fa2:	89 81       	ldd	r24, Y+1	; 0x01
    5fa4:	9a 81       	ldd	r25, Y+2	; 0x02
    5fa6:	80 39       	cpi	r24, 0x90	; 144
    5fa8:	91 05       	cpc	r25, r1
    5faa:	39 f4       	brne	.+14     	; 0x5fba <tc_set_compb_interrupt_callback+0x44>
		tc_tccr3_compb_callback = callback;
    5fac:	8b 81       	ldd	r24, Y+3	; 0x03
    5fae:	9c 81       	ldd	r25, Y+4	; 0x04
    5fb0:	90 93 bf 10 	sts	0x10BF, r25	; 0x8010bf <tc_tccr3_compb_callback+0x1>
    5fb4:	80 93 be 10 	sts	0x10BE, r24	; 0x8010be <tc_tccr3_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5fb8:	17 c0       	rjmp	.+46     	; 0x5fe8 <tc_set_compb_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    5fba:	89 81       	ldd	r24, Y+1	; 0x01
    5fbc:	9a 81       	ldd	r25, Y+2	; 0x02
    5fbe:	80 3a       	cpi	r24, 0xA0	; 160
    5fc0:	91 05       	cpc	r25, r1
    5fc2:	39 f4       	brne	.+14     	; 0x5fd2 <tc_set_compb_interrupt_callback+0x5c>
		tc_tccr4_compb_callback = callback;
    5fc4:	8b 81       	ldd	r24, Y+3	; 0x03
    5fc6:	9c 81       	ldd	r25, Y+4	; 0x04
    5fc8:	90 93 c7 10 	sts	0x10C7, r25	; 0x8010c7 <tc_tccr4_compb_callback+0x1>
    5fcc:	80 93 c6 10 	sts	0x10C6, r24	; 0x8010c6 <tc_tccr4_compb_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compb_callback = callback;
	} else {}
}
    5fd0:	0b c0       	rjmp	.+22     	; 0x5fe8 <tc_set_compb_interrupt_callback+0x72>
		tc_tccr1_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compb_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    5fd2:	89 81       	ldd	r24, Y+1	; 0x01
    5fd4:	9a 81       	ldd	r25, Y+2	; 0x02
    5fd6:	80 32       	cpi	r24, 0x20	; 32
    5fd8:	91 40       	sbci	r25, 0x01	; 1
    5fda:	31 f4       	brne	.+12     	; 0x5fe8 <tc_set_compb_interrupt_callback+0x72>
		tc_tccr5_compb_callback = callback;
    5fdc:	8b 81       	ldd	r24, Y+3	; 0x03
    5fde:	9c 81       	ldd	r25, Y+4	; 0x04
    5fe0:	90 93 cf 10 	sts	0x10CF, r25	; 0x8010cf <tc_tccr5_compb_callback+0x1>
    5fe4:	80 93 ce 10 	sts	0x10CE, r24	; 0x8010ce <tc_tccr5_compb_callback>
	} else {}
}
    5fe8:	00 00       	nop
    5fea:	0f 90       	pop	r0
    5fec:	0f 90       	pop	r0
    5fee:	0f 90       	pop	r0
    5ff0:	0f 90       	pop	r0
    5ff2:	df 91       	pop	r29
    5ff4:	cf 91       	pop	r28
    5ff6:	08 95       	ret

00005ff8 <tc_set_compc_interrupt_callback>:

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
    5ff8:	cf 93       	push	r28
    5ffa:	df 93       	push	r29
    5ffc:	00 d0       	rcall	.+0      	; 0x5ffe <tc_set_compc_interrupt_callback+0x6>
    5ffe:	00 d0       	rcall	.+0      	; 0x6000 <tc_set_compc_interrupt_callback+0x8>
    6000:	cd b7       	in	r28, 0x3d	; 61
    6002:	de b7       	in	r29, 0x3e	; 62
    6004:	9a 83       	std	Y+2, r25	; 0x02
    6006:	89 83       	std	Y+1, r24	; 0x01
    6008:	7c 83       	std	Y+4, r23	; 0x04
    600a:	6b 83       	std	Y+3, r22	; 0x03
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
    600c:	89 81       	ldd	r24, Y+1	; 0x01
    600e:	9a 81       	ldd	r25, Y+2	; 0x02
    6010:	80 38       	cpi	r24, 0x80	; 128
    6012:	91 05       	cpc	r25, r1
    6014:	39 f4       	brne	.+14     	; 0x6024 <tc_set_compc_interrupt_callback+0x2c>
		tc_tccr1_compc_callback = callback;
    6016:	8b 81       	ldd	r24, Y+3	; 0x03
    6018:	9c 81       	ldd	r25, Y+4	; 0x04
    601a:	90 93 b9 10 	sts	0x10B9, r25	; 0x8010b9 <tc_tccr1_compc_callback+0x1>
    601e:	80 93 b8 10 	sts	0x10B8, r24	; 0x8010b8 <tc_tccr1_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    6022:	23 c0       	rjmp	.+70     	; 0x606a <tc_set_compc_interrupt_callback+0x72>

void tc_set_compc_interrupt_callback(volatile void *tc, tc_callback_t callback)
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
    6024:	89 81       	ldd	r24, Y+1	; 0x01
    6026:	9a 81       	ldd	r25, Y+2	; 0x02
    6028:	80 39       	cpi	r24, 0x90	; 144
    602a:	91 05       	cpc	r25, r1
    602c:	39 f4       	brne	.+14     	; 0x603c <tc_set_compc_interrupt_callback+0x44>
		tc_tccr3_compc_callback = callback;
    602e:	8b 81       	ldd	r24, Y+3	; 0x03
    6030:	9c 81       	ldd	r25, Y+4	; 0x04
    6032:	90 93 c1 10 	sts	0x10C1, r25	; 0x8010c1 <tc_tccr3_compc_callback+0x1>
    6036:	80 93 c0 10 	sts	0x10C0, r24	; 0x8010c0 <tc_tccr3_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    603a:	17 c0       	rjmp	.+46     	; 0x606a <tc_set_compc_interrupt_callback+0x72>
{
	if ((uintptr_t)tc == (uintptr_t)&TCCR1A) {
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
    603c:	89 81       	ldd	r24, Y+1	; 0x01
    603e:	9a 81       	ldd	r25, Y+2	; 0x02
    6040:	80 3a       	cpi	r24, 0xA0	; 160
    6042:	91 05       	cpc	r25, r1
    6044:	39 f4       	brne	.+14     	; 0x6054 <tc_set_compc_interrupt_callback+0x5c>
		tc_tccr4_compc_callback = callback;
    6046:	8b 81       	ldd	r24, Y+3	; 0x03
    6048:	9c 81       	ldd	r25, Y+4	; 0x04
    604a:	90 93 c9 10 	sts	0x10C9, r25	; 0x8010c9 <tc_tccr4_compc_callback+0x1>
    604e:	80 93 c8 10 	sts	0x10C8, r24	; 0x8010c8 <tc_tccr4_compc_callback>
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
		tc_tccr5_compc_callback = callback;
	} else {}
}
    6052:	0b c0       	rjmp	.+22     	; 0x606a <tc_set_compc_interrupt_callback+0x72>
		tc_tccr1_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR3A) {
		tc_tccr3_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR4A) {
		tc_tccr4_compc_callback = callback;
	} else if ((uintptr_t)tc == (uintptr_t)&TCCR5A) {
    6054:	89 81       	ldd	r24, Y+1	; 0x01
    6056:	9a 81       	ldd	r25, Y+2	; 0x02
    6058:	80 32       	cpi	r24, 0x20	; 32
    605a:	91 40       	sbci	r25, 0x01	; 1
    605c:	31 f4       	brne	.+12     	; 0x606a <tc_set_compc_interrupt_callback+0x72>
		tc_tccr5_compc_callback = callback;
    605e:	8b 81       	ldd	r24, Y+3	; 0x03
    6060:	9c 81       	ldd	r25, Y+4	; 0x04
    6062:	90 93 d1 10 	sts	0x10D1, r25	; 0x8010d1 <tc_tccr5_compc_callback+0x1>
    6066:	80 93 d0 10 	sts	0x10D0, r24	; 0x8010d0 <tc_tccr5_compc_callback>
	} else {}
}
    606a:	00 00       	nop
    606c:	0f 90       	pop	r0
    606e:	0f 90       	pop	r0
    6070:	0f 90       	pop	r0
    6072:	0f 90       	pop	r0
    6074:	df 91       	pop	r29
    6076:	cf 91       	pop	r28
    6078:	08 95       	ret

0000607a <sal_init>:
 * @brief Initialization of SAL.
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
    607a:	cf 93       	push	r28
    607c:	df 93       	push	r29
    607e:	cd b7       	in	r28, 0x3d	; 61
    6080:	de b7       	in	r29, 0x3e	; 62
}
    6082:	00 00       	nop
    6084:	df 91       	pop	r29
    6086:	cf 91       	pop	r28
    6088:	08 95       	ret

0000608a <sal_aes_setup>:
 * @return  False if some parameter was illegal, true else
 */
bool sal_aes_setup(uint8_t *key,
		uint8_t enc_mode,
		uint8_t dir)
{
    608a:	cf 93       	push	r28
    608c:	df 93       	push	r29
    608e:	cd b7       	in	r28, 0x3d	; 61
    6090:	de b7       	in	r29, 0x3e	; 62
    6092:	65 97       	sbiw	r28, 0x15	; 21
    6094:	0f b6       	in	r0, 0x3f	; 63
    6096:	f8 94       	cli
    6098:	de bf       	out	0x3e, r29	; 62
    609a:	0f be       	out	0x3f, r0	; 63
    609c:	cd bf       	out	0x3d, r28	; 61
    609e:	9b 8b       	std	Y+19, r25	; 0x13
    60a0:	8a 8b       	std	Y+18, r24	; 0x12
    60a2:	6c 8b       	std	Y+20, r22	; 0x14
    60a4:	4d 8b       	std	Y+21, r20	; 0x15
	uint8_t i;

	if (key != NULL) {
    60a6:	8a 89       	ldd	r24, Y+18	; 0x12
    60a8:	9b 89       	ldd	r25, Y+19	; 0x13
    60aa:	89 2b       	or	r24, r25
    60ac:	21 f1       	breq	.+72     	; 0x60f6 <sal_aes_setup+0x6c>
		/* Setup key. */
		dec_initialized = false;
    60ae:	10 92 d2 10 	sts	0x10D2, r1	; 0x8010d2 <dec_initialized>

		last_dir = AES_DIR_VOID;
    60b2:	82 e0       	ldi	r24, 0x02	; 2
    60b4:	80 93 54 02 	sts	0x0254, r24	; 0x800254 <last_dir>

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);
    60b8:	8a 89       	ldd	r24, Y+18	; 0x12
    60ba:	9b 89       	ldd	r25, Y+19	; 0x13
    60bc:	20 e1       	ldi	r18, 0x10	; 16
    60be:	fc 01       	movw	r30, r24
    60c0:	a4 ed       	ldi	r26, 0xD4	; 212
    60c2:	b0 e1       	ldi	r27, 0x10	; 16
    60c4:	01 90       	ld	r0, Z+
    60c6:	0d 92       	st	X+, r0
    60c8:	2a 95       	dec	r18
    60ca:	e1 f7       	brne	.-8      	; 0x60c4 <sal_aes_setup+0x3a>

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    60cc:	19 82       	std	Y+1, r1	; 0x01
    60ce:	10 c0       	rjmp	.+32     	; 0x60f0 <sal_aes_setup+0x66>
			trx_reg_write(RG_AES_KEY, key[i]);
    60d0:	8f e3       	ldi	r24, 0x3F	; 63
    60d2:	91 e0       	ldi	r25, 0x01	; 1
    60d4:	29 81       	ldd	r18, Y+1	; 0x01
    60d6:	22 2f       	mov	r18, r18
    60d8:	30 e0       	ldi	r19, 0x00	; 0
    60da:	4a 89       	ldd	r20, Y+18	; 0x12
    60dc:	5b 89       	ldd	r21, Y+19	; 0x13
    60de:	24 0f       	add	r18, r20
    60e0:	35 1f       	adc	r19, r21
    60e2:	f9 01       	movw	r30, r18
    60e4:	20 81       	ld	r18, Z
    60e6:	fc 01       	movw	r30, r24
    60e8:	20 83       	st	Z, r18

		/* Save key for later use after decryption or sleep. */
		memcpy(enc_key, key, AES_KEYSIZE);

		/* fill in key */
		for (i = 0; i < AES_BLOCKSIZE; ++i) {
    60ea:	89 81       	ldd	r24, Y+1	; 0x01
    60ec:	8f 5f       	subi	r24, 0xFF	; 255
    60ee:	89 83       	std	Y+1, r24	; 0x01
    60f0:	89 81       	ldd	r24, Y+1	; 0x01
    60f2:	80 31       	cpi	r24, 0x10	; 16
    60f4:	68 f3       	brcs	.-38     	; 0x60d0 <sal_aes_setup+0x46>
			trx_reg_write(RG_AES_KEY, key[i]);
		}
	}

	/* Set encryption direction. */
	switch (dir) {
    60f6:	8d 89       	ldd	r24, Y+21	; 0x15
    60f8:	88 2f       	mov	r24, r24
    60fa:	90 e0       	ldi	r25, 0x00	; 0
    60fc:	00 97       	sbiw	r24, 0x00	; 0
    60fe:	19 f0       	breq	.+6      	; 0x6106 <sal_aes_setup+0x7c>
    6100:	01 97       	sbiw	r24, 0x01	; 1
    6102:	d1 f0       	breq	.+52     	; 0x6138 <sal_aes_setup+0xae>
    6104:	59 c0       	rjmp	.+178    	; 0x61b8 <sal_aes_setup+0x12e>
	case AES_DIR_ENCRYPT:
		if (last_dir == AES_DIR_DECRYPT) {
    6106:	80 91 54 02 	lds	r24, 0x0254	; 0x800254 <last_dir>
    610a:	81 30       	cpi	r24, 0x01	; 1
    610c:	09 f0       	breq	.+2      	; 0x6110 <sal_aes_setup+0x86>
    610e:	56 c0       	rjmp	.+172    	; 0x61bc <sal_aes_setup+0x132>
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6110:	19 82       	std	Y+1, r1	; 0x01
    6112:	0e c0       	rjmp	.+28     	; 0x6130 <sal_aes_setup+0xa6>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
    6114:	8f e3       	ldi	r24, 0x3F	; 63
    6116:	91 e0       	ldi	r25, 0x01	; 1
    6118:	29 81       	ldd	r18, Y+1	; 0x01
    611a:	22 2f       	mov	r18, r18
    611c:	30 e0       	ldi	r19, 0x00	; 0
    611e:	2c 52       	subi	r18, 0x2C	; 44
    6120:	3f 4e       	sbci	r19, 0xEF	; 239
    6122:	f9 01       	movw	r30, r18
    6124:	20 81       	ld	r18, Z
    6126:	fc 01       	movw	r30, r24
    6128:	20 83       	st	Z, r18
		if (last_dir == AES_DIR_DECRYPT) {
			/*
			 * If the last operation was decryption, the encryption
			 * key must be stored in enc_key, so re-initialize it.
			 */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    612a:	89 81       	ldd	r24, Y+1	; 0x01
    612c:	8f 5f       	subi	r24, 0xFF	; 255
    612e:	89 83       	std	Y+1, r24	; 0x01
    6130:	89 81       	ldd	r24, Y+1	; 0x01
    6132:	80 31       	cpi	r24, 0x10	; 16
    6134:	78 f3       	brcs	.-34     	; 0x6114 <sal_aes_setup+0x8a>
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    6136:	42 c0       	rjmp	.+132    	; 0x61bc <sal_aes_setup+0x132>

	case AES_DIR_DECRYPT:
		if (last_dir != AES_DIR_DECRYPT) {
    6138:	80 91 54 02 	lds	r24, 0x0254	; 0x800254 <last_dir>
    613c:	81 30       	cpi	r24, 0x01	; 1
    613e:	e1 f1       	breq	.+120    	; 0x61b8 <sal_aes_setup+0x12e>
			if (!dec_initialized) {
    6140:	90 91 d2 10 	lds	r25, 0x10D2	; 0x8010d2 <dec_initialized>
    6144:	81 e0       	ldi	r24, 0x01	; 1
    6146:	89 27       	eor	r24, r25
    6148:	88 23       	and	r24, r24
    614a:	11 f1       	breq	.+68     	; 0x6190 <sal_aes_setup+0x106>

				/* Compute decryption key and initialize unit
				 * with it. */

				/* Dummy ECB encryption. */
				mode_byte = SR_MASK(SR_AES_MODE, AES_MODE_ECB) |
    614c:	10 92 d3 10 	sts	0x10D3, r1	; 0x8010d3 <mode_byte>
						SR_MASK(SR_AES_DIR,
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
    6150:	8c e3       	ldi	r24, 0x3C	; 60
    6152:	91 e0       	ldi	r25, 0x01	; 1
    6154:	20 91 d3 10 	lds	r18, 0x10D3	; 0x8010d3 <mode_byte>
    6158:	fc 01       	movw	r30, r24
    615a:	20 83       	st	Z, r18
				sal_aes_exec(dummy);
    615c:	ce 01       	movw	r24, r28
    615e:	02 96       	adiw	r24, 0x02	; 2
    6160:	0e 94 51 31 	call	0x62a2	; 0x62a2 <sal_aes_exec>

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6164:	19 82       	std	Y+1, r1	; 0x01
    6166:	0e c0       	rjmp	.+28     	; 0x6184 <sal_aes_setup+0xfa>
					dec_key[i]
    6168:	89 81       	ldd	r24, Y+1	; 0x01
    616a:	88 2f       	mov	r24, r24
    616c:	90 e0       	ldi	r25, 0x00	; 0
						= trx_reg_read(RG_AES_KEY);
    616e:	2f e3       	ldi	r18, 0x3F	; 63
    6170:	31 e0       	ldi	r19, 0x01	; 1
    6172:	f9 01       	movw	r30, r18
    6174:	20 81       	ld	r18, Z
    6176:	8c 51       	subi	r24, 0x1C	; 28
    6178:	9f 4e       	sbci	r25, 0xEF	; 239
    617a:	fc 01       	movw	r30, r24
    617c:	20 83       	st	Z, r18
						AES_DIR_ENCRYPT);
				trx_reg_write(RG_AES_CTRL, mode_byte);
				sal_aes_exec(dummy);

				/* Read last round key. */
				for (i = 0; i < AES_BLOCKSIZE; ++i) {
    617e:	89 81       	ldd	r24, Y+1	; 0x01
    6180:	8f 5f       	subi	r24, 0xFF	; 255
    6182:	89 83       	std	Y+1, r24	; 0x01
    6184:	89 81       	ldd	r24, Y+1	; 0x01
    6186:	80 31       	cpi	r24, 0x10	; 16
    6188:	78 f3       	brcs	.-34     	; 0x6168 <sal_aes_setup+0xde>
					dec_key[i]
						= trx_reg_read(RG_AES_KEY);
				}

				dec_initialized = true;
    618a:	81 e0       	ldi	r24, 0x01	; 1
    618c:	80 93 d2 10 	sts	0x10D2, r24	; 0x8010d2 <dec_initialized>
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    6190:	19 82       	std	Y+1, r1	; 0x01
    6192:	0e c0       	rjmp	.+28     	; 0x61b0 <sal_aes_setup+0x126>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
    6194:	8f e3       	ldi	r24, 0x3F	; 63
    6196:	91 e0       	ldi	r25, 0x01	; 1
    6198:	29 81       	ldd	r18, Y+1	; 0x01
    619a:	22 2f       	mov	r18, r18
    619c:	30 e0       	ldi	r19, 0x00	; 0
    619e:	2c 51       	subi	r18, 0x1C	; 28
    61a0:	3f 4e       	sbci	r19, 0xEF	; 239
    61a2:	f9 01       	movw	r30, r18
    61a4:	20 81       	ld	r18, Z
    61a6:	fc 01       	movw	r30, r24
    61a8:	20 83       	st	Z, r18

				dec_initialized = true;
			}

			/* Initialize the key. */
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
    61aa:	89 81       	ldd	r24, Y+1	; 0x01
    61ac:	8f 5f       	subi	r24, 0xFF	; 255
    61ae:	89 83       	std	Y+1, r24	; 0x01
    61b0:	89 81       	ldd	r24, Y+1	; 0x01
    61b2:	80 31       	cpi	r24, 0x10	; 16
    61b4:	78 f3       	brcs	.-34     	; 0x6194 <sal_aes_setup+0x10a>
				trx_reg_write(RG_AES_KEY, dec_key[i]);
			}

			break;
    61b6:	03 c0       	rjmp	.+6      	; 0x61be <sal_aes_setup+0x134>
		}

	default:
		return false;
    61b8:	80 e0       	ldi	r24, 0x00	; 0
    61ba:	2d c0       	rjmp	.+90     	; 0x6216 <sal_aes_setup+0x18c>
			for (i = 0; i < AES_BLOCKSIZE; ++i) {
				trx_reg_write(RG_AES_KEY, enc_key[i]);
			}
		}

		break;
    61bc:	00 00       	nop

	default:
		return false;
	}

	last_dir = dir;
    61be:	8d 89       	ldd	r24, Y+21	; 0x15
    61c0:	80 93 54 02 	sts	0x0254, r24	; 0x800254 <last_dir>

	/* Set encryption mode. */
	switch (enc_mode) {
    61c4:	8c 89       	ldd	r24, Y+20	; 0x14
    61c6:	88 2f       	mov	r24, r24
    61c8:	90 e0       	ldi	r25, 0x00	; 0
    61ca:	02 97       	sbiw	r24, 0x02	; 2
    61cc:	18 f5       	brcc	.+70     	; 0x6214 <sal_aes_setup+0x18a>
	case AES_MODE_ECB:
	case AES_MODE_CBC:
		mode_byte
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
    61ce:	8c 89       	ldd	r24, Y+20	; 0x14
    61d0:	88 2f       	mov	r24, r24
    61d2:	90 e0       	ldi	r25, 0x00	; 0
    61d4:	88 0f       	add	r24, r24
    61d6:	99 1f       	adc	r25, r25
    61d8:	82 95       	swap	r24
    61da:	92 95       	swap	r25
    61dc:	90 7f       	andi	r25, 0xF0	; 240
    61de:	98 27       	eor	r25, r24
    61e0:	80 7f       	andi	r24, 0xF0	; 240
    61e2:	98 27       	eor	r25, r24
    61e4:	28 2f       	mov	r18, r24
    61e6:	20 72       	andi	r18, 0x20	; 32
    61e8:	8d 89       	ldd	r24, Y+21	; 0x15
    61ea:	88 2f       	mov	r24, r24
    61ec:	90 e0       	ldi	r25, 0x00	; 0
    61ee:	88 0f       	add	r24, r24
    61f0:	99 1f       	adc	r25, r25
    61f2:	88 0f       	add	r24, r24
    61f4:	99 1f       	adc	r25, r25
    61f6:	88 0f       	add	r24, r24
    61f8:	99 1f       	adc	r25, r25
    61fa:	88 70       	andi	r24, 0x08	; 8
    61fc:	82 2b       	or	r24, r18
    61fe:	80 93 d3 10 	sts	0x10D3, r24	; 0x8010d3 <mode_byte>
				dir);
		break;
    6202:	00 00       	nop
		return (false);
	}

	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);
    6204:	8c e3       	ldi	r24, 0x3C	; 60
    6206:	91 e0       	ldi	r25, 0x01	; 1
    6208:	20 91 d3 10 	lds	r18, 0x10D3	; 0x8010d3 <mode_byte>
    620c:	fc 01       	movw	r30, r24
    620e:	20 83       	st	Z, r18

	return (true);
    6210:	81 e0       	ldi	r24, 0x01	; 1
    6212:	01 c0       	rjmp	.+2      	; 0x6216 <sal_aes_setup+0x18c>
			= SR_MASK(SR_AES_MODE, enc_mode) | SR_MASK(SR_AES_DIR,
				dir);
		break;

	default:
		return (false);
    6214:	80 e0       	ldi	r24, 0x00	; 0
	/* set mode and direction */

	trx_reg_write(RG_AES_CTRL, mode_byte);

	return (true);
}
    6216:	65 96       	adiw	r28, 0x15	; 21
    6218:	0f b6       	in	r0, 0x3f	; 63
    621a:	f8 94       	cli
    621c:	de bf       	out	0x3e, r29	; 62
    621e:	0f be       	out	0x3f, r0	; 63
    6220:	cd bf       	out	0x3d, r28	; 61
    6222:	df 91       	pop	r29
    6224:	cf 91       	pop	r28
    6226:	08 95       	ret

00006228 <sal_aes_restart>:
 * The contents of AES register AES_CON is restored,
 * the next AES operation started with sal_aes_exec()
 * will be executed correctly.
 */
void sal_aes_restart(void)
{
    6228:	cf 93       	push	r28
    622a:	df 93       	push	r29
    622c:	00 d0       	rcall	.+0      	; 0x622e <sal_aes_restart+0x6>
    622e:	1f 92       	push	r1
    6230:	cd b7       	in	r28, 0x3d	; 61
    6232:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	uint8_t *keyp;

	if (last_dir == AES_DIR_ENCRYPT) {
    6234:	80 91 54 02 	lds	r24, 0x0254	; 0x800254 <last_dir>
    6238:	88 23       	and	r24, r24
    623a:	29 f4       	brne	.+10     	; 0x6246 <sal_aes_restart+0x1e>
		keyp = enc_key;
    623c:	84 ed       	ldi	r24, 0xD4	; 212
    623e:	90 e1       	ldi	r25, 0x10	; 16
    6240:	9b 83       	std	Y+3, r25	; 0x03
    6242:	8a 83       	std	Y+2, r24	; 0x02
    6244:	04 c0       	rjmp	.+8      	; 0x624e <sal_aes_restart+0x26>
	} else {
		keyp = dec_key;
    6246:	84 ee       	ldi	r24, 0xE4	; 228
    6248:	90 e1       	ldi	r25, 0x10	; 16
    624a:	9b 83       	std	Y+3, r25	; 0x03
    624c:	8a 83       	std	Y+2, r24	; 0x02
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    624e:	19 82       	std	Y+1, r1	; 0x01
    6250:	10 c0       	rjmp	.+32     	; 0x6272 <sal_aes_restart+0x4a>
		trx_reg_write(RG_AES_KEY, *keyp++);
    6252:	2f e3       	ldi	r18, 0x3F	; 63
    6254:	31 e0       	ldi	r19, 0x01	; 1
    6256:	8a 81       	ldd	r24, Y+2	; 0x02
    6258:	9b 81       	ldd	r25, Y+3	; 0x03
    625a:	ac 01       	movw	r20, r24
    625c:	4f 5f       	subi	r20, 0xFF	; 255
    625e:	5f 4f       	sbci	r21, 0xFF	; 255
    6260:	5b 83       	std	Y+3, r21	; 0x03
    6262:	4a 83       	std	Y+2, r20	; 0x02
    6264:	fc 01       	movw	r30, r24
    6266:	80 81       	ld	r24, Z
    6268:	f9 01       	movw	r30, r18
    626a:	80 83       	st	Z, r24
	} else {
		keyp = dec_key;
	}

	/* fill in key */
	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    626c:	89 81       	ldd	r24, Y+1	; 0x01
    626e:	8f 5f       	subi	r24, 0xFF	; 255
    6270:	89 83       	std	Y+1, r24	; 0x01
    6272:	89 81       	ldd	r24, Y+1	; 0x01
    6274:	80 31       	cpi	r24, 0x10	; 16
    6276:	68 f3       	brcs	.-38     	; 0x6252 <sal_aes_restart+0x2a>
		trx_reg_write(RG_AES_KEY, *keyp++);
	}

	trx_reg_write(RG_AES_CTRL, mode_byte);
    6278:	8c e3       	ldi	r24, 0x3C	; 60
    627a:	91 e0       	ldi	r25, 0x01	; 1
    627c:	20 91 d3 10 	lds	r18, 0x10D3	; 0x8010d3 <mode_byte>
    6280:	fc 01       	movw	r30, r24
    6282:	20 83       	st	Z, r18
}
    6284:	00 00       	nop
    6286:	0f 90       	pop	r0
    6288:	0f 90       	pop	r0
    628a:	0f 90       	pop	r0
    628c:	df 91       	pop	r29
    628e:	cf 91       	pop	r28
    6290:	08 95       	ret

00006292 <_sal_aes_clean_up>:

/**
 * @brief Cleans up the SAL/AES after STB has been finished
 */
void _sal_aes_clean_up(void)
{
    6292:	cf 93       	push	r28
    6294:	df 93       	push	r29
    6296:	cd b7       	in	r28, 0x3d	; 61
    6298:	de b7       	in	r29, 0x3e	; 62
}
    629a:	00 00       	nop
    629c:	df 91       	pop	r29
    629e:	cf 91       	pop	r28
    62a0:	08 95       	ret

000062a2 <sal_aes_exec>:
 * The function returns after the AES operation is finished.
 *
 * @param[in]  data  AES block to be en/decrypted
 */
void sal_aes_exec(uint8_t *data)
{
    62a2:	cf 93       	push	r28
    62a4:	df 93       	push	r29
    62a6:	00 d0       	rcall	.+0      	; 0x62a8 <sal_aes_exec+0x6>
    62a8:	1f 92       	push	r1
    62aa:	cd b7       	in	r28, 0x3d	; 61
    62ac:	de b7       	in	r29, 0x3e	; 62
    62ae:	9b 83       	std	Y+3, r25	; 0x03
    62b0:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    62b2:	19 82       	std	Y+1, r1	; 0x01
    62b4:	10 c0       	rjmp	.+32     	; 0x62d6 <sal_aes_exec+0x34>
		trx_reg_write(RG_AES_STATE, *data++);
    62b6:	2e e3       	ldi	r18, 0x3E	; 62
    62b8:	31 e0       	ldi	r19, 0x01	; 1
    62ba:	8a 81       	ldd	r24, Y+2	; 0x02
    62bc:	9b 81       	ldd	r25, Y+3	; 0x03
    62be:	ac 01       	movw	r20, r24
    62c0:	4f 5f       	subi	r20, 0xFF	; 255
    62c2:	5f 4f       	sbci	r21, 0xFF	; 255
    62c4:	5b 83       	std	Y+3, r21	; 0x03
    62c6:	4a 83       	std	Y+2, r20	; 0x02
    62c8:	fc 01       	movw	r30, r24
    62ca:	80 81       	ld	r24, Z
    62cc:	f9 01       	movw	r30, r18
    62ce:	80 83       	st	Z, r24
 */
void sal_aes_exec(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    62d0:	89 81       	ldd	r24, Y+1	; 0x01
    62d2:	8f 5f       	subi	r24, 0xFF	; 255
    62d4:	89 83       	std	Y+1, r24	; 0x01
    62d6:	89 81       	ldd	r24, Y+1	; 0x01
    62d8:	80 31       	cpi	r24, 0x10	; 16
    62da:	68 f3       	brcs	.-38     	; 0x62b6 <sal_aes_exec+0x14>
		trx_reg_write(RG_AES_STATE, *data++);
	}

	trx_reg_write(RG_AES_CTRL,
    62dc:	8c e3       	ldi	r24, 0x3C	; 60
    62de:	91 e0       	ldi	r25, 0x01	; 1
    62e0:	20 91 d3 10 	lds	r18, 0x10D3	; 0x8010d3 <mode_byte>
    62e4:	20 68       	ori	r18, 0x80	; 128
    62e6:	fc 01       	movw	r30, r24
    62e8:	20 83       	st	Z, r18
			mode_byte | SR_MASK(SR_AES_REQUEST, AES_START));

	/* Wait for the operation to finish - poll RG_AES_RY. */
	while (!trx_bit_read(SR_AES_DONE)) {
    62ea:	00 00       	nop
    62ec:	8d e3       	ldi	r24, 0x3D	; 61
    62ee:	91 e0       	ldi	r25, 0x01	; 1
    62f0:	fc 01       	movw	r30, r24
    62f2:	80 81       	ld	r24, Z
    62f4:	88 2f       	mov	r24, r24
    62f6:	90 e0       	ldi	r25, 0x00	; 0
    62f8:	81 70       	andi	r24, 0x01	; 1
    62fa:	99 27       	eor	r25, r25
    62fc:	89 2b       	or	r24, r25
    62fe:	b1 f3       	breq	.-20     	; 0x62ec <sal_aes_exec+0x4a>
	}
}
    6300:	00 00       	nop
    6302:	0f 90       	pop	r0
    6304:	0f 90       	pop	r0
    6306:	0f 90       	pop	r0
    6308:	df 91       	pop	r29
    630a:	cf 91       	pop	r28
    630c:	08 95       	ret

0000630e <sal_aes_read>:
 * of a series of sal_aes_wrrd() calls.
 *
 * @param[out] data     - result of previous operation
 */
void sal_aes_read(uint8_t *data)
{
    630e:	cf 93       	push	r28
    6310:	df 93       	push	r29
    6312:	00 d0       	rcall	.+0      	; 0x6314 <sal_aes_read+0x6>
    6314:	1f 92       	push	r1
    6316:	cd b7       	in	r28, 0x3d	; 61
    6318:	de b7       	in	r29, 0x3e	; 62
    631a:	9b 83       	std	Y+3, r25	; 0x03
    631c:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    631e:	19 82       	std	Y+1, r1	; 0x01
    6320:	10 c0       	rjmp	.+32     	; 0x6342 <sal_aes_read+0x34>
		*data++ = trx_reg_read(RG_AES_STATE);
    6322:	8a 81       	ldd	r24, Y+2	; 0x02
    6324:	9b 81       	ldd	r25, Y+3	; 0x03
    6326:	9c 01       	movw	r18, r24
    6328:	2f 5f       	subi	r18, 0xFF	; 255
    632a:	3f 4f       	sbci	r19, 0xFF	; 255
    632c:	3b 83       	std	Y+3, r19	; 0x03
    632e:	2a 83       	std	Y+2, r18	; 0x02
    6330:	2e e3       	ldi	r18, 0x3E	; 62
    6332:	31 e0       	ldi	r19, 0x01	; 1
    6334:	f9 01       	movw	r30, r18
    6336:	20 81       	ld	r18, Z
    6338:	fc 01       	movw	r30, r24
    633a:	20 83       	st	Z, r18
 */
void sal_aes_read(uint8_t *data)
{
	uint8_t i;

	for (i = 0; i < AES_BLOCKSIZE; ++i) {
    633c:	89 81       	ldd	r24, Y+1	; 0x01
    633e:	8f 5f       	subi	r24, 0xFF	; 255
    6340:	89 83       	std	Y+1, r24	; 0x01
    6342:	89 81       	ldd	r24, Y+1	; 0x01
    6344:	80 31       	cpi	r24, 0x10	; 16
    6346:	68 f3       	brcs	.-38     	; 0x6322 <sal_aes_read+0x14>
		*data++ = trx_reg_read(RG_AES_STATE);
	}
}
    6348:	00 00       	nop
    634a:	0f 90       	pop	r0
    634c:	0f 90       	pop	r0
    634e:	0f 90       	pop	r0
    6350:	df 91       	pop	r29
    6352:	cf 91       	pop	r28
    6354:	08 95       	ret

00006356 <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
    6356:	cf 93       	push	r28
    6358:	df 93       	push	r29
    635a:	1f 92       	push	r1
    635c:	cd b7       	in	r28, 0x3d	; 61
    635e:	de b7       	in	r29, 0x3e	; 62
    6360:	89 83       	std	Y+1, r24	; 0x01
	SMCR = mode | (SMCR & ~((1 << SM0) | (1 << SM1) | (1 << SM2)));
    6362:	83 e5       	ldi	r24, 0x53	; 83
    6364:	90 e0       	ldi	r25, 0x00	; 0
    6366:	23 e5       	ldi	r18, 0x53	; 83
    6368:	30 e0       	ldi	r19, 0x00	; 0
    636a:	f9 01       	movw	r30, r18
    636c:	20 81       	ld	r18, Z
    636e:	32 2f       	mov	r19, r18
    6370:	31 7f       	andi	r19, 0xF1	; 241
    6372:	29 81       	ldd	r18, Y+1	; 0x01
    6374:	23 2b       	or	r18, r19
    6376:	fc 01       	movw	r30, r24
    6378:	20 83       	st	Z, r18
}
    637a:	00 00       	nop
    637c:	0f 90       	pop	r0
    637e:	df 91       	pop	r29
    6380:	cf 91       	pop	r28
    6382:	08 95       	ret

00006384 <macsc_sleep_clk_enable>:
 *
 * \param none
 */

static inline void macsc_sleep_clk_enable(void)
{
    6384:	cf 93       	push	r28
    6386:	df 93       	push	r29
    6388:	cd b7       	in	r28, 0x3d	; 61
    638a:	de b7       	in	r29, 0x3e	; 62
	ASSR |= (1 << AS2);
    638c:	86 eb       	ldi	r24, 0xB6	; 182
    638e:	90 e0       	ldi	r25, 0x00	; 0
    6390:	26 eb       	ldi	r18, 0xB6	; 182
    6392:	30 e0       	ldi	r19, 0x00	; 0
    6394:	f9 01       	movw	r30, r18
    6396:	20 81       	ld	r18, Z
    6398:	20 62       	ori	r18, 0x20	; 32
    639a:	fc 01       	movw	r30, r24
    639c:	20 83       	st	Z, r18
}
    639e:	00 00       	nop
    63a0:	df 91       	pop	r29
    63a2:	cf 91       	pop	r28
    63a4:	08 95       	ret

000063a6 <macsc_write_clock_source>:
 * \brief Configure MAC Symbol Counter Clock Source
 *
 * \param macsc macsc clk src
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
    63a6:	cf 93       	push	r28
    63a8:	df 93       	push	r29
    63aa:	1f 92       	push	r1
    63ac:	cd b7       	in	r28, 0x3d	; 61
    63ae:	de b7       	in	r29, 0x3e	; 62
    63b0:	89 83       	std	Y+1, r24	; 0x01
	if (source == MACSC_16MHz) {
    63b2:	89 81       	ldd	r24, Y+1	; 0x01
    63b4:	88 23       	and	r24, r24
    63b6:	a1 f4       	brne	.+40     	; 0x63e0 <macsc_write_clock_source+0x3a>
		SCCR0 |= (source << SCCKSEL);
    63b8:	8c ed       	ldi	r24, 0xDC	; 220
    63ba:	90 e0       	ldi	r25, 0x00	; 0
    63bc:	2c ed       	ldi	r18, 0xDC	; 220
    63be:	30 e0       	ldi	r19, 0x00	; 0
    63c0:	f9 01       	movw	r30, r18
    63c2:	20 81       	ld	r18, Z
    63c4:	42 2f       	mov	r20, r18
    63c6:	29 81       	ldd	r18, Y+1	; 0x01
    63c8:	22 2f       	mov	r18, r18
    63ca:	30 e0       	ldi	r19, 0x00	; 0
    63cc:	22 95       	swap	r18
    63ce:	32 95       	swap	r19
    63d0:	30 7f       	andi	r19, 0xF0	; 240
    63d2:	32 27       	eor	r19, r18
    63d4:	20 7f       	andi	r18, 0xF0	; 240
    63d6:	32 27       	eor	r19, r18
    63d8:	24 2b       	or	r18, r20
    63da:	fc 01       	movw	r30, r24
    63dc:	20 83       	st	Z, r18
	} else if (source == MACSC_32KHz) {
		SCCR0 &= ~(1 << SCCKSEL);
	}
}
    63de:	0c c0       	rjmp	.+24     	; 0x63f8 <macsc_write_clock_source+0x52>
 */
static inline void macsc_write_clock_source(enum macsc_xtal source)
{
	if (source == MACSC_16MHz) {
		SCCR0 |= (source << SCCKSEL);
	} else if (source == MACSC_32KHz) {
    63e0:	89 81       	ldd	r24, Y+1	; 0x01
    63e2:	81 30       	cpi	r24, 0x01	; 1
    63e4:	49 f4       	brne	.+18     	; 0x63f8 <macsc_write_clock_source+0x52>
		SCCR0 &= ~(1 << SCCKSEL);
    63e6:	8c ed       	ldi	r24, 0xDC	; 220
    63e8:	90 e0       	ldi	r25, 0x00	; 0
    63ea:	2c ed       	ldi	r18, 0xDC	; 220
    63ec:	30 e0       	ldi	r19, 0x00	; 0
    63ee:	f9 01       	movw	r30, r18
    63f0:	20 81       	ld	r18, Z
    63f2:	2f 7e       	andi	r18, 0xEF	; 239
    63f4:	fc 01       	movw	r30, r24
    63f6:	20 83       	st	Z, r18
	}
}
    63f8:	00 00       	nop
    63fa:	0f 90       	pop	r0
    63fc:	df 91       	pop	r29
    63fe:	cf 91       	pop	r28
    6400:	08 95       	ret

00006402 <sysclk_enable_peripheral_clock>:
 *  has an associated clock on the HSB bus, this will be enabled also.
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
    6402:	cf 93       	push	r28
    6404:	df 93       	push	r29
    6406:	00 d0       	rcall	.+0      	; 0x6408 <sysclk_enable_peripheral_clock+0x6>
    6408:	cd b7       	in	r28, 0x3d	; 61
    640a:	de b7       	in	r29, 0x3e	; 62
    640c:	9a 83       	std	Y+2, r25	; 0x02
    640e:	89 83       	std	Y+1, r24	; 0x01
	if (module == NULL) {
    6410:	89 81       	ldd	r24, Y+1	; 0x01
    6412:	9a 81       	ldd	r25, Y+2	; 0x02
    6414:	89 2b       	or	r24, r25
    6416:	09 f4       	brne	.+2      	; 0x641a <sysclk_enable_peripheral_clock+0x18>
    6418:	7b c0       	rjmp	.+246    	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
		Assert(false);
	}

#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	else if (module == &ADC) {
    641a:	89 81       	ldd	r24, Y+1	; 0x01
    641c:	9a 81       	ldd	r25, Y+2	; 0x02
    641e:	88 37       	cpi	r24, 0x78	; 120
    6420:	91 05       	cpc	r25, r1
    6422:	49 f4       	brne	.+18     	; 0x6436 <sysclk_enable_peripheral_clock+0x34>
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
    6424:	61 e0       	ldi	r22, 0x01	; 1
    6426:	80 e0       	ldi	r24, 0x00	; 0
    6428:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
    642c:	60 e1       	ldi	r22, 0x10	; 16
    642e:	80 e0       	ldi	r24, 0x00	; 0
    6430:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6434:	6d c0       	rjmp	.+218    	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &ADC) {
		sysclk_enable_module(POWER_RED_REG0, PRADC_bm);
#if MEGA_RF
		sysclk_enable_module(POWER_RED_REG0, PRPGA_bm);
#endif
	} else if (module == &UCSR0A) {
    6436:	89 81       	ldd	r24, Y+1	; 0x01
    6438:	9a 81       	ldd	r25, Y+2	; 0x02
    643a:	80 3c       	cpi	r24, 0xC0	; 192
    643c:	91 05       	cpc	r25, r1
    643e:	29 f4       	brne	.+10     	; 0x644a <sysclk_enable_peripheral_clock+0x48>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    6440:	62 e0       	ldi	r22, 0x02	; 2
    6442:	80 e0       	ldi	r24, 0x00	; 0
    6444:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6448:	63 c0       	rjmp	.+198    	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
#endif
	} else if (module == &UCSR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
	}
#if MEGA_RF
	else if (module == &SPCR) {
    644a:	89 81       	ldd	r24, Y+1	; 0x01
    644c:	9a 81       	ldd	r25, Y+2	; 0x02
    644e:	8c 34       	cpi	r24, 0x4C	; 76
    6450:	91 05       	cpc	r25, r1
    6452:	29 f4       	brne	.+10     	; 0x645e <sysclk_enable_peripheral_clock+0x5c>
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
    6454:	64 e0       	ldi	r22, 0x04	; 4
    6456:	80 e0       	ldi	r24, 0x00	; 0
    6458:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    645c:	59 c0       	rjmp	.+178    	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
	else if (module == &SPCR) {
		sysclk_enable_module(POWER_RED_REG0, PRSPI_bm);
	}
#endif

	else if (module == &TCCR1A) {
    645e:	89 81       	ldd	r24, Y+1	; 0x01
    6460:	9a 81       	ldd	r25, Y+2	; 0x02
    6462:	80 38       	cpi	r24, 0x80	; 128
    6464:	91 05       	cpc	r25, r1
    6466:	29 f4       	brne	.+10     	; 0x6472 <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(POWER_RED_REG0, PRTIM1_bm);
    6468:	68 e0       	ldi	r22, 0x08	; 8
    646a:	80 e0       	ldi	r24, 0x00	; 0
    646c:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6470:	4f c0       	rjmp	.+158    	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRLCD_bm);
	}
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
    6472:	89 81       	ldd	r24, Y+1	; 0x01
    6474:	9a 81       	ldd	r25, Y+2	; 0x02
    6476:	84 34       	cpi	r24, 0x44	; 68
    6478:	91 05       	cpc	r25, r1
    647a:	29 f4       	brne	.+10     	; 0x6486 <sysclk_enable_peripheral_clock+0x84>
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
    647c:	60 e2       	ldi	r22, 0x20	; 32
    647e:	80 e0       	ldi	r24, 0x00	; 0
    6480:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6484:	45 c0       	rjmp	.+138    	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
    6486:	89 81       	ldd	r24, Y+1	; 0x01
    6488:	9a 81       	ldd	r25, Y+2	; 0x02
    648a:	80 3b       	cpi	r24, 0xB0	; 176
    648c:	91 05       	cpc	r25, r1
    648e:	29 f4       	brne	.+10     	; 0x649a <sysclk_enable_peripheral_clock+0x98>
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
    6490:	60 e4       	ldi	r22, 0x40	; 64
    6492:	80 e0       	ldi	r24, 0x00	; 0
    6494:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6498:	3b c0       	rjmp	.+118    	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
#if !MEGA_XX_UN2
	else if (module == &TCCR0A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM0_bm);
	} else if (module == &TCCR2A) {
		sysclk_enable_module(POWER_RED_REG0, PRTIM2_bm);
	} else if (module == &TWBR) {
    649a:	89 81       	ldd	r24, Y+1	; 0x01
    649c:	9a 81       	ldd	r25, Y+2	; 0x02
    649e:	88 3b       	cpi	r24, 0xB8	; 184
    64a0:	91 05       	cpc	r25, r1
    64a2:	29 f4       	brne	.+10     	; 0x64ae <sysclk_enable_peripheral_clock+0xac>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
    64a4:	60 e8       	ldi	r22, 0x80	; 128
    64a6:	80 e0       	ldi	r24, 0x00	; 0
    64a8:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64ac:	31 c0       	rjmp	.+98     	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
    64ae:	89 81       	ldd	r24, Y+1	; 0x01
    64b0:	9a 81       	ldd	r25, Y+2	; 0x02
    64b2:	88 3c       	cpi	r24, 0xC8	; 200
    64b4:	91 05       	cpc	r25, r1
    64b6:	29 f4       	brne	.+10     	; 0x64c2 <sysclk_enable_peripheral_clock+0xc0>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    64b8:	61 e0       	ldi	r22, 0x01	; 1
    64ba:	81 e0       	ldi	r24, 0x01	; 1
    64bc:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64c0:	27 c0       	rjmp	.+78     	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
#endif

#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
    64c2:	89 81       	ldd	r24, Y+1	; 0x01
    64c4:	9a 81       	ldd	r25, Y+2	; 0x02
    64c6:	80 39       	cpi	r24, 0x90	; 144
    64c8:	91 05       	cpc	r25, r1
    64ca:	29 f4       	brne	.+10     	; 0x64d6 <sysclk_enable_peripheral_clock+0xd4>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
    64cc:	68 e0       	ldi	r22, 0x08	; 8
    64ce:	81 e0       	ldi	r24, 0x01	; 1
    64d0:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64d4:	1d c0       	rjmp	.+58     	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
#if MEGA_RF
	else if (module == &UCSR1A) {
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
    64d6:	89 81       	ldd	r24, Y+1	; 0x01
    64d8:	9a 81       	ldd	r25, Y+2	; 0x02
    64da:	80 3a       	cpi	r24, 0xA0	; 160
    64dc:	91 05       	cpc	r25, r1
    64de:	29 f4       	brne	.+10     	; 0x64ea <sysclk_enable_peripheral_clock+0xe8>
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
    64e0:	60 e1       	ldi	r22, 0x10	; 16
    64e2:	81 e0       	ldi	r24, 0x01	; 1
    64e4:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64e8:	13 c0       	rjmp	.+38     	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
	} else if (module == &TCCR3A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
    64ea:	89 81       	ldd	r24, Y+1	; 0x01
    64ec:	9a 81       	ldd	r25, Y+2	; 0x02
    64ee:	80 32       	cpi	r24, 0x20	; 32
    64f0:	91 40       	sbci	r25, 0x01	; 1
    64f2:	29 f4       	brne	.+10     	; 0x64fe <sysclk_enable_peripheral_clock+0xfc>
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
    64f4:	60 e2       	ldi	r22, 0x20	; 32
    64f6:	81 e0       	ldi	r24, 0x01	; 1
    64f8:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    64fc:	09 c0       	rjmp	.+18     	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTIM3_bm);
	} else if (module == &TCCR4A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM4_bm);
	} else if (module == &TCCR5A) {
		sysclk_enable_module(POWER_RED_REG1, PRTIM5_bm);
	} else if (module == &TRX_CTRL_0) {
    64fe:	89 81       	ldd	r24, Y+1	; 0x01
    6500:	9a 81       	ldd	r25, Y+2	; 0x02
    6502:	83 34       	cpi	r24, 0x43	; 67
    6504:	91 40       	sbci	r25, 0x01	; 1
    6506:	21 f4       	brne	.+8      	; 0x6510 <sysclk_enable_peripheral_clock+0x10e>
		sysclk_enable_module(POWER_RED_REG1, PRTRX24_bm);
    6508:	60 e4       	ldi	r22, 0x40	; 64
    650a:	81 e0       	ldi	r24, 0x01	; 1
    650c:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
#endif
#endif
	else {
		Assert(false);
	}
}
    6510:	00 00       	nop
    6512:	0f 90       	pop	r0
    6514:	0f 90       	pop	r0
    6516:	df 91       	pop	r29
    6518:	cf 91       	pop	r28
    651a:	08 95       	ret

0000651c <sm_init>:

/**
 * \brief This function Initializes the Sleep functions
 */
void sm_init(void)
{
    651c:	cf 93       	push	r28
    651e:	df 93       	push	r29
    6520:	cd b7       	in	r28, 0x3d	; 61
    6522:	de b7       	in	r29, 0x3e	; 62
	/* Set the sleep mode to initially lock. */
	sleep_set_mode(SLEEP_SMODE_PSAVE);
    6524:	86 e0       	ldi	r24, 0x06	; 6
    6526:	0e 94 ab 31 	call	0x6356	; 0x6356 <sleep_set_mode>
	sysclk_enable_peripheral_clock(&TCCR2A);
    652a:	80 eb       	ldi	r24, 0xB0	; 176
    652c:	90 e0       	ldi	r25, 0x00	; 0
    652e:	0e 94 01 32 	call	0x6402	; 0x6402 <sysclk_enable_peripheral_clock>
	macsc_write_clock_source(MACSC_32KHz);
    6532:	81 e0       	ldi	r24, 0x01	; 1
    6534:	0e 94 d3 31 	call	0x63a6	; 0x63a6 <macsc_write_clock_source>
	macsc_sleep_clk_enable();
    6538:	0e 94 c2 31 	call	0x6384	; 0x6384 <macsc_sleep_clk_enable>
//	macsc_set_cmp3_int_cb(cmp3_int_cb);
//	macsc_enable_cmp_int(MACSC_CC3);
	macsc_enable();
    653c:	0e 94 11 34 	call	0x6822	; 0x6822 <macsc_enable>
}
    6540:	00 00       	nop
    6542:	df 91       	pop	r29
    6544:	cf 91       	pop	r28
    6546:	08 95       	ret

00006548 <sm_sleep>:
 * \brief This function puts the  device to sleep
 * \param interval : in seconds for the device to sleep.Range of Interval is
 *1-68719s
 */
void sm_sleep(uint32_t interval)
{
    6548:	cf 93       	push	r28
    654a:	df 93       	push	r29
    654c:	00 d0       	rcall	.+0      	; 0x654e <sm_sleep+0x6>
    654e:	00 d0       	rcall	.+0      	; 0x6550 <sm_sleep+0x8>
    6550:	cd b7       	in	r28, 0x3d	; 61
    6552:	de b7       	in	r29, 0x3e	; 62
    6554:	69 83       	std	Y+1, r22	; 0x01
    6556:	7a 83       	std	Y+2, r23	; 0x02
    6558:	8b 83       	std	Y+3, r24	; 0x03
    655a:	9c 83       	std	Y+4, r25	; 0x04
//	/*Enable MAC Symbol Counter*/
//	macsc_enable();
	/*Timestamp the current symbol counter value for Comparison*/
//	macsc_enable_manual_bts();
//	macsc_use_cmp(COMPARE_MODE, interval * CONFIG_MACSC_HZ, MACSC_CC3);
	sleep_enable();
    655c:	83 e5       	ldi	r24, 0x53	; 83
    655e:	90 e0       	ldi	r25, 0x00	; 0
    6560:	23 e5       	ldi	r18, 0x53	; 83
    6562:	30 e0       	ldi	r19, 0x00	; 0
    6564:	f9 01       	movw	r30, r18
    6566:	20 81       	ld	r18, Z
    6568:	21 60       	ori	r18, 0x01	; 1
    656a:	fc 01       	movw	r30, r24
    656c:	20 83       	st	Z, r18
	sleep_enter();
    656e:	88 95       	sleep
}
    6570:	00 00       	nop
    6572:	0f 90       	pop	r0
    6574:	0f 90       	pop	r0
    6576:	0f 90       	pop	r0
    6578:	0f 90       	pop	r0
    657a:	df 91       	pop	r29
    657c:	cf 91       	pop	r28
    657e:	08 95       	ret

00006580 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    6580:	cf 93       	push	r28
    6582:	df 93       	push	r29
    6584:	1f 92       	push	r1
    6586:	cd b7       	in	r28, 0x3d	; 61
    6588:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    658a:	8f e5       	ldi	r24, 0x5F	; 95
    658c:	90 e0       	ldi	r25, 0x00	; 0
    658e:	fc 01       	movw	r30, r24
    6590:	80 81       	ld	r24, Z
    6592:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6594:	f8 94       	cli
	return flags;
    6596:	89 81       	ldd	r24, Y+1	; 0x01
}
    6598:	0f 90       	pop	r0
    659a:	df 91       	pop	r29
    659c:	cf 91       	pop	r28
    659e:	08 95       	ret

000065a0 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    65a0:	cf 93       	push	r28
    65a2:	df 93       	push	r29
    65a4:	1f 92       	push	r1
    65a6:	cd b7       	in	r28, 0x3d	; 61
    65a8:	de b7       	in	r29, 0x3e	; 62
    65aa:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    65ac:	8f e5       	ldi	r24, 0x5F	; 95
    65ae:	90 e0       	ldi	r25, 0x00	; 0
    65b0:	29 81       	ldd	r18, Y+1	; 0x01
    65b2:	fc 01       	movw	r30, r24
    65b4:	20 83       	st	Z, r18
}
    65b6:	00 00       	nop
    65b8:	0f 90       	pop	r0
    65ba:	df 91       	pop	r29
    65bc:	cf 91       	pop	r28
    65be:	08 95       	ret

000065c0 <__vector_68>:
 *
 * This function will handle interrupt on MAC Symbol counter overflow and
 * call the callback function.
 */
ISR(SCNT_OVFL_vect)
{
    65c0:	1f 92       	push	r1
    65c2:	0f 92       	push	r0
    65c4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    65c8:	0f 92       	push	r0
    65ca:	11 24       	eor	r1, r1
    65cc:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    65d0:	0f 92       	push	r0
    65d2:	2f 93       	push	r18
    65d4:	3f 93       	push	r19
    65d6:	4f 93       	push	r20
    65d8:	5f 93       	push	r21
    65da:	6f 93       	push	r22
    65dc:	7f 93       	push	r23
    65de:	8f 93       	push	r24
    65e0:	9f 93       	push	r25
    65e2:	af 93       	push	r26
    65e4:	bf 93       	push	r27
    65e6:	ef 93       	push	r30
    65e8:	ff 93       	push	r31
    65ea:	cf 93       	push	r28
    65ec:	df 93       	push	r29
    65ee:	cd b7       	in	r28, 0x3d	; 61
    65f0:	de b7       	in	r29, 0x3e	; 62
	if (macsc_ovf_cb) {
    65f2:	80 91 f4 10 	lds	r24, 0x10F4	; 0x8010f4 <macsc_ovf_cb>
    65f6:	90 91 f5 10 	lds	r25, 0x10F5	; 0x8010f5 <macsc_ovf_cb+0x1>
    65fa:	89 2b       	or	r24, r25
    65fc:	31 f0       	breq	.+12     	; 0x660a <__vector_68+0x4a>
		macsc_ovf_cb();
    65fe:	80 91 f4 10 	lds	r24, 0x10F4	; 0x8010f4 <macsc_ovf_cb>
    6602:	90 91 f5 10 	lds	r25, 0x10F5	; 0x8010f5 <macsc_ovf_cb+0x1>
    6606:	fc 01       	movw	r30, r24
    6608:	09 95       	icall
	}
}
    660a:	00 00       	nop
    660c:	df 91       	pop	r29
    660e:	cf 91       	pop	r28
    6610:	ff 91       	pop	r31
    6612:	ef 91       	pop	r30
    6614:	bf 91       	pop	r27
    6616:	af 91       	pop	r26
    6618:	9f 91       	pop	r25
    661a:	8f 91       	pop	r24
    661c:	7f 91       	pop	r23
    661e:	6f 91       	pop	r22
    6620:	5f 91       	pop	r21
    6622:	4f 91       	pop	r20
    6624:	3f 91       	pop	r19
    6626:	2f 91       	pop	r18
    6628:	0f 90       	pop	r0
    662a:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    662e:	0f 90       	pop	r0
    6630:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6634:	0f 90       	pop	r0
    6636:	1f 90       	pop	r1
    6638:	18 95       	reti

0000663a <__vector_65>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 1 Match and
 * call the callback function.
 */
ISR(SCNT_CMP1_vect)
{
    663a:	1f 92       	push	r1
    663c:	0f 92       	push	r0
    663e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6642:	0f 92       	push	r0
    6644:	11 24       	eor	r1, r1
    6646:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    664a:	0f 92       	push	r0
    664c:	2f 93       	push	r18
    664e:	3f 93       	push	r19
    6650:	4f 93       	push	r20
    6652:	5f 93       	push	r21
    6654:	6f 93       	push	r22
    6656:	7f 93       	push	r23
    6658:	8f 93       	push	r24
    665a:	9f 93       	push	r25
    665c:	af 93       	push	r26
    665e:	bf 93       	push	r27
    6660:	ef 93       	push	r30
    6662:	ff 93       	push	r31
    6664:	cf 93       	push	r28
    6666:	df 93       	push	r29
    6668:	cd b7       	in	r28, 0x3d	; 61
    666a:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp1_cb) {
    666c:	80 91 f6 10 	lds	r24, 0x10F6	; 0x8010f6 <macsc_cmp1_cb>
    6670:	90 91 f7 10 	lds	r25, 0x10F7	; 0x8010f7 <macsc_cmp1_cb+0x1>
    6674:	89 2b       	or	r24, r25
    6676:	31 f0       	breq	.+12     	; 0x6684 <__vector_65+0x4a>
		macsc_cmp1_cb();
    6678:	80 91 f6 10 	lds	r24, 0x10F6	; 0x8010f6 <macsc_cmp1_cb>
    667c:	90 91 f7 10 	lds	r25, 0x10F7	; 0x8010f7 <macsc_cmp1_cb+0x1>
    6680:	fc 01       	movw	r30, r24
    6682:	09 95       	icall
	}
}
    6684:	00 00       	nop
    6686:	df 91       	pop	r29
    6688:	cf 91       	pop	r28
    668a:	ff 91       	pop	r31
    668c:	ef 91       	pop	r30
    668e:	bf 91       	pop	r27
    6690:	af 91       	pop	r26
    6692:	9f 91       	pop	r25
    6694:	8f 91       	pop	r24
    6696:	7f 91       	pop	r23
    6698:	6f 91       	pop	r22
    669a:	5f 91       	pop	r21
    669c:	4f 91       	pop	r20
    669e:	3f 91       	pop	r19
    66a0:	2f 91       	pop	r18
    66a2:	0f 90       	pop	r0
    66a4:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    66a8:	0f 90       	pop	r0
    66aa:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    66ae:	0f 90       	pop	r0
    66b0:	1f 90       	pop	r1
    66b2:	18 95       	reti

000066b4 <__vector_66>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 2 Match and
 * call the callback function.
 */
ISR(SCNT_CMP2_vect)
{
    66b4:	1f 92       	push	r1
    66b6:	0f 92       	push	r0
    66b8:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    66bc:	0f 92       	push	r0
    66be:	11 24       	eor	r1, r1
    66c0:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    66c4:	0f 92       	push	r0
    66c6:	2f 93       	push	r18
    66c8:	3f 93       	push	r19
    66ca:	4f 93       	push	r20
    66cc:	5f 93       	push	r21
    66ce:	6f 93       	push	r22
    66d0:	7f 93       	push	r23
    66d2:	8f 93       	push	r24
    66d4:	9f 93       	push	r25
    66d6:	af 93       	push	r26
    66d8:	bf 93       	push	r27
    66da:	ef 93       	push	r30
    66dc:	ff 93       	push	r31
    66de:	cf 93       	push	r28
    66e0:	df 93       	push	r29
    66e2:	cd b7       	in	r28, 0x3d	; 61
    66e4:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp2_cb) {
    66e6:	80 91 f8 10 	lds	r24, 0x10F8	; 0x8010f8 <macsc_cmp2_cb>
    66ea:	90 91 f9 10 	lds	r25, 0x10F9	; 0x8010f9 <macsc_cmp2_cb+0x1>
    66ee:	89 2b       	or	r24, r25
    66f0:	31 f0       	breq	.+12     	; 0x66fe <__vector_66+0x4a>
		macsc_cmp2_cb();
    66f2:	80 91 f8 10 	lds	r24, 0x10F8	; 0x8010f8 <macsc_cmp2_cb>
    66f6:	90 91 f9 10 	lds	r25, 0x10F9	; 0x8010f9 <macsc_cmp2_cb+0x1>
    66fa:	fc 01       	movw	r30, r24
    66fc:	09 95       	icall
	}
}
    66fe:	00 00       	nop
    6700:	df 91       	pop	r29
    6702:	cf 91       	pop	r28
    6704:	ff 91       	pop	r31
    6706:	ef 91       	pop	r30
    6708:	bf 91       	pop	r27
    670a:	af 91       	pop	r26
    670c:	9f 91       	pop	r25
    670e:	8f 91       	pop	r24
    6710:	7f 91       	pop	r23
    6712:	6f 91       	pop	r22
    6714:	5f 91       	pop	r21
    6716:	4f 91       	pop	r20
    6718:	3f 91       	pop	r19
    671a:	2f 91       	pop	r18
    671c:	0f 90       	pop	r0
    671e:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6722:	0f 90       	pop	r0
    6724:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6728:	0f 90       	pop	r0
    672a:	1f 90       	pop	r1
    672c:	18 95       	reti

0000672e <__vector_67>:
 *
 * This function will handle interrupt on MAC Symbol counter Compare 3 Match and
 * call the callback function.
 */
ISR(SCNT_CMP3_vect)
{
    672e:	1f 92       	push	r1
    6730:	0f 92       	push	r0
    6732:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    6736:	0f 92       	push	r0
    6738:	11 24       	eor	r1, r1
    673a:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    673e:	0f 92       	push	r0
    6740:	2f 93       	push	r18
    6742:	3f 93       	push	r19
    6744:	4f 93       	push	r20
    6746:	5f 93       	push	r21
    6748:	6f 93       	push	r22
    674a:	7f 93       	push	r23
    674c:	8f 93       	push	r24
    674e:	9f 93       	push	r25
    6750:	af 93       	push	r26
    6752:	bf 93       	push	r27
    6754:	ef 93       	push	r30
    6756:	ff 93       	push	r31
    6758:	cf 93       	push	r28
    675a:	df 93       	push	r29
    675c:	cd b7       	in	r28, 0x3d	; 61
    675e:	de b7       	in	r29, 0x3e	; 62
	if (macsc_cmp3_cb) {
    6760:	80 91 fa 10 	lds	r24, 0x10FA	; 0x8010fa <macsc_cmp3_cb>
    6764:	90 91 fb 10 	lds	r25, 0x10FB	; 0x8010fb <macsc_cmp3_cb+0x1>
    6768:	89 2b       	or	r24, r25
    676a:	31 f0       	breq	.+12     	; 0x6778 <__vector_67+0x4a>
		macsc_cmp3_cb();
    676c:	80 91 fa 10 	lds	r24, 0x10FA	; 0x8010fa <macsc_cmp3_cb>
    6770:	90 91 fb 10 	lds	r25, 0x10FB	; 0x8010fb <macsc_cmp3_cb+0x1>
    6774:	fc 01       	movw	r30, r24
    6776:	09 95       	icall
	}
}
    6778:	00 00       	nop
    677a:	df 91       	pop	r29
    677c:	cf 91       	pop	r28
    677e:	ff 91       	pop	r31
    6780:	ef 91       	pop	r30
    6782:	bf 91       	pop	r27
    6784:	af 91       	pop	r26
    6786:	9f 91       	pop	r25
    6788:	8f 91       	pop	r24
    678a:	7f 91       	pop	r23
    678c:	6f 91       	pop	r22
    678e:	5f 91       	pop	r21
    6790:	4f 91       	pop	r20
    6792:	3f 91       	pop	r19
    6794:	2f 91       	pop	r18
    6796:	0f 90       	pop	r0
    6798:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    679c:	0f 90       	pop	r0
    679e:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    67a2:	0f 90       	pop	r0
    67a4:	1f 90       	pop	r1
    67a6:	18 95       	reti

000067a8 <__vector_69>:
 *
 * This function will handle interrupt of the Back-off Slot counter and
 * call the callback function.
 */
ISR(SCNT_BACKOFF_vect)
{
    67a8:	1f 92       	push	r1
    67aa:	0f 92       	push	r0
    67ac:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    67b0:	0f 92       	push	r0
    67b2:	11 24       	eor	r1, r1
    67b4:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    67b8:	0f 92       	push	r0
    67ba:	2f 93       	push	r18
    67bc:	3f 93       	push	r19
    67be:	4f 93       	push	r20
    67c0:	5f 93       	push	r21
    67c2:	6f 93       	push	r22
    67c4:	7f 93       	push	r23
    67c6:	8f 93       	push	r24
    67c8:	9f 93       	push	r25
    67ca:	af 93       	push	r26
    67cc:	bf 93       	push	r27
    67ce:	ef 93       	push	r30
    67d0:	ff 93       	push	r31
    67d2:	cf 93       	push	r28
    67d4:	df 93       	push	r29
    67d6:	cd b7       	in	r28, 0x3d	; 61
    67d8:	de b7       	in	r29, 0x3e	; 62
	if (macsc_slotcnt_cb) {
    67da:	80 91 fc 10 	lds	r24, 0x10FC	; 0x8010fc <macsc_slotcnt_cb>
    67de:	90 91 fd 10 	lds	r25, 0x10FD	; 0x8010fd <macsc_slotcnt_cb+0x1>
    67e2:	89 2b       	or	r24, r25
    67e4:	31 f0       	breq	.+12     	; 0x67f2 <__vector_69+0x4a>
		macsc_slotcnt_cb();
    67e6:	80 91 fc 10 	lds	r24, 0x10FC	; 0x8010fc <macsc_slotcnt_cb>
    67ea:	90 91 fd 10 	lds	r25, 0x10FD	; 0x8010fd <macsc_slotcnt_cb+0x1>
    67ee:	fc 01       	movw	r30, r24
    67f0:	09 95       	icall
	}
}
    67f2:	00 00       	nop
    67f4:	df 91       	pop	r29
    67f6:	cf 91       	pop	r28
    67f8:	ff 91       	pop	r31
    67fa:	ef 91       	pop	r30
    67fc:	bf 91       	pop	r27
    67fe:	af 91       	pop	r26
    6800:	9f 91       	pop	r25
    6802:	8f 91       	pop	r24
    6804:	7f 91       	pop	r23
    6806:	6f 91       	pop	r22
    6808:	5f 91       	pop	r21
    680a:	4f 91       	pop	r20
    680c:	3f 91       	pop	r19
    680e:	2f 91       	pop	r18
    6810:	0f 90       	pop	r0
    6812:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    6816:	0f 90       	pop	r0
    6818:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    681c:	0f 90       	pop	r0
    681e:	1f 90       	pop	r1
    6820:	18 95       	reti

00006822 <macsc_enable>:
 *
 * \param none
 *
 */
void macsc_enable(void)
{
    6822:	cf 93       	push	r28
    6824:	df 93       	push	r29
    6826:	1f 92       	push	r1
    6828:	cd b7       	in	r28, 0x3d	; 61
    682a:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
    682c:	0e 94 c0 32 	call	0x6580	; 0x6580 <cpu_irq_save>
    6830:	89 83       	std	Y+1, r24	; 0x01

	SCCR0 |= (1 << SCEN);
    6832:	8c ed       	ldi	r24, 0xDC	; 220
    6834:	90 e0       	ldi	r25, 0x00	; 0
    6836:	2c ed       	ldi	r18, 0xDC	; 220
    6838:	30 e0       	ldi	r19, 0x00	; 0
    683a:	f9 01       	movw	r30, r18
    683c:	20 81       	ld	r18, Z
    683e:	20 62       	ori	r18, 0x20	; 32
    6840:	fc 01       	movw	r30, r24
    6842:	20 83       	st	Z, r18

	cpu_irq_restore(iflags);
    6844:	89 81       	ldd	r24, Y+1	; 0x01
    6846:	0e 94 d0 32 	call	0x65a0	; 0x65a0 <cpu_irq_restore>
}
    684a:	00 00       	nop
    684c:	0f 90       	pop	r0
    684e:	df 91       	pop	r29
    6850:	cf 91       	pop	r28
    6852:	08 95       	ret

00006854 <is_macsc_enable>:
 *
 * \param none
 *
 */
bool is_macsc_enable(void)
{	
    6854:	cf 93       	push	r28
    6856:	df 93       	push	r29
    6858:	cd b7       	in	r28, 0x3d	; 61
    685a:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR0&&(1<<SCEN));	
    685c:	8c ed       	ldi	r24, 0xDC	; 220
    685e:	90 e0       	ldi	r25, 0x00	; 0
    6860:	fc 01       	movw	r30, r24
    6862:	80 81       	ld	r24, Z
    6864:	88 23       	and	r24, r24
    6866:	19 f0       	breq	.+6      	; 0x686e <is_macsc_enable+0x1a>
    6868:	81 e0       	ldi	r24, 0x01	; 1
    686a:	90 e0       	ldi	r25, 0x00	; 0
    686c:	02 c0       	rjmp	.+4      	; 0x6872 <is_macsc_enable+0x1e>
    686e:	80 e0       	ldi	r24, 0x00	; 0
    6870:	90 e0       	ldi	r25, 0x00	; 0
    6872:	81 70       	andi	r24, 0x01	; 1
}
    6874:	df 91       	pop	r29
    6876:	cf 91       	pop	r28
    6878:	08 95       	ret

0000687a <macsc_disable>:
 *
 * \param none
 *
 */
void macsc_disable(void)
{
    687a:	cf 93       	push	r28
    687c:	df 93       	push	r29
    687e:	cd b7       	in	r28, 0x3d	; 61
    6880:	de b7       	in	r29, 0x3e	; 62
	SCCR0 &= ~(1<<SCEN);
    6882:	8c ed       	ldi	r24, 0xDC	; 220
    6884:	90 e0       	ldi	r25, 0x00	; 0
    6886:	2c ed       	ldi	r18, 0xDC	; 220
    6888:	30 e0       	ldi	r19, 0x00	; 0
    688a:	f9 01       	movw	r30, r18
    688c:	20 81       	ld	r18, Z
    688e:	2f 7d       	andi	r18, 0xDF	; 223
    6890:	fc 01       	movw	r30, r24
    6892:	20 83       	st	Z, r18
}
    6894:	00 00       	nop
    6896:	df 91       	pop	r29
    6898:	cf 91       	pop	r28
    689a:	08 95       	ret

0000689c <is_macsc_backoff_enable>:
 *
 * \param none
 *
 */
bool is_macsc_backoff_enable(void)
{	
    689c:	cf 93       	push	r28
    689e:	df 93       	push	r29
    68a0:	cd b7       	in	r28, 0x3d	; 61
    68a2:	de b7       	in	r29, 0x3e	; 62
   	return(SCCR1&&(1<<SCENBO));	
    68a4:	8d ed       	ldi	r24, 0xDD	; 221
    68a6:	90 e0       	ldi	r25, 0x00	; 0
    68a8:	fc 01       	movw	r30, r24
    68aa:	80 81       	ld	r24, Z
    68ac:	88 23       	and	r24, r24
    68ae:	19 f0       	breq	.+6      	; 0x68b6 <is_macsc_backoff_enable+0x1a>
    68b0:	81 e0       	ldi	r24, 0x01	; 1
    68b2:	90 e0       	ldi	r25, 0x00	; 0
    68b4:	02 c0       	rjmp	.+4      	; 0x68ba <is_macsc_backoff_enable+0x1e>
    68b6:	80 e0       	ldi	r24, 0x00	; 0
    68b8:	90 e0       	ldi	r25, 0x00	; 0
    68ba:	81 70       	andi	r24, 0x01	; 1
}
    68bc:	df 91       	pop	r29
    68be:	cf 91       	pop	r28
    68c0:	08 95       	ret

000068c2 <macsc_enable_cmp_int>:
/**
 * \brief Enables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
    68c2:	cf 93       	push	r28
    68c4:	df 93       	push	r29
    68c6:	1f 92       	push	r1
    68c8:	cd b7       	in	r28, 0x3d	; 61
    68ca:	de b7       	in	r29, 0x3e	; 62
    68cc:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    68ce:	89 81       	ldd	r24, Y+1	; 0x01
    68d0:	88 2f       	mov	r24, r24
    68d2:	90 e0       	ldi	r25, 0x00	; 0
    68d4:	82 30       	cpi	r24, 0x02	; 2
    68d6:	91 05       	cpc	r25, r1
    68d8:	29 f1       	breq	.+74     	; 0x6924 <macsc_enable_cmp_int+0x62>
    68da:	83 30       	cpi	r24, 0x03	; 3
    68dc:	91 05       	cpc	r25, r1
    68de:	09 f4       	brne	.+2      	; 0x68e2 <macsc_enable_cmp_int+0x20>
    68e0:	3e c0       	rjmp	.+124    	; 0x695e <macsc_enable_cmp_int+0x9c>
    68e2:	01 97       	sbiw	r24, 0x01	; 1
    68e4:	09 f0       	breq	.+2      	; 0x68e8 <macsc_enable_cmp_int+0x26>
		}
	}
	break;

	default:
		break;
    68e6:	5d c0       	rjmp	.+186    	; 0x69a2 <macsc_enable_cmp_int+0xe0>
void macsc_enable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
    68e8:	8f ed       	ldi	r24, 0xDF	; 223
    68ea:	90 e0       	ldi	r25, 0x00	; 0
    68ec:	fc 01       	movw	r30, r24
    68ee:	80 81       	ld	r24, Z
    68f0:	88 2f       	mov	r24, r24
    68f2:	90 e0       	ldi	r25, 0x00	; 0
    68f4:	81 70       	andi	r24, 0x01	; 1
    68f6:	99 27       	eor	r25, r25
    68f8:	89 2b       	or	r24, r25
    68fa:	09 f0       	breq	.+2      	; 0x68fe <macsc_enable_cmp_int+0x3c>
    68fc:	4d c0       	rjmp	.+154    	; 0x6998 <macsc_enable_cmp_int+0xd6>
			SCIRQS |= (1 << IRQSCP1);
    68fe:	80 ee       	ldi	r24, 0xE0	; 224
    6900:	90 e0       	ldi	r25, 0x00	; 0
    6902:	20 ee       	ldi	r18, 0xE0	; 224
    6904:	30 e0       	ldi	r19, 0x00	; 0
    6906:	f9 01       	movw	r30, r18
    6908:	20 81       	ld	r18, Z
    690a:	21 60       	ori	r18, 0x01	; 1
    690c:	fc 01       	movw	r30, r24
    690e:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP1);
    6910:	8f ed       	ldi	r24, 0xDF	; 223
    6912:	90 e0       	ldi	r25, 0x00	; 0
    6914:	2f ed       	ldi	r18, 0xDF	; 223
    6916:	30 e0       	ldi	r19, 0x00	; 0
    6918:	f9 01       	movw	r30, r18
    691a:	20 81       	ld	r18, Z
    691c:	21 60       	ori	r18, 0x01	; 1
    691e:	fc 01       	movw	r30, r24
    6920:	20 83       	st	Z, r18
		}
	}
	break;
    6922:	3a c0       	rjmp	.+116    	; 0x6998 <macsc_enable_cmp_int+0xd6>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
    6924:	8f ed       	ldi	r24, 0xDF	; 223
    6926:	90 e0       	ldi	r25, 0x00	; 0
    6928:	fc 01       	movw	r30, r24
    692a:	80 81       	ld	r24, Z
    692c:	88 2f       	mov	r24, r24
    692e:	90 e0       	ldi	r25, 0x00	; 0
    6930:	82 70       	andi	r24, 0x02	; 2
    6932:	99 27       	eor	r25, r25
    6934:	89 2b       	or	r24, r25
    6936:	91 f5       	brne	.+100    	; 0x699c <macsc_enable_cmp_int+0xda>
			SCIRQS |= (1 << IRQSCP2);
    6938:	80 ee       	ldi	r24, 0xE0	; 224
    693a:	90 e0       	ldi	r25, 0x00	; 0
    693c:	20 ee       	ldi	r18, 0xE0	; 224
    693e:	30 e0       	ldi	r19, 0x00	; 0
    6940:	f9 01       	movw	r30, r18
    6942:	20 81       	ld	r18, Z
    6944:	22 60       	ori	r18, 0x02	; 2
    6946:	fc 01       	movw	r30, r24
    6948:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP2);
    694a:	8f ed       	ldi	r24, 0xDF	; 223
    694c:	90 e0       	ldi	r25, 0x00	; 0
    694e:	2f ed       	ldi	r18, 0xDF	; 223
    6950:	30 e0       	ldi	r19, 0x00	; 0
    6952:	f9 01       	movw	r30, r18
    6954:	20 81       	ld	r18, Z
    6956:	22 60       	ori	r18, 0x02	; 2
    6958:	fc 01       	movw	r30, r24
    695a:	20 83       	st	Z, r18
		}
	}
	break;
    695c:	1f c0       	rjmp	.+62     	; 0x699c <macsc_enable_cmp_int+0xda>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
    695e:	8f ed       	ldi	r24, 0xDF	; 223
    6960:	90 e0       	ldi	r25, 0x00	; 0
    6962:	fc 01       	movw	r30, r24
    6964:	80 81       	ld	r24, Z
    6966:	88 2f       	mov	r24, r24
    6968:	90 e0       	ldi	r25, 0x00	; 0
    696a:	84 70       	andi	r24, 0x04	; 4
    696c:	99 27       	eor	r25, r25
    696e:	89 2b       	or	r24, r25
    6970:	b9 f4       	brne	.+46     	; 0x69a0 <macsc_enable_cmp_int+0xde>
			SCIRQS |= (1 << IRQSCP3);
    6972:	80 ee       	ldi	r24, 0xE0	; 224
    6974:	90 e0       	ldi	r25, 0x00	; 0
    6976:	20 ee       	ldi	r18, 0xE0	; 224
    6978:	30 e0       	ldi	r19, 0x00	; 0
    697a:	f9 01       	movw	r30, r18
    697c:	20 81       	ld	r18, Z
    697e:	24 60       	ori	r18, 0x04	; 4
    6980:	fc 01       	movw	r30, r24
    6982:	20 83       	st	Z, r18
			SCIRQM |= (1 << IRQMCP3);
    6984:	8f ed       	ldi	r24, 0xDF	; 223
    6986:	90 e0       	ldi	r25, 0x00	; 0
    6988:	2f ed       	ldi	r18, 0xDF	; 223
    698a:	30 e0       	ldi	r19, 0x00	; 0
    698c:	f9 01       	movw	r30, r18
    698e:	20 81       	ld	r18, Z
    6990:	24 60       	ori	r18, 0x04	; 4
    6992:	fc 01       	movw	r30, r24
    6994:	20 83       	st	Z, r18
		}
	}
	break;
    6996:	04 c0       	rjmp	.+8      	; 0x69a0 <macsc_enable_cmp_int+0xde>
		if ((SCIRQM & (1 << IRQMCP1)) == 0) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM |= (1 << IRQMCP1);
		}
	}
	break;
    6998:	00 00       	nop
    699a:	03 c0       	rjmp	.+6      	; 0x69a2 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP2)) == 0) {
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM |= (1 << IRQMCP2);
		}
	}
	break;
    699c:	00 00       	nop
    699e:	01 c0       	rjmp	.+2      	; 0x69a2 <macsc_enable_cmp_int+0xe0>
		if ((SCIRQM & (1 << IRQMCP3)) == 0) {
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM |= (1 << IRQMCP3);
		}
	}
	break;
    69a0:	00 00       	nop

	default:
		break;
	}
}
    69a2:	00 00       	nop
    69a4:	0f 90       	pop	r0
    69a6:	df 91       	pop	r29
    69a8:	cf 91       	pop	r28
    69aa:	08 95       	ret

000069ac <macsc_disable_cmp_int>:
/**
 * \brief Disables compare interrupts of the MACSC 
 * \param channel Compare channel
 */
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
    69ac:	cf 93       	push	r28
    69ae:	df 93       	push	r29
    69b0:	1f 92       	push	r1
    69b2:	cd b7       	in	r28, 0x3d	; 61
    69b4:	de b7       	in	r29, 0x3e	; 62
    69b6:	89 83       	std	Y+1, r24	; 0x01
	switch (channel) {
    69b8:	89 81       	ldd	r24, Y+1	; 0x01
    69ba:	88 2f       	mov	r24, r24
    69bc:	90 e0       	ldi	r25, 0x00	; 0
    69be:	82 30       	cpi	r24, 0x02	; 2
    69c0:	91 05       	cpc	r25, r1
    69c2:	19 f1       	breq	.+70     	; 0x6a0a <macsc_disable_cmp_int+0x5e>
    69c4:	83 30       	cpi	r24, 0x03	; 3
    69c6:	91 05       	cpc	r25, r1
    69c8:	29 f1       	breq	.+74     	; 0x6a14 <macsc_disable_cmp_int+0x68>
    69ca:	01 97       	sbiw	r24, 0x01	; 1
    69cc:	09 f0       	breq	.+2      	; 0x69d0 <macsc_disable_cmp_int+0x24>
		}
	}
	break;

	default:
		break;
    69ce:	28 c0       	rjmp	.+80     	; 0x6a20 <macsc_disable_cmp_int+0x74>
void macsc_disable_cmp_int(enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
    69d0:	8f ed       	ldi	r24, 0xDF	; 223
    69d2:	90 e0       	ldi	r25, 0x00	; 0
    69d4:	fc 01       	movw	r30, r24
    69d6:	80 81       	ld	r24, Z
    69d8:	88 2f       	mov	r24, r24
    69da:	90 e0       	ldi	r25, 0x00	; 0
    69dc:	81 70       	andi	r24, 0x01	; 1
    69de:	99 27       	eor	r25, r25
    69e0:	89 2b       	or	r24, r25
    69e2:	e9 f0       	breq	.+58     	; 0x6a1e <macsc_disable_cmp_int+0x72>
			SCIRQS |= (1 << IRQSCP1);
    69e4:	80 ee       	ldi	r24, 0xE0	; 224
    69e6:	90 e0       	ldi	r25, 0x00	; 0
    69e8:	20 ee       	ldi	r18, 0xE0	; 224
    69ea:	30 e0       	ldi	r19, 0x00	; 0
    69ec:	f9 01       	movw	r30, r18
    69ee:	20 81       	ld	r18, Z
    69f0:	21 60       	ori	r18, 0x01	; 1
    69f2:	fc 01       	movw	r30, r24
    69f4:	20 83       	st	Z, r18
			SCIRQM &= ~(1 << IRQMCP1);
    69f6:	8f ed       	ldi	r24, 0xDF	; 223
    69f8:	90 e0       	ldi	r25, 0x00	; 0
    69fa:	2f ed       	ldi	r18, 0xDF	; 223
    69fc:	30 e0       	ldi	r19, 0x00	; 0
    69fe:	f9 01       	movw	r30, r18
    6a00:	20 81       	ld	r18, Z
    6a02:	2e 7f       	andi	r18, 0xFE	; 254
    6a04:	fc 01       	movw	r30, r24
    6a06:	20 83       	st	Z, r18
		}
	}
	break;
    6a08:	0a c0       	rjmp	.+20     	; 0x6a1e <macsc_disable_cmp_int+0x72>

	case MACSC_CC2:
	{
		if ((SCIRQM & (1 << IRQMCP2)) == 1) {
    6a0a:	8f ed       	ldi	r24, 0xDF	; 223
    6a0c:	90 e0       	ldi	r25, 0x00	; 0
    6a0e:	fc 01       	movw	r30, r24
    6a10:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP2);
			SCIRQM &= ~(1 << IRQMCP2);
		}
	}
	break;
    6a12:	06 c0       	rjmp	.+12     	; 0x6a20 <macsc_disable_cmp_int+0x74>

	case MACSC_CC3:
	{
		if ((SCIRQM & (1 << IRQMCP3)) == 1) {
    6a14:	8f ed       	ldi	r24, 0xDF	; 223
    6a16:	90 e0       	ldi	r25, 0x00	; 0
    6a18:	fc 01       	movw	r30, r24
    6a1a:	80 81       	ld	r24, Z
			SCIRQS |= (1 << IRQSCP3);
			SCIRQM &= ~(1 << IRQMCP3);
		}
	}
	break;
    6a1c:	01 c0       	rjmp	.+2      	; 0x6a20 <macsc_disable_cmp_int+0x74>
		if ((SCIRQM & (1 << IRQMCP1)) == 1) {
			SCIRQS |= (1 << IRQSCP1);
			SCIRQM &= ~(1 << IRQMCP1);
		}
	}
	break;
    6a1e:	00 00       	nop
	break;

	default:
		break;
	}
}
    6a20:	00 00       	nop
    6a22:	0f 90       	pop	r0
    6a24:	df 91       	pop	r29
    6a26:	cf 91       	pop	r28
    6a28:	08 95       	ret

00006a2a <macsc_use_cmp>:
 * \param cmp compare value for SCOCRx register
 * \param channel Compare channel
 */
void macsc_use_cmp(bool abs_rel, uint32_t cmp,
		enum macsc_cc_channel channel)
{
    6a2a:	cf 93       	push	r28
    6a2c:	df 93       	push	r29
    6a2e:	cd b7       	in	r28, 0x3d	; 61
    6a30:	de b7       	in	r29, 0x3e	; 62
    6a32:	62 97       	sbiw	r28, 0x12	; 18
    6a34:	0f b6       	in	r0, 0x3f	; 63
    6a36:	f8 94       	cli
    6a38:	de bf       	out	0x3e, r29	; 62
    6a3a:	0f be       	out	0x3f, r0	; 63
    6a3c:	cd bf       	out	0x3d, r28	; 61
    6a3e:	8d 87       	std	Y+13, r24	; 0x0d
    6a40:	4e 87       	std	Y+14, r20	; 0x0e
    6a42:	5f 87       	std	Y+15, r21	; 0x0f
    6a44:	68 8b       	std	Y+16, r22	; 0x10
    6a46:	79 8b       	std	Y+17, r23	; 0x11
    6a48:	2a 8b       	std	Y+18, r18	; 0x12
	switch (channel) {
    6a4a:	8a 89       	ldd	r24, Y+18	; 0x12
    6a4c:	88 2f       	mov	r24, r24
    6a4e:	90 e0       	ldi	r25, 0x00	; 0
    6a50:	82 30       	cpi	r24, 0x02	; 2
    6a52:	91 05       	cpc	r25, r1
    6a54:	d1 f1       	breq	.+116    	; 0x6aca <macsc_use_cmp+0xa0>
    6a56:	83 30       	cpi	r24, 0x03	; 3
    6a58:	91 05       	cpc	r25, r1
    6a5a:	09 f4       	brne	.+2      	; 0x6a5e <macsc_use_cmp+0x34>
    6a5c:	69 c0       	rjmp	.+210    	; 0x6b30 <macsc_use_cmp+0x106>
    6a5e:	01 97       	sbiw	r24, 0x01	; 1
    6a60:	09 f0       	breq	.+2      	; 0x6a64 <macsc_use_cmp+0x3a>
		MACSC_WRITE32(SCOCR3, cmp);
	}
	break;

	default:
		break;
    6a62:	99 c0       	rjmp	.+306    	; 0x6b96 <macsc_use_cmp+0x16c>
		enum macsc_cc_channel channel)
{
	switch (channel) {
	case MACSC_CC1:
	{
		if (abs_rel) {
    6a64:	8d 85       	ldd	r24, Y+13	; 0x0d
    6a66:	88 23       	and	r24, r24
    6a68:	51 f0       	breq	.+20     	; 0x6a7e <macsc_use_cmp+0x54>
			SCCR0 |= (1 << SCCMP1);
    6a6a:	8c ed       	ldi	r24, 0xDC	; 220
    6a6c:	90 e0       	ldi	r25, 0x00	; 0
    6a6e:	2c ed       	ldi	r18, 0xDC	; 220
    6a70:	30 e0       	ldi	r19, 0x00	; 0
    6a72:	f9 01       	movw	r30, r18
    6a74:	20 81       	ld	r18, Z
    6a76:	21 60       	ori	r18, 0x01	; 1
    6a78:	fc 01       	movw	r30, r24
    6a7a:	20 83       	st	Z, r18
    6a7c:	09 c0       	rjmp	.+18     	; 0x6a90 <macsc_use_cmp+0x66>
		} else {
			SCCR0 &= ~(1 << SCCMP1);
    6a7e:	8c ed       	ldi	r24, 0xDC	; 220
    6a80:	90 e0       	ldi	r25, 0x00	; 0
    6a82:	2c ed       	ldi	r18, 0xDC	; 220
    6a84:	30 e0       	ldi	r19, 0x00	; 0
    6a86:	f9 01       	movw	r30, r18
    6a88:	20 81       	ld	r18, Z
    6a8a:	2e 7f       	andi	r18, 0xFE	; 254
    6a8c:	fc 01       	movw	r30, r24
    6a8e:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR1, cmp);
    6a90:	8e 85       	ldd	r24, Y+14	; 0x0e
    6a92:	9f 85       	ldd	r25, Y+15	; 0x0f
    6a94:	a8 89       	ldd	r26, Y+16	; 0x10
    6a96:	b9 89       	ldd	r27, Y+17	; 0x11
    6a98:	89 83       	std	Y+1, r24	; 0x01
    6a9a:	9a 83       	std	Y+2, r25	; 0x02
    6a9c:	ab 83       	std	Y+3, r26	; 0x03
    6a9e:	bc 83       	std	Y+4, r27	; 0x04
    6aa0:	88 ef       	ldi	r24, 0xF8	; 248
    6aa2:	90 e0       	ldi	r25, 0x00	; 0
    6aa4:	2c 81       	ldd	r18, Y+4	; 0x04
    6aa6:	fc 01       	movw	r30, r24
    6aa8:	20 83       	st	Z, r18
    6aaa:	87 ef       	ldi	r24, 0xF7	; 247
    6aac:	90 e0       	ldi	r25, 0x00	; 0
    6aae:	2b 81       	ldd	r18, Y+3	; 0x03
    6ab0:	fc 01       	movw	r30, r24
    6ab2:	20 83       	st	Z, r18
    6ab4:	86 ef       	ldi	r24, 0xF6	; 246
    6ab6:	90 e0       	ldi	r25, 0x00	; 0
    6ab8:	2a 81       	ldd	r18, Y+2	; 0x02
    6aba:	fc 01       	movw	r30, r24
    6abc:	20 83       	st	Z, r18
    6abe:	85 ef       	ldi	r24, 0xF5	; 245
    6ac0:	90 e0       	ldi	r25, 0x00	; 0
    6ac2:	29 81       	ldd	r18, Y+1	; 0x01
    6ac4:	fc 01       	movw	r30, r24
    6ac6:	20 83       	st	Z, r18
	}
	break;
    6ac8:	66 c0       	rjmp	.+204    	; 0x6b96 <macsc_use_cmp+0x16c>

	case MACSC_CC2:
	{
		if (abs_rel) {
    6aca:	8d 85       	ldd	r24, Y+13	; 0x0d
    6acc:	88 23       	and	r24, r24
    6ace:	51 f0       	breq	.+20     	; 0x6ae4 <macsc_use_cmp+0xba>
			SCCR0 |= (1 << SCCMP2);
    6ad0:	8c ed       	ldi	r24, 0xDC	; 220
    6ad2:	90 e0       	ldi	r25, 0x00	; 0
    6ad4:	2c ed       	ldi	r18, 0xDC	; 220
    6ad6:	30 e0       	ldi	r19, 0x00	; 0
    6ad8:	f9 01       	movw	r30, r18
    6ada:	20 81       	ld	r18, Z
    6adc:	22 60       	ori	r18, 0x02	; 2
    6ade:	fc 01       	movw	r30, r24
    6ae0:	20 83       	st	Z, r18
    6ae2:	09 c0       	rjmp	.+18     	; 0x6af6 <macsc_use_cmp+0xcc>
		} else {
			SCCR0 &= ~(1 << SCCMP2);
    6ae4:	8c ed       	ldi	r24, 0xDC	; 220
    6ae6:	90 e0       	ldi	r25, 0x00	; 0
    6ae8:	2c ed       	ldi	r18, 0xDC	; 220
    6aea:	30 e0       	ldi	r19, 0x00	; 0
    6aec:	f9 01       	movw	r30, r18
    6aee:	20 81       	ld	r18, Z
    6af0:	2d 7f       	andi	r18, 0xFD	; 253
    6af2:	fc 01       	movw	r30, r24
    6af4:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR2, cmp);
    6af6:	8e 85       	ldd	r24, Y+14	; 0x0e
    6af8:	9f 85       	ldd	r25, Y+15	; 0x0f
    6afa:	a8 89       	ldd	r26, Y+16	; 0x10
    6afc:	b9 89       	ldd	r27, Y+17	; 0x11
    6afe:	8d 83       	std	Y+5, r24	; 0x05
    6b00:	9e 83       	std	Y+6, r25	; 0x06
    6b02:	af 83       	std	Y+7, r26	; 0x07
    6b04:	b8 87       	std	Y+8, r27	; 0x08
    6b06:	84 ef       	ldi	r24, 0xF4	; 244
    6b08:	90 e0       	ldi	r25, 0x00	; 0
    6b0a:	28 85       	ldd	r18, Y+8	; 0x08
    6b0c:	fc 01       	movw	r30, r24
    6b0e:	20 83       	st	Z, r18
    6b10:	83 ef       	ldi	r24, 0xF3	; 243
    6b12:	90 e0       	ldi	r25, 0x00	; 0
    6b14:	2f 81       	ldd	r18, Y+7	; 0x07
    6b16:	fc 01       	movw	r30, r24
    6b18:	20 83       	st	Z, r18
    6b1a:	82 ef       	ldi	r24, 0xF2	; 242
    6b1c:	90 e0       	ldi	r25, 0x00	; 0
    6b1e:	2e 81       	ldd	r18, Y+6	; 0x06
    6b20:	fc 01       	movw	r30, r24
    6b22:	20 83       	st	Z, r18
    6b24:	81 ef       	ldi	r24, 0xF1	; 241
    6b26:	90 e0       	ldi	r25, 0x00	; 0
    6b28:	2d 81       	ldd	r18, Y+5	; 0x05
    6b2a:	fc 01       	movw	r30, r24
    6b2c:	20 83       	st	Z, r18
	}
	break;
    6b2e:	33 c0       	rjmp	.+102    	; 0x6b96 <macsc_use_cmp+0x16c>

	case MACSC_CC3:
	{
		if (abs_rel) {
    6b30:	8d 85       	ldd	r24, Y+13	; 0x0d
    6b32:	88 23       	and	r24, r24
    6b34:	51 f0       	breq	.+20     	; 0x6b4a <macsc_use_cmp+0x120>
			SCCR0 |= (1 << SCCMP3);
    6b36:	8c ed       	ldi	r24, 0xDC	; 220
    6b38:	90 e0       	ldi	r25, 0x00	; 0
    6b3a:	2c ed       	ldi	r18, 0xDC	; 220
    6b3c:	30 e0       	ldi	r19, 0x00	; 0
    6b3e:	f9 01       	movw	r30, r18
    6b40:	20 81       	ld	r18, Z
    6b42:	24 60       	ori	r18, 0x04	; 4
    6b44:	fc 01       	movw	r30, r24
    6b46:	20 83       	st	Z, r18
    6b48:	09 c0       	rjmp	.+18     	; 0x6b5c <macsc_use_cmp+0x132>
		} else {
			SCCR0 &= ~(1 << SCCMP3);
    6b4a:	8c ed       	ldi	r24, 0xDC	; 220
    6b4c:	90 e0       	ldi	r25, 0x00	; 0
    6b4e:	2c ed       	ldi	r18, 0xDC	; 220
    6b50:	30 e0       	ldi	r19, 0x00	; 0
    6b52:	f9 01       	movw	r30, r18
    6b54:	20 81       	ld	r18, Z
    6b56:	2b 7f       	andi	r18, 0xFB	; 251
    6b58:	fc 01       	movw	r30, r24
    6b5a:	20 83       	st	Z, r18
		}

		MACSC_WRITE32(SCOCR3, cmp);
    6b5c:	8e 85       	ldd	r24, Y+14	; 0x0e
    6b5e:	9f 85       	ldd	r25, Y+15	; 0x0f
    6b60:	a8 89       	ldd	r26, Y+16	; 0x10
    6b62:	b9 89       	ldd	r27, Y+17	; 0x11
    6b64:	89 87       	std	Y+9, r24	; 0x09
    6b66:	9a 87       	std	Y+10, r25	; 0x0a
    6b68:	ab 87       	std	Y+11, r26	; 0x0b
    6b6a:	bc 87       	std	Y+12, r27	; 0x0c
    6b6c:	80 ef       	ldi	r24, 0xF0	; 240
    6b6e:	90 e0       	ldi	r25, 0x00	; 0
    6b70:	2c 85       	ldd	r18, Y+12	; 0x0c
    6b72:	fc 01       	movw	r30, r24
    6b74:	20 83       	st	Z, r18
    6b76:	8f ee       	ldi	r24, 0xEF	; 239
    6b78:	90 e0       	ldi	r25, 0x00	; 0
    6b7a:	2b 85       	ldd	r18, Y+11	; 0x0b
    6b7c:	fc 01       	movw	r30, r24
    6b7e:	20 83       	st	Z, r18
    6b80:	8e ee       	ldi	r24, 0xEE	; 238
    6b82:	90 e0       	ldi	r25, 0x00	; 0
    6b84:	2a 85       	ldd	r18, Y+10	; 0x0a
    6b86:	fc 01       	movw	r30, r24
    6b88:	20 83       	st	Z, r18
    6b8a:	8d ee       	ldi	r24, 0xED	; 237
    6b8c:	90 e0       	ldi	r25, 0x00	; 0
    6b8e:	29 85       	ldd	r18, Y+9	; 0x09
    6b90:	fc 01       	movw	r30, r24
    6b92:	20 83       	st	Z, r18
	}
	break;
    6b94:	00 00       	nop

	default:
		break;
	}
}
    6b96:	00 00       	nop
    6b98:	62 96       	adiw	r28, 0x12	; 18
    6b9a:	0f b6       	in	r0, 0x3f	; 63
    6b9c:	f8 94       	cli
    6b9e:	de bf       	out	0x3e, r29	; 62
    6ba0:	0f be       	out	0x3f, r0	; 63
    6ba2:	cd bf       	out	0x3d, r28	; 61
    6ba4:	df 91       	pop	r29
    6ba6:	cf 91       	pop	r28
    6ba8:	08 95       	ret

00006baa <macsc_set_ovf_int_cb>:

void macsc_set_ovf_int_cb(macsc_callback_t callback)
{
    6baa:	cf 93       	push	r28
    6bac:	df 93       	push	r29
    6bae:	00 d0       	rcall	.+0      	; 0x6bb0 <macsc_set_ovf_int_cb+0x6>
    6bb0:	cd b7       	in	r28, 0x3d	; 61
    6bb2:	de b7       	in	r29, 0x3e	; 62
    6bb4:	9a 83       	std	Y+2, r25	; 0x02
    6bb6:	89 83       	std	Y+1, r24	; 0x01
	macsc_ovf_cb = callback;
    6bb8:	89 81       	ldd	r24, Y+1	; 0x01
    6bba:	9a 81       	ldd	r25, Y+2	; 0x02
    6bbc:	90 93 f5 10 	sts	0x10F5, r25	; 0x8010f5 <macsc_ovf_cb+0x1>
    6bc0:	80 93 f4 10 	sts	0x10F4, r24	; 0x8010f4 <macsc_ovf_cb>
}
    6bc4:	00 00       	nop
    6bc6:	0f 90       	pop	r0
    6bc8:	0f 90       	pop	r0
    6bca:	df 91       	pop	r29
    6bcc:	cf 91       	pop	r28
    6bce:	08 95       	ret

00006bd0 <macsc_set_cmp1_int_cb>:

void macsc_set_cmp1_int_cb(macsc_callback_t callback)
{
    6bd0:	cf 93       	push	r28
    6bd2:	df 93       	push	r29
    6bd4:	00 d0       	rcall	.+0      	; 0x6bd6 <macsc_set_cmp1_int_cb+0x6>
    6bd6:	cd b7       	in	r28, 0x3d	; 61
    6bd8:	de b7       	in	r29, 0x3e	; 62
    6bda:	9a 83       	std	Y+2, r25	; 0x02
    6bdc:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp1_cb = callback;
    6bde:	89 81       	ldd	r24, Y+1	; 0x01
    6be0:	9a 81       	ldd	r25, Y+2	; 0x02
    6be2:	90 93 f7 10 	sts	0x10F7, r25	; 0x8010f7 <macsc_cmp1_cb+0x1>
    6be6:	80 93 f6 10 	sts	0x10F6, r24	; 0x8010f6 <macsc_cmp1_cb>
}
    6bea:	00 00       	nop
    6bec:	0f 90       	pop	r0
    6bee:	0f 90       	pop	r0
    6bf0:	df 91       	pop	r29
    6bf2:	cf 91       	pop	r28
    6bf4:	08 95       	ret

00006bf6 <macsc_set_cmp2_int_cb>:

void macsc_set_cmp2_int_cb(macsc_callback_t callback)
{
    6bf6:	cf 93       	push	r28
    6bf8:	df 93       	push	r29
    6bfa:	00 d0       	rcall	.+0      	; 0x6bfc <macsc_set_cmp2_int_cb+0x6>
    6bfc:	cd b7       	in	r28, 0x3d	; 61
    6bfe:	de b7       	in	r29, 0x3e	; 62
    6c00:	9a 83       	std	Y+2, r25	; 0x02
    6c02:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp2_cb = callback;
    6c04:	89 81       	ldd	r24, Y+1	; 0x01
    6c06:	9a 81       	ldd	r25, Y+2	; 0x02
    6c08:	90 93 f9 10 	sts	0x10F9, r25	; 0x8010f9 <macsc_cmp2_cb+0x1>
    6c0c:	80 93 f8 10 	sts	0x10F8, r24	; 0x8010f8 <macsc_cmp2_cb>
}
    6c10:	00 00       	nop
    6c12:	0f 90       	pop	r0
    6c14:	0f 90       	pop	r0
    6c16:	df 91       	pop	r29
    6c18:	cf 91       	pop	r28
    6c1a:	08 95       	ret

00006c1c <macsc_set_cmp3_int_cb>:

void macsc_set_cmp3_int_cb(macsc_callback_t callback)
{
    6c1c:	cf 93       	push	r28
    6c1e:	df 93       	push	r29
    6c20:	00 d0       	rcall	.+0      	; 0x6c22 <macsc_set_cmp3_int_cb+0x6>
    6c22:	cd b7       	in	r28, 0x3d	; 61
    6c24:	de b7       	in	r29, 0x3e	; 62
    6c26:	9a 83       	std	Y+2, r25	; 0x02
    6c28:	89 83       	std	Y+1, r24	; 0x01
	macsc_cmp3_cb = callback;
    6c2a:	89 81       	ldd	r24, Y+1	; 0x01
    6c2c:	9a 81       	ldd	r25, Y+2	; 0x02
    6c2e:	90 93 fb 10 	sts	0x10FB, r25	; 0x8010fb <macsc_cmp3_cb+0x1>
    6c32:	80 93 fa 10 	sts	0x10FA, r24	; 0x8010fa <macsc_cmp3_cb>
}
    6c36:	00 00       	nop
    6c38:	0f 90       	pop	r0
    6c3a:	0f 90       	pop	r0
    6c3c:	df 91       	pop	r29
    6c3e:	cf 91       	pop	r28
    6c40:	08 95       	ret

00006c42 <macsc_set_backoff_slot_cntr_int_cb>:

void macsc_set_backoff_slot_cntr_int_cb(macsc_callback_t callback)
{
    6c42:	cf 93       	push	r28
    6c44:	df 93       	push	r29
    6c46:	00 d0       	rcall	.+0      	; 0x6c48 <macsc_set_backoff_slot_cntr_int_cb+0x6>
    6c48:	cd b7       	in	r28, 0x3d	; 61
    6c4a:	de b7       	in	r29, 0x3e	; 62
    6c4c:	9a 83       	std	Y+2, r25	; 0x02
    6c4e:	89 83       	std	Y+1, r24	; 0x01
	macsc_slotcnt_cb = callback;
    6c50:	89 81       	ldd	r24, Y+1	; 0x01
    6c52:	9a 81       	ldd	r25, Y+2	; 0x02
    6c54:	90 93 fd 10 	sts	0x10FD, r25	; 0x8010fd <macsc_slotcnt_cb+0x1>
    6c58:	80 93 fc 10 	sts	0x10FC, r24	; 0x8010fc <macsc_slotcnt_cb>
}
    6c5c:	00 00       	nop
    6c5e:	0f 90       	pop	r0
    6c60:	0f 90       	pop	r0
    6c62:	df 91       	pop	r29
    6c64:	cf 91       	pop	r28
    6c66:	08 95       	ret

00006c68 <usart_rx_enable>:
 * \brief Enable USART receiver.
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
    6c68:	cf 93       	push	r28
    6c6a:	df 93       	push	r29
    6c6c:	00 d0       	rcall	.+0      	; 0x6c6e <usart_rx_enable+0x6>
    6c6e:	cd b7       	in	r28, 0x3d	; 61
    6c70:	de b7       	in	r29, 0x3e	; 62
    6c72:	9a 83       	std	Y+2, r25	; 0x02
    6c74:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXEN_bm;
    6c76:	89 81       	ldd	r24, Y+1	; 0x01
    6c78:	9a 81       	ldd	r25, Y+2	; 0x02
    6c7a:	fc 01       	movw	r30, r24
    6c7c:	81 81       	ldd	r24, Z+1	; 0x01
    6c7e:	28 2f       	mov	r18, r24
    6c80:	20 61       	ori	r18, 0x10	; 16
    6c82:	89 81       	ldd	r24, Y+1	; 0x01
    6c84:	9a 81       	ldd	r25, Y+2	; 0x02
    6c86:	fc 01       	movw	r30, r24
    6c88:	21 83       	std	Z+1, r18	; 0x01
}
    6c8a:	00 00       	nop
    6c8c:	0f 90       	pop	r0
    6c8e:	0f 90       	pop	r0
    6c90:	df 91       	pop	r29
    6c92:	cf 91       	pop	r28
    6c94:	08 95       	ret

00006c96 <usart_format_set>:
 *  \param parityMode The parity Mode. Use USART_PMODE_t type.
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
    6c96:	cf 93       	push	r28
    6c98:	df 93       	push	r29
    6c9a:	00 d0       	rcall	.+0      	; 0x6c9c <usart_format_set+0x6>
    6c9c:	00 d0       	rcall	.+0      	; 0x6c9e <usart_format_set+0x8>
    6c9e:	1f 92       	push	r1
    6ca0:	cd b7       	in	r28, 0x3d	; 61
    6ca2:	de b7       	in	r29, 0x3e	; 62
    6ca4:	9a 83       	std	Y+2, r25	; 0x02
    6ca6:	89 83       	std	Y+1, r24	; 0x01
    6ca8:	6b 83       	std	Y+3, r22	; 0x03
    6caa:	4c 83       	std	Y+4, r20	; 0x04
    6cac:	2d 83       	std	Y+5, r18	; 0x05
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    6cae:	89 81       	ldd	r24, Y+1	; 0x01
    6cb0:	9a 81       	ldd	r25, Y+2	; 0x02
    6cb2:	fc 01       	movw	r30, r24
    6cb4:	82 81       	ldd	r24, Z+2	; 0x02
    6cb6:	28 2f       	mov	r18, r24
    6cb8:	29 7f       	andi	r18, 0xF9	; 249
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
    6cba:	8b 81       	ldd	r24, Y+3	; 0x03
    6cbc:	88 2f       	mov	r24, r24
    6cbe:	90 e0       	ldi	r25, 0x00	; 0
    6cc0:	83 70       	andi	r24, 0x03	; 3
    6cc2:	99 27       	eor	r25, r25
			<< USART_CHSIZE01C_gp);
    6cc4:	88 0f       	add	r24, r24
    6cc6:	99 1f       	adc	r25, r25
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
    6cc8:	82 2b       	or	r24, r18
    6cca:	28 2f       	mov	r18, r24
    6ccc:	89 81       	ldd	r24, Y+1	; 0x01
    6cce:	9a 81       	ldd	r25, Y+2	; 0x02
    6cd0:	fc 01       	movw	r30, r24
    6cd2:	22 83       	std	Z+2, r18	; 0x02
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    6cd4:	89 81       	ldd	r24, Y+1	; 0x01
    6cd6:	9a 81       	ldd	r25, Y+2	; 0x02
    6cd8:	fc 01       	movw	r30, r24
    6cda:	81 81       	ldd	r24, Z+1	; 0x01
    6cdc:	28 2f       	mov	r18, r24
    6cde:	2b 7f       	andi	r18, 0xFB	; 251
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
    6ce0:	8b 81       	ldd	r24, Y+3	; 0x03
    6ce2:	88 2f       	mov	r24, r24
    6ce4:	90 e0       	ldi	r25, 0x00	; 0
    6ce6:	84 70       	andi	r24, 0x04	; 4
    6ce8:	99 27       	eor	r25, r25
			<< USART_CHSIZE2_bp);
    6cea:	88 0f       	add	r24, r24
    6cec:	99 1f       	adc	r25, r25
    6cee:	88 0f       	add	r24, r24
    6cf0:	99 1f       	adc	r25, r25
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
    6cf2:	82 2b       	or	r24, r18
    6cf4:	28 2f       	mov	r18, r24
    6cf6:	89 81       	ldd	r24, Y+1	; 0x01
    6cf8:	9a 81       	ldd	r25, Y+2	; 0x02
    6cfa:	fc 01       	movw	r30, r24
    6cfc:	21 83       	std	Z+1, r18	; 0x01
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
    6cfe:	89 81       	ldd	r24, Y+1	; 0x01
    6d00:	9a 81       	ldd	r25, Y+2	; 0x02
    6d02:	fc 01       	movw	r30, r24
    6d04:	82 81       	ldd	r24, Z+2	; 0x02
    6d06:	98 2f       	mov	r25, r24
    6d08:	9f 7c       	andi	r25, 0xCF	; 207
    6d0a:	8c 81       	ldd	r24, Y+4	; 0x04
    6d0c:	89 2b       	or	r24, r25
    6d0e:	28 2f       	mov	r18, r24
    6d10:	89 81       	ldd	r24, Y+1	; 0x01
    6d12:	9a 81       	ldd	r25, Y+2	; 0x02
    6d14:	fc 01       	movw	r30, r24
    6d16:	22 83       	std	Z+2, r18	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    6d18:	89 81       	ldd	r24, Y+1	; 0x01
    6d1a:	9a 81       	ldd	r25, Y+2	; 0x02
    6d1c:	fc 01       	movw	r30, r24
    6d1e:	82 81       	ldd	r24, Z+2	; 0x02
    6d20:	28 2f       	mov	r18, r24
    6d22:	27 7f       	andi	r18, 0xF7	; 247
			<< USART_STOPB_bp);
    6d24:	8d 81       	ldd	r24, Y+5	; 0x05
    6d26:	88 2f       	mov	r24, r24
    6d28:	90 e0       	ldi	r25, 0x00	; 0
    6d2a:	88 0f       	add	r24, r24
    6d2c:	99 1f       	adc	r25, r25
    6d2e:	88 0f       	add	r24, r24
    6d30:	99 1f       	adc	r25, r25
    6d32:	88 0f       	add	r24, r24
    6d34:	99 1f       	adc	r25, r25
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
    6d36:	82 2b       	or	r24, r18
    6d38:	28 2f       	mov	r18, r24
    6d3a:	89 81       	ldd	r24, Y+1	; 0x01
    6d3c:	9a 81       	ldd	r25, Y+2	; 0x02
    6d3e:	fc 01       	movw	r30, r24
    6d40:	22 83       	std	Z+2, r18	; 0x02
			<< USART_STOPB_bp);
}
    6d42:	00 00       	nop
    6d44:	0f 90       	pop	r0
    6d46:	0f 90       	pop	r0
    6d48:	0f 90       	pop	r0
    6d4a:	0f 90       	pop	r0
    6d4c:	0f 90       	pop	r0
    6d4e:	df 91       	pop	r29
    6d50:	cf 91       	pop	r28
    6d52:	08 95       	ret

00006d54 <usart_tx_enable>:
 * \brief Enable USART transmitter.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
    6d54:	cf 93       	push	r28
    6d56:	df 93       	push	r29
    6d58:	00 d0       	rcall	.+0      	; 0x6d5a <usart_tx_enable+0x6>
    6d5a:	cd b7       	in	r28, 0x3d	; 61
    6d5c:	de b7       	in	r29, 0x3e	; 62
    6d5e:	9a 83       	std	Y+2, r25	; 0x02
    6d60:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_TXEN_bm;
    6d62:	89 81       	ldd	r24, Y+1	; 0x01
    6d64:	9a 81       	ldd	r25, Y+2	; 0x02
    6d66:	fc 01       	movw	r30, r24
    6d68:	81 81       	ldd	r24, Z+1	; 0x01
    6d6a:	28 2f       	mov	r18, r24
    6d6c:	28 60       	ori	r18, 0x08	; 8
    6d6e:	89 81       	ldd	r24, Y+1	; 0x01
    6d70:	9a 81       	ldd	r25, Y+2	; 0x02
    6d72:	fc 01       	movw	r30, r24
    6d74:	21 83       	std	Z+1, r18	; 0x01
}
    6d76:	00 00       	nop
    6d78:	0f 90       	pop	r0
    6d7a:	0f 90       	pop	r0
    6d7c:	df 91       	pop	r29
    6d7e:	cf 91       	pop	r28
    6d80:	08 95       	ret

00006d82 <usart_set_mode>:
 * - 0x1        : Synchronous mode.
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
    6d82:	cf 93       	push	r28
    6d84:	df 93       	push	r29
    6d86:	00 d0       	rcall	.+0      	; 0x6d88 <usart_set_mode+0x6>
    6d88:	1f 92       	push	r1
    6d8a:	cd b7       	in	r28, 0x3d	; 61
    6d8c:	de b7       	in	r29, 0x3e	; 62
    6d8e:	9a 83       	std	Y+2, r25	; 0x02
    6d90:	89 83       	std	Y+1, r24	; 0x01
    6d92:	6b 83       	std	Y+3, r22	; 0x03
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
    6d94:	89 81       	ldd	r24, Y+1	; 0x01
    6d96:	9a 81       	ldd	r25, Y+2	; 0x02
    6d98:	fc 01       	movw	r30, r24
    6d9a:	82 81       	ldd	r24, Z+2	; 0x02
    6d9c:	98 2f       	mov	r25, r24
    6d9e:	9f 73       	andi	r25, 0x3F	; 63
    6da0:	8b 81       	ldd	r24, Y+3	; 0x03
    6da2:	89 2b       	or	r24, r25
    6da4:	28 2f       	mov	r18, r24
    6da6:	89 81       	ldd	r24, Y+1	; 0x01
    6da8:	9a 81       	ldd	r25, Y+2	; 0x02
    6daa:	fc 01       	movw	r30, r24
    6dac:	22 83       	std	Z+2, r18	; 0x02
}
    6dae:	00 00       	nop
    6db0:	0f 90       	pop	r0
    6db2:	0f 90       	pop	r0
    6db4:	0f 90       	pop	r0
    6db6:	df 91       	pop	r29
    6db8:	cf 91       	pop	r28
    6dba:	08 95       	ret

00006dbc <usart_data_register_is_empty>:
 * \brief Check if data register empty flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_data_register_is_empty(USART_t *usart)
{
    6dbc:	cf 93       	push	r28
    6dbe:	df 93       	push	r29
    6dc0:	00 d0       	rcall	.+0      	; 0x6dc2 <usart_data_register_is_empty+0x6>
    6dc2:	cd b7       	in	r28, 0x3d	; 61
    6dc4:	de b7       	in	r29, 0x3e	; 62
    6dc6:	9a 83       	std	Y+2, r25	; 0x02
    6dc8:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_DRE_bm;
    6dca:	89 81       	ldd	r24, Y+1	; 0x01
    6dcc:	9a 81       	ldd	r25, Y+2	; 0x02
    6dce:	fc 01       	movw	r30, r24
    6dd0:	80 81       	ld	r24, Z
    6dd2:	88 2f       	mov	r24, r24
    6dd4:	90 e0       	ldi	r25, 0x00	; 0
    6dd6:	80 72       	andi	r24, 0x20	; 32
    6dd8:	99 27       	eor	r25, r25
    6dda:	21 e0       	ldi	r18, 0x01	; 1
    6ddc:	89 2b       	or	r24, r25
    6dde:	09 f4       	brne	.+2      	; 0x6de2 <usart_data_register_is_empty+0x26>
    6de0:	20 e0       	ldi	r18, 0x00	; 0
    6de2:	82 2f       	mov	r24, r18
}
    6de4:	0f 90       	pop	r0
    6de6:	0f 90       	pop	r0
    6de8:	df 91       	pop	r29
    6dea:	cf 91       	pop	r28
    6dec:	08 95       	ret

00006dee <usart_rx_is_complete>:
 * Checks if the RX complete interrupt flag is set.
 *
 * \param usart The USART module.
 */
static inline bool usart_rx_is_complete(USART_t *usart)
{
    6dee:	cf 93       	push	r28
    6df0:	df 93       	push	r29
    6df2:	00 d0       	rcall	.+0      	; 0x6df4 <usart_rx_is_complete+0x6>
    6df4:	cd b7       	in	r28, 0x3d	; 61
    6df6:	de b7       	in	r29, 0x3e	; 62
    6df8:	9a 83       	std	Y+2, r25	; 0x02
    6dfa:	89 83       	std	Y+1, r24	; 0x01
	return (usart)->UCSRnA & USART_RXC_bm;
    6dfc:	89 81       	ldd	r24, Y+1	; 0x01
    6dfe:	9a 81       	ldd	r25, Y+2	; 0x02
    6e00:	fc 01       	movw	r30, r24
    6e02:	80 81       	ld	r24, Z
    6e04:	88 2f       	mov	r24, r24
    6e06:	90 e0       	ldi	r25, 0x00	; 0
    6e08:	80 78       	andi	r24, 0x80	; 128
    6e0a:	99 27       	eor	r25, r25
    6e0c:	21 e0       	ldi	r18, 0x01	; 1
    6e0e:	89 2b       	or	r24, r25
    6e10:	09 f4       	brne	.+2      	; 0x6e14 <usart_rx_is_complete+0x26>
    6e12:	20 e0       	ldi	r18, 0x00	; 0
    6e14:	82 2f       	mov	r24, r18
}
    6e16:	0f 90       	pop	r0
    6e18:	0f 90       	pop	r0
    6e1a:	df 91       	pop	r29
    6e1c:	cf 91       	pop	r28
    6e1e:	08 95       	ret

00006e20 <ioport_pin_to_mask>:
 *
 * \param pin IOPORT pin ID to convert
 * \retval Bitmask with a bit set that corresponds to the given pin ID in its port
 */
static inline ioport_port_mask_t ioport_pin_to_mask(ioport_pin_t pin)
{
    6e20:	cf 93       	push	r28
    6e22:	df 93       	push	r29
    6e24:	00 d0       	rcall	.+0      	; 0x6e26 <ioport_pin_to_mask+0x6>
    6e26:	cd b7       	in	r28, 0x3d	; 61
    6e28:	de b7       	in	r29, 0x3e	; 62
    6e2a:	8a 83       	std	Y+2, r24	; 0x02
    6e2c:	8a 81       	ldd	r24, Y+2	; 0x02
    6e2e:	89 83       	std	Y+1, r24	; 0x01
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    6e30:	89 81       	ldd	r24, Y+1	; 0x01
    6e32:	88 2f       	mov	r24, r24
    6e34:	90 e0       	ldi	r25, 0x00	; 0
    6e36:	9c 01       	movw	r18, r24
    6e38:	27 70       	andi	r18, 0x07	; 7
    6e3a:	33 27       	eor	r19, r19
    6e3c:	81 e0       	ldi	r24, 0x01	; 1
    6e3e:	90 e0       	ldi	r25, 0x00	; 0
    6e40:	02 c0       	rjmp	.+4      	; 0x6e46 <ioport_pin_to_mask+0x26>
    6e42:	88 0f       	add	r24, r24
    6e44:	99 1f       	adc	r25, r25
    6e46:	2a 95       	dec	r18
    6e48:	e2 f7       	brpl	.-8      	; 0x6e42 <ioport_pin_to_mask+0x22>
	return arch_ioport_pin_to_mask(pin);
    6e4a:	00 00       	nop
}
    6e4c:	0f 90       	pop	r0
    6e4e:	0f 90       	pop	r0
    6e50:	df 91       	pop	r29
    6e52:	cf 91       	pop	r28
    6e54:	08 95       	ret

00006e56 <sysclk_get_main_hz>:
 * configured source clock using fuses.
 * \eg. #define SYSCLK_SOURCE SYSCLK_SRC_RC16MHZ to use internal RC
 * oscillator for clock source.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    6e56:	cf 93       	push	r28
    6e58:	df 93       	push	r29
    6e5a:	cd b7       	in	r28, 0x3d	; 61
    6e5c:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_SRC_RC128KHZ:
		return 128000UL;

#if MEGA_RF
	case SYSCLK_SRC_TRS16MHZ:
		return 16000000UL;
    6e5e:	80 e0       	ldi	r24, 0x00	; 0
    6e60:	94 e2       	ldi	r25, 0x24	; 36
    6e62:	a4 ef       	ldi	r26, 0xF4	; 244
    6e64:	b0 e0       	ldi	r27, 0x00	; 0
#endif
	default:

		return 1000000UL;
	}
}
    6e66:	bc 01       	movw	r22, r24
    6e68:	cd 01       	movw	r24, r26
    6e6a:	df 91       	pop	r29
    6e6c:	cf 91       	pop	r28
    6e6e:	08 95       	ret

00006e70 <sysclk_get_source_clock_hz>:
 * is set.
 *
 * \return Frequency of the system clock, in Hz.
 */
static inline uint32_t sysclk_get_source_clock_hz(void)
{
    6e70:	cf 93       	push	r28
    6e72:	df 93       	push	r29
    6e74:	cd b7       	in	r28, 0x3d	; 61
    6e76:	de b7       	in	r29, 0x3e	; 62
	case SYSCLK_PSDIV_1: /* Fall through */
		if (SYSCLK_SOURCE == SYSCLK_SRC_RC16MHZ ||
				SYSCLK_SOURCE == SYSCLK_SRC_RC128KHZ) {
			return sysclk_get_main_hz() / 2;
		} else {
			return sysclk_get_main_hz();
    6e78:	0e 94 2b 37 	call	0x6e56	; 0x6e56 <sysclk_get_main_hz>
    6e7c:	dc 01       	movw	r26, r24
    6e7e:	cb 01       	movw	r24, r22

	default:
		/*Invalide case*/
		return 0;
	}
}
    6e80:	bc 01       	movw	r22, r24
    6e82:	cd 01       	movw	r24, r26
    6e84:	df 91       	pop	r29
    6e86:	cf 91       	pop	r28
    6e88:	08 95       	ret

00006e8a <usart_enable_module_clock>:
 * module.
 *
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
    6e8a:	cf 93       	push	r28
    6e8c:	df 93       	push	r29
    6e8e:	00 d0       	rcall	.+0      	; 0x6e90 <usart_enable_module_clock+0x6>
    6e90:	cd b7       	in	r28, 0x3d	; 61
    6e92:	de b7       	in	r29, 0x3e	; 62
    6e94:	9a 83       	std	Y+2, r25	; 0x02
    6e96:	89 83       	std	Y+1, r24	; 0x01
#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    6e98:	89 81       	ldd	r24, Y+1	; 0x01
    6e9a:	9a 81       	ldd	r25, Y+2	; 0x02
    6e9c:	80 3c       	cpi	r24, 0xC0	; 192
    6e9e:	91 05       	cpc	r25, r1
    6ea0:	21 f4       	brne	.+8      	; 0x6eaa <usart_enable_module_clock+0x20>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
    6ea2:	62 e0       	ldi	r22, 0x02	; 2
    6ea4:	80 e0       	ldi	r24, 0x00	; 0
    6ea6:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    6eaa:	89 81       	ldd	r24, Y+1	; 0x01
    6eac:	9a 81       	ldd	r25, Y+2	; 0x02
    6eae:	88 3c       	cpi	r24, 0xC8	; 200
    6eb0:	91 05       	cpc	r25, r1
    6eb2:	21 f4       	brne	.+8      	; 0x6ebc <usart_enable_module_clock+0x32>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
    6eb4:	61 e0       	ldi	r22, 0x01	; 1
    6eb6:	81 e0       	ldi	r24, 0x01	; 1
    6eb8:	0e 94 51 3d 	call	0x7aa2	; 0x7aa2 <sysclk_enable_module>
	}
#endif
}
    6ebc:	00 00       	nop
    6ebe:	0f 90       	pop	r0
    6ec0:	0f 90       	pop	r0
    6ec2:	df 91       	pop	r29
    6ec4:	cf 91       	pop	r28
    6ec6:	08 95       	ret

00006ec8 <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    6ec8:	0f 93       	push	r16
    6eca:	1f 93       	push	r17
    6ecc:	cf 93       	push	r28
    6ece:	df 93       	push	r29
    6ed0:	00 d0       	rcall	.+0      	; 0x6ed2 <usart_init_rs232+0xa>
    6ed2:	00 d0       	rcall	.+0      	; 0x6ed4 <usart_init_rs232+0xc>
    6ed4:	1f 92       	push	r1
    6ed6:	cd b7       	in	r28, 0x3d	; 61
    6ed8:	de b7       	in	r29, 0x3e	; 62
    6eda:	9b 83       	std	Y+3, r25	; 0x03
    6edc:	8a 83       	std	Y+2, r24	; 0x02
    6ede:	7d 83       	std	Y+5, r23	; 0x05
    6ee0:	6c 83       	std	Y+4, r22	; 0x04
	bool result;
	usart_enable_module_clock(usart);
    6ee2:	8a 81       	ldd	r24, Y+2	; 0x02
    6ee4:	9b 81       	ldd	r25, Y+3	; 0x03
    6ee6:	0e 94 45 37 	call	0x6e8a	; 0x6e8a <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
    6eea:	8a 81       	ldd	r24, Y+2	; 0x02
    6eec:	9b 81       	ldd	r25, Y+3	; 0x03
    6eee:	60 e0       	ldi	r22, 0x00	; 0
    6ef0:	0e 94 c1 36 	call	0x6d82	; 0x6d82 <usart_set_mode>
	usart_format_set(usart, opt->charlength, opt->paritytype,
    6ef4:	8c 81       	ldd	r24, Y+4	; 0x04
    6ef6:	9d 81       	ldd	r25, Y+5	; 0x05
    6ef8:	fc 01       	movw	r30, r24
    6efa:	26 81       	ldd	r18, Z+6	; 0x06
    6efc:	8c 81       	ldd	r24, Y+4	; 0x04
    6efe:	9d 81       	ldd	r25, Y+5	; 0x05
    6f00:	fc 01       	movw	r30, r24
    6f02:	45 81       	ldd	r20, Z+5	; 0x05
    6f04:	8c 81       	ldd	r24, Y+4	; 0x04
    6f06:	9d 81       	ldd	r25, Y+5	; 0x05
    6f08:	fc 01       	movw	r30, r24
    6f0a:	34 81       	ldd	r19, Z+4	; 0x04
    6f0c:	8a 81       	ldd	r24, Y+2	; 0x02
    6f0e:	9b 81       	ldd	r25, Y+3	; 0x03
    6f10:	63 2f       	mov	r22, r19
    6f12:	0e 94 4b 36 	call	0x6c96	; 0x6c96 <usart_format_set>
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
    6f16:	0e 94 38 37 	call	0x6e70	; 0x6e70 <sysclk_get_source_clock_hz>
    6f1a:	9b 01       	movw	r18, r22
    6f1c:	ac 01       	movw	r20, r24
    6f1e:	8c 81       	ldd	r24, Y+4	; 0x04
    6f20:	9d 81       	ldd	r25, Y+5	; 0x05
    6f22:	fc 01       	movw	r30, r24
    6f24:	80 81       	ld	r24, Z
    6f26:	91 81       	ldd	r25, Z+1	; 0x01
    6f28:	a2 81       	ldd	r26, Z+2	; 0x02
    6f2a:	b3 81       	ldd	r27, Z+3	; 0x03
    6f2c:	ea 81       	ldd	r30, Y+2	; 0x02
    6f2e:	fb 81       	ldd	r31, Y+3	; 0x03
    6f30:	89 01       	movw	r16, r18
    6f32:	9a 01       	movw	r18, r20
    6f34:	ac 01       	movw	r20, r24
    6f36:	bd 01       	movw	r22, r26
    6f38:	cf 01       	movw	r24, r30
    6f3a:	0e 94 a6 3a 	call	0x754c	; 0x754c <usart_set_baudrate>
    6f3e:	89 83       	std	Y+1, r24	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    6f40:	8a 81       	ldd	r24, Y+2	; 0x02
    6f42:	9b 81       	ldd	r25, Y+3	; 0x03
    6f44:	0e 94 aa 36 	call	0x6d54	; 0x6d54 <usart_tx_enable>
	usart_rx_enable(usart);
    6f48:	8a 81       	ldd	r24, Y+2	; 0x02
    6f4a:	9b 81       	ldd	r25, Y+3	; 0x03
    6f4c:	0e 94 34 36 	call	0x6c68	; 0x6c68 <usart_rx_enable>
	return result;
    6f50:	89 81       	ldd	r24, Y+1	; 0x01
}
    6f52:	0f 90       	pop	r0
    6f54:	0f 90       	pop	r0
    6f56:	0f 90       	pop	r0
    6f58:	0f 90       	pop	r0
    6f5a:	0f 90       	pop	r0
    6f5c:	df 91       	pop	r29
    6f5e:	cf 91       	pop	r28
    6f60:	1f 91       	pop	r17
    6f62:	0f 91       	pop	r16
    6f64:	08 95       	ret

00006f66 <usart_init_spi>:
 *
 * \param usart The USART module.
 * \param opt The RS232 configuration option.
 */
void usart_init_spi(USART_t *usart, const usart_spi_options_t *opt)
{
    6f66:	0f 93       	push	r16
    6f68:	1f 93       	push	r17
    6f6a:	cf 93       	push	r28
    6f6c:	df 93       	push	r29
    6f6e:	cd b7       	in	r28, 0x3d	; 61
    6f70:	de b7       	in	r29, 0x3e	; 62
    6f72:	65 97       	sbiw	r28, 0x15	; 21
    6f74:	0f b6       	in	r0, 0x3f	; 63
    6f76:	f8 94       	cli
    6f78:	de bf       	out	0x3e, r29	; 62
    6f7a:	0f be       	out	0x3f, r0	; 63
    6f7c:	cd bf       	out	0x3d, r28	; 61
    6f7e:	9b 8b       	std	Y+19, r25	; 0x13
    6f80:	8a 8b       	std	Y+18, r24	; 0x12
    6f82:	7d 8b       	std	Y+21, r23	; 0x15
    6f84:	6c 8b       	std	Y+20, r22	; 0x14
	usart->UBRR = 0;
    6f86:	8a 89       	ldd	r24, Y+18	; 0x12
    6f88:	9b 89       	ldd	r25, Y+19	; 0x13
    6f8a:	fc 01       	movw	r30, r24
    6f8c:	15 82       	std	Z+5, r1	; 0x05
    6f8e:	14 82       	std	Z+4, r1	; 0x04

	usart_enable_module_clock(usart);
    6f90:	8a 89       	ldd	r24, Y+18	; 0x12
    6f92:	9b 89       	ldd	r25, Y+19	; 0x13
    6f94:	0e 94 45 37 	call	0x6e8a	; 0x6e8a <usart_enable_module_clock>
	usart_set_mode(usart, USART_CMODE_MSPI_gc);
    6f98:	8a 89       	ldd	r24, Y+18	; 0x12
    6f9a:	9b 89       	ldd	r25, Y+19	; 0x13
    6f9c:	60 ec       	ldi	r22, 0xC0	; 192
    6f9e:	0e 94 c1 36 	call	0x6d82	; 0x6d82 <usart_set_mode>
	port_pin_t sck_pin;

#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
    6fa2:	8a 89       	ldd	r24, Y+18	; 0x12
    6fa4:	9b 89       	ldd	r25, Y+19	; 0x13
    6fa6:	80 3c       	cpi	r24, 0xC0	; 192
    6fa8:	91 05       	cpc	r25, r1
    6faa:	09 f0       	breq	.+2      	; 0x6fae <usart_init_spi+0x48>
    6fac:	88 c0       	rjmp	.+272    	; 0x70be <usart_init_spi+0x158>
		sck_pin = IOPORT_CREATE_PIN(PORTE, 2);
    6fae:	82 e2       	ldi	r24, 0x22	; 34
    6fb0:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    6fb2:	89 81       	ldd	r24, Y+1	; 0x01
    6fb4:	0e 94 10 37 	call	0x6e20	; 0x6e20 <ioport_pin_to_mask>
    6fb8:	48 2f       	mov	r20, r24
    6fba:	89 81       	ldd	r24, Y+1	; 0x01
    6fbc:	8c 83       	std	Y+4, r24	; 0x04
    6fbe:	8c 81       	ldd	r24, Y+4	; 0x04
    6fc0:	8b 87       	std	Y+11, r24	; 0x0b
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    6fc2:	8b 85       	ldd	r24, Y+11	; 0x0b
    6fc4:	86 95       	lsr	r24
    6fc6:	86 95       	lsr	r24
    6fc8:	86 95       	lsr	r24
    6fca:	8c 87       	std	Y+12, r24	; 0x0c
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    6fcc:	8c 85       	ldd	r24, Y+12	; 0x0c
    6fce:	28 2f       	mov	r18, r24
    6fd0:	30 e0       	ldi	r19, 0x00	; 0
    6fd2:	c9 01       	movw	r24, r18
    6fd4:	88 0f       	add	r24, r24
    6fd6:	99 1f       	adc	r25, r25
    6fd8:	82 0f       	add	r24, r18
    6fda:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    6fdc:	80 96       	adiw	r24, 0x20	; 32
    6fde:	9f 83       	std	Y+7, r25	; 0x07
    6fe0:	8e 83       	std	Y+6, r24	; 0x06
    6fe2:	48 87       	std	Y+8, r20	; 0x08
    6fe4:	83 e0       	ldi	r24, 0x03	; 3
    6fe6:	90 e0       	ldi	r25, 0x00	; 0
    6fe8:	9a 87       	std	Y+10, r25	; 0x0a
    6fea:	89 87       	std	Y+9, r24	; 0x09
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    6fec:	89 85       	ldd	r24, Y+9	; 0x09
    6fee:	9a 85       	ldd	r25, Y+10	; 0x0a
    6ff0:	81 70       	andi	r24, 0x01	; 1
    6ff2:	99 27       	eor	r25, r25
    6ff4:	89 2b       	or	r24, r25
    6ff6:	89 f1       	breq	.+98     	; 0x705a <usart_init_spi+0xf4>
		if (flags & IOPORT_INIT_HIGH) {
    6ff8:	89 85       	ldd	r24, Y+9	; 0x09
    6ffa:	9a 85       	ldd	r25, Y+10	; 0x0a
    6ffc:	82 70       	andi	r24, 0x02	; 2
    6ffe:	99 27       	eor	r25, r25
    7000:	89 2b       	or	r24, r25
    7002:	71 f0       	breq	.+28     	; 0x7020 <usart_init_spi+0xba>
			*((uint8_t *)port + 2) |= pin_mask;
    7004:	8e 81       	ldd	r24, Y+6	; 0x06
    7006:	9f 81       	ldd	r25, Y+7	; 0x07
    7008:	02 96       	adiw	r24, 0x02	; 2
    700a:	2e 81       	ldd	r18, Y+6	; 0x06
    700c:	3f 81       	ldd	r19, Y+7	; 0x07
    700e:	2e 5f       	subi	r18, 0xFE	; 254
    7010:	3f 4f       	sbci	r19, 0xFF	; 255
    7012:	f9 01       	movw	r30, r18
    7014:	30 81       	ld	r19, Z
    7016:	28 85       	ldd	r18, Y+8	; 0x08
    7018:	23 2b       	or	r18, r19
    701a:	fc 01       	movw	r30, r24
    701c:	20 83       	st	Z, r18
    701e:	0f c0       	rjmp	.+30     	; 0x703e <usart_init_spi+0xd8>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    7020:	8e 81       	ldd	r24, Y+6	; 0x06
    7022:	9f 81       	ldd	r25, Y+7	; 0x07
    7024:	02 96       	adiw	r24, 0x02	; 2
    7026:	2e 81       	ldd	r18, Y+6	; 0x06
    7028:	3f 81       	ldd	r19, Y+7	; 0x07
    702a:	2e 5f       	subi	r18, 0xFE	; 254
    702c:	3f 4f       	sbci	r19, 0xFF	; 255
    702e:	f9 01       	movw	r30, r18
    7030:	20 81       	ld	r18, Z
    7032:	32 2f       	mov	r19, r18
    7034:	28 85       	ldd	r18, Y+8	; 0x08
    7036:	20 95       	com	r18
    7038:	23 23       	and	r18, r19
    703a:	fc 01       	movw	r30, r24
    703c:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    703e:	8e 81       	ldd	r24, Y+6	; 0x06
    7040:	9f 81       	ldd	r25, Y+7	; 0x07
    7042:	01 96       	adiw	r24, 0x01	; 1
    7044:	2e 81       	ldd	r18, Y+6	; 0x06
    7046:	3f 81       	ldd	r19, Y+7	; 0x07
    7048:	2f 5f       	subi	r18, 0xFF	; 255
    704a:	3f 4f       	sbci	r19, 0xFF	; 255
    704c:	f9 01       	movw	r30, r18
    704e:	30 81       	ld	r19, Z
    7050:	28 85       	ldd	r18, Y+8	; 0x08
    7052:	23 2b       	or	r18, r19
    7054:	fc 01       	movw	r30, r24
    7056:	20 83       	st	Z, r18
    7058:	32 c0       	rjmp	.+100    	; 0x70be <usart_init_spi+0x158>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    705a:	8e 81       	ldd	r24, Y+6	; 0x06
    705c:	9f 81       	ldd	r25, Y+7	; 0x07
    705e:	01 96       	adiw	r24, 0x01	; 1
    7060:	2e 81       	ldd	r18, Y+6	; 0x06
    7062:	3f 81       	ldd	r19, Y+7	; 0x07
    7064:	2f 5f       	subi	r18, 0xFF	; 255
    7066:	3f 4f       	sbci	r19, 0xFF	; 255
    7068:	f9 01       	movw	r30, r18
    706a:	20 81       	ld	r18, Z
    706c:	32 2f       	mov	r19, r18
    706e:	28 85       	ldd	r18, Y+8	; 0x08
    7070:	20 95       	com	r18
    7072:	23 23       	and	r18, r19
    7074:	fc 01       	movw	r30, r24
    7076:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    7078:	89 85       	ldd	r24, Y+9	; 0x09
    707a:	9a 85       	ldd	r25, Y+10	; 0x0a
    707c:	84 70       	andi	r24, 0x04	; 4
    707e:	99 27       	eor	r25, r25
    7080:	89 2b       	or	r24, r25
    7082:	71 f0       	breq	.+28     	; 0x70a0 <usart_init_spi+0x13a>
			*((uint8_t *)port + 2) |= pin_mask;
    7084:	8e 81       	ldd	r24, Y+6	; 0x06
    7086:	9f 81       	ldd	r25, Y+7	; 0x07
    7088:	02 96       	adiw	r24, 0x02	; 2
    708a:	2e 81       	ldd	r18, Y+6	; 0x06
    708c:	3f 81       	ldd	r19, Y+7	; 0x07
    708e:	2e 5f       	subi	r18, 0xFE	; 254
    7090:	3f 4f       	sbci	r19, 0xFF	; 255
    7092:	f9 01       	movw	r30, r18
    7094:	30 81       	ld	r19, Z
    7096:	28 85       	ldd	r18, Y+8	; 0x08
    7098:	23 2b       	or	r18, r19
    709a:	fc 01       	movw	r30, r24
    709c:	20 83       	st	Z, r18
    709e:	0f c0       	rjmp	.+30     	; 0x70be <usart_init_spi+0x158>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    70a0:	8e 81       	ldd	r24, Y+6	; 0x06
    70a2:	9f 81       	ldd	r25, Y+7	; 0x07
    70a4:	02 96       	adiw	r24, 0x02	; 2
    70a6:	2e 81       	ldd	r18, Y+6	; 0x06
    70a8:	3f 81       	ldd	r19, Y+7	; 0x07
    70aa:	2e 5f       	subi	r18, 0xFE	; 254
    70ac:	3f 4f       	sbci	r19, 0xFF	; 255
    70ae:	f9 01       	movw	r30, r18
    70b0:	20 81       	ld	r18, Z
    70b2:	32 2f       	mov	r19, r18
    70b4:	28 85       	ldd	r18, Y+8	; 0x08
    70b6:	20 95       	com	r18
    70b8:	23 23       	and	r18, r19
    70ba:	fc 01       	movw	r30, r24
    70bc:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
    70be:	8a 89       	ldd	r24, Y+18	; 0x12
    70c0:	9b 89       	ldd	r25, Y+19	; 0x13
    70c2:	88 3c       	cpi	r24, 0xC8	; 200
    70c4:	91 05       	cpc	r25, r1
    70c6:	09 f0       	breq	.+2      	; 0x70ca <usart_init_spi+0x164>
    70c8:	88 c0       	rjmp	.+272    	; 0x71da <usart_init_spi+0x274>
		sck_pin = IOPORT_CREATE_PIN(PORTD, 5);
    70ca:	8d e1       	ldi	r24, 0x1D	; 29
    70cc:	89 83       	std	Y+1, r24	; 0x01
		ioport_configure_port_pin(ioport_pin_to_port(sck_pin),
    70ce:	89 81       	ldd	r24, Y+1	; 0x01
    70d0:	0e 94 10 37 	call	0x6e20	; 0x6e20 <ioport_pin_to_mask>
    70d4:	48 2f       	mov	r20, r24
    70d6:	89 81       	ldd	r24, Y+1	; 0x01
    70d8:	8d 83       	std	Y+5, r24	; 0x05
    70da:	8d 81       	ldd	r24, Y+5	; 0x05
    70dc:	88 8b       	std	Y+16, r24	; 0x10
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    70de:	88 89       	ldd	r24, Y+16	; 0x10
    70e0:	86 95       	lsr	r24
    70e2:	86 95       	lsr	r24
    70e4:	86 95       	lsr	r24
    70e6:	89 8b       	std	Y+17, r24	; 0x11
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    70e8:	89 89       	ldd	r24, Y+17	; 0x11
    70ea:	28 2f       	mov	r18, r24
    70ec:	30 e0       	ldi	r19, 0x00	; 0
    70ee:	c9 01       	movw	r24, r18
    70f0:	88 0f       	add	r24, r24
    70f2:	99 1f       	adc	r25, r25
    70f4:	82 0f       	add	r24, r18
    70f6:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    70f8:	80 96       	adiw	r24, 0x20	; 32
    70fa:	9b 83       	std	Y+3, r25	; 0x03
    70fc:	8a 83       	std	Y+2, r24	; 0x02
    70fe:	4d 87       	std	Y+13, r20	; 0x0d
    7100:	83 e0       	ldi	r24, 0x03	; 3
    7102:	90 e0       	ldi	r25, 0x00	; 0
    7104:	9f 87       	std	Y+15, r25	; 0x0f
    7106:	8e 87       	std	Y+14, r24	; 0x0e
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    7108:	8e 85       	ldd	r24, Y+14	; 0x0e
    710a:	9f 85       	ldd	r25, Y+15	; 0x0f
    710c:	81 70       	andi	r24, 0x01	; 1
    710e:	99 27       	eor	r25, r25
    7110:	89 2b       	or	r24, r25
    7112:	89 f1       	breq	.+98     	; 0x7176 <usart_init_spi+0x210>
		if (flags & IOPORT_INIT_HIGH) {
    7114:	8e 85       	ldd	r24, Y+14	; 0x0e
    7116:	9f 85       	ldd	r25, Y+15	; 0x0f
    7118:	82 70       	andi	r24, 0x02	; 2
    711a:	99 27       	eor	r25, r25
    711c:	89 2b       	or	r24, r25
    711e:	71 f0       	breq	.+28     	; 0x713c <usart_init_spi+0x1d6>
			*((uint8_t *)port + 2) |= pin_mask;
    7120:	8a 81       	ldd	r24, Y+2	; 0x02
    7122:	9b 81       	ldd	r25, Y+3	; 0x03
    7124:	02 96       	adiw	r24, 0x02	; 2
    7126:	2a 81       	ldd	r18, Y+2	; 0x02
    7128:	3b 81       	ldd	r19, Y+3	; 0x03
    712a:	2e 5f       	subi	r18, 0xFE	; 254
    712c:	3f 4f       	sbci	r19, 0xFF	; 255
    712e:	f9 01       	movw	r30, r18
    7130:	30 81       	ld	r19, Z
    7132:	2d 85       	ldd	r18, Y+13	; 0x0d
    7134:	23 2b       	or	r18, r19
    7136:	fc 01       	movw	r30, r24
    7138:	20 83       	st	Z, r18
    713a:	0f c0       	rjmp	.+30     	; 0x715a <usart_init_spi+0x1f4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    713c:	8a 81       	ldd	r24, Y+2	; 0x02
    713e:	9b 81       	ldd	r25, Y+3	; 0x03
    7140:	02 96       	adiw	r24, 0x02	; 2
    7142:	2a 81       	ldd	r18, Y+2	; 0x02
    7144:	3b 81       	ldd	r19, Y+3	; 0x03
    7146:	2e 5f       	subi	r18, 0xFE	; 254
    7148:	3f 4f       	sbci	r19, 0xFF	; 255
    714a:	f9 01       	movw	r30, r18
    714c:	20 81       	ld	r18, Z
    714e:	32 2f       	mov	r19, r18
    7150:	2d 85       	ldd	r18, Y+13	; 0x0d
    7152:	20 95       	com	r18
    7154:	23 23       	and	r18, r19
    7156:	fc 01       	movw	r30, r24
    7158:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    715a:	8a 81       	ldd	r24, Y+2	; 0x02
    715c:	9b 81       	ldd	r25, Y+3	; 0x03
    715e:	01 96       	adiw	r24, 0x01	; 1
    7160:	2a 81       	ldd	r18, Y+2	; 0x02
    7162:	3b 81       	ldd	r19, Y+3	; 0x03
    7164:	2f 5f       	subi	r18, 0xFF	; 255
    7166:	3f 4f       	sbci	r19, 0xFF	; 255
    7168:	f9 01       	movw	r30, r18
    716a:	30 81       	ld	r19, Z
    716c:	2d 85       	ldd	r18, Y+13	; 0x0d
    716e:	23 2b       	or	r18, r19
    7170:	fc 01       	movw	r30, r24
    7172:	20 83       	st	Z, r18
    7174:	32 c0       	rjmp	.+100    	; 0x71da <usart_init_spi+0x274>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    7176:	8a 81       	ldd	r24, Y+2	; 0x02
    7178:	9b 81       	ldd	r25, Y+3	; 0x03
    717a:	01 96       	adiw	r24, 0x01	; 1
    717c:	2a 81       	ldd	r18, Y+2	; 0x02
    717e:	3b 81       	ldd	r19, Y+3	; 0x03
    7180:	2f 5f       	subi	r18, 0xFF	; 255
    7182:	3f 4f       	sbci	r19, 0xFF	; 255
    7184:	f9 01       	movw	r30, r18
    7186:	20 81       	ld	r18, Z
    7188:	32 2f       	mov	r19, r18
    718a:	2d 85       	ldd	r18, Y+13	; 0x0d
    718c:	20 95       	com	r18
    718e:	23 23       	and	r18, r19
    7190:	fc 01       	movw	r30, r24
    7192:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    7194:	8e 85       	ldd	r24, Y+14	; 0x0e
    7196:	9f 85       	ldd	r25, Y+15	; 0x0f
    7198:	84 70       	andi	r24, 0x04	; 4
    719a:	99 27       	eor	r25, r25
    719c:	89 2b       	or	r24, r25
    719e:	71 f0       	breq	.+28     	; 0x71bc <usart_init_spi+0x256>
			*((uint8_t *)port + 2) |= pin_mask;
    71a0:	8a 81       	ldd	r24, Y+2	; 0x02
    71a2:	9b 81       	ldd	r25, Y+3	; 0x03
    71a4:	02 96       	adiw	r24, 0x02	; 2
    71a6:	2a 81       	ldd	r18, Y+2	; 0x02
    71a8:	3b 81       	ldd	r19, Y+3	; 0x03
    71aa:	2e 5f       	subi	r18, 0xFE	; 254
    71ac:	3f 4f       	sbci	r19, 0xFF	; 255
    71ae:	f9 01       	movw	r30, r18
    71b0:	30 81       	ld	r19, Z
    71b2:	2d 85       	ldd	r18, Y+13	; 0x0d
    71b4:	23 2b       	or	r18, r19
    71b6:	fc 01       	movw	r30, r24
    71b8:	20 83       	st	Z, r18
    71ba:	0f c0       	rjmp	.+30     	; 0x71da <usart_init_spi+0x274>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    71bc:	8a 81       	ldd	r24, Y+2	; 0x02
    71be:	9b 81       	ldd	r25, Y+3	; 0x03
    71c0:	02 96       	adiw	r24, 0x02	; 2
    71c2:	2a 81       	ldd	r18, Y+2	; 0x02
    71c4:	3b 81       	ldd	r19, Y+3	; 0x03
    71c6:	2e 5f       	subi	r18, 0xFE	; 254
    71c8:	3f 4f       	sbci	r19, 0xFF	; 255
    71ca:	f9 01       	movw	r30, r18
    71cc:	20 81       	ld	r18, Z
    71ce:	32 2f       	mov	r19, r18
    71d0:	2d 85       	ldd	r18, Y+13	; 0x0d
    71d2:	20 95       	com	r18
    71d4:	23 23       	and	r18, r19
    71d6:	fc 01       	movw	r30, r24
    71d8:	20 83       	st	Z, r18
				ioport_pin_to_mask(sck_pin),
				IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH );
	}
#endif
	if (opt->spimode == 1 || opt->spimode == 3) {
    71da:	8c 89       	ldd	r24, Y+20	; 0x14
    71dc:	9d 89       	ldd	r25, Y+21	; 0x15
    71de:	fc 01       	movw	r30, r24
    71e0:	84 81       	ldd	r24, Z+4	; 0x04
    71e2:	81 30       	cpi	r24, 0x01	; 1
    71e4:	31 f0       	breq	.+12     	; 0x71f2 <usart_init_spi+0x28c>
    71e6:	8c 89       	ldd	r24, Y+20	; 0x14
    71e8:	9d 89       	ldd	r25, Y+21	; 0x15
    71ea:	fc 01       	movw	r30, r24
    71ec:	84 81       	ldd	r24, Z+4	; 0x04
    71ee:	83 30       	cpi	r24, 0x03	; 3
    71f0:	59 f4       	brne	.+22     	; 0x7208 <usart_init_spi+0x2a2>
		usart->UCSRnC |= USART_UCPHA_bm;
    71f2:	8a 89       	ldd	r24, Y+18	; 0x12
    71f4:	9b 89       	ldd	r25, Y+19	; 0x13
    71f6:	fc 01       	movw	r30, r24
    71f8:	82 81       	ldd	r24, Z+2	; 0x02
    71fa:	28 2f       	mov	r18, r24
    71fc:	22 60       	ori	r18, 0x02	; 2
    71fe:	8a 89       	ldd	r24, Y+18	; 0x12
    7200:	9b 89       	ldd	r25, Y+19	; 0x13
    7202:	fc 01       	movw	r30, r24
    7204:	22 83       	std	Z+2, r18	; 0x02
    7206:	0a c0       	rjmp	.+20     	; 0x721c <usart_init_spi+0x2b6>
	} else {
		usart->UCSRnC &= ~USART_UCPHA_bm;
    7208:	8a 89       	ldd	r24, Y+18	; 0x12
    720a:	9b 89       	ldd	r25, Y+19	; 0x13
    720c:	fc 01       	movw	r30, r24
    720e:	82 81       	ldd	r24, Z+2	; 0x02
    7210:	28 2f       	mov	r18, r24
    7212:	2d 7f       	andi	r18, 0xFD	; 253
    7214:	8a 89       	ldd	r24, Y+18	; 0x12
    7216:	9b 89       	ldd	r25, Y+19	; 0x13
    7218:	fc 01       	movw	r30, r24
    721a:	22 83       	std	Z+2, r18	; 0x02
	}
	if (opt->spimode == 2 || opt->spimode == 3) {
    721c:	8c 89       	ldd	r24, Y+20	; 0x14
    721e:	9d 89       	ldd	r25, Y+21	; 0x15
    7220:	fc 01       	movw	r30, r24
    7222:	84 81       	ldd	r24, Z+4	; 0x04
    7224:	82 30       	cpi	r24, 0x02	; 2
    7226:	31 f0       	breq	.+12     	; 0x7234 <usart_init_spi+0x2ce>
    7228:	8c 89       	ldd	r24, Y+20	; 0x14
    722a:	9d 89       	ldd	r25, Y+21	; 0x15
    722c:	fc 01       	movw	r30, r24
    722e:	84 81       	ldd	r24, Z+4	; 0x04
    7230:	83 30       	cpi	r24, 0x03	; 3
    7232:	59 f4       	brne	.+22     	; 0x724a <usart_init_spi+0x2e4>
		usart->UCSRnC |= USART_UCPOL_bm;
    7234:	8a 89       	ldd	r24, Y+18	; 0x12
    7236:	9b 89       	ldd	r25, Y+19	; 0x13
    7238:	fc 01       	movw	r30, r24
    723a:	82 81       	ldd	r24, Z+2	; 0x02
    723c:	28 2f       	mov	r18, r24
    723e:	21 60       	ori	r18, 0x01	; 1
    7240:	8a 89       	ldd	r24, Y+18	; 0x12
    7242:	9b 89       	ldd	r25, Y+19	; 0x13
    7244:	fc 01       	movw	r30, r24
    7246:	22 83       	std	Z+2, r18	; 0x02
    7248:	0a c0       	rjmp	.+20     	; 0x725e <usart_init_spi+0x2f8>
	} else {
		usart->UCSRnC &= ~USART_UCPOL_bm;
    724a:	8a 89       	ldd	r24, Y+18	; 0x12
    724c:	9b 89       	ldd	r25, Y+19	; 0x13
    724e:	fc 01       	movw	r30, r24
    7250:	82 81       	ldd	r24, Z+2	; 0x02
    7252:	28 2f       	mov	r18, r24
    7254:	2e 7f       	andi	r18, 0xFE	; 254
    7256:	8a 89       	ldd	r24, Y+18	; 0x12
    7258:	9b 89       	ldd	r25, Y+19	; 0x13
    725a:	fc 01       	movw	r30, r24
    725c:	22 83       	std	Z+2, r18	; 0x02
	}	
	
	if (opt->data_order) {
    725e:	8c 89       	ldd	r24, Y+20	; 0x14
    7260:	9d 89       	ldd	r25, Y+21	; 0x15
    7262:	fc 01       	movw	r30, r24
    7264:	85 81       	ldd	r24, Z+5	; 0x05
    7266:	88 23       	and	r24, r24
    7268:	59 f0       	breq	.+22     	; 0x7280 <usart_init_spi+0x31a>
		usart->UCSRnC |= USART_DORD_bm;
    726a:	8a 89       	ldd	r24, Y+18	; 0x12
    726c:	9b 89       	ldd	r25, Y+19	; 0x13
    726e:	fc 01       	movw	r30, r24
    7270:	82 81       	ldd	r24, Z+2	; 0x02
    7272:	28 2f       	mov	r18, r24
    7274:	24 60       	ori	r18, 0x04	; 4
    7276:	8a 89       	ldd	r24, Y+18	; 0x12
    7278:	9b 89       	ldd	r25, Y+19	; 0x13
    727a:	fc 01       	movw	r30, r24
    727c:	22 83       	std	Z+2, r18	; 0x02
    727e:	0a c0       	rjmp	.+20     	; 0x7294 <usart_init_spi+0x32e>
	} else {
		usart->UCSRnC &= ~USART_DORD_bm;
    7280:	8a 89       	ldd	r24, Y+18	; 0x12
    7282:	9b 89       	ldd	r25, Y+19	; 0x13
    7284:	fc 01       	movw	r30, r24
    7286:	82 81       	ldd	r24, Z+2	; 0x02
    7288:	28 2f       	mov	r18, r24
    728a:	2b 7f       	andi	r18, 0xFB	; 251
    728c:	8a 89       	ldd	r24, Y+18	; 0x12
    728e:	9b 89       	ldd	r25, Y+19	; 0x13
    7290:	fc 01       	movw	r30, r24
    7292:	22 83       	std	Z+2, r18	; 0x02
	}
	
	
	usart_spi_set_baudrate(usart, opt->baudrate,
    7294:	0e 94 38 37 	call	0x6e70	; 0x6e70 <sysclk_get_source_clock_hz>
    7298:	9b 01       	movw	r18, r22
    729a:	ac 01       	movw	r20, r24
    729c:	8c 89       	ldd	r24, Y+20	; 0x14
    729e:	9d 89       	ldd	r25, Y+21	; 0x15
    72a0:	fc 01       	movw	r30, r24
    72a2:	80 81       	ld	r24, Z
    72a4:	91 81       	ldd	r25, Z+1	; 0x01
    72a6:	a2 81       	ldd	r26, Z+2	; 0x02
    72a8:	b3 81       	ldd	r27, Z+3	; 0x03
    72aa:	ea 89       	ldd	r30, Y+18	; 0x12
    72ac:	fb 89       	ldd	r31, Y+19	; 0x13
    72ae:	89 01       	movw	r16, r18
    72b0:	9a 01       	movw	r18, r20
    72b2:	ac 01       	movw	r20, r24
    72b4:	bd 01       	movw	r22, r26
    72b6:	cf 01       	movw	r24, r30
    72b8:	0e 94 7f 3b 	call	0x76fe	; 0x76fe <usart_spi_set_baudrate>
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
    72bc:	8a 89       	ldd	r24, Y+18	; 0x12
    72be:	9b 89       	ldd	r25, Y+19	; 0x13
    72c0:	0e 94 aa 36 	call	0x6d54	; 0x6d54 <usart_tx_enable>
	usart_rx_enable(usart);
    72c4:	8a 89       	ldd	r24, Y+18	; 0x12
    72c6:	9b 89       	ldd	r25, Y+19	; 0x13
    72c8:	0e 94 34 36 	call	0x6c68	; 0x6c68 <usart_rx_enable>
}
    72cc:	00 00       	nop
    72ce:	65 96       	adiw	r28, 0x15	; 21
    72d0:	0f b6       	in	r0, 0x3f	; 63
    72d2:	f8 94       	cli
    72d4:	de bf       	out	0x3e, r29	; 62
    72d6:	0f be       	out	0x3f, r0	; 63
    72d8:	cd bf       	out	0x3d, r28	; 61
    72da:	df 91       	pop	r29
    72dc:	cf 91       	pop	r28
    72de:	1f 91       	pop	r17
    72e0:	0f 91       	pop	r16
    72e2:	08 95       	ret

000072e4 <usart_putchar>:
 * \param c The data to send.
 *
 * \return STATUS_OK
 */
status_code_t usart_putchar(USART_t *usart, uint8_t c)
{
    72e4:	cf 93       	push	r28
    72e6:	df 93       	push	r29
    72e8:	00 d0       	rcall	.+0      	; 0x72ea <usart_putchar+0x6>
    72ea:	1f 92       	push	r1
    72ec:	cd b7       	in	r28, 0x3d	; 61
    72ee:	de b7       	in	r29, 0x3e	; 62
    72f0:	9a 83       	std	Y+2, r25	; 0x02
    72f2:	89 83       	std	Y+1, r24	; 0x01
    72f4:	6b 83       	std	Y+3, r22	; 0x03
	while (usart_data_register_is_empty(usart) == false) {
    72f6:	00 00       	nop
    72f8:	89 81       	ldd	r24, Y+1	; 0x01
    72fa:	9a 81       	ldd	r25, Y+2	; 0x02
    72fc:	0e 94 de 36 	call	0x6dbc	; 0x6dbc <usart_data_register_is_empty>
    7300:	98 2f       	mov	r25, r24
    7302:	81 e0       	ldi	r24, 0x01	; 1
    7304:	89 27       	eor	r24, r25
    7306:	88 23       	and	r24, r24
    7308:	b9 f7       	brne	.-18     	; 0x72f8 <usart_putchar+0x14>
	}

	usart->UDR = c;
    730a:	89 81       	ldd	r24, Y+1	; 0x01
    730c:	9a 81       	ldd	r25, Y+2	; 0x02
    730e:	2b 81       	ldd	r18, Y+3	; 0x03
    7310:	fc 01       	movw	r30, r24
    7312:	26 83       	std	Z+6, r18	; 0x06
	return STATUS_OK;
    7314:	80 e0       	ldi	r24, 0x00	; 0
}
    7316:	0f 90       	pop	r0
    7318:	0f 90       	pop	r0
    731a:	0f 90       	pop	r0
    731c:	df 91       	pop	r29
    731e:	cf 91       	pop	r28
    7320:	08 95       	ret

00007322 <usart_getchar>:
 * \param usart The USART module.
 *
 * \return The received data.
 */
uint8_t usart_getchar(USART_t *usart)
{
    7322:	cf 93       	push	r28
    7324:	df 93       	push	r29
    7326:	00 d0       	rcall	.+0      	; 0x7328 <usart_getchar+0x6>
    7328:	cd b7       	in	r28, 0x3d	; 61
    732a:	de b7       	in	r29, 0x3e	; 62
    732c:	9a 83       	std	Y+2, r25	; 0x02
    732e:	89 83       	std	Y+1, r24	; 0x01
	while (usart_rx_is_complete(usart) == false) {
    7330:	00 00       	nop
    7332:	89 81       	ldd	r24, Y+1	; 0x01
    7334:	9a 81       	ldd	r25, Y+2	; 0x02
    7336:	0e 94 f7 36 	call	0x6dee	; 0x6dee <usart_rx_is_complete>
    733a:	98 2f       	mov	r25, r24
    733c:	81 e0       	ldi	r24, 0x01	; 1
    733e:	89 27       	eor	r24, r25
    7340:	88 23       	and	r24, r24
    7342:	b9 f7       	brne	.-18     	; 0x7332 <usart_getchar+0x10>
	}

	return ((uint8_t)usart->UDR);
    7344:	89 81       	ldd	r24, Y+1	; 0x01
    7346:	9a 81       	ldd	r25, Y+2	; 0x02
    7348:	fc 01       	movw	r30, r24
    734a:	86 81       	ldd	r24, Z+6	; 0x06
}
    734c:	0f 90       	pop	r0
    734e:	0f 90       	pop	r0
    7350:	df 91       	pop	r29
    7352:	cf 91       	pop	r28
    7354:	08 95       	ret

00007356 <usart_get_baud_offset>:
 *
 * \return The baudrate offset in PROGMEM table
 * \retval USART_BAUD_UNDEFINED for baudrates not in lookup table
 */
static uint8_t usart_get_baud_offset(uint32_t baud)
{
    7356:	cf 93       	push	r28
    7358:	df 93       	push	r29
    735a:	00 d0       	rcall	.+0      	; 0x735c <usart_get_baud_offset+0x6>
    735c:	00 d0       	rcall	.+0      	; 0x735e <usart_get_baud_offset+0x8>
    735e:	cd b7       	in	r28, 0x3d	; 61
    7360:	de b7       	in	r29, 0x3e	; 62
    7362:	69 83       	std	Y+1, r22	; 0x01
    7364:	7a 83       	std	Y+2, r23	; 0x02
    7366:	8b 83       	std	Y+3, r24	; 0x03
    7368:	9c 83       	std	Y+4, r25	; 0x04
	switch (baud) {
    736a:	89 81       	ldd	r24, Y+1	; 0x01
    736c:	9a 81       	ldd	r25, Y+2	; 0x02
    736e:	ab 81       	ldd	r26, Y+3	; 0x03
    7370:	bc 81       	ldd	r27, Y+4	; 0x04
    7372:	80 38       	cpi	r24, 0x80	; 128
    7374:	25 e2       	ldi	r18, 0x25	; 37
    7376:	92 07       	cpc	r25, r18
    7378:	a1 05       	cpc	r26, r1
    737a:	b1 05       	cpc	r27, r1
    737c:	e1 f1       	breq	.+120    	; 0x73f6 <usart_get_baud_offset+0xa0>
    737e:	81 38       	cpi	r24, 0x81	; 129
    7380:	25 e2       	ldi	r18, 0x25	; 37
    7382:	92 07       	cpc	r25, r18
    7384:	a1 05       	cpc	r26, r1
    7386:	b1 05       	cpc	r27, r1
    7388:	90 f4       	brcc	.+36     	; 0x73ae <usart_get_baud_offset+0x58>
    738a:	80 36       	cpi	r24, 0x60	; 96
    738c:	29 e0       	ldi	r18, 0x09	; 9
    738e:	92 07       	cpc	r25, r18
    7390:	a1 05       	cpc	r26, r1
    7392:	b1 05       	cpc	r27, r1
    7394:	61 f1       	breq	.+88     	; 0x73ee <usart_get_baud_offset+0x98>
    7396:	80 3c       	cpi	r24, 0xC0	; 192
    7398:	22 e1       	ldi	r18, 0x12	; 18
    739a:	92 07       	cpc	r25, r18
    739c:	a1 05       	cpc	r26, r1
    739e:	b1 05       	cpc	r27, r1
    73a0:	41 f1       	breq	.+80     	; 0x73f2 <usart_get_baud_offset+0x9c>
    73a2:	80 3b       	cpi	r24, 0xB0	; 176
    73a4:	94 40       	sbci	r25, 0x04	; 4
    73a6:	a1 05       	cpc	r26, r1
    73a8:	b1 05       	cpc	r27, r1
    73aa:	f9 f0       	breq	.+62     	; 0x73ea <usart_get_baud_offset+0x94>
    73ac:	2e c0       	rjmp	.+92     	; 0x740a <usart_get_baud_offset+0xb4>
    73ae:	81 15       	cp	r24, r1
    73b0:	26 e9       	ldi	r18, 0x96	; 150
    73b2:	92 07       	cpc	r25, r18
    73b4:	a1 05       	cpc	r26, r1
    73b6:	b1 05       	cpc	r27, r1
    73b8:	11 f1       	breq	.+68     	; 0x73fe <usart_get_baud_offset+0xa8>
    73ba:	81 30       	cpi	r24, 0x01	; 1
    73bc:	26 e9       	ldi	r18, 0x96	; 150
    73be:	92 07       	cpc	r25, r18
    73c0:	a1 05       	cpc	r26, r1
    73c2:	b1 05       	cpc	r27, r1
    73c4:	30 f4       	brcc	.+12     	; 0x73d2 <usart_get_baud_offset+0x7c>
    73c6:	81 15       	cp	r24, r1
    73c8:	9b 44       	sbci	r25, 0x4B	; 75
    73ca:	a1 05       	cpc	r26, r1
    73cc:	b1 05       	cpc	r27, r1
    73ce:	a9 f0       	breq	.+42     	; 0x73fa <usart_get_baud_offset+0xa4>
    73d0:	1c c0       	rjmp	.+56     	; 0x740a <usart_get_baud_offset+0xb4>
    73d2:	81 15       	cp	r24, r1
    73d4:	21 ee       	ldi	r18, 0xE1	; 225
    73d6:	92 07       	cpc	r25, r18
    73d8:	a1 05       	cpc	r26, r1
    73da:	b1 05       	cpc	r27, r1
    73dc:	91 f0       	breq	.+36     	; 0x7402 <usart_get_baud_offset+0xac>
    73de:	81 15       	cp	r24, r1
    73e0:	92 4c       	sbci	r25, 0xC2	; 194
    73e2:	a1 40       	sbci	r26, 0x01	; 1
    73e4:	b1 05       	cpc	r27, r1
    73e6:	79 f0       	breq	.+30     	; 0x7406 <usart_get_baud_offset+0xb0>
    73e8:	10 c0       	rjmp	.+32     	; 0x740a <usart_get_baud_offset+0xb4>
	case 1200:
		return (uint8_t)USART_BAUD_1200;
    73ea:	80 e0       	ldi	r24, 0x00	; 0
    73ec:	0f c0       	rjmp	.+30     	; 0x740c <usart_get_baud_offset+0xb6>

	case 2400:
		return (uint8_t)USART_BAUD_2400;
    73ee:	81 e0       	ldi	r24, 0x01	; 1
    73f0:	0d c0       	rjmp	.+26     	; 0x740c <usart_get_baud_offset+0xb6>

	case 4800:
		return (uint8_t)USART_BAUD_4800;
    73f2:	82 e0       	ldi	r24, 0x02	; 2
    73f4:	0b c0       	rjmp	.+22     	; 0x740c <usart_get_baud_offset+0xb6>

	case 9600:
		return (uint8_t)USART_BAUD_9600;
    73f6:	83 e0       	ldi	r24, 0x03	; 3
    73f8:	09 c0       	rjmp	.+18     	; 0x740c <usart_get_baud_offset+0xb6>

	case 19200:
		return (uint8_t)USART_BAUD_19200;
    73fa:	84 e0       	ldi	r24, 0x04	; 4
    73fc:	07 c0       	rjmp	.+14     	; 0x740c <usart_get_baud_offset+0xb6>

	case 38400:
		return (uint8_t)USART_BAUD_38400;
    73fe:	85 e0       	ldi	r24, 0x05	; 5
    7400:	05 c0       	rjmp	.+10     	; 0x740c <usart_get_baud_offset+0xb6>

	case 57600:
		return (uint8_t)USART_BAUD_57600;
    7402:	86 e0       	ldi	r24, 0x06	; 6
    7404:	03 c0       	rjmp	.+6      	; 0x740c <usart_get_baud_offset+0xb6>

	case 115200:
		return (uint8_t)USART_BAUD_115200;
    7406:	87 e0       	ldi	r24, 0x07	; 7
    7408:	01 c0       	rjmp	.+2      	; 0x740c <usart_get_baud_offset+0xb6>

	default:
		return (uint8_t)USART_BAUD_UNDEFINED;
    740a:	8f ef       	ldi	r24, 0xFF	; 255
	}
}
    740c:	0f 90       	pop	r0
    740e:	0f 90       	pop	r0
    7410:	0f 90       	pop	r0
    7412:	0f 90       	pop	r0
    7414:	df 91       	pop	r29
    7416:	cf 91       	pop	r28
    7418:	08 95       	ret

0000741a <usart_set_baudrate_precalculated>:
 * \param cpu_hz The CPU frequency.
 *
 */
void usart_set_baudrate_precalculated(USART_t *usart, uint32_t baud,
		uint32_t cpu_hz)
{
    741a:	0f 93       	push	r16
    741c:	1f 93       	push	r17
    741e:	cf 93       	push	r28
    7420:	df 93       	push	r29
    7422:	cd b7       	in	r28, 0x3d	; 61
    7424:	de b7       	in	r29, 0x3e	; 62
    7426:	69 97       	sbiw	r28, 0x19	; 25
    7428:	0f b6       	in	r0, 0x3f	; 63
    742a:	f8 94       	cli
    742c:	de bf       	out	0x3e, r29	; 62
    742e:	0f be       	out	0x3f, r0	; 63
    7430:	cd bf       	out	0x3d, r28	; 61
    7432:	99 8b       	std	Y+17, r25	; 0x11
    7434:	88 8b       	std	Y+16, r24	; 0x10
    7436:	4a 8b       	std	Y+18, r20	; 0x12
    7438:	5b 8b       	std	Y+19, r21	; 0x13
    743a:	6c 8b       	std	Y+20, r22	; 0x14
    743c:	7d 8b       	std	Y+21, r23	; 0x15
    743e:	0e 8b       	std	Y+22, r16	; 0x16
    7440:	1f 8b       	std	Y+23, r17	; 0x17
    7442:	28 8f       	std	Y+24, r18	; 0x18
    7444:	39 8f       	std	Y+25, r19	; 0x19
	uint8_t baud_offset;
	uint16_t baudctrl = 0;
    7446:	1a 82       	std	Y+2, r1	; 0x02
    7448:	19 82       	std	Y+1, r1	; 0x01

	baud_offset = usart_get_baud_offset(baud);
    744a:	8a 89       	ldd	r24, Y+18	; 0x12
    744c:	9b 89       	ldd	r25, Y+19	; 0x13
    744e:	ac 89       	ldd	r26, Y+20	; 0x14
    7450:	bd 89       	ldd	r27, Y+21	; 0x15
    7452:	bc 01       	movw	r22, r24
    7454:	cd 01       	movw	r24, r26
    7456:	0e 94 ab 39 	call	0x7356	; 0x7356 <usart_get_baud_offset>
    745a:	8b 83       	std	Y+3, r24	; 0x03

	if (cpu_hz == 1000000UL) {
    745c:	8e 89       	ldd	r24, Y+22	; 0x16
    745e:	9f 89       	ldd	r25, Y+23	; 0x17
    7460:	a8 8d       	ldd	r26, Y+24	; 0x18
    7462:	b9 8d       	ldd	r27, Y+25	; 0x19
    7464:	80 34       	cpi	r24, 0x40	; 64
    7466:	92 44       	sbci	r25, 0x42	; 66
    7468:	af 40       	sbci	r26, 0x0F	; 15
    746a:	b1 05       	cpc	r27, r1
    746c:	c1 f4       	brne	.+48     	; 0x749e <usart_set_baudrate_precalculated+0x84>
		baudctrl = PROGMEM_READ_WORD(baudctrl_1mhz + baud_offset);
    746e:	8b 81       	ldd	r24, Y+3	; 0x03
    7470:	88 2f       	mov	r24, r24
    7472:	90 e0       	ldi	r25, 0x00	; 0
    7474:	88 0f       	add	r24, r24
    7476:	99 1f       	adc	r25, r25
    7478:	8a 59       	subi	r24, 0x9A	; 154
    747a:	9d 4f       	sbci	r25, 0xFD	; 253
    747c:	9d 83       	std	Y+5, r25	; 0x05
    747e:	8c 83       	std	Y+4, r24	; 0x04
    7480:	8c 81       	ldd	r24, Y+4	; 0x04
    7482:	9d 81       	ldd	r25, Y+5	; 0x05
    7484:	fc 01       	movw	r30, r24
    7486:	25 91       	lpm	r18, Z+
    7488:	34 91       	lpm	r19, Z
    748a:	cf 01       	movw	r24, r30
    748c:	3f 83       	std	Y+7, r19	; 0x07
    748e:	2e 83       	std	Y+6, r18	; 0x06
    7490:	9d 83       	std	Y+5, r25	; 0x05
    7492:	8c 83       	std	Y+4, r24	; 0x04
    7494:	8e 81       	ldd	r24, Y+6	; 0x06
    7496:	9f 81       	ldd	r25, Y+7	; 0x07
    7498:	9a 83       	std	Y+2, r25	; 0x02
    749a:	89 83       	std	Y+1, r24	; 0x01
    749c:	41 c0       	rjmp	.+130    	; 0x7520 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 8000000UL) {
    749e:	8e 89       	ldd	r24, Y+22	; 0x16
    74a0:	9f 89       	ldd	r25, Y+23	; 0x17
    74a2:	a8 8d       	ldd	r26, Y+24	; 0x18
    74a4:	b9 8d       	ldd	r27, Y+25	; 0x19
    74a6:	81 15       	cp	r24, r1
    74a8:	92 41       	sbci	r25, 0x12	; 18
    74aa:	aa 47       	sbci	r26, 0x7A	; 122
    74ac:	b1 05       	cpc	r27, r1
    74ae:	c1 f4       	brne	.+48     	; 0x74e0 <usart_set_baudrate_precalculated+0xc6>
		baudctrl = PROGMEM_READ_WORD(baudctrl_8mhz + baud_offset);
    74b0:	8b 81       	ldd	r24, Y+3	; 0x03
    74b2:	88 2f       	mov	r24, r24
    74b4:	90 e0       	ldi	r25, 0x00	; 0
    74b6:	88 0f       	add	r24, r24
    74b8:	99 1f       	adc	r25, r25
    74ba:	8a 58       	subi	r24, 0x8A	; 138
    74bc:	9d 4f       	sbci	r25, 0xFD	; 253
    74be:	99 87       	std	Y+9, r25	; 0x09
    74c0:	88 87       	std	Y+8, r24	; 0x08
    74c2:	88 85       	ldd	r24, Y+8	; 0x08
    74c4:	99 85       	ldd	r25, Y+9	; 0x09
    74c6:	fc 01       	movw	r30, r24
    74c8:	25 91       	lpm	r18, Z+
    74ca:	34 91       	lpm	r19, Z
    74cc:	cf 01       	movw	r24, r30
    74ce:	3b 87       	std	Y+11, r19	; 0x0b
    74d0:	2a 87       	std	Y+10, r18	; 0x0a
    74d2:	99 87       	std	Y+9, r25	; 0x09
    74d4:	88 87       	std	Y+8, r24	; 0x08
    74d6:	8a 85       	ldd	r24, Y+10	; 0x0a
    74d8:	9b 85       	ldd	r25, Y+11	; 0x0b
    74da:	9a 83       	std	Y+2, r25	; 0x02
    74dc:	89 83       	std	Y+1, r24	; 0x01
    74de:	20 c0       	rjmp	.+64     	; 0x7520 <usart_set_baudrate_precalculated+0x106>
	} else if (cpu_hz == 16000000UL) {
    74e0:	8e 89       	ldd	r24, Y+22	; 0x16
    74e2:	9f 89       	ldd	r25, Y+23	; 0x17
    74e4:	a8 8d       	ldd	r26, Y+24	; 0x18
    74e6:	b9 8d       	ldd	r27, Y+25	; 0x19
    74e8:	81 15       	cp	r24, r1
    74ea:	94 42       	sbci	r25, 0x24	; 36
    74ec:	a4 4f       	sbci	r26, 0xF4	; 244
    74ee:	b1 05       	cpc	r27, r1
    74f0:	b9 f4       	brne	.+46     	; 0x7520 <usart_set_baudrate_precalculated+0x106>
		baudctrl = PROGMEM_READ_WORD(baudctrl_16mhz + baud_offset);
    74f2:	8b 81       	ldd	r24, Y+3	; 0x03
    74f4:	88 2f       	mov	r24, r24
    74f6:	90 e0       	ldi	r25, 0x00	; 0
    74f8:	88 0f       	add	r24, r24
    74fa:	99 1f       	adc	r25, r25
    74fc:	8a 57       	subi	r24, 0x7A	; 122
    74fe:	9d 4f       	sbci	r25, 0xFD	; 253
    7500:	9d 87       	std	Y+13, r25	; 0x0d
    7502:	8c 87       	std	Y+12, r24	; 0x0c
    7504:	8c 85       	ldd	r24, Y+12	; 0x0c
    7506:	9d 85       	ldd	r25, Y+13	; 0x0d
    7508:	fc 01       	movw	r30, r24
    750a:	25 91       	lpm	r18, Z+
    750c:	34 91       	lpm	r19, Z
    750e:	cf 01       	movw	r24, r30
    7510:	3f 87       	std	Y+15, r19	; 0x0f
    7512:	2e 87       	std	Y+14, r18	; 0x0e
    7514:	9d 87       	std	Y+13, r25	; 0x0d
    7516:	8c 87       	std	Y+12, r24	; 0x0c
    7518:	8e 85       	ldd	r24, Y+14	; 0x0e
    751a:	9f 85       	ldd	r25, Y+15	; 0x0f
    751c:	9a 83       	std	Y+2, r25	; 0x02
    751e:	89 83       	std	Y+1, r24	; 0x01
		/* Error, system clock speed or USART baud rate is not supported
		 * by the look-up table */
		Assert(false);
	}

	if (baud_offset != USART_BAUD_UNDEFINED) {
    7520:	8b 81       	ldd	r24, Y+3	; 0x03
    7522:	8f 3f       	cpi	r24, 0xFF	; 255
    7524:	39 f0       	breq	.+14     	; 0x7534 <usart_set_baudrate_precalculated+0x11a>
		usart->UBRR = baudctrl;
    7526:	88 89       	ldd	r24, Y+16	; 0x10
    7528:	99 89       	ldd	r25, Y+17	; 0x11
    752a:	29 81       	ldd	r18, Y+1	; 0x01
    752c:	3a 81       	ldd	r19, Y+2	; 0x02
    752e:	fc 01       	movw	r30, r24
    7530:	35 83       	std	Z+5, r19	; 0x05
    7532:	24 83       	std	Z+4, r18	; 0x04
	}
}
    7534:	00 00       	nop
    7536:	69 96       	adiw	r28, 0x19	; 25
    7538:	0f b6       	in	r0, 0x3f	; 63
    753a:	f8 94       	cli
    753c:	de bf       	out	0x3e, r29	; 62
    753e:	0f be       	out	0x3f, r0	; 63
    7540:	cd bf       	out	0x3d, r28	; 61
    7542:	df 91       	pop	r29
    7544:	cf 91       	pop	r28
    7546:	1f 91       	pop	r17
    7548:	0f 91       	pop	r16
    754a:	08 95       	ret

0000754c <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    754c:	0f 93       	push	r16
    754e:	1f 93       	push	r17
    7550:	cf 93       	push	r28
    7552:	df 93       	push	r29
    7554:	cd b7       	in	r28, 0x3d	; 61
    7556:	de b7       	in	r29, 0x3e	; 62
    7558:	66 97       	sbiw	r28, 0x16	; 22
    755a:	0f b6       	in	r0, 0x3f	; 63
    755c:	f8 94       	cli
    755e:	de bf       	out	0x3e, r29	; 62
    7560:	0f be       	out	0x3f, r0	; 63
    7562:	cd bf       	out	0x3d, r28	; 61
    7564:	9e 87       	std	Y+14, r25	; 0x0e
    7566:	8d 87       	std	Y+13, r24	; 0x0d
    7568:	4f 87       	std	Y+15, r20	; 0x0f
    756a:	58 8b       	std	Y+16, r21	; 0x10
    756c:	69 8b       	std	Y+17, r22	; 0x11
    756e:	7a 8b       	std	Y+18, r23	; 0x12
    7570:	0b 8b       	std	Y+19, r16	; 0x13
    7572:	1c 8b       	std	Y+20, r17	; 0x14
    7574:	2d 8b       	std	Y+21, r18	; 0x15
    7576:	3e 8b       	std	Y+22, r19	; 0x16

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
    7578:	8b 89       	ldd	r24, Y+19	; 0x13
    757a:	9c 89       	ldd	r25, Y+20	; 0x14
    757c:	ad 89       	ldd	r26, Y+21	; 0x15
    757e:	be 89       	ldd	r27, Y+22	; 0x16
    7580:	68 94       	set
    7582:	12 f8       	bld	r1, 2
    7584:	b6 95       	lsr	r27
    7586:	a7 95       	ror	r26
    7588:	97 95       	ror	r25
    758a:	87 95       	ror	r24
    758c:	16 94       	lsr	r1
    758e:	d1 f7       	brne	.-12     	; 0x7584 <usart_set_baudrate+0x38>
    7590:	8d 83       	std	Y+5, r24	; 0x05
    7592:	9e 83       	std	Y+6, r25	; 0x06
    7594:	af 83       	std	Y+7, r26	; 0x07
    7596:	b8 87       	std	Y+8, r27	; 0x08
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
    7598:	8b 89       	ldd	r24, Y+19	; 0x13
    759a:	9c 89       	ldd	r25, Y+20	; 0x14
    759c:	ad 89       	ldd	r26, Y+21	; 0x15
    759e:	be 89       	ldd	r27, Y+22	; 0x16
    75a0:	07 2e       	mov	r0, r23
    75a2:	73 e1       	ldi	r23, 0x13	; 19
    75a4:	b6 95       	lsr	r27
    75a6:	a7 95       	ror	r26
    75a8:	97 95       	ror	r25
    75aa:	87 95       	ror	r24
    75ac:	7a 95       	dec	r23
    75ae:	d1 f7       	brne	.-12     	; 0x75a4 <usart_set_baudrate+0x58>
    75b0:	70 2d       	mov	r23, r0
    75b2:	89 83       	std	Y+1, r24	; 0x01
    75b4:	9a 83       	std	Y+2, r25	; 0x02
    75b6:	ab 83       	std	Y+3, r26	; 0x03
    75b8:	bc 83       	std	Y+4, r27	; 0x04

	if (usart->UCSRnA & USART_U2X_bm) {
    75ba:	8d 85       	ldd	r24, Y+13	; 0x0d
    75bc:	9e 85       	ldd	r25, Y+14	; 0x0e
    75be:	fc 01       	movw	r30, r24
    75c0:	80 81       	ld	r24, Z
    75c2:	88 2f       	mov	r24, r24
    75c4:	90 e0       	ldi	r25, 0x00	; 0
    75c6:	82 70       	andi	r24, 0x02	; 2
    75c8:	99 27       	eor	r25, r25
    75ca:	89 2b       	or	r24, r25
    75cc:	c1 f0       	breq	.+48     	; 0x75fe <usart_set_baudrate+0xb2>
		max_rate /= 2;
    75ce:	8d 81       	ldd	r24, Y+5	; 0x05
    75d0:	9e 81       	ldd	r25, Y+6	; 0x06
    75d2:	af 81       	ldd	r26, Y+7	; 0x07
    75d4:	b8 85       	ldd	r27, Y+8	; 0x08
    75d6:	b6 95       	lsr	r27
    75d8:	a7 95       	ror	r26
    75da:	97 95       	ror	r25
    75dc:	87 95       	ror	r24
    75de:	8d 83       	std	Y+5, r24	; 0x05
    75e0:	9e 83       	std	Y+6, r25	; 0x06
    75e2:	af 83       	std	Y+7, r26	; 0x07
    75e4:	b8 87       	std	Y+8, r27	; 0x08
		min_rate /= 2;
    75e6:	89 81       	ldd	r24, Y+1	; 0x01
    75e8:	9a 81       	ldd	r25, Y+2	; 0x02
    75ea:	ab 81       	ldd	r26, Y+3	; 0x03
    75ec:	bc 81       	ldd	r27, Y+4	; 0x04
    75ee:	b6 95       	lsr	r27
    75f0:	a7 95       	ror	r26
    75f2:	97 95       	ror	r25
    75f4:	87 95       	ror	r24
    75f6:	89 83       	std	Y+1, r24	; 0x01
    75f8:	9a 83       	std	Y+2, r25	; 0x02
    75fa:	ab 83       	std	Y+3, r26	; 0x03
    75fc:	bc 83       	std	Y+4, r27	; 0x04
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    75fe:	2f 85       	ldd	r18, Y+15	; 0x0f
    7600:	38 89       	ldd	r19, Y+16	; 0x10
    7602:	49 89       	ldd	r20, Y+17	; 0x11
    7604:	5a 89       	ldd	r21, Y+18	; 0x12
    7606:	8d 81       	ldd	r24, Y+5	; 0x05
    7608:	9e 81       	ldd	r25, Y+6	; 0x06
    760a:	af 81       	ldd	r26, Y+7	; 0x07
    760c:	b8 85       	ldd	r27, Y+8	; 0x08
    760e:	82 17       	cp	r24, r18
    7610:	93 07       	cpc	r25, r19
    7612:	a4 07       	cpc	r26, r20
    7614:	b5 07       	cpc	r27, r21
    7616:	68 f0       	brcs	.+26     	; 0x7632 <usart_set_baudrate+0xe6>
    7618:	2f 85       	ldd	r18, Y+15	; 0x0f
    761a:	38 89       	ldd	r19, Y+16	; 0x10
    761c:	49 89       	ldd	r20, Y+17	; 0x11
    761e:	5a 89       	ldd	r21, Y+18	; 0x12
    7620:	89 81       	ldd	r24, Y+1	; 0x01
    7622:	9a 81       	ldd	r25, Y+2	; 0x02
    7624:	ab 81       	ldd	r26, Y+3	; 0x03
    7626:	bc 81       	ldd	r27, Y+4	; 0x04
    7628:	28 17       	cp	r18, r24
    762a:	39 07       	cpc	r19, r25
    762c:	4a 07       	cpc	r20, r26
    762e:	5b 07       	cpc	r21, r27
    7630:	10 f4       	brcc	.+4      	; 0x7636 <usart_set_baudrate+0xea>
		return false;
    7632:	80 e0       	ldi	r24, 0x00	; 0
    7634:	59 c0       	rjmp	.+178    	; 0x76e8 <usart_set_baudrate+0x19c>
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
    7636:	8d 85       	ldd	r24, Y+13	; 0x0d
    7638:	9e 85       	ldd	r25, Y+14	; 0x0e
    763a:	fc 01       	movw	r30, r24
    763c:	80 81       	ld	r24, Z
    763e:	88 2f       	mov	r24, r24
    7640:	90 e0       	ldi	r25, 0x00	; 0
    7642:	82 70       	andi	r24, 0x02	; 2
    7644:	99 27       	eor	r25, r25
    7646:	89 2b       	or	r24, r25
    7648:	51 f1       	breq	.+84     	; 0x769e <usart_set_baudrate+0x152>
		baud *= 2;
    764a:	8f 85       	ldd	r24, Y+15	; 0x0f
    764c:	98 89       	ldd	r25, Y+16	; 0x10
    764e:	a9 89       	ldd	r26, Y+17	; 0x11
    7650:	ba 89       	ldd	r27, Y+18	; 0x12
    7652:	88 0f       	add	r24, r24
    7654:	99 1f       	adc	r25, r25
    7656:	aa 1f       	adc	r26, r26
    7658:	bb 1f       	adc	r27, r27
    765a:	8f 87       	std	Y+15, r24	; 0x0f
    765c:	98 8b       	std	Y+16, r25	; 0x10
    765e:	a9 8b       	std	Y+17, r26	; 0x11
    7660:	ba 8b       	std	Y+18, r27	; 0x12
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
    7662:	8b 89       	ldd	r24, Y+19	; 0x13
    7664:	9c 89       	ldd	r25, Y+20	; 0x14
    7666:	ad 89       	ldd	r26, Y+21	; 0x15
    7668:	be 89       	ldd	r27, Y+22	; 0x16
    766a:	68 94       	set
    766c:	12 f8       	bld	r1, 2
    766e:	b6 95       	lsr	r27
    7670:	a7 95       	ror	r26
    7672:	97 95       	ror	r25
    7674:	87 95       	ror	r24
    7676:	16 94       	lsr	r1
    7678:	d1 f7       	brne	.-12     	; 0x766e <usart_set_baudrate+0x122>
    767a:	2f 85       	ldd	r18, Y+15	; 0x0f
    767c:	38 89       	ldd	r19, Y+16	; 0x10
    767e:	49 89       	ldd	r20, Y+17	; 0x11
    7680:	5a 89       	ldd	r21, Y+18	; 0x12
    7682:	bc 01       	movw	r22, r24
    7684:	cd 01       	movw	r24, r26
    7686:	0e 94 99 49 	call	0x9332	; 0x9332 <__udivmodsi4>
    768a:	da 01       	movw	r26, r20
    768c:	c9 01       	movw	r24, r18
    768e:	01 97       	sbiw	r24, 0x01	; 1
    7690:	a1 09       	sbc	r26, r1
    7692:	b1 09       	sbc	r27, r1
    7694:	89 87       	std	Y+9, r24	; 0x09
    7696:	9a 87       	std	Y+10, r25	; 0x0a
    7698:	ab 87       	std	Y+11, r26	; 0x0b
    769a:	bc 87       	std	Y+12, r27	; 0x0c
    769c:	1d c0       	rjmp	.+58     	; 0x76d8 <usart_set_baudrate+0x18c>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
    769e:	8b 89       	ldd	r24, Y+19	; 0x13
    76a0:	9c 89       	ldd	r25, Y+20	; 0x14
    76a2:	ad 89       	ldd	r26, Y+21	; 0x15
    76a4:	be 89       	ldd	r27, Y+22	; 0x16
    76a6:	68 94       	set
    76a8:	13 f8       	bld	r1, 3
    76aa:	b6 95       	lsr	r27
    76ac:	a7 95       	ror	r26
    76ae:	97 95       	ror	r25
    76b0:	87 95       	ror	r24
    76b2:	16 94       	lsr	r1
    76b4:	d1 f7       	brne	.-12     	; 0x76aa <usart_set_baudrate+0x15e>
    76b6:	2f 85       	ldd	r18, Y+15	; 0x0f
    76b8:	38 89       	ldd	r19, Y+16	; 0x10
    76ba:	49 89       	ldd	r20, Y+17	; 0x11
    76bc:	5a 89       	ldd	r21, Y+18	; 0x12
    76be:	bc 01       	movw	r22, r24
    76c0:	cd 01       	movw	r24, r26
    76c2:	0e 94 99 49 	call	0x9332	; 0x9332 <__udivmodsi4>
    76c6:	da 01       	movw	r26, r20
    76c8:	c9 01       	movw	r24, r18
    76ca:	01 97       	sbiw	r24, 0x01	; 1
    76cc:	a1 09       	sbc	r26, r1
    76ce:	b1 09       	sbc	r27, r1
    76d0:	89 87       	std	Y+9, r24	; 0x09
    76d2:	9a 87       	std	Y+10, r25	; 0x0a
    76d4:	ab 87       	std	Y+11, r26	; 0x0b
    76d6:	bc 87       	std	Y+12, r27	; 0x0c
	}

	usart->UBRR = ubrr;
    76d8:	29 85       	ldd	r18, Y+9	; 0x09
    76da:	3a 85       	ldd	r19, Y+10	; 0x0a
    76dc:	8d 85       	ldd	r24, Y+13	; 0x0d
    76de:	9e 85       	ldd	r25, Y+14	; 0x0e
    76e0:	fc 01       	movw	r30, r24
    76e2:	35 83       	std	Z+5, r19	; 0x05
    76e4:	24 83       	std	Z+4, r18	; 0x04
	return true;
    76e6:	81 e0       	ldi	r24, 0x01	; 1
}
    76e8:	66 96       	adiw	r28, 0x16	; 22
    76ea:	0f b6       	in	r0, 0x3f	; 63
    76ec:	f8 94       	cli
    76ee:	de bf       	out	0x3e, r29	; 62
    76f0:	0f be       	out	0x3f, r0	; 63
    76f2:	cd bf       	out	0x3d, r28	; 61
    76f4:	df 91       	pop	r29
    76f6:	cf 91       	pop	r28
    76f8:	1f 91       	pop	r17
    76fa:	0f 91       	pop	r16
    76fc:	08 95       	ret

000076fe <usart_spi_set_baudrate>:
 * \param usart The USART(SPI) module.
 * \param baud The baudrate.
 * \param cpu_hz The CPU frequency.
 */
void usart_spi_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    76fe:	0f 93       	push	r16
    7700:	1f 93       	push	r17
    7702:	cf 93       	push	r28
    7704:	df 93       	push	r29
    7706:	cd b7       	in	r28, 0x3d	; 61
    7708:	de b7       	in	r29, 0x3e	; 62
    770a:	2e 97       	sbiw	r28, 0x0e	; 14
    770c:	0f b6       	in	r0, 0x3f	; 63
    770e:	f8 94       	cli
    7710:	de bf       	out	0x3e, r29	; 62
    7712:	0f be       	out	0x3f, r0	; 63
    7714:	cd bf       	out	0x3d, r28	; 61
    7716:	9e 83       	std	Y+6, r25	; 0x06
    7718:	8d 83       	std	Y+5, r24	; 0x05
    771a:	4f 83       	std	Y+7, r20	; 0x07
    771c:	58 87       	std	Y+8, r21	; 0x08
    771e:	69 87       	std	Y+9, r22	; 0x09
    7720:	7a 87       	std	Y+10, r23	; 0x0a
    7722:	0b 87       	std	Y+11, r16	; 0x0b
    7724:	1c 87       	std	Y+12, r17	; 0x0c
    7726:	2d 87       	std	Y+13, r18	; 0x0d
    7728:	3e 87       	std	Y+14, r19	; 0x0e
	uint32_t ubrr;

	/* Check if baudrate is less than the maximim limit specified in
	 * datasheet */
	if (baud < (cpu_hz / 2)) {
    772a:	8b 85       	ldd	r24, Y+11	; 0x0b
    772c:	9c 85       	ldd	r25, Y+12	; 0x0c
    772e:	ad 85       	ldd	r26, Y+13	; 0x0d
    7730:	be 85       	ldd	r27, Y+14	; 0x0e
    7732:	9c 01       	movw	r18, r24
    7734:	ad 01       	movw	r20, r26
    7736:	56 95       	lsr	r21
    7738:	47 95       	ror	r20
    773a:	37 95       	ror	r19
    773c:	27 95       	ror	r18
    773e:	8f 81       	ldd	r24, Y+7	; 0x07
    7740:	98 85       	ldd	r25, Y+8	; 0x08
    7742:	a9 85       	ldd	r26, Y+9	; 0x09
    7744:	ba 85       	ldd	r27, Y+10	; 0x0a
    7746:	82 17       	cp	r24, r18
    7748:	93 07       	cpc	r25, r19
    774a:	a4 07       	cpc	r26, r20
    774c:	b5 07       	cpc	r27, r21
    774e:	e0 f4       	brcc	.+56     	; 0x7788 <usart_spi_set_baudrate+0x8a>
		ubrr = (cpu_hz / (2 * baud) - 1);
    7750:	8f 81       	ldd	r24, Y+7	; 0x07
    7752:	98 85       	ldd	r25, Y+8	; 0x08
    7754:	a9 85       	ldd	r26, Y+9	; 0x09
    7756:	ba 85       	ldd	r27, Y+10	; 0x0a
    7758:	9c 01       	movw	r18, r24
    775a:	ad 01       	movw	r20, r26
    775c:	22 0f       	add	r18, r18
    775e:	33 1f       	adc	r19, r19
    7760:	44 1f       	adc	r20, r20
    7762:	55 1f       	adc	r21, r21
    7764:	8b 85       	ldd	r24, Y+11	; 0x0b
    7766:	9c 85       	ldd	r25, Y+12	; 0x0c
    7768:	ad 85       	ldd	r26, Y+13	; 0x0d
    776a:	be 85       	ldd	r27, Y+14	; 0x0e
    776c:	bc 01       	movw	r22, r24
    776e:	cd 01       	movw	r24, r26
    7770:	0e 94 99 49 	call	0x9332	; 0x9332 <__udivmodsi4>
    7774:	da 01       	movw	r26, r20
    7776:	c9 01       	movw	r24, r18
    7778:	01 97       	sbiw	r24, 0x01	; 1
    777a:	a1 09       	sbc	r26, r1
    777c:	b1 09       	sbc	r27, r1
    777e:	89 83       	std	Y+1, r24	; 0x01
    7780:	9a 83       	std	Y+2, r25	; 0x02
    7782:	ab 83       	std	Y+3, r26	; 0x03
    7784:	bc 83       	std	Y+4, r27	; 0x04
    7786:	04 c0       	rjmp	.+8      	; 0x7790 <usart_spi_set_baudrate+0x92>
	} else {
		/* If baudrate is not within the specfication in datasheet,
		 * assign maximum baudrate possible for the current CPU frequency */
		ubrr = 0;
    7788:	19 82       	std	Y+1, r1	; 0x01
    778a:	1a 82       	std	Y+2, r1	; 0x02
    778c:	1b 82       	std	Y+3, r1	; 0x03
    778e:	1c 82       	std	Y+4, r1	; 0x04
	}
	
	usart->UBRR  = ubrr;
    7790:	29 81       	ldd	r18, Y+1	; 0x01
    7792:	3a 81       	ldd	r19, Y+2	; 0x02
    7794:	8d 81       	ldd	r24, Y+5	; 0x05
    7796:	9e 81       	ldd	r25, Y+6	; 0x06
    7798:	fc 01       	movw	r30, r24
    779a:	35 83       	std	Z+5, r19	; 0x05
    779c:	24 83       	std	Z+4, r18	; 0x04
}
    779e:	00 00       	nop
    77a0:	2e 96       	adiw	r28, 0x0e	; 14
    77a2:	0f b6       	in	r0, 0x3f	; 63
    77a4:	f8 94       	cli
    77a6:	de bf       	out	0x3e, r29	; 62
    77a8:	0f be       	out	0x3f, r0	; 63
    77aa:	cd bf       	out	0x3d, r28	; 61
    77ac:	df 91       	pop	r29
    77ae:	cf 91       	pop	r28
    77b0:	1f 91       	pop	r17
    77b2:	0f 91       	pop	r16
    77b4:	08 95       	ret

000077b6 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    77b6:	cf 93       	push	r28
    77b8:	df 93       	push	r29
    77ba:	1f 92       	push	r1
    77bc:	cd b7       	in	r28, 0x3d	; 61
    77be:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    77c0:	8f e5       	ldi	r24, 0x5F	; 95
    77c2:	90 e0       	ldi	r25, 0x00	; 0
    77c4:	fc 01       	movw	r30, r24
    77c6:	80 81       	ld	r24, Z
    77c8:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    77ca:	f8 94       	cli
	return flags;
    77cc:	89 81       	ldd	r24, Y+1	; 0x01
}
    77ce:	0f 90       	pop	r0
    77d0:	df 91       	pop	r29
    77d2:	cf 91       	pop	r28
    77d4:	08 95       	ret

000077d6 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    77d6:	cf 93       	push	r28
    77d8:	df 93       	push	r29
    77da:	1f 92       	push	r1
    77dc:	cd b7       	in	r28, 0x3d	; 61
    77de:	de b7       	in	r29, 0x3e	; 62
    77e0:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    77e2:	8f e5       	ldi	r24, 0x5F	; 95
    77e4:	90 e0       	ldi	r25, 0x00	; 0
    77e6:	29 81       	ldd	r18, Y+1	; 0x01
    77e8:	fc 01       	movw	r30, r24
    77ea:	20 83       	st	Z, r18
}
    77ec:	00 00       	nop
    77ee:	0f 90       	pop	r0
    77f0:	df 91       	pop	r29
    77f2:	cf 91       	pop	r28
    77f4:	08 95       	ret

000077f6 <wdt_reset_flag_clear>:
 *  This function clears the WDT flag.
 *
 ***\param  none
 */
static inline void wdt_reset_flag_clear(void)
{
    77f6:	cf 93       	push	r28
    77f8:	df 93       	push	r29
    77fa:	cd b7       	in	r28, 0x3d	; 61
    77fc:	de b7       	in	r29, 0x3e	; 62
	/* Clear WDRF flag in MCUSR */
	MCUSR &= ~WDRF_bm;
    77fe:	84 e5       	ldi	r24, 0x54	; 84
    7800:	90 e0       	ldi	r25, 0x00	; 0
    7802:	24 e5       	ldi	r18, 0x54	; 84
    7804:	30 e0       	ldi	r19, 0x00	; 0
    7806:	f9 01       	movw	r30, r18
    7808:	20 81       	ld	r18, Z
    780a:	27 7f       	andi	r18, 0xF7	; 247
    780c:	fc 01       	movw	r30, r24
    780e:	20 83       	st	Z, r18
}
    7810:	00 00       	nop
    7812:	df 91       	pop	r29
    7814:	cf 91       	pop	r28
    7816:	08 95       	ret

00007818 <__vector_12>:
 * This function will handle interrupt on WDT Timer overflow and
 * call the callback function.
 */

ISR(WDT_vect)
{
    7818:	1f 92       	push	r1
    781a:	0f 92       	push	r0
    781c:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    7820:	0f 92       	push	r0
    7822:	11 24       	eor	r1, r1
    7824:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7828:	0f 92       	push	r0
    782a:	2f 93       	push	r18
    782c:	3f 93       	push	r19
    782e:	4f 93       	push	r20
    7830:	5f 93       	push	r21
    7832:	6f 93       	push	r22
    7834:	7f 93       	push	r23
    7836:	8f 93       	push	r24
    7838:	9f 93       	push	r25
    783a:	af 93       	push	r26
    783c:	bf 93       	push	r27
    783e:	ef 93       	push	r30
    7840:	ff 93       	push	r31
    7842:	cf 93       	push	r28
    7844:	df 93       	push	r29
    7846:	cd b7       	in	r28, 0x3d	; 61
    7848:	de b7       	in	r29, 0x3e	; 62
	if (wdt_timer_callback) {
    784a:	80 91 fe 10 	lds	r24, 0x10FE	; 0x8010fe <wdt_timer_callback>
    784e:	90 91 ff 10 	lds	r25, 0x10FF	; 0x8010ff <wdt_timer_callback+0x1>
    7852:	89 2b       	or	r24, r25
    7854:	31 f0       	breq	.+12     	; 0x7862 <__vector_12+0x4a>
		wdt_timer_callback();
    7856:	80 91 fe 10 	lds	r24, 0x10FE	; 0x8010fe <wdt_timer_callback>
    785a:	90 91 ff 10 	lds	r25, 0x10FF	; 0x8010ff <wdt_timer_callback+0x1>
    785e:	fc 01       	movw	r30, r24
    7860:	09 95       	icall
	}
}
    7862:	00 00       	nop
    7864:	df 91       	pop	r29
    7866:	cf 91       	pop	r28
    7868:	ff 91       	pop	r31
    786a:	ef 91       	pop	r30
    786c:	bf 91       	pop	r27
    786e:	af 91       	pop	r26
    7870:	9f 91       	pop	r25
    7872:	8f 91       	pop	r24
    7874:	7f 91       	pop	r23
    7876:	6f 91       	pop	r22
    7878:	5f 91       	pop	r21
    787a:	4f 91       	pop	r20
    787c:	3f 91       	pop	r19
    787e:	2f 91       	pop	r18
    7880:	0f 90       	pop	r0
    7882:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    7886:	0f 90       	pop	r0
    7888:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    788c:	0f 90       	pop	r0
    788e:	1f 90       	pop	r1
    7890:	18 95       	reti

00007892 <wdt_disable>:
 *
 *  This function disables the WDT without changing period settings.
 *  This function is written in asm where ever the time is critical
 */
void wdt_disable(void)
{
    7892:	cf 93       	push	r28
    7894:	df 93       	push	r29
    7896:	1f 92       	push	r1
    7898:	cd b7       	in	r28, 0x3d	; 61
    789a:	de b7       	in	r29, 0x3e	; 62
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    789c:	0e 94 db 3b 	call	0x77b6	; 0x77b6 <cpu_irq_save>
    78a0:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    78a2:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    78a4:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <wdt_reset_flag_clear>

	/* Write logical one to WDCE and WDE to keep old prescale setting */
	asm ("LDS R17,0x60");   /* WDTCSR Address = 0x60 */
    78a8:	10 91 60 00 	lds	r17, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("ORI R17,0x18");
    78ac:	18 61       	ori	r17, 0x18	; 24
	asm ("LDI R18,0x00");
    78ae:	20 e0       	ldi	r18, 0x00	; 0
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    78b0:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Disable WDT */
	asm ("STS 0x60,R18");   /* WDTCSR Address = 0x60 */
    78b4:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    78b8:	89 81       	ldd	r24, Y+1	; 0x01
    78ba:	0e 94 eb 3b 	call	0x77d6	; 0x77d6 <cpu_irq_restore>
}
    78be:	00 00       	nop
    78c0:	0f 90       	pop	r0
    78c2:	df 91       	pop	r29
    78c4:	cf 91       	pop	r28
    78c6:	08 95       	ret

000078c8 <wdt_set_timeout_period>:
 *  This function is written in asm where ever the time is critical
 *
 *  \param  to_period  WDT timeout period
 */
void wdt_set_timeout_period(enum wdt_timeout_period to_period)
{
    78c8:	cf 93       	push	r28
    78ca:	df 93       	push	r29
    78cc:	00 d0       	rcall	.+0      	; 0x78ce <wdt_set_timeout_period+0x6>
    78ce:	cd b7       	in	r28, 0x3d	; 61
    78d0:	de b7       	in	r29, 0x3e	; 62
    78d2:	8a 83       	std	Y+2, r24	; 0x02
	/* Store the prescale value to temp register */
#if defined (__GNUC__)
	asm ("MOV R19,R24");
    78d4:	38 2f       	mov	r19, r24
#else
#error Unsupported compiler.
#endif

	/* Mask for WDP3 */
	if (to_period & MASK_PRESCALE_WPD3) {
    78d6:	8a 81       	ldd	r24, Y+2	; 0x02
    78d8:	88 2f       	mov	r24, r24
    78da:	90 e0       	ldi	r25, 0x00	; 0
    78dc:	88 70       	andi	r24, 0x08	; 8
    78de:	99 27       	eor	r25, r25
    78e0:	89 2b       	or	r24, r25
    78e2:	11 f0       	breq	.+4      	; 0x78e8 <wdt_set_timeout_period+0x20>
		asm ("LDI R21,0x20");
    78e4:	50 e2       	ldi	r21, 0x20	; 32
    78e6:	01 c0       	rjmp	.+2      	; 0x78ea <wdt_set_timeout_period+0x22>
	} else {
		asm ("LDI R21,0x00");
    78e8:	50 e0       	ldi	r21, 0x00	; 0
	}

	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    78ea:	0e 94 db 3b 	call	0x77b6	; 0x77b6 <cpu_irq_save>
    78ee:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    78f0:	a8 95       	wdr

	asm ("LDI R17,0xD8");
    78f2:	18 ed       	ldi	r17, 0xD8	; 216
	asm ("LDS R18,0x60");   /* WDTCSR Address = 0x60 */
    78f4:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	asm ("AND R17,R18");
    78f8:	12 23       	and	r17, r18
	asm ("STS 0x60,R17");   /* WDTCSR Address = 0x60 */
    78fa:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Load the new prescale value */
	asm ("LDI R20,0x18");
    78fe:	48 e1       	ldi	r20, 0x18	; 24
	asm ("LDI R18,0x07");
    7900:	27 e0       	ldi	r18, 0x07	; 7
	asm ("AND R19,R18");
    7902:	32 23       	and	r19, r18
	asm ("OR R19,R21");
    7904:	35 2b       	or	r19, r21
	asm ("OR R19,R17");
    7906:	31 2b       	or	r19, r17
	/* Write logical one to WDCE and WDE */
	asm ("STS 0x60,R20");   /* WDTCSR Address = 0x60 */
    7908:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	/* Write new prescale setting */
	asm ("STS 0x60,R19");   /* WDTCSR Address = 0x60 */
    790c:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    7910:	89 81       	ldd	r24, Y+1	; 0x01
    7912:	0e 94 eb 3b 	call	0x77d6	; 0x77d6 <cpu_irq_restore>
}
    7916:	00 00       	nop
    7918:	0f 90       	pop	r0
    791a:	0f 90       	pop	r0
    791c:	df 91       	pop	r29
    791e:	cf 91       	pop	r28
    7920:	08 95       	ret

00007922 <wdt_enable>:
 * This function is written in asm where ever the time is critical
 *
 * \param mode WDT timer mode selection
 */
void wdt_enable(enum wdt_mode_select mode)
{
    7922:	cf 93       	push	r28
    7924:	df 93       	push	r29
    7926:	00 d0       	rcall	.+0      	; 0x7928 <wdt_enable+0x6>
    7928:	cd b7       	in	r28, 0x3d	; 61
    792a:	de b7       	in	r29, 0x3e	; 62
    792c:	8a 83       	std	Y+2, r24	; 0x02
	/* Disable Global interrupt */
	uint8_t sreg = cpu_irq_save();
    792e:	0e 94 db 3b 	call	0x77b6	; 0x77b6 <cpu_irq_save>
    7932:	89 83       	std	Y+1, r24	; 0x01

	/* Reset Watchdog timer */
	wdt_reset();
    7934:	a8 95       	wdr

	/* Clear WDRF flag in MCUSR */
	wdt_reset_flag_clear();
    7936:	0e 94 fb 3b 	call	0x77f6	; 0x77f6 <wdt_reset_flag_clear>

	/*System reset mode */
	if (mode == SYSTEM_RESET_MODE) {
    793a:	8a 81       	ldd	r24, Y+2	; 0x02
    793c:	81 30       	cpi	r24, 0x01	; 1
    793e:	59 f4       	brne	.+22     	; 0x7956 <wdt_enable+0x34>
		/* Write logical zero to WDIE */
		asm ("LDI R17,0xBF");
    7940:	1f eb       	ldi	r17, 0xBF	; 191
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    7942:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    7946:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    7948:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDE and WDCE to logical one */
		asm ("LDI R18,0x98");
    794c:	28 e9       	ldi	r18, 0x98	; 152
		asm ("OR R18,R17");
    794e:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    7950:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    7954:	1e c0       	rjmp	.+60     	; 0x7992 <wdt_enable+0x70>
	}
	/* Interrupt mode */
	else if (mode == INTERRUPT_MODE) {
    7956:	8a 81       	ldd	r24, Y+2	; 0x02
    7958:	88 23       	and	r24, r24
    795a:	71 f4       	brne	.+28     	; 0x7978 <wdt_enable+0x56>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    795c:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    795e:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    7962:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    7964:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("LDI R20,0x18");
    7968:	48 e1       	ldi	r20, 0x18	; 24
		asm ("LDI R19,0xD0");
    796a:	30 ed       	ldi	r19, 0xD0	; 208
		asm ("OR R19,R17");
    796c:	31 2b       	or	r19, r17
		/* Write logical one to WDCE and WDE */
		asm ("STS 0x60,R20"); /* WDTCSR Address = 0x60 */
    796e:	40 93 60 00 	sts	0x0060, r20	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write WDIF,WDIE and WDCE to logical one */
		asm ("STS 0x60,R19"); /* WDTCSR Address = 0x60 */
    7972:	30 93 60 00 	sts	0x0060, r19	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
    7976:	0d c0       	rjmp	.+26     	; 0x7992 <wdt_enable+0x70>
	}
	/* Interrupt and System reset mode */
	else if (mode == INTERRUPT_SYSTEM_RESET_MODE) {
    7978:	8a 81       	ldd	r24, Y+2	; 0x02
    797a:	82 30       	cpi	r24, 0x02	; 2
    797c:	51 f4       	brne	.+20     	; 0x7992 <wdt_enable+0x70>
		/* Write logical zero to WDE */
		asm ("LDI R17,0xF7");
    797e:	17 ef       	ldi	r17, 0xF7	; 247
		asm ("LDS R18,0x60"); /* WDTCSR Address = 0x60 */
    7980:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		asm ("AND R17,R18");
    7984:	12 23       	and	r17, r18
		asm ("STS 0x60,R17"); /* WDTCSR Address = 0x60 */
    7986:	10 93 60 00 	sts	0x0060, r17	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
		/* Write logical one to WDCE, WDIE,WDIF and WDE */
		asm ("LDI R18,0xD8");
    798a:	28 ed       	ldi	r18, 0xD8	; 216
		asm ("OR R18,R17");
    798c:	21 2b       	or	r18, r17
		asm ("STS 0x60,R18"); /* WDTCSR Address = 0x60 */
    798e:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <__TEXT_REGION_LENGTH__+0x7e0060>
	}

	/* Restore Global interrupt */
	cpu_irq_restore(sreg);
    7992:	89 81       	ldd	r24, Y+1	; 0x01
    7994:	0e 94 eb 3b 	call	0x77d6	; 0x77d6 <cpu_irq_restore>
}
    7998:	00 00       	nop
    799a:	0f 90       	pop	r0
    799c:	0f 90       	pop	r0
    799e:	df 91       	pop	r29
    79a0:	cf 91       	pop	r28
    79a2:	08 95       	ret

000079a4 <wdt_set_interrupt_callback>:
 * driver will only clear the interrupt flags.
 *
 * \param callback Reference to a callback function
 */
void wdt_set_interrupt_callback(wdt_callback_t callback)
{
    79a4:	cf 93       	push	r28
    79a6:	df 93       	push	r29
    79a8:	00 d0       	rcall	.+0      	; 0x79aa <wdt_set_interrupt_callback+0x6>
    79aa:	cd b7       	in	r28, 0x3d	; 61
    79ac:	de b7       	in	r29, 0x3e	; 62
    79ae:	9a 83       	std	Y+2, r25	; 0x02
    79b0:	89 83       	std	Y+1, r24	; 0x01
	wdt_timer_callback = callback;
    79b2:	89 81       	ldd	r24, Y+1	; 0x01
    79b4:	9a 81       	ldd	r25, Y+2	; 0x02
    79b6:	90 93 ff 10 	sts	0x10FF, r25	; 0x8010ff <wdt_timer_callback+0x1>
    79ba:	80 93 fe 10 	sts	0x10FE, r24	; 0x8010fe <wdt_timer_callback>
}
    79be:	00 00       	nop
    79c0:	0f 90       	pop	r0
    79c2:	0f 90       	pop	r0
    79c4:	df 91       	pop	r29
    79c6:	cf 91       	pop	r28
    79c8:	08 95       	ret

000079ca <wdt_reset_mcu>:
 *  This function generates an hardware microcontroller reset using the WDT.
 *
 *  The function loads enables the WDT in system reset mode.
 */
void wdt_reset_mcu(void)
{
    79ca:	cf 93       	push	r28
    79cc:	df 93       	push	r29
    79ce:	cd b7       	in	r28, 0x3d	; 61
    79d0:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Set minimum timeout period
	 */
	wdt_set_timeout_period(WDT_TIMEOUT_PERIOD_2KCLK);
    79d2:	80 e0       	ldi	r24, 0x00	; 0
    79d4:	0e 94 64 3c 	call	0x78c8	; 0x78c8 <wdt_set_timeout_period>

	/*
	 * WDT enabled
	 */
	wdt_enable(SYSTEM_RESET_MODE);
    79d8:	81 e0       	ldi	r24, 0x01	; 1
    79da:	0e 94 91 3c 	call	0x7922	; 0x7922 <wdt_enable>

	/*
	 * WDT Reset
	 */
	wdt_reset();
    79de:	a8 95       	wdr
	/*
	 * No exit to prevent the execution of the following instructions.
	 */
	while (true) {
		/* Wait for Watchdog reset. */
	}
    79e0:	ff cf       	rjmp	.-2      	; 0x79e0 <wdt_reset_mcu+0x16>

000079e2 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    79e2:	cf 93       	push	r28
    79e4:	df 93       	push	r29
    79e6:	1f 92       	push	r1
    79e8:	cd b7       	in	r28, 0x3d	; 61
    79ea:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = SREG;
    79ec:	8f e5       	ldi	r24, 0x5F	; 95
    79ee:	90 e0       	ldi	r25, 0x00	; 0
    79f0:	fc 01       	movw	r30, r24
    79f2:	80 81       	ld	r24, Z
    79f4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    79f6:	f8 94       	cli
	return flags;
    79f8:	89 81       	ldd	r24, Y+1	; 0x01
}
    79fa:	0f 90       	pop	r0
    79fc:	df 91       	pop	r29
    79fe:	cf 91       	pop	r28
    7a00:	08 95       	ret

00007a02 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    7a02:	cf 93       	push	r28
    7a04:	df 93       	push	r29
    7a06:	1f 92       	push	r1
    7a08:	cd b7       	in	r28, 0x3d	; 61
    7a0a:	de b7       	in	r29, 0x3e	; 62
    7a0c:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    7a0e:	8f e5       	ldi	r24, 0x5F	; 95
    7a10:	90 e0       	ldi	r25, 0x00	; 0
    7a12:	29 81       	ldd	r18, Y+1	; 0x01
    7a14:	fc 01       	movw	r30, r24
    7a16:	20 83       	st	Z, r18
}
    7a18:	00 00       	nop
    7a1a:	0f 90       	pop	r0
    7a1c:	df 91       	pop	r29
    7a1e:	cf 91       	pop	r28
    7a20:	08 95       	ret

00007a22 <sysclk_set_prescalers>:
 * Note: Prescaler setting is not working with the brain dead un optimised code
 * e.g. avr-gcc -00
 */

static inline void sysclk_set_prescalers(uint8_t psdiv)
{
    7a22:	cf 93       	push	r28
    7a24:	df 93       	push	r29
    7a26:	00 d0       	rcall	.+0      	; 0x7a28 <sysclk_set_prescalers+0x6>
    7a28:	cd b7       	in	r28, 0x3d	; 61
    7a2a:	de b7       	in	r29, 0x3e	; 62
    7a2c:	8a 83       	std	Y+2, r24	; 0x02
	(void) psdiv;
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();
    7a2e:	0e 94 f1 3c 	call	0x79e2	; 0x79e2 <cpu_irq_save>
    7a32:	89 83       	std	Y+1, r24	; 0x01

	ASM(
    7a34:	5f 93       	push	r21
    7a36:	50 e8       	ldi	r21, 0x80	; 128
    7a38:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    7a3c:	50 e0       	ldi	r21, 0x00	; 0
    7a3e:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    7a42:	5f 91       	pop	r21
	                                                    *      */

			"pop r21                     \n\t"
			);

	cpu_irq_restore(flags);
    7a44:	89 81       	ldd	r24, Y+1	; 0x01
    7a46:	0e 94 01 3d 	call	0x7a02	; 0x7a02 <cpu_irq_restore>
#endif
}
    7a4a:	00 00       	nop
    7a4c:	0f 90       	pop	r0
    7a4e:	0f 90       	pop	r0
    7a50:	df 91       	pop	r29
    7a52:	cf 91       	pop	r28
    7a54:	08 95       	ret

00007a56 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
    7a56:	cf 93       	push	r28
    7a58:	df 93       	push	r29
    7a5a:	00 d0       	rcall	.+0      	; 0x7a5c <sysclk_init+0x6>
    7a5c:	1f 92       	push	r1
    7a5e:	cd b7       	in	r28, 0x3d	; 61
    7a60:	de b7       	in	r29, 0x3e	; 62
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7a62:	84 e6       	ldi	r24, 0x64	; 100
    7a64:	90 e0       	ldi	r25, 0x00	; 0
    7a66:	9a 83       	std	Y+2, r25	; 0x02
    7a68:	89 83       	std	Y+1, r24	; 0x01
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    7a6a:	1b 82       	std	Y+3, r1	; 0x03
    7a6c:	0d c0       	rjmp	.+26     	; 0x7a88 <sysclk_init+0x32>
		*(reg++) = 0xFF;
    7a6e:	89 81       	ldd	r24, Y+1	; 0x01
    7a70:	9a 81       	ldd	r25, Y+2	; 0x02
    7a72:	9c 01       	movw	r18, r24
    7a74:	2f 5f       	subi	r18, 0xFF	; 255
    7a76:	3f 4f       	sbci	r19, 0xFF	; 255
    7a78:	3a 83       	std	Y+2, r19	; 0x02
    7a7a:	29 83       	std	Y+1, r18	; 0x01
    7a7c:	2f ef       	ldi	r18, 0xFF	; 255
    7a7e:	fc 01       	movw	r30, r24
    7a80:	20 83       	st	Z, r18
{
#if !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	uint8_t i;
	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
    7a82:	8b 81       	ldd	r24, Y+3	; 0x03
    7a84:	8f 5f       	subi	r24, 0xFF	; 255
    7a86:	8b 83       	std	Y+3, r24	; 0x03
    7a88:	8b 81       	ldd	r24, Y+3	; 0x03
    7a8a:	82 30       	cpi	r24, 0x02	; 2
    7a8c:	80 f3       	brcs	.-32     	; 0x7a6e <sysclk_init+0x18>
#endif
#if !MEGA_UNSPECIFIED && !MEGA_XX
	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
    7a8e:	80 e0       	ldi	r24, 0x00	; 0
    7a90:	0e 94 11 3d 	call	0x7a22	; 0x7a22 <sysclk_set_prescalers>
	}
#endif
}
    7a94:	00 00       	nop
    7a96:	0f 90       	pop	r0
    7a98:	0f 90       	pop	r0
    7a9a:	0f 90       	pop	r0
    7a9c:	df 91       	pop	r29
    7a9e:	cf 91       	pop	r28
    7aa0:	08 95       	ret

00007aa2 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
    7aa2:	cf 93       	push	r28
    7aa4:	df 93       	push	r29
    7aa6:	00 d0       	rcall	.+0      	; 0x7aa8 <sysclk_enable_module+0x6>
    7aa8:	00 d0       	rcall	.+0      	; 0x7aaa <sysclk_enable_module+0x8>
    7aaa:	1f 92       	push	r1
    7aac:	cd b7       	in	r28, 0x3d	; 61
    7aae:	de b7       	in	r29, 0x3e	; 62
    7ab0:	8c 83       	std	Y+4, r24	; 0x04
    7ab2:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7ab4:	84 e6       	ldi	r24, 0x64	; 100
    7ab6:	90 e0       	ldi	r25, 0x00	; 0
    7ab8:	9a 83       	std	Y+2, r25	; 0x02
    7aba:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    7abc:	0e 94 f1 3c 	call	0x79e2	; 0x79e2 <cpu_irq_save>
    7ac0:	8b 83       	std	Y+3, r24	; 0x03

	if (port < NUMBER_OF_POWER_REG) {
    7ac2:	8c 81       	ldd	r24, Y+4	; 0x04
    7ac4:	82 30       	cpi	r24, 0x02	; 2
    7ac6:	b0 f4       	brcc	.+44     	; 0x7af4 <sysclk_enable_module+0x52>
		*(reg + port)  &= ~id;
    7ac8:	8c 81       	ldd	r24, Y+4	; 0x04
    7aca:	88 2f       	mov	r24, r24
    7acc:	90 e0       	ldi	r25, 0x00	; 0
    7ace:	29 81       	ldd	r18, Y+1	; 0x01
    7ad0:	3a 81       	ldd	r19, Y+2	; 0x02
    7ad2:	82 0f       	add	r24, r18
    7ad4:	93 1f       	adc	r25, r19
    7ad6:	2c 81       	ldd	r18, Y+4	; 0x04
    7ad8:	22 2f       	mov	r18, r18
    7ada:	30 e0       	ldi	r19, 0x00	; 0
    7adc:	49 81       	ldd	r20, Y+1	; 0x01
    7ade:	5a 81       	ldd	r21, Y+2	; 0x02
    7ae0:	24 0f       	add	r18, r20
    7ae2:	35 1f       	adc	r19, r21
    7ae4:	f9 01       	movw	r30, r18
    7ae6:	20 81       	ld	r18, Z
    7ae8:	32 2f       	mov	r19, r18
    7aea:	2d 81       	ldd	r18, Y+5	; 0x05
    7aec:	20 95       	com	r18
    7aee:	23 23       	and	r18, r19
    7af0:	fc 01       	movw	r30, r24
    7af2:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    7af4:	8b 81       	ldd	r24, Y+3	; 0x03
    7af6:	0e 94 01 3d 	call	0x7a02	; 0x7a02 <cpu_irq_restore>
#endif
}
    7afa:	00 00       	nop
    7afc:	0f 90       	pop	r0
    7afe:	0f 90       	pop	r0
    7b00:	0f 90       	pop	r0
    7b02:	0f 90       	pop	r0
    7b04:	0f 90       	pop	r0
    7b06:	df 91       	pop	r29
    7b08:	cf 91       	pop	r28
    7b0a:	08 95       	ret

00007b0c <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
    7b0c:	cf 93       	push	r28
    7b0e:	df 93       	push	r29
    7b10:	00 d0       	rcall	.+0      	; 0x7b12 <sysclk_disable_module+0x6>
    7b12:	00 d0       	rcall	.+0      	; 0x7b14 <sysclk_disable_module+0x8>
    7b14:	1f 92       	push	r1
    7b16:	cd b7       	in	r28, 0x3d	; 61
    7b18:	de b7       	in	r29, 0x3e	; 62
    7b1a:	8c 83       	std	Y+4, r24	; 0x04
    7b1c:	6d 83       	std	Y+5, r22	; 0x05
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
    7b1e:	84 e6       	ldi	r24, 0x64	; 100
    7b20:	90 e0       	ldi	r25, 0x00	; 0
    7b22:	9a 83       	std	Y+2, r25	; 0x02
    7b24:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t flags = cpu_irq_save();
    7b26:	0e 94 f1 3c 	call	0x79e2	; 0x79e2 <cpu_irq_save>
    7b2a:	8b 83       	std	Y+3, r24	; 0x03
	if (port < NUMBER_OF_POWER_REG) {
    7b2c:	8c 81       	ldd	r24, Y+4	; 0x04
    7b2e:	82 30       	cpi	r24, 0x02	; 2
    7b30:	a0 f4       	brcc	.+40     	; 0x7b5a <sysclk_disable_module+0x4e>
		*(reg + port) |= id;
    7b32:	8c 81       	ldd	r24, Y+4	; 0x04
    7b34:	88 2f       	mov	r24, r24
    7b36:	90 e0       	ldi	r25, 0x00	; 0
    7b38:	29 81       	ldd	r18, Y+1	; 0x01
    7b3a:	3a 81       	ldd	r19, Y+2	; 0x02
    7b3c:	82 0f       	add	r24, r18
    7b3e:	93 1f       	adc	r25, r19
    7b40:	2c 81       	ldd	r18, Y+4	; 0x04
    7b42:	22 2f       	mov	r18, r18
    7b44:	30 e0       	ldi	r19, 0x00	; 0
    7b46:	49 81       	ldd	r20, Y+1	; 0x01
    7b48:	5a 81       	ldd	r21, Y+2	; 0x02
    7b4a:	24 0f       	add	r18, r20
    7b4c:	35 1f       	adc	r19, r21
    7b4e:	f9 01       	movw	r30, r18
    7b50:	30 81       	ld	r19, Z
    7b52:	2d 81       	ldd	r18, Y+5	; 0x05
    7b54:	23 2b       	or	r18, r19
    7b56:	fc 01       	movw	r30, r24
    7b58:	20 83       	st	Z, r18
	}
	cpu_irq_restore(flags);
    7b5a:	8b 81       	ldd	r24, Y+3	; 0x03
    7b5c:	0e 94 01 3d 	call	0x7a02	; 0x7a02 <cpu_irq_restore>
#endif
}
    7b60:	00 00       	nop
    7b62:	0f 90       	pop	r0
    7b64:	0f 90       	pop	r0
    7b66:	0f 90       	pop	r0
    7b68:	0f 90       	pop	r0
    7b6a:	0f 90       	pop	r0
    7b6c:	df 91       	pop	r29
    7b6e:	cf 91       	pop	r28
    7b70:	08 95       	ret

00007b72 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    7b72:	cf 93       	push	r28
    7b74:	df 93       	push	r29
    7b76:	00 d0       	rcall	.+0      	; 0x7b78 <usart_serial_putchar+0x6>
    7b78:	1f 92       	push	r1
    7b7a:	cd b7       	in	r28, 0x3d	; 61
    7b7c:	de b7       	in	r29, 0x3e	; 62
    7b7e:	9a 83       	std	Y+2, r25	; 0x02
    7b80:	89 83       	std	Y+1, r24	; 0x01
    7b82:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    7b84:	89 81       	ldd	r24, Y+1	; 0x01
    7b86:	9a 81       	ldd	r25, Y+2	; 0x02
    7b88:	6b 81       	ldd	r22, Y+3	; 0x03
    7b8a:	0e 94 72 39 	call	0x72e4	; 0x72e4 <usart_putchar>
}
    7b8e:	0f 90       	pop	r0
    7b90:	0f 90       	pop	r0
    7b92:	0f 90       	pop	r0
    7b94:	df 91       	pop	r29
    7b96:	cf 91       	pop	r28
    7b98:	08 95       	ret

00007b9a <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    7b9a:	cf 93       	push	r28
    7b9c:	df 93       	push	r29
    7b9e:	00 d0       	rcall	.+0      	; 0x7ba0 <usart_serial_getchar+0x6>
    7ba0:	00 d0       	rcall	.+0      	; 0x7ba2 <usart_serial_getchar+0x8>
    7ba2:	cd b7       	in	r28, 0x3d	; 61
    7ba4:	de b7       	in	r29, 0x3e	; 62
    7ba6:	9a 83       	std	Y+2, r25	; 0x02
    7ba8:	89 83       	std	Y+1, r24	; 0x01
    7baa:	7c 83       	std	Y+4, r23	; 0x04
    7bac:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    7bae:	89 81       	ldd	r24, Y+1	; 0x01
    7bb0:	9a 81       	ldd	r25, Y+2	; 0x02
    7bb2:	0e 94 91 39 	call	0x7322	; 0x7322 <usart_getchar>
    7bb6:	28 2f       	mov	r18, r24
    7bb8:	8b 81       	ldd	r24, Y+3	; 0x03
    7bba:	9c 81       	ldd	r25, Y+4	; 0x04
    7bbc:	fc 01       	movw	r30, r24
    7bbe:	20 83       	st	Z, r18
}
    7bc0:	00 00       	nop
    7bc2:	0f 90       	pop	r0
    7bc4:	0f 90       	pop	r0
    7bc6:	0f 90       	pop	r0
    7bc8:	0f 90       	pop	r0
    7bca:	df 91       	pop	r29
    7bcc:	cf 91       	pop	r28
    7bce:	08 95       	ret

00007bd0 <usart_serial_write_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
    7bd0:	cf 93       	push	r28
    7bd2:	df 93       	push	r29
    7bd4:	00 d0       	rcall	.+0      	; 0x7bd6 <usart_serial_write_packet+0x6>
    7bd6:	00 d0       	rcall	.+0      	; 0x7bd8 <usart_serial_write_packet+0x8>
    7bd8:	00 d0       	rcall	.+0      	; 0x7bda <usart_serial_write_packet+0xa>
    7bda:	cd b7       	in	r28, 0x3d	; 61
    7bdc:	de b7       	in	r29, 0x3e	; 62
    7bde:	9a 83       	std	Y+2, r25	; 0x02
    7be0:	89 83       	std	Y+1, r24	; 0x01
    7be2:	7c 83       	std	Y+4, r23	; 0x04
    7be4:	6b 83       	std	Y+3, r22	; 0x03
    7be6:	5e 83       	std	Y+6, r21	; 0x06
    7be8:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    7bea:	13 c0       	rjmp	.+38     	; 0x7c12 <usart_serial_write_packet+0x42>
		usart_serial_putchar(usart, *data);
    7bec:	8b 81       	ldd	r24, Y+3	; 0x03
    7bee:	9c 81       	ldd	r25, Y+4	; 0x04
    7bf0:	fc 01       	movw	r30, r24
    7bf2:	20 81       	ld	r18, Z
    7bf4:	89 81       	ldd	r24, Y+1	; 0x01
    7bf6:	9a 81       	ldd	r25, Y+2	; 0x02
    7bf8:	62 2f       	mov	r22, r18
    7bfa:	0e 94 b9 3d 	call	0x7b72	; 0x7b72 <usart_serial_putchar>
		len--;
    7bfe:	8d 81       	ldd	r24, Y+5	; 0x05
    7c00:	9e 81       	ldd	r25, Y+6	; 0x06
    7c02:	01 97       	sbiw	r24, 0x01	; 1
    7c04:	9e 83       	std	Y+6, r25	; 0x06
    7c06:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    7c08:	8b 81       	ldd	r24, Y+3	; 0x03
    7c0a:	9c 81       	ldd	r25, Y+4	; 0x04
    7c0c:	01 96       	adiw	r24, 0x01	; 1
    7c0e:	9c 83       	std	Y+4, r25	; 0x04
    7c10:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
    7c12:	8d 81       	ldd	r24, Y+5	; 0x05
    7c14:	9e 81       	ldd	r25, Y+6	; 0x06
    7c16:	89 2b       	or	r24, r25
    7c18:	49 f7       	brne	.-46     	; 0x7bec <usart_serial_write_packet+0x1c>
		usart_serial_putchar(usart, *data);
		len--;
		data++;
	}
	return STATUS_OK;
    7c1a:	80 e0       	ldi	r24, 0x00	; 0
}
    7c1c:	26 96       	adiw	r28, 0x06	; 6
    7c1e:	0f b6       	in	r0, 0x3f	; 63
    7c20:	f8 94       	cli
    7c22:	de bf       	out	0x3e, r29	; 62
    7c24:	0f be       	out	0x3f, r0	; 63
    7c26:	cd bf       	out	0x3d, r28	; 61
    7c28:	df 91       	pop	r29
    7c2a:	cf 91       	pop	r28
    7c2c:	08 95       	ret

00007c2e <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
    7c2e:	cf 93       	push	r28
    7c30:	df 93       	push	r29
    7c32:	00 d0       	rcall	.+0      	; 0x7c34 <usart_serial_read_packet+0x6>
    7c34:	00 d0       	rcall	.+0      	; 0x7c36 <usart_serial_read_packet+0x8>
    7c36:	00 d0       	rcall	.+0      	; 0x7c38 <usart_serial_read_packet+0xa>
    7c38:	cd b7       	in	r28, 0x3d	; 61
    7c3a:	de b7       	in	r29, 0x3e	; 62
    7c3c:	9a 83       	std	Y+2, r25	; 0x02
    7c3e:	89 83       	std	Y+1, r24	; 0x01
    7c40:	7c 83       	std	Y+4, r23	; 0x04
    7c42:	6b 83       	std	Y+3, r22	; 0x03
    7c44:	5e 83       	std	Y+6, r21	; 0x06
    7c46:	4d 83       	std	Y+5, r20	; 0x05
	while (len) {
    7c48:	11 c0       	rjmp	.+34     	; 0x7c6c <usart_serial_read_packet+0x3e>
		usart_serial_getchar(usart, data);
    7c4a:	2b 81       	ldd	r18, Y+3	; 0x03
    7c4c:	3c 81       	ldd	r19, Y+4	; 0x04
    7c4e:	89 81       	ldd	r24, Y+1	; 0x01
    7c50:	9a 81       	ldd	r25, Y+2	; 0x02
    7c52:	b9 01       	movw	r22, r18
    7c54:	0e 94 cd 3d 	call	0x7b9a	; 0x7b9a <usart_serial_getchar>
		len--;
    7c58:	8d 81       	ldd	r24, Y+5	; 0x05
    7c5a:	9e 81       	ldd	r25, Y+6	; 0x06
    7c5c:	01 97       	sbiw	r24, 0x01	; 1
    7c5e:	9e 83       	std	Y+6, r25	; 0x06
    7c60:	8d 83       	std	Y+5, r24	; 0x05
		data++;
    7c62:	8b 81       	ldd	r24, Y+3	; 0x03
    7c64:	9c 81       	ldd	r25, Y+4	; 0x04
    7c66:	01 96       	adiw	r24, 0x01	; 1
    7c68:	9c 83       	std	Y+4, r25	; 0x04
    7c6a:	8b 83       	std	Y+3, r24	; 0x03
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
    7c6c:	8d 81       	ldd	r24, Y+5	; 0x05
    7c6e:	9e 81       	ldd	r25, Y+6	; 0x06
    7c70:	89 2b       	or	r24, r25
    7c72:	59 f7       	brne	.-42     	; 0x7c4a <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
    7c74:	80 e0       	ldi	r24, 0x00	; 0
}
    7c76:	26 96       	adiw	r28, 0x06	; 6
    7c78:	0f b6       	in	r0, 0x3f	; 63
    7c7a:	f8 94       	cli
    7c7c:	de bf       	out	0x3e, r29	; 62
    7c7e:	0f be       	out	0x3f, r0	; 63
    7c80:	cd bf       	out	0x3d, r28	; 61
    7c82:	df 91       	pop	r29
    7c84:	cf 91       	pop	r28
    7c86:	08 95       	ret

00007c88 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    7c88:	cf 93       	push	r28
    7c8a:	df 93       	push	r29
    7c8c:	00 d0       	rcall	.+0      	; 0x7c8e <_read+0x6>
    7c8e:	1f 92       	push	r1
    7c90:	cd b7       	in	r28, 0x3d	; 61
    7c92:	de b7       	in	r29, 0x3e	; 62
    7c94:	9b 83       	std	Y+3, r25	; 0x03
    7c96:	8a 83       	std	Y+2, r24	; 0x02
	(void) f;
	char c;
	ptr_get(stdio_base,&c);
    7c98:	20 91 e7 11 	lds	r18, 0x11E7	; 0x8011e7 <ptr_get>
    7c9c:	30 91 e8 11 	lds	r19, 0x11E8	; 0x8011e8 <ptr_get+0x1>
    7ca0:	80 91 eb 11 	lds	r24, 0x11EB	; 0x8011eb <stdio_base>
    7ca4:	90 91 ec 11 	lds	r25, 0x11EC	; 0x8011ec <stdio_base+0x1>
    7ca8:	ae 01       	movw	r20, r28
    7caa:	4f 5f       	subi	r20, 0xFF	; 255
    7cac:	5f 4f       	sbci	r21, 0xFF	; 255
    7cae:	ba 01       	movw	r22, r20
    7cb0:	f9 01       	movw	r30, r18
    7cb2:	09 95       	icall
	return c;
    7cb4:	89 81       	ldd	r24, Y+1	; 0x01
    7cb6:	88 2f       	mov	r24, r24
    7cb8:	90 e0       	ldi	r25, 0x00	; 0
}
    7cba:	0f 90       	pop	r0
    7cbc:	0f 90       	pop	r0
    7cbe:	0f 90       	pop	r0
    7cc0:	df 91       	pop	r29
    7cc2:	cf 91       	pop	r28
    7cc4:	08 95       	ret

00007cc6 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    7cc6:	cf 93       	push	r28
    7cc8:	df 93       	push	r29
    7cca:	00 d0       	rcall	.+0      	; 0x7ccc <_write+0x6>
    7ccc:	1f 92       	push	r1
    7cce:	cd b7       	in	r28, 0x3d	; 61
    7cd0:	de b7       	in	r29, 0x3e	; 62
    7cd2:	89 83       	std	Y+1, r24	; 0x01
    7cd4:	7b 83       	std	Y+3, r23	; 0x03
    7cd6:	6a 83       	std	Y+2, r22	; 0x02
	(void) f;

	if (ptr_put(stdio_base, c) < 0) {
    7cd8:	20 91 e9 11 	lds	r18, 0x11E9	; 0x8011e9 <ptr_put>
    7cdc:	30 91 ea 11 	lds	r19, 0x11EA	; 0x8011ea <ptr_put+0x1>
    7ce0:	80 91 eb 11 	lds	r24, 0x11EB	; 0x8011eb <stdio_base>
    7ce4:	90 91 ec 11 	lds	r25, 0x11EC	; 0x8011ec <stdio_base+0x1>
    7ce8:	69 81       	ldd	r22, Y+1	; 0x01
    7cea:	f9 01       	movw	r30, r18
    7cec:	09 95       	icall
    7cee:	99 23       	and	r25, r25
    7cf0:	1c f4       	brge	.+6      	; 0x7cf8 <_write+0x32>
		return -1;
    7cf2:	8f ef       	ldi	r24, 0xFF	; 255
    7cf4:	9f ef       	ldi	r25, 0xFF	; 255
    7cf6:	02 c0       	rjmp	.+4      	; 0x7cfc <_write+0x36>
	}
	return 1;
    7cf8:	81 e0       	ldi	r24, 0x01	; 1
    7cfa:	90 e0       	ldi	r25, 0x00	; 0
}
    7cfc:	0f 90       	pop	r0
    7cfe:	0f 90       	pop	r0
    7d00:	0f 90       	pop	r0
    7d02:	df 91       	pop	r29
    7d04:	cf 91       	pop	r28
    7d06:	08 95       	ret

00007d08 <usart_rx_complete_interrupt_enable>:
 * \brief Enable USART receive complete interrupt.
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_rx_complete_interrupt_enable(USART_t *usart)
{
    7d08:	cf 93       	push	r28
    7d0a:	df 93       	push	r29
    7d0c:	00 d0       	rcall	.+0      	; 0x7d0e <usart_rx_complete_interrupt_enable+0x6>
    7d0e:	cd b7       	in	r28, 0x3d	; 61
    7d10:	de b7       	in	r29, 0x3e	; 62
    7d12:	9a 83       	std	Y+2, r25	; 0x02
    7d14:	89 83       	std	Y+1, r24	; 0x01
	(usart)->UCSRnB |= USART_RXC_bm;
    7d16:	89 81       	ldd	r24, Y+1	; 0x01
    7d18:	9a 81       	ldd	r25, Y+2	; 0x02
    7d1a:	fc 01       	movw	r30, r24
    7d1c:	81 81       	ldd	r24, Z+1	; 0x01
    7d1e:	28 2f       	mov	r18, r24
    7d20:	20 68       	ori	r18, 0x80	; 128
    7d22:	89 81       	ldd	r24, Y+1	; 0x01
    7d24:	9a 81       	ldd	r25, Y+2	; 0x02
    7d26:	fc 01       	movw	r30, r24
    7d28:	21 83       	std	Z+1, r18	; 0x01
}
    7d2a:	00 00       	nop
    7d2c:	0f 90       	pop	r0
    7d2e:	0f 90       	pop	r0
    7d30:	df 91       	pop	r29
    7d32:	cf 91       	pop	r28
    7d34:	08 95       	ret

00007d36 <usart_serial_init>:
 * \retval true if the initialization was successful
 * \retval false if initialization failed (error in baud rate calculation)
 */
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
    7d36:	cf 93       	push	r28
    7d38:	df 93       	push	r29
    7d3a:	cd b7       	in	r28, 0x3d	; 61
    7d3c:	de b7       	in	r29, 0x3e	; 62
    7d3e:	2b 97       	sbiw	r28, 0x0b	; 11
    7d40:	0f b6       	in	r0, 0x3f	; 63
    7d42:	f8 94       	cli
    7d44:	de bf       	out	0x3e, r29	; 62
    7d46:	0f be       	out	0x3f, r0	; 63
    7d48:	cd bf       	out	0x3d, r28	; 61
    7d4a:	99 87       	std	Y+9, r25	; 0x09
    7d4c:	88 87       	std	Y+8, r24	; 0x08
    7d4e:	7b 87       	std	Y+11, r23	; 0x0b
    7d50:	6a 87       	std	Y+10, r22	; 0x0a
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    7d52:	8a 85       	ldd	r24, Y+10	; 0x0a
    7d54:	9b 85       	ldd	r25, Y+11	; 0x0b
    7d56:	fc 01       	movw	r30, r24
    7d58:	84 81       	ldd	r24, Z+4	; 0x04
    7d5a:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    7d5c:	8a 85       	ldd	r24, Y+10	; 0x0a
    7d5e:	9b 85       	ldd	r25, Y+11	; 0x0b
    7d60:	fc 01       	movw	r30, r24
    7d62:	85 81       	ldd	r24, Z+5	; 0x05
    7d64:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    7d66:	8a 85       	ldd	r24, Y+10	; 0x0a
    7d68:	9b 85       	ldd	r25, Y+11	; 0x0b
    7d6a:	fc 01       	movw	r30, r24
    7d6c:	86 81       	ldd	r24, Z+6	; 0x06
    7d6e:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    7d70:	8a 85       	ldd	r24, Y+10	; 0x0a
    7d72:	9b 85       	ldd	r25, Y+11	; 0x0b
    7d74:	fc 01       	movw	r30, r24
    7d76:	80 81       	ld	r24, Z
    7d78:	91 81       	ldd	r25, Z+1	; 0x01
    7d7a:	a2 81       	ldd	r26, Z+2	; 0x02
    7d7c:	b3 81       	ldd	r27, Z+3	; 0x03
    7d7e:	89 83       	std	Y+1, r24	; 0x01
    7d80:	9a 83       	std	Y+2, r25	; 0x02
    7d82:	ab 83       	std	Y+3, r26	; 0x03
    7d84:	bc 83       	std	Y+4, r27	; 0x04

	if (usart_init_rs232(usart, &usart_rs232_options)) {
    7d86:	88 85       	ldd	r24, Y+8	; 0x08
    7d88:	99 85       	ldd	r25, Y+9	; 0x09
    7d8a:	9e 01       	movw	r18, r28
    7d8c:	2f 5f       	subi	r18, 0xFF	; 255
    7d8e:	3f 4f       	sbci	r19, 0xFF	; 255
    7d90:	b9 01       	movw	r22, r18
    7d92:	0e 94 64 37 	call	0x6ec8	; 0x6ec8 <usart_init_rs232>
    7d96:	88 23       	and	r24, r24
    7d98:	11 f0       	breq	.+4      	; 0x7d9e <usart_serial_init+0x68>
		return true;
    7d9a:	81 e0       	ldi	r24, 0x01	; 1
    7d9c:	01 c0       	rjmp	.+2      	; 0x7da0 <usart_serial_init+0x6a>
	} else {
		return false;
    7d9e:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    7da0:	2b 96       	adiw	r28, 0x0b	; 11
    7da2:	0f b6       	in	r0, 0x3f	; 63
    7da4:	f8 94       	cli
    7da6:	de bf       	out	0x3e, r29	; 62
    7da8:	0f be       	out	0x3f, r0	; 63
    7daa:	cd bf       	out	0x3d, r28	; 61
    7dac:	df 91       	pop	r29
    7dae:	cf 91       	pop	r28
    7db0:	08 95       	ret

00007db2 <usart_serial_putchar>:
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
    7db2:	cf 93       	push	r28
    7db4:	df 93       	push	r29
    7db6:	00 d0       	rcall	.+0      	; 0x7db8 <usart_serial_putchar+0x6>
    7db8:	1f 92       	push	r1
    7dba:	cd b7       	in	r28, 0x3d	; 61
    7dbc:	de b7       	in	r29, 0x3e	; 62
    7dbe:	9a 83       	std	Y+2, r25	; 0x02
    7dc0:	89 83       	std	Y+1, r24	; 0x01
    7dc2:	6b 83       	std	Y+3, r22	; 0x03
	return usart_putchar(usart, c);
    7dc4:	89 81       	ldd	r24, Y+1	; 0x01
    7dc6:	9a 81       	ldd	r25, Y+2	; 0x02
    7dc8:	6b 81       	ldd	r22, Y+3	; 0x03
    7dca:	0e 94 72 39 	call	0x72e4	; 0x72e4 <usart_putchar>
}
    7dce:	0f 90       	pop	r0
    7dd0:	0f 90       	pop	r0
    7dd2:	0f 90       	pop	r0
    7dd4:	df 91       	pop	r29
    7dd6:	cf 91       	pop	r28
    7dd8:	08 95       	ret

00007dda <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    7dda:	cf 93       	push	r28
    7ddc:	df 93       	push	r29
    7dde:	00 d0       	rcall	.+0      	; 0x7de0 <usart_serial_getchar+0x6>
    7de0:	00 d0       	rcall	.+0      	; 0x7de2 <usart_serial_getchar+0x8>
    7de2:	cd b7       	in	r28, 0x3d	; 61
    7de4:	de b7       	in	r29, 0x3e	; 62
    7de6:	9a 83       	std	Y+2, r25	; 0x02
    7de8:	89 83       	std	Y+1, r24	; 0x01
    7dea:	7c 83       	std	Y+4, r23	; 0x04
    7dec:	6b 83       	std	Y+3, r22	; 0x03
	*data = usart_getchar(usart);
    7dee:	89 81       	ldd	r24, Y+1	; 0x01
    7df0:	9a 81       	ldd	r25, Y+2	; 0x02
    7df2:	0e 94 91 39 	call	0x7322	; 0x7322 <usart_getchar>
    7df6:	28 2f       	mov	r18, r24
    7df8:	8b 81       	ldd	r24, Y+3	; 0x03
    7dfa:	9c 81       	ldd	r25, Y+4	; 0x04
    7dfc:	fc 01       	movw	r30, r24
    7dfe:	20 83       	st	Z, r18
}
    7e00:	00 00       	nop
    7e02:	0f 90       	pop	r0
    7e04:	0f 90       	pop	r0
    7e06:	0f 90       	pop	r0
    7e08:	0f 90       	pop	r0
    7e0a:	df 91       	pop	r29
    7e0c:	cf 91       	pop	r28
    7e0e:	08 95       	ret

00007e10 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
    7e10:	cf 93       	push	r28
    7e12:	df 93       	push	r29
    7e14:	00 d0       	rcall	.+0      	; 0x7e16 <stdio_serial_init+0x6>
    7e16:	00 d0       	rcall	.+0      	; 0x7e18 <stdio_serial_init+0x8>
    7e18:	cd b7       	in	r28, 0x3d	; 61
    7e1a:	de b7       	in	r29, 0x3e	; 62
    7e1c:	9a 83       	std	Y+2, r25	; 0x02
    7e1e:	89 83       	std	Y+1, r24	; 0x01
    7e20:	7c 83       	std	Y+4, r23	; 0x04
    7e22:	6b 83       	std	Y+3, r22	; 0x03
	stdio_base = (void *)usart;
    7e24:	89 81       	ldd	r24, Y+1	; 0x01
    7e26:	9a 81       	ldd	r25, Y+2	; 0x02
    7e28:	90 93 ec 11 	sts	0x11EC, r25	; 0x8011ec <stdio_base+0x1>
    7e2c:	80 93 eb 11 	sts	0x11EB, r24	; 0x8011eb <stdio_base>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    7e30:	89 ed       	ldi	r24, 0xD9	; 217
    7e32:	9e e3       	ldi	r25, 0x3E	; 62
    7e34:	90 93 ea 11 	sts	0x11EA, r25	; 0x8011ea <ptr_put+0x1>
    7e38:	80 93 e9 11 	sts	0x11E9, r24	; 0x8011e9 <ptr_put>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    7e3c:	8d ee       	ldi	r24, 0xED	; 237
    7e3e:	9e e3       	ldi	r25, 0x3E	; 62
    7e40:	90 93 e8 11 	sts	0x11E8, r25	; 0x8011e8 <ptr_get+0x1>
    7e44:	80 93 e7 11 	sts	0x11E7, r24	; 0x8011e7 <ptr_get>
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
    7e48:	2b 81       	ldd	r18, Y+3	; 0x03
    7e4a:	3c 81       	ldd	r19, Y+4	; 0x04
    7e4c:	89 81       	ldd	r24, Y+1	; 0x01
    7e4e:	9a 81       	ldd	r25, Y+2	; 0x02
    7e50:	b9 01       	movw	r22, r18
    7e52:	0e 94 9b 3e 	call	0x7d36	; 0x7d36 <usart_serial_init>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    7e56:	64 e4       	ldi	r22, 0x44	; 68
    7e58:	7e e3       	ldi	r23, 0x3E	; 62
    7e5a:	83 e6       	ldi	r24, 0x63	; 99
    7e5c:	9e e3       	ldi	r25, 0x3E	; 62
    7e5e:	0e 94 2b 4b 	call	0x9656	; 0x9656 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
    7e62:	00 00       	nop
    7e64:	0f 90       	pop	r0
    7e66:	0f 90       	pop	r0
    7e68:	0f 90       	pop	r0
    7e6a:	0f 90       	pop	r0
    7e6c:	df 91       	pop	r29
    7e6e:	cf 91       	pop	r28
    7e70:	08 95       	ret

00007e72 <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    7e72:	cf 93       	push	r28
    7e74:	df 93       	push	r29
    7e76:	cd b7       	in	r28, 0x3d	; 61
    7e78:	de b7       	in	r29, 0x3e	; 62
	usart_enable(&cdc_uart_module);
	/* Enable transceivers */
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&cdc_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
    7e7a:	6c e5       	ldi	r22, 0x5C	; 92
    7e7c:	72 e0       	ldi	r23, 0x02	; 2
    7e7e:	80 ec       	ldi	r24, 0xC0	; 192
    7e80:	90 e0       	ldi	r25, 0x00	; 0
    7e82:	0e 94 08 3f 	call	0x7e10	; 0x7e10 <stdio_serial_init>
#endif
	USART_HOST_RX_ISR_ENABLE();
    7e86:	80 ec       	ldi	r24, 0xC0	; 192
    7e88:	90 e0       	ldi	r25, 0x00	; 0
    7e8a:	0e 94 84 3e 	call	0x7d08	; 0x7d08 <usart_rx_complete_interrupt_enable>
}
    7e8e:	00 00       	nop
    7e90:	df 91       	pop	r29
    7e92:	cf 91       	pop	r28
    7e94:	08 95       	ret

00007e96 <sio2host_tx>:

uint8_t sio2host_tx(uint8_t *data, uint8_t length)
{
    7e96:	cf 93       	push	r28
    7e98:	df 93       	push	r29
    7e9a:	00 d0       	rcall	.+0      	; 0x7e9c <sio2host_tx+0x6>
    7e9c:	00 d0       	rcall	.+0      	; 0x7e9e <sio2host_tx+0x8>
    7e9e:	cd b7       	in	r28, 0x3d	; 61
    7ea0:	de b7       	in	r29, 0x3e	; 62
    7ea2:	9b 83       	std	Y+3, r25	; 0x03
    7ea4:	8a 83       	std	Y+2, r24	; 0x02
    7ea6:	6c 83       	std	Y+4, r22	; 0x04
#if SAMD || SAMR21
		status
			= usart_serial_write_packet(&cdc_uart_module,
				(const uint8_t *)data, length);
#else
		status = usart_serial_write_packet(USART_HOST,
    7ea8:	8c 81       	ldd	r24, Y+4	; 0x04
    7eaa:	28 2f       	mov	r18, r24
    7eac:	30 e0       	ldi	r19, 0x00	; 0
    7eae:	8a 81       	ldd	r24, Y+2	; 0x02
    7eb0:	9b 81       	ldd	r25, Y+3	; 0x03
    7eb2:	a9 01       	movw	r20, r18
    7eb4:	bc 01       	movw	r22, r24
    7eb6:	80 ec       	ldi	r24, 0xC0	; 192
    7eb8:	90 e0       	ldi	r25, 0x00	; 0
    7eba:	0e 94 e8 3d 	call	0x7bd0	; 0x7bd0 <usart_serial_write_packet>
    7ebe:	89 83       	std	Y+1, r24	; 0x01
				(const uint8_t *)data,
				length);
#endif
	} while (status != STATUS_OK);
    7ec0:	89 81       	ldd	r24, Y+1	; 0x01
    7ec2:	88 23       	and	r24, r24
    7ec4:	89 f7       	brne	.-30     	; 0x7ea8 <sio2host_tx+0x12>
	return length;
    7ec6:	8c 81       	ldd	r24, Y+4	; 0x04
}
    7ec8:	0f 90       	pop	r0
    7eca:	0f 90       	pop	r0
    7ecc:	0f 90       	pop	r0
    7ece:	0f 90       	pop	r0
    7ed0:	df 91       	pop	r29
    7ed2:	cf 91       	pop	r28
    7ed4:	08 95       	ret

00007ed6 <sio2host_rx>:

uint8_t sio2host_rx(uint8_t *data, uint8_t max_length)
{
    7ed6:	cf 93       	push	r28
    7ed8:	df 93       	push	r29
    7eda:	00 d0       	rcall	.+0      	; 0x7edc <sio2host_rx+0x6>
    7edc:	00 d0       	rcall	.+0      	; 0x7ede <sio2host_rx+0x8>
    7ede:	cd b7       	in	r28, 0x3d	; 61
    7ee0:	de b7       	in	r29, 0x3e	; 62
    7ee2:	9b 83       	std	Y+3, r25	; 0x03
    7ee4:	8a 83       	std	Y+2, r24	; 0x02
    7ee6:	6c 83       	std	Y+4, r22	; 0x04
	uint8_t data_received = 0;
    7ee8:	19 82       	std	Y+1, r1	; 0x01
	if (0 == serial_rx_count) {
    7eea:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <serial_rx_count>
    7eee:	88 23       	and	r24, r24
    7ef0:	11 f4       	brne	.+4      	; 0x7ef6 <sio2host_rx+0x20>
		return 0;
    7ef2:	80 e0       	ldi	r24, 0x00	; 0
    7ef4:	44 c0       	rjmp	.+136    	; 0x7f7e <sio2host_rx+0xa8>
	}

	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    7ef6:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <serial_rx_count>
    7efa:	8c 39       	cpi	r24, 0x9C	; 156
    7efc:	68 f0       	brcs	.+26     	; 0x7f18 <sio2host_rx+0x42>
		/*
		 * Bytes between head and tail are overwritten by new data.
		 * The oldest data in buffer is the one to which the tail is
		 * pointing. So reading operation should start from the tail.
		 */
		serial_rx_buf_head = serial_rx_buf_tail;
    7efe:	80 91 9d 11 	lds	r24, 0x119D	; 0x80119d <serial_rx_buf_tail>
    7f02:	80 93 9c 11 	sts	0x119C, r24	; 0x80119c <serial_rx_buf_head>
		/*
		 * This is a buffer overflow case. But still only the number of
		 * bytes equivalent to
		 * full buffer size are useful.
		 */
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    7f06:	8c e9       	ldi	r24, 0x9C	; 156
    7f08:	80 93 9e 11 	sts	0x119E, r24	; 0x80119e <serial_rx_count>

		/* Bytes received is more than or equal to buffer. */
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    7f0c:	8c 81       	ldd	r24, Y+4	; 0x04
    7f0e:	8c 39       	cpi	r24, 0x9C	; 156
    7f10:	58 f0       	brcs	.+22     	; 0x7f28 <sio2host_rx+0x52>
			 * Requested receive length (max_length) is more than
			 * the
			 * max size of receive buffer, but at max the full
			 * buffer can be read.
			 */
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    7f12:	8c e9       	ldi	r24, 0x9C	; 156
    7f14:	8c 83       	std	Y+4, r24	; 0x04
    7f16:	08 c0       	rjmp	.+16     	; 0x7f28 <sio2host_rx+0x52>
		}
	} else {
		/* Bytes received is less than receive buffer maximum length. */
		if (max_length > serial_rx_count) {
    7f18:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <serial_rx_count>
    7f1c:	9c 81       	ldd	r25, Y+4	; 0x04
    7f1e:	89 17       	cp	r24, r25
    7f20:	18 f4       	brcc	.+6      	; 0x7f28 <sio2host_rx+0x52>
			 * the data
			 * present in receive buffer. Hence only the number of
			 * bytes
			 * present in receive buffer are read.
			 */
			max_length = serial_rx_count;
    7f22:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <serial_rx_count>
    7f26:	8c 83       	std	Y+4, r24	; 0x04
		}
	}

	data_received = max_length;
    7f28:	8c 81       	ldd	r24, Y+4	; 0x04
    7f2a:	89 83       	std	Y+1, r24	; 0x01
	while (max_length > 0) {
    7f2c:	24 c0       	rjmp	.+72     	; 0x7f76 <sio2host_rx+0xa0>
		/* Start to copy from head. */
		*data = serial_rx_buf[serial_rx_buf_head];
    7f2e:	80 91 9c 11 	lds	r24, 0x119C	; 0x80119c <serial_rx_buf_head>
    7f32:	88 2f       	mov	r24, r24
    7f34:	90 e0       	ldi	r25, 0x00	; 0
    7f36:	80 50       	subi	r24, 0x00	; 0
    7f38:	9f 4e       	sbci	r25, 0xEF	; 239
    7f3a:	fc 01       	movw	r30, r24
    7f3c:	20 81       	ld	r18, Z
    7f3e:	8a 81       	ldd	r24, Y+2	; 0x02
    7f40:	9b 81       	ldd	r25, Y+3	; 0x03
    7f42:	fc 01       	movw	r30, r24
    7f44:	20 83       	st	Z, r18
		serial_rx_buf_head++;
    7f46:	80 91 9c 11 	lds	r24, 0x119C	; 0x80119c <serial_rx_buf_head>
    7f4a:	8f 5f       	subi	r24, 0xFF	; 255
    7f4c:	80 93 9c 11 	sts	0x119C, r24	; 0x80119c <serial_rx_buf_head>
		serial_rx_count--;
    7f50:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <serial_rx_count>
    7f54:	81 50       	subi	r24, 0x01	; 1
    7f56:	80 93 9e 11 	sts	0x119E, r24	; 0x80119e <serial_rx_count>
		data++;
    7f5a:	8a 81       	ldd	r24, Y+2	; 0x02
    7f5c:	9b 81       	ldd	r25, Y+3	; 0x03
    7f5e:	01 96       	adiw	r24, 0x01	; 1
    7f60:	9b 83       	std	Y+3, r25	; 0x03
    7f62:	8a 83       	std	Y+2, r24	; 0x02
		max_length--;
    7f64:	8c 81       	ldd	r24, Y+4	; 0x04
    7f66:	81 50       	subi	r24, 0x01	; 1
    7f68:	8c 83       	std	Y+4, r24	; 0x04
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
    7f6a:	80 91 9c 11 	lds	r24, 0x119C	; 0x80119c <serial_rx_buf_head>
    7f6e:	8c 39       	cpi	r24, 0x9C	; 156
    7f70:	11 f4       	brne	.+4      	; 0x7f76 <sio2host_rx+0xa0>
			serial_rx_buf_head = 0;
    7f72:	10 92 9c 11 	sts	0x119C, r1	; 0x80119c <serial_rx_buf_head>
			max_length = serial_rx_count;
		}
	}

	data_received = max_length;
	while (max_length > 0) {
    7f76:	8c 81       	ldd	r24, Y+4	; 0x04
    7f78:	88 23       	and	r24, r24
    7f7a:	c9 f6       	brne	.-78     	; 0x7f2e <sio2host_rx+0x58>
		max_length--;
		if ((SERIAL_RX_BUF_SIZE_HOST) == serial_rx_buf_head) {
			serial_rx_buf_head = 0;
		}
	}
	return data_received;
    7f7c:	89 81       	ldd	r24, Y+1	; 0x01
}
    7f7e:	0f 90       	pop	r0
    7f80:	0f 90       	pop	r0
    7f82:	0f 90       	pop	r0
    7f84:	0f 90       	pop	r0
    7f86:	df 91       	pop	r29
    7f88:	cf 91       	pop	r28
    7f8a:	08 95       	ret

00007f8c <sio2host_getchar>:

uint8_t sio2host_getchar(void)
{
    7f8c:	cf 93       	push	r28
    7f8e:	df 93       	push	r29
    7f90:	1f 92       	push	r1
    7f92:	cd b7       	in	r28, 0x3d	; 61
    7f94:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	while (0 == sio2host_rx(&c, 1)) {
    7f96:	00 00       	nop
    7f98:	61 e0       	ldi	r22, 0x01	; 1
    7f9a:	ce 01       	movw	r24, r28
    7f9c:	01 96       	adiw	r24, 0x01	; 1
    7f9e:	0e 94 6b 3f 	call	0x7ed6	; 0x7ed6 <sio2host_rx>
    7fa2:	88 23       	and	r24, r24
    7fa4:	c9 f3       	breq	.-14     	; 0x7f98 <sio2host_getchar+0xc>
	}
	return c;
    7fa6:	89 81       	ldd	r24, Y+1	; 0x01
}
    7fa8:	0f 90       	pop	r0
    7faa:	df 91       	pop	r29
    7fac:	cf 91       	pop	r28
    7fae:	08 95       	ret

00007fb0 <sio2host_putchar>:

void sio2host_putchar(uint8_t ch)
{
    7fb0:	cf 93       	push	r28
    7fb2:	df 93       	push	r29
    7fb4:	1f 92       	push	r1
    7fb6:	cd b7       	in	r28, 0x3d	; 61
    7fb8:	de b7       	in	r29, 0x3e	; 62
    7fba:	89 83       	std	Y+1, r24	; 0x01
	sio2host_tx(&ch, 1);
    7fbc:	61 e0       	ldi	r22, 0x01	; 1
    7fbe:	ce 01       	movw	r24, r28
    7fc0:	01 96       	adiw	r24, 0x01	; 1
    7fc2:	0e 94 4b 3f 	call	0x7e96	; 0x7e96 <sio2host_tx>
}
    7fc6:	00 00       	nop
    7fc8:	0f 90       	pop	r0
    7fca:	df 91       	pop	r29
    7fcc:	cf 91       	pop	r28
    7fce:	08 95       	ret

00007fd0 <sio2host_getchar_nowait>:

int sio2host_getchar_nowait(void)
{
    7fd0:	cf 93       	push	r28
    7fd2:	df 93       	push	r29
    7fd4:	00 d0       	rcall	.+0      	; 0x7fd6 <sio2host_getchar_nowait+0x6>
    7fd6:	1f 92       	push	r1
    7fd8:	cd b7       	in	r28, 0x3d	; 61
    7fda:	de b7       	in	r29, 0x3e	; 62
	uint8_t c;
	int back = sio2host_rx(&c, 1);
    7fdc:	ce 01       	movw	r24, r28
    7fde:	03 96       	adiw	r24, 0x03	; 3
    7fe0:	61 e0       	ldi	r22, 0x01	; 1
    7fe2:	0e 94 6b 3f 	call	0x7ed6	; 0x7ed6 <sio2host_rx>
    7fe6:	88 2f       	mov	r24, r24
    7fe8:	90 e0       	ldi	r25, 0x00	; 0
    7fea:	9a 83       	std	Y+2, r25	; 0x02
    7fec:	89 83       	std	Y+1, r24	; 0x01
	if (back >= 1) {
    7fee:	89 81       	ldd	r24, Y+1	; 0x01
    7ff0:	9a 81       	ldd	r25, Y+2	; 0x02
    7ff2:	18 16       	cp	r1, r24
    7ff4:	19 06       	cpc	r1, r25
    7ff6:	24 f4       	brge	.+8      	; 0x8000 <sio2host_getchar_nowait+0x30>
		return c;
    7ff8:	8b 81       	ldd	r24, Y+3	; 0x03
    7ffa:	88 2f       	mov	r24, r24
    7ffc:	90 e0       	ldi	r25, 0x00	; 0
    7ffe:	02 c0       	rjmp	.+4      	; 0x8004 <sio2host_getchar_nowait+0x34>
	} else {
		return (-1);
    8000:	8f ef       	ldi	r24, 0xFF	; 255
    8002:	9f ef       	ldi	r25, 0xFF	; 255
	}
}
    8004:	0f 90       	pop	r0
    8006:	0f 90       	pop	r0
    8008:	0f 90       	pop	r0
    800a:	df 91       	pop	r29
    800c:	cf 91       	pop	r28
    800e:	08 95       	ret

00008010 <__vector_25>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    8010:	1f 92       	push	r1
    8012:	0f 92       	push	r0
    8014:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    8018:	0f 92       	push	r0
    801a:	11 24       	eor	r1, r1
    801c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    8020:	0f 92       	push	r0
    8022:	2f 93       	push	r18
    8024:	3f 93       	push	r19
    8026:	4f 93       	push	r20
    8028:	5f 93       	push	r21
    802a:	6f 93       	push	r22
    802c:	7f 93       	push	r23
    802e:	8f 93       	push	r24
    8030:	9f 93       	push	r25
    8032:	af 93       	push	r26
    8034:	bf 93       	push	r27
    8036:	ef 93       	push	r30
    8038:	ff 93       	push	r31
    803a:	cf 93       	push	r28
    803c:	df 93       	push	r29
    803e:	1f 92       	push	r1
    8040:	cd b7       	in	r28, 0x3d	; 61
    8042:	de b7       	in	r29, 0x3e	; 62
	uint8_t temp;
#if SAMD || SAMR21
	usart_serial_read_packet(&cdc_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
    8044:	41 e0       	ldi	r20, 0x01	; 1
    8046:	50 e0       	ldi	r21, 0x00	; 0
    8048:	ce 01       	movw	r24, r28
    804a:	01 96       	adiw	r24, 0x01	; 1
    804c:	bc 01       	movw	r22, r24
    804e:	80 ec       	ldi	r24, 0xC0	; 192
    8050:	90 e0       	ldi	r25, 0x00	; 0
    8052:	0e 94 17 3e 	call	0x7c2e	; 0x7c2e <usart_serial_read_packet>
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    8056:	f8 94       	cli

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    8058:	80 91 9e 11 	lds	r24, 0x119E	; 0x80119e <serial_rx_count>
    805c:	8f 5f       	subi	r24, 0xFF	; 255
    805e:	80 93 9e 11 	sts	0x119E, r24	; 0x80119e <serial_rx_count>

	serial_rx_buf[serial_rx_buf_tail] = temp;
    8062:	80 91 9d 11 	lds	r24, 0x119D	; 0x80119d <serial_rx_buf_tail>
    8066:	88 2f       	mov	r24, r24
    8068:	90 e0       	ldi	r25, 0x00	; 0
    806a:	29 81       	ldd	r18, Y+1	; 0x01
    806c:	80 50       	subi	r24, 0x00	; 0
    806e:	9f 4e       	sbci	r25, 0xEF	; 239
    8070:	fc 01       	movw	r30, r24
    8072:	20 83       	st	Z, r18

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    8074:	80 91 9d 11 	lds	r24, 0x119D	; 0x80119d <serial_rx_buf_tail>
    8078:	8b 39       	cpi	r24, 0x9B	; 155
    807a:	19 f4       	brne	.+6      	; 0x8082 <__vector_25+0x72>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    807c:	10 92 9d 11 	sts	0x119D, r1	; 0x80119d <serial_rx_buf_tail>
    8080:	05 c0       	rjmp	.+10     	; 0x808c <__vector_25+0x7c>
	} else {
		serial_rx_buf_tail++;
    8082:	80 91 9d 11 	lds	r24, 0x119D	; 0x80119d <serial_rx_buf_tail>
    8086:	8f 5f       	subi	r24, 0xFF	; 255
    8088:	80 93 9d 11 	sts	0x119D, r24	; 0x80119d <serial_rx_buf_tail>
	}

	cpu_irq_enable();
    808c:	78 94       	sei
}
    808e:	00 00       	nop
    8090:	0f 90       	pop	r0
    8092:	df 91       	pop	r29
    8094:	cf 91       	pop	r28
    8096:	ff 91       	pop	r31
    8098:	ef 91       	pop	r30
    809a:	bf 91       	pop	r27
    809c:	af 91       	pop	r26
    809e:	9f 91       	pop	r25
    80a0:	8f 91       	pop	r24
    80a2:	7f 91       	pop	r23
    80a4:	6f 91       	pop	r22
    80a6:	5f 91       	pop	r21
    80a8:	4f 91       	pop	r20
    80aa:	3f 91       	pop	r19
    80ac:	2f 91       	pop	r18
    80ae:	0f 90       	pop	r0
    80b0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    80b4:	0f 90       	pop	r0
    80b6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    80ba:	0f 90       	pop	r0
    80bc:	1f 90       	pop	r1
    80be:	18 95       	reti

000080c0 <board_init>:
#include <conf_board.h>
#include <board.h>
#include <ioport.h>

void board_init(void)
{
    80c0:	cf 93       	push	r28
    80c2:	df 93       	push	r29
    80c4:	cd b7       	in	r28, 0x3d	; 61
    80c6:	de b7       	in	r29, 0x3e	; 62
    80c8:	ac 97       	sbiw	r28, 0x2c	; 44
    80ca:	0f b6       	in	r0, 0x3f	; 63
    80cc:	f8 94       	cli
    80ce:	de bf       	out	0x3e, r29	; 62
    80d0:	0f be       	out	0x3f, r0	; 63
    80d2:	cd bf       	out	0x3d, r28	; 61
    80d4:	80 e3       	ldi	r24, 0x30	; 48
    80d6:	89 83       	std	Y+1, r24	; 0x01
    80d8:	83 e0       	ldi	r24, 0x03	; 3
    80da:	90 e0       	ldi	r25, 0x00	; 0
    80dc:	9c a3       	std	Y+36, r25	; 0x24
    80de:	8b a3       	std	Y+35, r24	; 0x23
    80e0:	89 81       	ldd	r24, Y+1	; 0x01
    80e2:	8d a3       	std	Y+37, r24	; 0x25
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    80e4:	8d a1       	ldd	r24, Y+37	; 0x25
    80e6:	88 2f       	mov	r24, r24
    80e8:	90 e0       	ldi	r25, 0x00	; 0
    80ea:	9c 01       	movw	r18, r24
    80ec:	27 70       	andi	r18, 0x07	; 7
    80ee:	33 27       	eor	r19, r19
    80f0:	81 e0       	ldi	r24, 0x01	; 1
    80f2:	90 e0       	ldi	r25, 0x00	; 0
    80f4:	02 c0       	rjmp	.+4      	; 0x80fa <board_init+0x3a>
    80f6:	88 0f       	add	r24, r24
    80f8:	99 1f       	adc	r25, r25
    80fa:	2a 95       	dec	r18
    80fc:	e2 f7       	brpl	.-8      	; 0x80f6 <board_init+0x36>
    80fe:	48 2f       	mov	r20, r24
    8100:	89 81       	ldd	r24, Y+1	; 0x01
    8102:	8e a3       	std	Y+38, r24	; 0x26
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    8104:	8e a1       	ldd	r24, Y+38	; 0x26
    8106:	86 95       	lsr	r24
    8108:	86 95       	lsr	r24
    810a:	86 95       	lsr	r24
    810c:	8f a3       	std	Y+39, r24	; 0x27
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    810e:	8f a1       	ldd	r24, Y+39	; 0x27
    8110:	28 2f       	mov	r18, r24
    8112:	30 e0       	ldi	r19, 0x00	; 0
    8114:	c9 01       	movw	r24, r18
    8116:	88 0f       	add	r24, r24
    8118:	99 1f       	adc	r25, r25
    811a:	82 0f       	add	r24, r18
    811c:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    811e:	80 96       	adiw	r24, 0x20	; 32
    8120:	99 a7       	std	Y+41, r25	; 0x29
    8122:	88 a7       	std	Y+40, r24	; 0x28
    8124:	4a a7       	std	Y+42, r20	; 0x2a
    8126:	8b a1       	ldd	r24, Y+35	; 0x23
    8128:	9c a1       	ldd	r25, Y+36	; 0x24
    812a:	9c a7       	std	Y+44, r25	; 0x2c
    812c:	8b a7       	std	Y+43, r24	; 0x2b
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    812e:	8b a5       	ldd	r24, Y+43	; 0x2b
    8130:	9c a5       	ldd	r25, Y+44	; 0x2c
    8132:	81 70       	andi	r24, 0x01	; 1
    8134:	99 27       	eor	r25, r25
    8136:	89 2b       	or	r24, r25
    8138:	89 f1       	breq	.+98     	; 0x819c <board_init+0xdc>
		if (flags & IOPORT_INIT_HIGH) {
    813a:	8b a5       	ldd	r24, Y+43	; 0x2b
    813c:	9c a5       	ldd	r25, Y+44	; 0x2c
    813e:	82 70       	andi	r24, 0x02	; 2
    8140:	99 27       	eor	r25, r25
    8142:	89 2b       	or	r24, r25
    8144:	71 f0       	breq	.+28     	; 0x8162 <board_init+0xa2>
			*((uint8_t *)port + 2) |= pin_mask;
    8146:	88 a5       	ldd	r24, Y+40	; 0x28
    8148:	99 a5       	ldd	r25, Y+41	; 0x29
    814a:	02 96       	adiw	r24, 0x02	; 2
    814c:	28 a5       	ldd	r18, Y+40	; 0x28
    814e:	39 a5       	ldd	r19, Y+41	; 0x29
    8150:	2e 5f       	subi	r18, 0xFE	; 254
    8152:	3f 4f       	sbci	r19, 0xFF	; 255
    8154:	f9 01       	movw	r30, r18
    8156:	30 81       	ld	r19, Z
    8158:	2a a5       	ldd	r18, Y+42	; 0x2a
    815a:	23 2b       	or	r18, r19
    815c:	fc 01       	movw	r30, r24
    815e:	20 83       	st	Z, r18
    8160:	0f c0       	rjmp	.+30     	; 0x8180 <board_init+0xc0>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8162:	88 a5       	ldd	r24, Y+40	; 0x28
    8164:	99 a5       	ldd	r25, Y+41	; 0x29
    8166:	02 96       	adiw	r24, 0x02	; 2
    8168:	28 a5       	ldd	r18, Y+40	; 0x28
    816a:	39 a5       	ldd	r19, Y+41	; 0x29
    816c:	2e 5f       	subi	r18, 0xFE	; 254
    816e:	3f 4f       	sbci	r19, 0xFF	; 255
    8170:	f9 01       	movw	r30, r18
    8172:	20 81       	ld	r18, Z
    8174:	32 2f       	mov	r19, r18
    8176:	2a a5       	ldd	r18, Y+42	; 0x2a
    8178:	20 95       	com	r18
    817a:	23 23       	and	r18, r19
    817c:	fc 01       	movw	r30, r24
    817e:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    8180:	88 a5       	ldd	r24, Y+40	; 0x28
    8182:	99 a5       	ldd	r25, Y+41	; 0x29
    8184:	01 96       	adiw	r24, 0x01	; 1
    8186:	28 a5       	ldd	r18, Y+40	; 0x28
    8188:	39 a5       	ldd	r19, Y+41	; 0x29
    818a:	2f 5f       	subi	r18, 0xFF	; 255
    818c:	3f 4f       	sbci	r19, 0xFF	; 255
    818e:	f9 01       	movw	r30, r18
    8190:	30 81       	ld	r19, Z
    8192:	2a a5       	ldd	r18, Y+42	; 0x2a
    8194:	23 2b       	or	r18, r19
    8196:	fc 01       	movw	r30, r24
    8198:	20 83       	st	Z, r18
    819a:	32 c0       	rjmp	.+100    	; 0x8200 <board_init+0x140>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    819c:	88 a5       	ldd	r24, Y+40	; 0x28
    819e:	99 a5       	ldd	r25, Y+41	; 0x29
    81a0:	01 96       	adiw	r24, 0x01	; 1
    81a2:	28 a5       	ldd	r18, Y+40	; 0x28
    81a4:	39 a5       	ldd	r19, Y+41	; 0x29
    81a6:	2f 5f       	subi	r18, 0xFF	; 255
    81a8:	3f 4f       	sbci	r19, 0xFF	; 255
    81aa:	f9 01       	movw	r30, r18
    81ac:	20 81       	ld	r18, Z
    81ae:	32 2f       	mov	r19, r18
    81b0:	2a a5       	ldd	r18, Y+42	; 0x2a
    81b2:	20 95       	com	r18
    81b4:	23 23       	and	r18, r19
    81b6:	fc 01       	movw	r30, r24
    81b8:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    81ba:	8b a5       	ldd	r24, Y+43	; 0x2b
    81bc:	9c a5       	ldd	r25, Y+44	; 0x2c
    81be:	84 70       	andi	r24, 0x04	; 4
    81c0:	99 27       	eor	r25, r25
    81c2:	89 2b       	or	r24, r25
    81c4:	71 f0       	breq	.+28     	; 0x81e2 <board_init+0x122>
			*((uint8_t *)port + 2) |= pin_mask;
    81c6:	88 a5       	ldd	r24, Y+40	; 0x28
    81c8:	99 a5       	ldd	r25, Y+41	; 0x29
    81ca:	02 96       	adiw	r24, 0x02	; 2
    81cc:	28 a5       	ldd	r18, Y+40	; 0x28
    81ce:	39 a5       	ldd	r19, Y+41	; 0x29
    81d0:	2e 5f       	subi	r18, 0xFE	; 254
    81d2:	3f 4f       	sbci	r19, 0xFF	; 255
    81d4:	f9 01       	movw	r30, r18
    81d6:	30 81       	ld	r19, Z
    81d8:	2a a5       	ldd	r18, Y+42	; 0x2a
    81da:	23 2b       	or	r18, r19
    81dc:	fc 01       	movw	r30, r24
    81de:	20 83       	st	Z, r18
    81e0:	0f c0       	rjmp	.+30     	; 0x8200 <board_init+0x140>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    81e2:	88 a5       	ldd	r24, Y+40	; 0x28
    81e4:	99 a5       	ldd	r25, Y+41	; 0x29
    81e6:	02 96       	adiw	r24, 0x02	; 2
    81e8:	28 a5       	ldd	r18, Y+40	; 0x28
    81ea:	39 a5       	ldd	r19, Y+41	; 0x29
    81ec:	2e 5f       	subi	r18, 0xFE	; 254
    81ee:	3f 4f       	sbci	r19, 0xFF	; 255
    81f0:	f9 01       	movw	r30, r18
    81f2:	20 81       	ld	r18, Z
    81f4:	32 2f       	mov	r19, r18
    81f6:	2a a5       	ldd	r18, Y+42	; 0x2a
    81f8:	20 95       	com	r18
    81fa:	23 23       	and	r18, r19
    81fc:	fc 01       	movw	r30, r24
    81fe:	20 83       	st	Z, r18
    8200:	81 e3       	ldi	r24, 0x31	; 49
    8202:	8a 83       	std	Y+2, r24	; 0x02
    8204:	83 e0       	ldi	r24, 0x03	; 3
    8206:	90 e0       	ldi	r25, 0x00	; 0
    8208:	9a 8f       	std	Y+26, r25	; 0x1a
    820a:	89 8f       	std	Y+25, r24	; 0x19
    820c:	8a 81       	ldd	r24, Y+2	; 0x02
    820e:	8b 8f       	std	Y+27, r24	; 0x1b
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    8210:	8b 8d       	ldd	r24, Y+27	; 0x1b
    8212:	88 2f       	mov	r24, r24
    8214:	90 e0       	ldi	r25, 0x00	; 0
    8216:	9c 01       	movw	r18, r24
    8218:	27 70       	andi	r18, 0x07	; 7
    821a:	33 27       	eor	r19, r19
    821c:	81 e0       	ldi	r24, 0x01	; 1
    821e:	90 e0       	ldi	r25, 0x00	; 0
    8220:	02 c0       	rjmp	.+4      	; 0x8226 <board_init+0x166>
    8222:	88 0f       	add	r24, r24
    8224:	99 1f       	adc	r25, r25
    8226:	2a 95       	dec	r18
    8228:	e2 f7       	brpl	.-8      	; 0x8222 <board_init+0x162>
    822a:	48 2f       	mov	r20, r24
    822c:	8a 81       	ldd	r24, Y+2	; 0x02
    822e:	8c 8f       	std	Y+28, r24	; 0x1c
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    8230:	8c 8d       	ldd	r24, Y+28	; 0x1c
    8232:	86 95       	lsr	r24
    8234:	86 95       	lsr	r24
    8236:	86 95       	lsr	r24
    8238:	8d 8f       	std	Y+29, r24	; 0x1d
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    823a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    823c:	28 2f       	mov	r18, r24
    823e:	30 e0       	ldi	r19, 0x00	; 0
    8240:	c9 01       	movw	r24, r18
    8242:	88 0f       	add	r24, r24
    8244:	99 1f       	adc	r25, r25
    8246:	82 0f       	add	r24, r18
    8248:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    824a:	80 96       	adiw	r24, 0x20	; 32
    824c:	9f 8f       	std	Y+31, r25	; 0x1f
    824e:	8e 8f       	std	Y+30, r24	; 0x1e
    8250:	48 a3       	std	Y+32, r20	; 0x20
    8252:	89 8d       	ldd	r24, Y+25	; 0x19
    8254:	9a 8d       	ldd	r25, Y+26	; 0x1a
    8256:	9a a3       	std	Y+34, r25	; 0x22
    8258:	89 a3       	std	Y+33, r24	; 0x21
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    825a:	89 a1       	ldd	r24, Y+33	; 0x21
    825c:	9a a1       	ldd	r25, Y+34	; 0x22
    825e:	81 70       	andi	r24, 0x01	; 1
    8260:	99 27       	eor	r25, r25
    8262:	89 2b       	or	r24, r25
    8264:	89 f1       	breq	.+98     	; 0x82c8 <board_init+0x208>
		if (flags & IOPORT_INIT_HIGH) {
    8266:	89 a1       	ldd	r24, Y+33	; 0x21
    8268:	9a a1       	ldd	r25, Y+34	; 0x22
    826a:	82 70       	andi	r24, 0x02	; 2
    826c:	99 27       	eor	r25, r25
    826e:	89 2b       	or	r24, r25
    8270:	71 f0       	breq	.+28     	; 0x828e <board_init+0x1ce>
			*((uint8_t *)port + 2) |= pin_mask;
    8272:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8274:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8276:	02 96       	adiw	r24, 0x02	; 2
    8278:	2e 8d       	ldd	r18, Y+30	; 0x1e
    827a:	3f 8d       	ldd	r19, Y+31	; 0x1f
    827c:	2e 5f       	subi	r18, 0xFE	; 254
    827e:	3f 4f       	sbci	r19, 0xFF	; 255
    8280:	f9 01       	movw	r30, r18
    8282:	30 81       	ld	r19, Z
    8284:	28 a1       	ldd	r18, Y+32	; 0x20
    8286:	23 2b       	or	r18, r19
    8288:	fc 01       	movw	r30, r24
    828a:	20 83       	st	Z, r18
    828c:	0f c0       	rjmp	.+30     	; 0x82ac <board_init+0x1ec>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    828e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8290:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8292:	02 96       	adiw	r24, 0x02	; 2
    8294:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8296:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8298:	2e 5f       	subi	r18, 0xFE	; 254
    829a:	3f 4f       	sbci	r19, 0xFF	; 255
    829c:	f9 01       	movw	r30, r18
    829e:	20 81       	ld	r18, Z
    82a0:	32 2f       	mov	r19, r18
    82a2:	28 a1       	ldd	r18, Y+32	; 0x20
    82a4:	20 95       	com	r18
    82a6:	23 23       	and	r18, r19
    82a8:	fc 01       	movw	r30, r24
    82aa:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    82ac:	8e 8d       	ldd	r24, Y+30	; 0x1e
    82ae:	9f 8d       	ldd	r25, Y+31	; 0x1f
    82b0:	01 96       	adiw	r24, 0x01	; 1
    82b2:	2e 8d       	ldd	r18, Y+30	; 0x1e
    82b4:	3f 8d       	ldd	r19, Y+31	; 0x1f
    82b6:	2f 5f       	subi	r18, 0xFF	; 255
    82b8:	3f 4f       	sbci	r19, 0xFF	; 255
    82ba:	f9 01       	movw	r30, r18
    82bc:	30 81       	ld	r19, Z
    82be:	28 a1       	ldd	r18, Y+32	; 0x20
    82c0:	23 2b       	or	r18, r19
    82c2:	fc 01       	movw	r30, r24
    82c4:	20 83       	st	Z, r18
    82c6:	32 c0       	rjmp	.+100    	; 0x832c <board_init+0x26c>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    82c8:	8e 8d       	ldd	r24, Y+30	; 0x1e
    82ca:	9f 8d       	ldd	r25, Y+31	; 0x1f
    82cc:	01 96       	adiw	r24, 0x01	; 1
    82ce:	2e 8d       	ldd	r18, Y+30	; 0x1e
    82d0:	3f 8d       	ldd	r19, Y+31	; 0x1f
    82d2:	2f 5f       	subi	r18, 0xFF	; 255
    82d4:	3f 4f       	sbci	r19, 0xFF	; 255
    82d6:	f9 01       	movw	r30, r18
    82d8:	20 81       	ld	r18, Z
    82da:	32 2f       	mov	r19, r18
    82dc:	28 a1       	ldd	r18, Y+32	; 0x20
    82de:	20 95       	com	r18
    82e0:	23 23       	and	r18, r19
    82e2:	fc 01       	movw	r30, r24
    82e4:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    82e6:	89 a1       	ldd	r24, Y+33	; 0x21
    82e8:	9a a1       	ldd	r25, Y+34	; 0x22
    82ea:	84 70       	andi	r24, 0x04	; 4
    82ec:	99 27       	eor	r25, r25
    82ee:	89 2b       	or	r24, r25
    82f0:	71 f0       	breq	.+28     	; 0x830e <board_init+0x24e>
			*((uint8_t *)port + 2) |= pin_mask;
    82f2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    82f4:	9f 8d       	ldd	r25, Y+31	; 0x1f
    82f6:	02 96       	adiw	r24, 0x02	; 2
    82f8:	2e 8d       	ldd	r18, Y+30	; 0x1e
    82fa:	3f 8d       	ldd	r19, Y+31	; 0x1f
    82fc:	2e 5f       	subi	r18, 0xFE	; 254
    82fe:	3f 4f       	sbci	r19, 0xFF	; 255
    8300:	f9 01       	movw	r30, r18
    8302:	30 81       	ld	r19, Z
    8304:	28 a1       	ldd	r18, Y+32	; 0x20
    8306:	23 2b       	or	r18, r19
    8308:	fc 01       	movw	r30, r24
    830a:	20 83       	st	Z, r18
    830c:	0f c0       	rjmp	.+30     	; 0x832c <board_init+0x26c>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    830e:	8e 8d       	ldd	r24, Y+30	; 0x1e
    8310:	9f 8d       	ldd	r25, Y+31	; 0x1f
    8312:	02 96       	adiw	r24, 0x02	; 2
    8314:	2e 8d       	ldd	r18, Y+30	; 0x1e
    8316:	3f 8d       	ldd	r19, Y+31	; 0x1f
    8318:	2e 5f       	subi	r18, 0xFE	; 254
    831a:	3f 4f       	sbci	r19, 0xFF	; 255
    831c:	f9 01       	movw	r30, r18
    831e:	20 81       	ld	r18, Z
    8320:	32 2f       	mov	r19, r18
    8322:	28 a1       	ldd	r18, Y+32	; 0x20
    8324:	20 95       	com	r18
    8326:	23 23       	and	r18, r19
    8328:	fc 01       	movw	r30, r24
    832a:	20 83       	st	Z, r18
    832c:	85 e3       	ldi	r24, 0x35	; 53
    832e:	8b 83       	std	Y+3, r24	; 0x03
    8330:	83 e0       	ldi	r24, 0x03	; 3
    8332:	90 e0       	ldi	r25, 0x00	; 0
    8334:	98 8b       	std	Y+16, r25	; 0x10
    8336:	8f 87       	std	Y+15, r24	; 0x0f
    8338:	8b 81       	ldd	r24, Y+3	; 0x03
    833a:	89 8b       	std	Y+17, r24	; 0x11
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    833c:	89 89       	ldd	r24, Y+17	; 0x11
    833e:	88 2f       	mov	r24, r24
    8340:	90 e0       	ldi	r25, 0x00	; 0
    8342:	9c 01       	movw	r18, r24
    8344:	27 70       	andi	r18, 0x07	; 7
    8346:	33 27       	eor	r19, r19
    8348:	81 e0       	ldi	r24, 0x01	; 1
    834a:	90 e0       	ldi	r25, 0x00	; 0
    834c:	02 c0       	rjmp	.+4      	; 0x8352 <board_init+0x292>
    834e:	88 0f       	add	r24, r24
    8350:	99 1f       	adc	r25, r25
    8352:	2a 95       	dec	r18
    8354:	e2 f7       	brpl	.-8      	; 0x834e <board_init+0x28e>
    8356:	48 2f       	mov	r20, r24
    8358:	8b 81       	ldd	r24, Y+3	; 0x03
    835a:	8a 8b       	std	Y+18, r24	; 0x12
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    835c:	8a 89       	ldd	r24, Y+18	; 0x12
    835e:	86 95       	lsr	r24
    8360:	86 95       	lsr	r24
    8362:	86 95       	lsr	r24
    8364:	8b 8b       	std	Y+19, r24	; 0x13
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    8366:	8b 89       	ldd	r24, Y+19	; 0x13
    8368:	28 2f       	mov	r18, r24
    836a:	30 e0       	ldi	r19, 0x00	; 0
    836c:	c9 01       	movw	r24, r18
    836e:	88 0f       	add	r24, r24
    8370:	99 1f       	adc	r25, r25
    8372:	82 0f       	add	r24, r18
    8374:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    8376:	80 96       	adiw	r24, 0x20	; 32
    8378:	9d 8b       	std	Y+21, r25	; 0x15
    837a:	8c 8b       	std	Y+20, r24	; 0x14
    837c:	4e 8b       	std	Y+22, r20	; 0x16
    837e:	8f 85       	ldd	r24, Y+15	; 0x0f
    8380:	98 89       	ldd	r25, Y+16	; 0x10
    8382:	98 8f       	std	Y+24, r25	; 0x18
    8384:	8f 8b       	std	Y+23, r24	; 0x17
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    8386:	8f 89       	ldd	r24, Y+23	; 0x17
    8388:	98 8d       	ldd	r25, Y+24	; 0x18
    838a:	81 70       	andi	r24, 0x01	; 1
    838c:	99 27       	eor	r25, r25
    838e:	89 2b       	or	r24, r25
    8390:	89 f1       	breq	.+98     	; 0x83f4 <board_init+0x334>
		if (flags & IOPORT_INIT_HIGH) {
    8392:	8f 89       	ldd	r24, Y+23	; 0x17
    8394:	98 8d       	ldd	r25, Y+24	; 0x18
    8396:	82 70       	andi	r24, 0x02	; 2
    8398:	99 27       	eor	r25, r25
    839a:	89 2b       	or	r24, r25
    839c:	71 f0       	breq	.+28     	; 0x83ba <board_init+0x2fa>
			*((uint8_t *)port + 2) |= pin_mask;
    839e:	8c 89       	ldd	r24, Y+20	; 0x14
    83a0:	9d 89       	ldd	r25, Y+21	; 0x15
    83a2:	02 96       	adiw	r24, 0x02	; 2
    83a4:	2c 89       	ldd	r18, Y+20	; 0x14
    83a6:	3d 89       	ldd	r19, Y+21	; 0x15
    83a8:	2e 5f       	subi	r18, 0xFE	; 254
    83aa:	3f 4f       	sbci	r19, 0xFF	; 255
    83ac:	f9 01       	movw	r30, r18
    83ae:	30 81       	ld	r19, Z
    83b0:	2e 89       	ldd	r18, Y+22	; 0x16
    83b2:	23 2b       	or	r18, r19
    83b4:	fc 01       	movw	r30, r24
    83b6:	20 83       	st	Z, r18
    83b8:	0f c0       	rjmp	.+30     	; 0x83d8 <board_init+0x318>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    83ba:	8c 89       	ldd	r24, Y+20	; 0x14
    83bc:	9d 89       	ldd	r25, Y+21	; 0x15
    83be:	02 96       	adiw	r24, 0x02	; 2
    83c0:	2c 89       	ldd	r18, Y+20	; 0x14
    83c2:	3d 89       	ldd	r19, Y+21	; 0x15
    83c4:	2e 5f       	subi	r18, 0xFE	; 254
    83c6:	3f 4f       	sbci	r19, 0xFF	; 255
    83c8:	f9 01       	movw	r30, r18
    83ca:	20 81       	ld	r18, Z
    83cc:	32 2f       	mov	r19, r18
    83ce:	2e 89       	ldd	r18, Y+22	; 0x16
    83d0:	20 95       	com	r18
    83d2:	23 23       	and	r18, r19
    83d4:	fc 01       	movw	r30, r24
    83d6:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    83d8:	8c 89       	ldd	r24, Y+20	; 0x14
    83da:	9d 89       	ldd	r25, Y+21	; 0x15
    83dc:	01 96       	adiw	r24, 0x01	; 1
    83de:	2c 89       	ldd	r18, Y+20	; 0x14
    83e0:	3d 89       	ldd	r19, Y+21	; 0x15
    83e2:	2f 5f       	subi	r18, 0xFF	; 255
    83e4:	3f 4f       	sbci	r19, 0xFF	; 255
    83e6:	f9 01       	movw	r30, r18
    83e8:	30 81       	ld	r19, Z
    83ea:	2e 89       	ldd	r18, Y+22	; 0x16
    83ec:	23 2b       	or	r18, r19
    83ee:	fc 01       	movw	r30, r24
    83f0:	20 83       	st	Z, r18
    83f2:	32 c0       	rjmp	.+100    	; 0x8458 <board_init+0x398>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    83f4:	8c 89       	ldd	r24, Y+20	; 0x14
    83f6:	9d 89       	ldd	r25, Y+21	; 0x15
    83f8:	01 96       	adiw	r24, 0x01	; 1
    83fa:	2c 89       	ldd	r18, Y+20	; 0x14
    83fc:	3d 89       	ldd	r19, Y+21	; 0x15
    83fe:	2f 5f       	subi	r18, 0xFF	; 255
    8400:	3f 4f       	sbci	r19, 0xFF	; 255
    8402:	f9 01       	movw	r30, r18
    8404:	20 81       	ld	r18, Z
    8406:	32 2f       	mov	r19, r18
    8408:	2e 89       	ldd	r18, Y+22	; 0x16
    840a:	20 95       	com	r18
    840c:	23 23       	and	r18, r19
    840e:	fc 01       	movw	r30, r24
    8410:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    8412:	8f 89       	ldd	r24, Y+23	; 0x17
    8414:	98 8d       	ldd	r25, Y+24	; 0x18
    8416:	84 70       	andi	r24, 0x04	; 4
    8418:	99 27       	eor	r25, r25
    841a:	89 2b       	or	r24, r25
    841c:	71 f0       	breq	.+28     	; 0x843a <board_init+0x37a>
			*((uint8_t *)port + 2) |= pin_mask;
    841e:	8c 89       	ldd	r24, Y+20	; 0x14
    8420:	9d 89       	ldd	r25, Y+21	; 0x15
    8422:	02 96       	adiw	r24, 0x02	; 2
    8424:	2c 89       	ldd	r18, Y+20	; 0x14
    8426:	3d 89       	ldd	r19, Y+21	; 0x15
    8428:	2e 5f       	subi	r18, 0xFE	; 254
    842a:	3f 4f       	sbci	r19, 0xFF	; 255
    842c:	f9 01       	movw	r30, r18
    842e:	30 81       	ld	r19, Z
    8430:	2e 89       	ldd	r18, Y+22	; 0x16
    8432:	23 2b       	or	r18, r19
    8434:	fc 01       	movw	r30, r24
    8436:	20 83       	st	Z, r18
    8438:	0f c0       	rjmp	.+30     	; 0x8458 <board_init+0x398>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    843a:	8c 89       	ldd	r24, Y+20	; 0x14
    843c:	9d 89       	ldd	r25, Y+21	; 0x15
    843e:	02 96       	adiw	r24, 0x02	; 2
    8440:	2c 89       	ldd	r18, Y+20	; 0x14
    8442:	3d 89       	ldd	r19, Y+21	; 0x15
    8444:	2e 5f       	subi	r18, 0xFE	; 254
    8446:	3f 4f       	sbci	r19, 0xFF	; 255
    8448:	f9 01       	movw	r30, r18
    844a:	20 81       	ld	r18, Z
    844c:	32 2f       	mov	r19, r18
    844e:	2e 89       	ldd	r18, Y+22	; 0x16
    8450:	20 95       	com	r18
    8452:	23 23       	and	r18, r19
    8454:	fc 01       	movw	r30, r24
    8456:	20 83       	st	Z, r18
    8458:	82 e3       	ldi	r24, 0x32	; 50
    845a:	8c 83       	std	Y+4, r24	; 0x04
    845c:	84 e0       	ldi	r24, 0x04	; 4
    845e:	90 e0       	ldi	r25, 0x00	; 0
    8460:	9e 83       	std	Y+6, r25	; 0x06
    8462:	8d 83       	std	Y+5, r24	; 0x05
    8464:	8c 81       	ldd	r24, Y+4	; 0x04
    8466:	8f 83       	std	Y+7, r24	; 0x07
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask
	(ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    8468:	8f 81       	ldd	r24, Y+7	; 0x07
    846a:	88 2f       	mov	r24, r24
    846c:	90 e0       	ldi	r25, 0x00	; 0
    846e:	9c 01       	movw	r18, r24
    8470:	27 70       	andi	r18, 0x07	; 7
    8472:	33 27       	eor	r19, r19
    8474:	81 e0       	ldi	r24, 0x01	; 1
    8476:	90 e0       	ldi	r25, 0x00	; 0
    8478:	02 c0       	rjmp	.+4      	; 0x847e <board_init+0x3be>
    847a:	88 0f       	add	r24, r24
    847c:	99 1f       	adc	r25, r25
    847e:	2a 95       	dec	r18
    8480:	e2 f7       	brpl	.-8      	; 0x847a <board_init+0x3ba>
    8482:	48 2f       	mov	r20, r24
    8484:	8c 81       	ldd	r24, Y+4	; 0x04
    8486:	88 87       	std	Y+8, r24	; 0x08
 * \brief: To get the base address of port number from defined pin
 * \param: pin. the pin number defined by IOPORT_CREATE_PIN
 */
__always_inline static PORT_t *arch_ioport_pin_to_base(ioport_pin_t pin)
{
	return arch_ioport_port_to_base(pin >> 3);
    8488:	88 85       	ldd	r24, Y+8	; 0x08
    848a:	86 95       	lsr	r24
    848c:	86 95       	lsr	r24
    848e:	86 95       	lsr	r24
    8490:	89 87       	std	Y+9, r24	; 0x09
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET)));
    8492:	89 85       	ldd	r24, Y+9	; 0x09
    8494:	28 2f       	mov	r18, r24
    8496:	30 e0       	ldi	r19, 0x00	; 0
    8498:	c9 01       	movw	r24, r18
    849a:	88 0f       	add	r24, r24
    849c:	99 1f       	adc	r25, r25
    849e:	82 0f       	add	r24, r18
    84a0:	93 1f       	adc	r25, r19
 * \brief: To get the base address of port number
 * \param: port number e.g. IOPORT_PORTB
 */
__always_inline static PORT_t *arch_ioport_port_to_base(uint8_t port)
{
	return (PORT_t *)((uintptr_t)(IOPORT_BASE_ADDRESS +
    84a2:	80 96       	adiw	r24, 0x20	; 32
    84a4:	9b 87       	std	Y+11, r25	; 0x0b
    84a6:	8a 87       	std	Y+10, r24	; 0x0a
    84a8:	4c 87       	std	Y+12, r20	; 0x0c
    84aa:	8d 81       	ldd	r24, Y+5	; 0x05
    84ac:	9e 81       	ldd	r25, Y+6	; 0x06
    84ae:	9e 87       	std	Y+14, r25	; 0x0e
    84b0:	8d 87       	std	Y+13, r24	; 0x0d
__always_inline static inline void ioport_configure_port_pin(void *port,
		pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    84b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    84b4:	9e 85       	ldd	r25, Y+14	; 0x0e
    84b6:	81 70       	andi	r24, 0x01	; 1
    84b8:	99 27       	eor	r25, r25
    84ba:	89 2b       	or	r24, r25
    84bc:	89 f1       	breq	.+98     	; 0x8520 <board_init+0x460>
		if (flags & IOPORT_INIT_HIGH) {
    84be:	8d 85       	ldd	r24, Y+13	; 0x0d
    84c0:	9e 85       	ldd	r25, Y+14	; 0x0e
    84c2:	82 70       	andi	r24, 0x02	; 2
    84c4:	99 27       	eor	r25, r25
    84c6:	89 2b       	or	r24, r25
    84c8:	71 f0       	breq	.+28     	; 0x84e6 <board_init+0x426>
			*((uint8_t *)port + 2) |= pin_mask;
    84ca:	8a 85       	ldd	r24, Y+10	; 0x0a
    84cc:	9b 85       	ldd	r25, Y+11	; 0x0b
    84ce:	02 96       	adiw	r24, 0x02	; 2
    84d0:	2a 85       	ldd	r18, Y+10	; 0x0a
    84d2:	3b 85       	ldd	r19, Y+11	; 0x0b
    84d4:	2e 5f       	subi	r18, 0xFE	; 254
    84d6:	3f 4f       	sbci	r19, 0xFF	; 255
    84d8:	f9 01       	movw	r30, r18
    84da:	30 81       	ld	r19, Z
    84dc:	2c 85       	ldd	r18, Y+12	; 0x0c
    84de:	23 2b       	or	r18, r19
    84e0:	fc 01       	movw	r30, r24
    84e2:	20 83       	st	Z, r18
    84e4:	0f c0       	rjmp	.+30     	; 0x8504 <board_init+0x444>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    84e6:	8a 85       	ldd	r24, Y+10	; 0x0a
    84e8:	9b 85       	ldd	r25, Y+11	; 0x0b
    84ea:	02 96       	adiw	r24, 0x02	; 2
    84ec:	2a 85       	ldd	r18, Y+10	; 0x0a
    84ee:	3b 85       	ldd	r19, Y+11	; 0x0b
    84f0:	2e 5f       	subi	r18, 0xFE	; 254
    84f2:	3f 4f       	sbci	r19, 0xFF	; 255
    84f4:	f9 01       	movw	r30, r18
    84f6:	20 81       	ld	r18, Z
    84f8:	32 2f       	mov	r19, r18
    84fa:	2c 85       	ldd	r18, Y+12	; 0x0c
    84fc:	20 95       	com	r18
    84fe:	23 23       	and	r18, r19
    8500:	fc 01       	movw	r30, r24
    8502:	20 83       	st	Z, r18
		}

		*((uint8_t *)port + 1) |= pin_mask;
    8504:	8a 85       	ldd	r24, Y+10	; 0x0a
    8506:	9b 85       	ldd	r25, Y+11	; 0x0b
    8508:	01 96       	adiw	r24, 0x01	; 1
    850a:	2a 85       	ldd	r18, Y+10	; 0x0a
    850c:	3b 85       	ldd	r19, Y+11	; 0x0b
    850e:	2f 5f       	subi	r18, 0xFF	; 255
    8510:	3f 4f       	sbci	r19, 0xFF	; 255
    8512:	f9 01       	movw	r30, r18
    8514:	30 81       	ld	r19, Z
    8516:	2c 85       	ldd	r18, Y+12	; 0x0c
    8518:	23 2b       	or	r18, r19
    851a:	fc 01       	movw	r30, r24
    851c:	20 83       	st	Z, r18
#endif
#ifdef CONF_BOARD_ENABLE_USARTA1
	ioport_configure_pin(USARTA1_TXD, IOPORT_DIR_OUTPUT | IOPORT_INIT_HIGH);
	ioport_configure_pin(USARTA1_RXD, IOPORT_DIR_INPUT);
#endif
    851e:	32 c0       	rjmp	.+100    	; 0x8584 <board_init+0x4c4>
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
    8520:	8a 85       	ldd	r24, Y+10	; 0x0a
    8522:	9b 85       	ldd	r25, Y+11	; 0x0b
    8524:	01 96       	adiw	r24, 0x01	; 1
    8526:	2a 85       	ldd	r18, Y+10	; 0x0a
    8528:	3b 85       	ldd	r19, Y+11	; 0x0b
    852a:	2f 5f       	subi	r18, 0xFF	; 255
    852c:	3f 4f       	sbci	r19, 0xFF	; 255
    852e:	f9 01       	movw	r30, r18
    8530:	20 81       	ld	r18, Z
    8532:	32 2f       	mov	r19, r18
    8534:	2c 85       	ldd	r18, Y+12	; 0x0c
    8536:	20 95       	com	r18
    8538:	23 23       	and	r18, r19
    853a:	fc 01       	movw	r30, r24
    853c:	20 83       	st	Z, r18
		if (flags & IOPORT_PULL_UP) {
    853e:	8d 85       	ldd	r24, Y+13	; 0x0d
    8540:	9e 85       	ldd	r25, Y+14	; 0x0e
    8542:	84 70       	andi	r24, 0x04	; 4
    8544:	99 27       	eor	r25, r25
    8546:	89 2b       	or	r24, r25
    8548:	71 f0       	breq	.+28     	; 0x8566 <board_init+0x4a6>
			*((uint8_t *)port + 2) |= pin_mask;
    854a:	8a 85       	ldd	r24, Y+10	; 0x0a
    854c:	9b 85       	ldd	r25, Y+11	; 0x0b
    854e:	02 96       	adiw	r24, 0x02	; 2
    8550:	2a 85       	ldd	r18, Y+10	; 0x0a
    8552:	3b 85       	ldd	r19, Y+11	; 0x0b
    8554:	2e 5f       	subi	r18, 0xFE	; 254
    8556:	3f 4f       	sbci	r19, 0xFF	; 255
    8558:	f9 01       	movw	r30, r18
    855a:	30 81       	ld	r19, Z
    855c:	2c 85       	ldd	r18, Y+12	; 0x0c
    855e:	23 2b       	or	r18, r19
    8560:	fc 01       	movw	r30, r24
    8562:	20 83       	st	Z, r18
    8564:	0f c0       	rjmp	.+30     	; 0x8584 <board_init+0x4c4>
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
    8566:	8a 85       	ldd	r24, Y+10	; 0x0a
    8568:	9b 85       	ldd	r25, Y+11	; 0x0b
    856a:	02 96       	adiw	r24, 0x02	; 2
    856c:	2a 85       	ldd	r18, Y+10	; 0x0a
    856e:	3b 85       	ldd	r19, Y+11	; 0x0b
    8570:	2e 5f       	subi	r18, 0xFE	; 254
    8572:	3f 4f       	sbci	r19, 0xFF	; 255
    8574:	f9 01       	movw	r30, r18
    8576:	20 81       	ld	r18, Z
    8578:	32 2f       	mov	r19, r18
    857a:	2c 85       	ldd	r18, Y+12	; 0x0c
    857c:	20 95       	com	r18
    857e:	23 23       	and	r18, r19
    8580:	fc 01       	movw	r30, r24
    8582:	20 83       	st	Z, r18
    8584:	00 00       	nop
    8586:	ac 96       	adiw	r28, 0x2c	; 44
    8588:	0f b6       	in	r0, 0x3f	; 63
    858a:	f8 94       	cli
    858c:	de bf       	out	0x3e, r29	; 62
    858e:	0f be       	out	0x3f, r0	; 63
    8590:	cd bf       	out	0x3d, r28	; 61
    8592:	df 91       	pop	r29
    8594:	cf 91       	pop	r28
    8596:	08 95       	ret

00008598 <common_tc_read_count>:
    8598:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <tmr_read_count>
    859c:	20 91 14 03 	lds	r18, 0x0314	; 0x800314 <timer_mul_var>
    85a0:	22 23       	and	r18, r18
    85a2:	c9 f0       	breq	.+50     	; 0x85d6 <common_tc_read_count+0x3e>
    85a4:	e0 91 ed 11 	lds	r30, 0x11ED	; 0x8011ed <timer_multiplier>
    85a8:	40 e0       	ldi	r20, 0x00	; 0
    85aa:	f0 91 14 03 	lds	r31, 0x0314	; 0x800314 <timer_mul_var>
    85ae:	6e 2f       	mov	r22, r30
    85b0:	74 2f       	mov	r23, r20
    85b2:	0e 94 85 49 	call	0x930a	; 0x930a <__udivmodhi4>
    85b6:	9b 01       	movw	r18, r22
    85b8:	8f ef       	ldi	r24, 0xFF	; 255
    85ba:	9f ef       	ldi	r25, 0xFF	; 255
    85bc:	6e 2f       	mov	r22, r30
    85be:	74 2f       	mov	r23, r20
    85c0:	0e 94 85 49 	call	0x930a	; 0x930a <__udivmodhi4>
    85c4:	f6 9f       	mul	r31, r22
    85c6:	c0 01       	movw	r24, r0
    85c8:	f7 9f       	mul	r31, r23
    85ca:	90 0d       	add	r25, r0
    85cc:	11 24       	eor	r1, r1
    85ce:	b9 01       	movw	r22, r18
    85d0:	68 0f       	add	r22, r24
    85d2:	79 1f       	adc	r23, r25
    85d4:	05 c0       	rjmp	.+10     	; 0x85e0 <common_tc_read_count+0x48>
    85d6:	60 91 ed 11 	lds	r22, 0x11ED	; 0x8011ed <timer_multiplier>
    85da:	70 e0       	ldi	r23, 0x00	; 0
    85dc:	0e 94 85 49 	call	0x930a	; 0x930a <__udivmodhi4>
    85e0:	86 2f       	mov	r24, r22
    85e2:	97 2f       	mov	r25, r23
    85e4:	08 95       	ret

000085e6 <common_tc_compare_stop>:
    85e6:	0e 94 73 27 	call	0x4ee6	; 0x4ee6 <tmr_disable_cc_interrupt>
    85ea:	0e 94 c4 27 	call	0x4f88	; 0x4f88 <save_cpu_interrupt>
    85ee:	10 92 10 03 	sts	0x0310, r1	; 0x800310 <__data_end>
    85f2:	10 92 11 03 	sts	0x0311, r1	; 0x800311 <__data_end+0x1>
    85f6:	10 92 12 03 	sts	0x0312, r1	; 0x800312 <__data_end+0x2>
    85fa:	10 92 13 03 	sts	0x0313, r1	; 0x800313 <__data_end+0x3>
    85fe:	10 92 16 03 	sts	0x0316, r1	; 0x800316 <compare_value+0x1>
    8602:	10 92 15 03 	sts	0x0315, r1	; 0x800315 <compare_value>
    8606:	0e 94 cd 27 	call	0x4f9a	; 0x4f9a <restore_cpu_interrupt>
    860a:	08 95       	ret

0000860c <common_tc_overflow_stop>:
    860c:	0e 94 93 27 	call	0x4f26	; 0x4f26 <tmr_disable_ovf_interrupt>
    8610:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <timer_mul_var>
    8614:	08 95       	ret

00008616 <common_tc_stop>:
    8616:	0e 94 f3 42 	call	0x85e6	; 0x85e6 <common_tc_compare_stop>
    861a:	0e 94 06 43 	call	0x860c	; 0x860c <common_tc_overflow_stop>
    861e:	0e 94 a3 27 	call	0x4f46	; 0x4f46 <tmr_stop>
    8622:	08 95       	ret

00008624 <common_tc_delay>:
    8624:	0f 93       	push	r16
    8626:	1f 93       	push	r17
    8628:	8c 01       	movw	r16, r24
    862a:	0e 94 68 27 	call	0x4ed0	; 0x4ed0 <tmr_read_count>
    862e:	ac 01       	movw	r20, r24
    8630:	a0 91 ed 11 	lds	r26, 0x11ED	; 0x8011ed <timer_multiplier>
    8634:	98 01       	movw	r18, r16
    8636:	b0 e0       	ldi	r27, 0x00	; 0
    8638:	0e 94 c4 49 	call	0x9388	; 0x9388 <__umulhisi3>
    863c:	8b 01       	movw	r16, r22
    863e:	9c 01       	movw	r18, r24
    8640:	04 0f       	add	r16, r20
    8642:	15 1f       	adc	r17, r21
    8644:	21 1d       	adc	r18, r1
    8646:	31 1d       	adc	r19, r1
    8648:	00 93 10 03 	sts	0x0310, r16	; 0x800310 <__data_end>
    864c:	10 93 11 03 	sts	0x0311, r17	; 0x800311 <__data_end+0x1>
    8650:	20 93 12 03 	sts	0x0312, r18	; 0x800312 <__data_end+0x2>
    8654:	30 93 13 03 	sts	0x0313, r19	; 0x800313 <__data_end+0x3>
    8658:	00 91 10 03 	lds	r16, 0x0310	; 0x800310 <__data_end>
    865c:	10 91 11 03 	lds	r17, 0x0311	; 0x800311 <__data_end+0x1>
    8660:	20 91 12 03 	lds	r18, 0x0312	; 0x800312 <__data_end+0x2>
    8664:	30 91 13 03 	lds	r19, 0x0313	; 0x800313 <__data_end+0x3>
    8668:	89 01       	movw	r16, r18
    866a:	22 27       	eor	r18, r18
    866c:	33 27       	eor	r19, r19
    866e:	00 93 10 03 	sts	0x0310, r16	; 0x800310 <__data_end>
    8672:	10 93 11 03 	sts	0x0311, r17	; 0x800311 <__data_end+0x1>
    8676:	20 93 12 03 	sts	0x0312, r18	; 0x800312 <__data_end+0x2>
    867a:	30 93 13 03 	sts	0x0313, r19	; 0x800313 <__data_end+0x3>
    867e:	00 91 10 03 	lds	r16, 0x0310	; 0x800310 <__data_end>
    8682:	10 91 11 03 	lds	r17, 0x0311	; 0x800311 <__data_end+0x1>
    8686:	20 91 12 03 	lds	r18, 0x0312	; 0x800312 <__data_end+0x2>
    868a:	30 91 13 03 	lds	r19, 0x0313	; 0x800313 <__data_end+0x3>
    868e:	01 2b       	or	r16, r17
    8690:	02 2b       	or	r16, r18
    8692:	03 2b       	or	r16, r19
    8694:	99 f0       	breq	.+38     	; 0x86bc <common_tc_delay+0x98>
    8696:	00 91 10 03 	lds	r16, 0x0310	; 0x800310 <__data_end>
    869a:	10 91 11 03 	lds	r17, 0x0311	; 0x800311 <__data_end+0x1>
    869e:	20 91 12 03 	lds	r18, 0x0312	; 0x800312 <__data_end+0x2>
    86a2:	30 91 13 03 	lds	r19, 0x0313	; 0x800313 <__data_end+0x3>
    86a6:	6f 5f       	subi	r22, 0xFF	; 255
    86a8:	7f 4f       	sbci	r23, 0xFF	; 255
    86aa:	46 0f       	add	r20, r22
    86ac:	57 1f       	adc	r21, r23
    86ae:	50 93 16 03 	sts	0x0316, r21	; 0x800316 <compare_value+0x1>
    86b2:	40 93 15 03 	sts	0x0315, r20	; 0x800315 <compare_value>
    86b6:	0e 94 73 27 	call	0x4ee6	; 0x4ee6 <tmr_disable_cc_interrupt>
    86ba:	08 c0       	rjmp	.+16     	; 0x86cc <common_tc_delay+0xa8>
    86bc:	64 0f       	add	r22, r20
    86be:	75 1f       	adc	r23, r21
    86c0:	70 93 16 03 	sts	0x0316, r23	; 0x800316 <compare_value+0x1>
    86c4:	60 93 15 03 	sts	0x0315, r22	; 0x800315 <compare_value>
    86c8:	0e 94 83 27 	call	0x4f06	; 0x4f06 <tmr_enable_cc_interrupt>
    86cc:	80 91 15 03 	lds	r24, 0x0315	; 0x800315 <compare_value>
    86d0:	90 91 16 03 	lds	r25, 0x0316	; 0x800316 <compare_value+0x1>
    86d4:	84 36       	cpi	r24, 0x64	; 100
    86d6:	91 05       	cpc	r25, r1
    86d8:	30 f4       	brcc	.+12     	; 0x86e6 <common_tc_delay+0xc2>
    86da:	8c 59       	subi	r24, 0x9C	; 156
    86dc:	9f 4f       	sbci	r25, 0xFF	; 255
    86de:	90 93 16 03 	sts	0x0316, r25	; 0x800316 <compare_value+0x1>
    86e2:	80 93 15 03 	sts	0x0315, r24	; 0x800315 <compare_value>
    86e6:	80 91 15 03 	lds	r24, 0x0315	; 0x800315 <compare_value>
    86ea:	90 91 16 03 	lds	r25, 0x0316	; 0x800316 <compare_value+0x1>
    86ee:	0e 94 af 27 	call	0x4f5e	; 0x4f5e <tmr_write_cmpreg>
    86f2:	1f 91       	pop	r17
    86f4:	0f 91       	pop	r16
    86f6:	08 95       	ret

000086f8 <common_tc_init>:
    86f8:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <timer_mul_var>
    86fc:	0e 94 db 27 	call	0x4fb6	; 0x4fb6 <tmr_init>
    8700:	80 93 ed 11 	sts	0x11ED, r24	; 0x8011ed <timer_multiplier>
    8704:	08 95       	ret

00008706 <tmr_ovf_callback>:
    8706:	80 91 10 03 	lds	r24, 0x0310	; 0x800310 <__data_end>
    870a:	90 91 11 03 	lds	r25, 0x0311	; 0x800311 <__data_end+0x1>
    870e:	a0 91 12 03 	lds	r26, 0x0312	; 0x800312 <__data_end+0x2>
    8712:	b0 91 13 03 	lds	r27, 0x0313	; 0x800313 <__data_end+0x3>
    8716:	89 2b       	or	r24, r25
    8718:	8a 2b       	or	r24, r26
    871a:	8b 2b       	or	r24, r27
    871c:	c9 f0       	breq	.+50     	; 0x8750 <tmr_ovf_callback+0x4a>
    871e:	80 91 10 03 	lds	r24, 0x0310	; 0x800310 <__data_end>
    8722:	90 91 11 03 	lds	r25, 0x0311	; 0x800311 <__data_end+0x1>
    8726:	a0 91 12 03 	lds	r26, 0x0312	; 0x800312 <__data_end+0x2>
    872a:	b0 91 13 03 	lds	r27, 0x0313	; 0x800313 <__data_end+0x3>
    872e:	01 97       	sbiw	r24, 0x01	; 1
    8730:	a1 09       	sbc	r26, r1
    8732:	b1 09       	sbc	r27, r1
    8734:	80 93 10 03 	sts	0x0310, r24	; 0x800310 <__data_end>
    8738:	90 93 11 03 	sts	0x0311, r25	; 0x800311 <__data_end+0x1>
    873c:	a0 93 12 03 	sts	0x0312, r26	; 0x800312 <__data_end+0x2>
    8740:	b0 93 13 03 	sts	0x0313, r27	; 0x800313 <__data_end+0x3>
    8744:	89 2b       	or	r24, r25
    8746:	8a 2b       	or	r24, r26
    8748:	8b 2b       	or	r24, r27
    874a:	11 f4       	brne	.+4      	; 0x8750 <tmr_ovf_callback+0x4a>
    874c:	0e 94 83 27 	call	0x4f06	; 0x4f06 <tmr_enable_cc_interrupt>
    8750:	80 91 14 03 	lds	r24, 0x0314	; 0x800314 <timer_mul_var>
    8754:	8f 5f       	subi	r24, 0xFF	; 255
    8756:	80 93 14 03 	sts	0x0314, r24	; 0x800314 <timer_mul_var>
    875a:	90 91 ed 11 	lds	r25, 0x11ED	; 0x8011ed <timer_multiplier>
    875e:	89 17       	cp	r24, r25
    8760:	48 f0       	brcs	.+18     	; 0x8774 <tmr_ovf_callback+0x6e>
    8762:	10 92 14 03 	sts	0x0314, r1	; 0x800314 <timer_mul_var>
    8766:	e0 91 17 03 	lds	r30, 0x0317	; 0x800317 <common_tc_ovf_callback>
    876a:	f0 91 18 03 	lds	r31, 0x0318	; 0x800318 <common_tc_ovf_callback+0x1>
    876e:	30 97       	sbiw	r30, 0x00	; 0
    8770:	09 f0       	breq	.+2      	; 0x8774 <tmr_ovf_callback+0x6e>
    8772:	09 95       	icall
    8774:	08 95       	ret

00008776 <tmr_cca_callback>:
    8776:	0e 94 73 27 	call	0x4ee6	; 0x4ee6 <tmr_disable_cc_interrupt>
    877a:	e0 91 19 03 	lds	r30, 0x0319	; 0x800319 <common_tc_cca_callback>
    877e:	f0 91 1a 03 	lds	r31, 0x031A	; 0x80031a <common_tc_cca_callback+0x1>
    8782:	30 97       	sbiw	r30, 0x00	; 0
    8784:	09 f0       	breq	.+2      	; 0x8788 <tmr_cca_callback+0x12>
    8786:	09 95       	icall
    8788:	08 95       	ret

0000878a <set_common_tc_overflow_callback>:
    878a:	90 93 18 03 	sts	0x0318, r25	; 0x800318 <common_tc_ovf_callback+0x1>
    878e:	80 93 17 03 	sts	0x0317, r24	; 0x800317 <common_tc_ovf_callback>
    8792:	08 95       	ret

00008794 <set_common_tc_expiry_callback>:
    8794:	90 93 1a 03 	sts	0x031A, r25	; 0x80031a <common_tc_cca_callback+0x1>
    8798:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <common_tc_cca_callback>
    879c:	08 95       	ret

0000879e <vfprintf>:
    879e:	2f 92       	push	r2
    87a0:	3f 92       	push	r3
    87a2:	4f 92       	push	r4
    87a4:	5f 92       	push	r5
    87a6:	6f 92       	push	r6
    87a8:	7f 92       	push	r7
    87aa:	8f 92       	push	r8
    87ac:	9f 92       	push	r9
    87ae:	af 92       	push	r10
    87b0:	bf 92       	push	r11
    87b2:	cf 92       	push	r12
    87b4:	df 92       	push	r13
    87b6:	ef 92       	push	r14
    87b8:	ff 92       	push	r15
    87ba:	0f 93       	push	r16
    87bc:	1f 93       	push	r17
    87be:	cf 93       	push	r28
    87c0:	df 93       	push	r29
    87c2:	cd b7       	in	r28, 0x3d	; 61
    87c4:	de b7       	in	r29, 0x3e	; 62
    87c6:	60 97       	sbiw	r28, 0x10	; 16
    87c8:	0f b6       	in	r0, 0x3f	; 63
    87ca:	f8 94       	cli
    87cc:	de bf       	out	0x3e, r29	; 62
    87ce:	0f be       	out	0x3f, r0	; 63
    87d0:	cd bf       	out	0x3d, r28	; 61
    87d2:	7c 01       	movw	r14, r24
    87d4:	1b 01       	movw	r2, r22
    87d6:	6a 01       	movw	r12, r20
    87d8:	fc 01       	movw	r30, r24
    87da:	17 82       	std	Z+7, r1	; 0x07
    87dc:	16 82       	std	Z+6, r1	; 0x06
    87de:	83 81       	ldd	r24, Z+3	; 0x03
    87e0:	81 ff       	sbrs	r24, 1
    87e2:	44 c3       	rjmp	.+1672   	; 0x8e6c <vfprintf+0x6ce>
    87e4:	9e 01       	movw	r18, r28
    87e6:	2f 5f       	subi	r18, 0xFF	; 255
    87e8:	3f 4f       	sbci	r19, 0xFF	; 255
    87ea:	39 01       	movw	r6, r18
    87ec:	f7 01       	movw	r30, r14
    87ee:	93 81       	ldd	r25, Z+3	; 0x03
    87f0:	f1 01       	movw	r30, r2
    87f2:	93 fd       	sbrc	r25, 3
    87f4:	85 91       	lpm	r24, Z+
    87f6:	93 ff       	sbrs	r25, 3
    87f8:	81 91       	ld	r24, Z+
    87fa:	1f 01       	movw	r2, r30
    87fc:	88 23       	and	r24, r24
    87fe:	09 f4       	brne	.+2      	; 0x8802 <vfprintf+0x64>
    8800:	31 c3       	rjmp	.+1634   	; 0x8e64 <vfprintf+0x6c6>
    8802:	85 32       	cpi	r24, 0x25	; 37
    8804:	39 f4       	brne	.+14     	; 0x8814 <vfprintf+0x76>
    8806:	93 fd       	sbrc	r25, 3
    8808:	85 91       	lpm	r24, Z+
    880a:	93 ff       	sbrs	r25, 3
    880c:	81 91       	ld	r24, Z+
    880e:	1f 01       	movw	r2, r30
    8810:	85 32       	cpi	r24, 0x25	; 37
    8812:	39 f4       	brne	.+14     	; 0x8822 <vfprintf+0x84>
    8814:	b7 01       	movw	r22, r14
    8816:	90 e0       	ldi	r25, 0x00	; 0
    8818:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    881c:	56 01       	movw	r10, r12
    881e:	65 01       	movw	r12, r10
    8820:	e5 cf       	rjmp	.-54     	; 0x87ec <vfprintf+0x4e>
    8822:	10 e0       	ldi	r17, 0x00	; 0
    8824:	51 2c       	mov	r5, r1
    8826:	91 2c       	mov	r9, r1
    8828:	ff e1       	ldi	r31, 0x1F	; 31
    882a:	f9 15       	cp	r31, r9
    882c:	d8 f0       	brcs	.+54     	; 0x8864 <vfprintf+0xc6>
    882e:	8b 32       	cpi	r24, 0x2B	; 43
    8830:	79 f0       	breq	.+30     	; 0x8850 <vfprintf+0xb2>
    8832:	38 f4       	brcc	.+14     	; 0x8842 <vfprintf+0xa4>
    8834:	80 32       	cpi	r24, 0x20	; 32
    8836:	79 f0       	breq	.+30     	; 0x8856 <vfprintf+0xb8>
    8838:	83 32       	cpi	r24, 0x23	; 35
    883a:	a1 f4       	brne	.+40     	; 0x8864 <vfprintf+0xc6>
    883c:	f9 2d       	mov	r31, r9
    883e:	f0 61       	ori	r31, 0x10	; 16
    8840:	2e c0       	rjmp	.+92     	; 0x889e <vfprintf+0x100>
    8842:	8d 32       	cpi	r24, 0x2D	; 45
    8844:	61 f0       	breq	.+24     	; 0x885e <vfprintf+0xc0>
    8846:	80 33       	cpi	r24, 0x30	; 48
    8848:	69 f4       	brne	.+26     	; 0x8864 <vfprintf+0xc6>
    884a:	29 2d       	mov	r18, r9
    884c:	21 60       	ori	r18, 0x01	; 1
    884e:	2d c0       	rjmp	.+90     	; 0x88aa <vfprintf+0x10c>
    8850:	39 2d       	mov	r19, r9
    8852:	32 60       	ori	r19, 0x02	; 2
    8854:	93 2e       	mov	r9, r19
    8856:	89 2d       	mov	r24, r9
    8858:	84 60       	ori	r24, 0x04	; 4
    885a:	98 2e       	mov	r9, r24
    885c:	2a c0       	rjmp	.+84     	; 0x88b2 <vfprintf+0x114>
    885e:	e9 2d       	mov	r30, r9
    8860:	e8 60       	ori	r30, 0x08	; 8
    8862:	15 c0       	rjmp	.+42     	; 0x888e <vfprintf+0xf0>
    8864:	97 fc       	sbrc	r9, 7
    8866:	2d c0       	rjmp	.+90     	; 0x88c2 <vfprintf+0x124>
    8868:	20 ed       	ldi	r18, 0xD0	; 208
    886a:	28 0f       	add	r18, r24
    886c:	2a 30       	cpi	r18, 0x0A	; 10
    886e:	88 f4       	brcc	.+34     	; 0x8892 <vfprintf+0xf4>
    8870:	96 fe       	sbrs	r9, 6
    8872:	06 c0       	rjmp	.+12     	; 0x8880 <vfprintf+0xe2>
    8874:	3a e0       	ldi	r19, 0x0A	; 10
    8876:	13 9f       	mul	r17, r19
    8878:	20 0d       	add	r18, r0
    887a:	11 24       	eor	r1, r1
    887c:	12 2f       	mov	r17, r18
    887e:	19 c0       	rjmp	.+50     	; 0x88b2 <vfprintf+0x114>
    8880:	8a e0       	ldi	r24, 0x0A	; 10
    8882:	58 9e       	mul	r5, r24
    8884:	20 0d       	add	r18, r0
    8886:	11 24       	eor	r1, r1
    8888:	52 2e       	mov	r5, r18
    888a:	e9 2d       	mov	r30, r9
    888c:	e0 62       	ori	r30, 0x20	; 32
    888e:	9e 2e       	mov	r9, r30
    8890:	10 c0       	rjmp	.+32     	; 0x88b2 <vfprintf+0x114>
    8892:	8e 32       	cpi	r24, 0x2E	; 46
    8894:	31 f4       	brne	.+12     	; 0x88a2 <vfprintf+0x104>
    8896:	96 fc       	sbrc	r9, 6
    8898:	e5 c2       	rjmp	.+1482   	; 0x8e64 <vfprintf+0x6c6>
    889a:	f9 2d       	mov	r31, r9
    889c:	f0 64       	ori	r31, 0x40	; 64
    889e:	9f 2e       	mov	r9, r31
    88a0:	08 c0       	rjmp	.+16     	; 0x88b2 <vfprintf+0x114>
    88a2:	8c 36       	cpi	r24, 0x6C	; 108
    88a4:	21 f4       	brne	.+8      	; 0x88ae <vfprintf+0x110>
    88a6:	29 2d       	mov	r18, r9
    88a8:	20 68       	ori	r18, 0x80	; 128
    88aa:	92 2e       	mov	r9, r18
    88ac:	02 c0       	rjmp	.+4      	; 0x88b2 <vfprintf+0x114>
    88ae:	88 36       	cpi	r24, 0x68	; 104
    88b0:	41 f4       	brne	.+16     	; 0x88c2 <vfprintf+0x124>
    88b2:	f1 01       	movw	r30, r2
    88b4:	93 fd       	sbrc	r25, 3
    88b6:	85 91       	lpm	r24, Z+
    88b8:	93 ff       	sbrs	r25, 3
    88ba:	81 91       	ld	r24, Z+
    88bc:	1f 01       	movw	r2, r30
    88be:	81 11       	cpse	r24, r1
    88c0:	b3 cf       	rjmp	.-154    	; 0x8828 <vfprintf+0x8a>
    88c2:	9b eb       	ldi	r25, 0xBB	; 187
    88c4:	98 0f       	add	r25, r24
    88c6:	93 30       	cpi	r25, 0x03	; 3
    88c8:	20 f4       	brcc	.+8      	; 0x88d2 <vfprintf+0x134>
    88ca:	99 2d       	mov	r25, r9
    88cc:	90 61       	ori	r25, 0x10	; 16
    88ce:	80 5e       	subi	r24, 0xE0	; 224
    88d0:	07 c0       	rjmp	.+14     	; 0x88e0 <vfprintf+0x142>
    88d2:	9b e9       	ldi	r25, 0x9B	; 155
    88d4:	98 0f       	add	r25, r24
    88d6:	93 30       	cpi	r25, 0x03	; 3
    88d8:	08 f0       	brcs	.+2      	; 0x88dc <vfprintf+0x13e>
    88da:	66 c1       	rjmp	.+716    	; 0x8ba8 <vfprintf+0x40a>
    88dc:	99 2d       	mov	r25, r9
    88de:	9f 7e       	andi	r25, 0xEF	; 239
    88e0:	96 ff       	sbrs	r25, 6
    88e2:	16 e0       	ldi	r17, 0x06	; 6
    88e4:	9f 73       	andi	r25, 0x3F	; 63
    88e6:	99 2e       	mov	r9, r25
    88e8:	85 36       	cpi	r24, 0x65	; 101
    88ea:	19 f4       	brne	.+6      	; 0x88f2 <vfprintf+0x154>
    88ec:	90 64       	ori	r25, 0x40	; 64
    88ee:	99 2e       	mov	r9, r25
    88f0:	08 c0       	rjmp	.+16     	; 0x8902 <vfprintf+0x164>
    88f2:	86 36       	cpi	r24, 0x66	; 102
    88f4:	21 f4       	brne	.+8      	; 0x88fe <vfprintf+0x160>
    88f6:	39 2f       	mov	r19, r25
    88f8:	30 68       	ori	r19, 0x80	; 128
    88fa:	93 2e       	mov	r9, r19
    88fc:	02 c0       	rjmp	.+4      	; 0x8902 <vfprintf+0x164>
    88fe:	11 11       	cpse	r17, r1
    8900:	11 50       	subi	r17, 0x01	; 1
    8902:	97 fe       	sbrs	r9, 7
    8904:	07 c0       	rjmp	.+14     	; 0x8914 <vfprintf+0x176>
    8906:	1c 33       	cpi	r17, 0x3C	; 60
    8908:	50 f4       	brcc	.+20     	; 0x891e <vfprintf+0x180>
    890a:	44 24       	eor	r4, r4
    890c:	43 94       	inc	r4
    890e:	41 0e       	add	r4, r17
    8910:	27 e0       	ldi	r18, 0x07	; 7
    8912:	0b c0       	rjmp	.+22     	; 0x892a <vfprintf+0x18c>
    8914:	18 30       	cpi	r17, 0x08	; 8
    8916:	38 f0       	brcs	.+14     	; 0x8926 <vfprintf+0x188>
    8918:	27 e0       	ldi	r18, 0x07	; 7
    891a:	17 e0       	ldi	r17, 0x07	; 7
    891c:	05 c0       	rjmp	.+10     	; 0x8928 <vfprintf+0x18a>
    891e:	27 e0       	ldi	r18, 0x07	; 7
    8920:	9c e3       	ldi	r25, 0x3C	; 60
    8922:	49 2e       	mov	r4, r25
    8924:	02 c0       	rjmp	.+4      	; 0x892a <vfprintf+0x18c>
    8926:	21 2f       	mov	r18, r17
    8928:	41 2c       	mov	r4, r1
    892a:	56 01       	movw	r10, r12
    892c:	84 e0       	ldi	r24, 0x04	; 4
    892e:	a8 0e       	add	r10, r24
    8930:	b1 1c       	adc	r11, r1
    8932:	f6 01       	movw	r30, r12
    8934:	60 81       	ld	r22, Z
    8936:	71 81       	ldd	r23, Z+1	; 0x01
    8938:	82 81       	ldd	r24, Z+2	; 0x02
    893a:	93 81       	ldd	r25, Z+3	; 0x03
    893c:	04 2d       	mov	r16, r4
    893e:	a3 01       	movw	r20, r6
    8940:	0e 94 2d 4a 	call	0x945a	; 0x945a <__ftoa_engine>
    8944:	6c 01       	movw	r12, r24
    8946:	f9 81       	ldd	r31, Y+1	; 0x01
    8948:	fc 87       	std	Y+12, r31	; 0x0c
    894a:	f0 ff       	sbrs	r31, 0
    894c:	02 c0       	rjmp	.+4      	; 0x8952 <vfprintf+0x1b4>
    894e:	f3 ff       	sbrs	r31, 3
    8950:	06 c0       	rjmp	.+12     	; 0x895e <vfprintf+0x1c0>
    8952:	91 fc       	sbrc	r9, 1
    8954:	06 c0       	rjmp	.+12     	; 0x8962 <vfprintf+0x1c4>
    8956:	92 fe       	sbrs	r9, 2
    8958:	06 c0       	rjmp	.+12     	; 0x8966 <vfprintf+0x1c8>
    895a:	00 e2       	ldi	r16, 0x20	; 32
    895c:	05 c0       	rjmp	.+10     	; 0x8968 <vfprintf+0x1ca>
    895e:	0d e2       	ldi	r16, 0x2D	; 45
    8960:	03 c0       	rjmp	.+6      	; 0x8968 <vfprintf+0x1ca>
    8962:	0b e2       	ldi	r16, 0x2B	; 43
    8964:	01 c0       	rjmp	.+2      	; 0x8968 <vfprintf+0x1ca>
    8966:	00 e0       	ldi	r16, 0x00	; 0
    8968:	8c 85       	ldd	r24, Y+12	; 0x0c
    896a:	8c 70       	andi	r24, 0x0C	; 12
    896c:	19 f0       	breq	.+6      	; 0x8974 <vfprintf+0x1d6>
    896e:	01 11       	cpse	r16, r1
    8970:	5a c2       	rjmp	.+1204   	; 0x8e26 <vfprintf+0x688>
    8972:	9b c2       	rjmp	.+1334   	; 0x8eaa <vfprintf+0x70c>
    8974:	97 fe       	sbrs	r9, 7
    8976:	10 c0       	rjmp	.+32     	; 0x8998 <vfprintf+0x1fa>
    8978:	4c 0c       	add	r4, r12
    897a:	fc 85       	ldd	r31, Y+12	; 0x0c
    897c:	f4 ff       	sbrs	r31, 4
    897e:	04 c0       	rjmp	.+8      	; 0x8988 <vfprintf+0x1ea>
    8980:	8a 81       	ldd	r24, Y+2	; 0x02
    8982:	81 33       	cpi	r24, 0x31	; 49
    8984:	09 f4       	brne	.+2      	; 0x8988 <vfprintf+0x1ea>
    8986:	4a 94       	dec	r4
    8988:	14 14       	cp	r1, r4
    898a:	74 f5       	brge	.+92     	; 0x89e8 <vfprintf+0x24a>
    898c:	28 e0       	ldi	r18, 0x08	; 8
    898e:	24 15       	cp	r18, r4
    8990:	78 f5       	brcc	.+94     	; 0x89f0 <vfprintf+0x252>
    8992:	88 e0       	ldi	r24, 0x08	; 8
    8994:	48 2e       	mov	r4, r24
    8996:	2c c0       	rjmp	.+88     	; 0x89f0 <vfprintf+0x252>
    8998:	96 fc       	sbrc	r9, 6
    899a:	2a c0       	rjmp	.+84     	; 0x89f0 <vfprintf+0x252>
    899c:	81 2f       	mov	r24, r17
    899e:	90 e0       	ldi	r25, 0x00	; 0
    89a0:	8c 15       	cp	r24, r12
    89a2:	9d 05       	cpc	r25, r13
    89a4:	9c f0       	brlt	.+38     	; 0x89cc <vfprintf+0x22e>
    89a6:	3c ef       	ldi	r19, 0xFC	; 252
    89a8:	c3 16       	cp	r12, r19
    89aa:	3f ef       	ldi	r19, 0xFF	; 255
    89ac:	d3 06       	cpc	r13, r19
    89ae:	74 f0       	brlt	.+28     	; 0x89cc <vfprintf+0x22e>
    89b0:	89 2d       	mov	r24, r9
    89b2:	80 68       	ori	r24, 0x80	; 128
    89b4:	98 2e       	mov	r9, r24
    89b6:	0a c0       	rjmp	.+20     	; 0x89cc <vfprintf+0x22e>
    89b8:	e2 e0       	ldi	r30, 0x02	; 2
    89ba:	f0 e0       	ldi	r31, 0x00	; 0
    89bc:	ec 0f       	add	r30, r28
    89be:	fd 1f       	adc	r31, r29
    89c0:	e1 0f       	add	r30, r17
    89c2:	f1 1d       	adc	r31, r1
    89c4:	80 81       	ld	r24, Z
    89c6:	80 33       	cpi	r24, 0x30	; 48
    89c8:	19 f4       	brne	.+6      	; 0x89d0 <vfprintf+0x232>
    89ca:	11 50       	subi	r17, 0x01	; 1
    89cc:	11 11       	cpse	r17, r1
    89ce:	f4 cf       	rjmp	.-24     	; 0x89b8 <vfprintf+0x21a>
    89d0:	97 fe       	sbrs	r9, 7
    89d2:	0e c0       	rjmp	.+28     	; 0x89f0 <vfprintf+0x252>
    89d4:	44 24       	eor	r4, r4
    89d6:	43 94       	inc	r4
    89d8:	41 0e       	add	r4, r17
    89da:	81 2f       	mov	r24, r17
    89dc:	90 e0       	ldi	r25, 0x00	; 0
    89de:	c8 16       	cp	r12, r24
    89e0:	d9 06       	cpc	r13, r25
    89e2:	2c f4       	brge	.+10     	; 0x89ee <vfprintf+0x250>
    89e4:	1c 19       	sub	r17, r12
    89e6:	04 c0       	rjmp	.+8      	; 0x89f0 <vfprintf+0x252>
    89e8:	44 24       	eor	r4, r4
    89ea:	43 94       	inc	r4
    89ec:	01 c0       	rjmp	.+2      	; 0x89f0 <vfprintf+0x252>
    89ee:	10 e0       	ldi	r17, 0x00	; 0
    89f0:	97 fe       	sbrs	r9, 7
    89f2:	06 c0       	rjmp	.+12     	; 0x8a00 <vfprintf+0x262>
    89f4:	1c 14       	cp	r1, r12
    89f6:	1d 04       	cpc	r1, r13
    89f8:	34 f4       	brge	.+12     	; 0x8a06 <vfprintf+0x268>
    89fa:	c6 01       	movw	r24, r12
    89fc:	01 96       	adiw	r24, 0x01	; 1
    89fe:	05 c0       	rjmp	.+10     	; 0x8a0a <vfprintf+0x26c>
    8a00:	85 e0       	ldi	r24, 0x05	; 5
    8a02:	90 e0       	ldi	r25, 0x00	; 0
    8a04:	02 c0       	rjmp	.+4      	; 0x8a0a <vfprintf+0x26c>
    8a06:	81 e0       	ldi	r24, 0x01	; 1
    8a08:	90 e0       	ldi	r25, 0x00	; 0
    8a0a:	01 11       	cpse	r16, r1
    8a0c:	01 96       	adiw	r24, 0x01	; 1
    8a0e:	11 23       	and	r17, r17
    8a10:	31 f0       	breq	.+12     	; 0x8a1e <vfprintf+0x280>
    8a12:	21 2f       	mov	r18, r17
    8a14:	30 e0       	ldi	r19, 0x00	; 0
    8a16:	2f 5f       	subi	r18, 0xFF	; 255
    8a18:	3f 4f       	sbci	r19, 0xFF	; 255
    8a1a:	82 0f       	add	r24, r18
    8a1c:	93 1f       	adc	r25, r19
    8a1e:	25 2d       	mov	r18, r5
    8a20:	30 e0       	ldi	r19, 0x00	; 0
    8a22:	82 17       	cp	r24, r18
    8a24:	93 07       	cpc	r25, r19
    8a26:	14 f4       	brge	.+4      	; 0x8a2c <vfprintf+0x28e>
    8a28:	58 1a       	sub	r5, r24
    8a2a:	01 c0       	rjmp	.+2      	; 0x8a2e <vfprintf+0x290>
    8a2c:	51 2c       	mov	r5, r1
    8a2e:	89 2d       	mov	r24, r9
    8a30:	89 70       	andi	r24, 0x09	; 9
    8a32:	49 f4       	brne	.+18     	; 0x8a46 <vfprintf+0x2a8>
    8a34:	55 20       	and	r5, r5
    8a36:	39 f0       	breq	.+14     	; 0x8a46 <vfprintf+0x2a8>
    8a38:	b7 01       	movw	r22, r14
    8a3a:	80 e2       	ldi	r24, 0x20	; 32
    8a3c:	90 e0       	ldi	r25, 0x00	; 0
    8a3e:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8a42:	5a 94       	dec	r5
    8a44:	f7 cf       	rjmp	.-18     	; 0x8a34 <vfprintf+0x296>
    8a46:	00 23       	and	r16, r16
    8a48:	29 f0       	breq	.+10     	; 0x8a54 <vfprintf+0x2b6>
    8a4a:	b7 01       	movw	r22, r14
    8a4c:	80 2f       	mov	r24, r16
    8a4e:	90 e0       	ldi	r25, 0x00	; 0
    8a50:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8a54:	93 fc       	sbrc	r9, 3
    8a56:	09 c0       	rjmp	.+18     	; 0x8a6a <vfprintf+0x2cc>
    8a58:	55 20       	and	r5, r5
    8a5a:	39 f0       	breq	.+14     	; 0x8a6a <vfprintf+0x2cc>
    8a5c:	b7 01       	movw	r22, r14
    8a5e:	80 e3       	ldi	r24, 0x30	; 48
    8a60:	90 e0       	ldi	r25, 0x00	; 0
    8a62:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8a66:	5a 94       	dec	r5
    8a68:	f7 cf       	rjmp	.-18     	; 0x8a58 <vfprintf+0x2ba>
    8a6a:	97 fe       	sbrs	r9, 7
    8a6c:	4c c0       	rjmp	.+152    	; 0x8b06 <vfprintf+0x368>
    8a6e:	46 01       	movw	r8, r12
    8a70:	d7 fe       	sbrs	r13, 7
    8a72:	02 c0       	rjmp	.+4      	; 0x8a78 <vfprintf+0x2da>
    8a74:	81 2c       	mov	r8, r1
    8a76:	91 2c       	mov	r9, r1
    8a78:	c6 01       	movw	r24, r12
    8a7a:	88 19       	sub	r24, r8
    8a7c:	99 09       	sbc	r25, r9
    8a7e:	f3 01       	movw	r30, r6
    8a80:	e8 0f       	add	r30, r24
    8a82:	f9 1f       	adc	r31, r25
    8a84:	fe 87       	std	Y+14, r31	; 0x0e
    8a86:	ed 87       	std	Y+13, r30	; 0x0d
    8a88:	96 01       	movw	r18, r12
    8a8a:	24 19       	sub	r18, r4
    8a8c:	31 09       	sbc	r19, r1
    8a8e:	38 8b       	std	Y+16, r19	; 0x10
    8a90:	2f 87       	std	Y+15, r18	; 0x0f
    8a92:	01 2f       	mov	r16, r17
    8a94:	10 e0       	ldi	r17, 0x00	; 0
    8a96:	11 95       	neg	r17
    8a98:	01 95       	neg	r16
    8a9a:	11 09       	sbc	r17, r1
    8a9c:	3f ef       	ldi	r19, 0xFF	; 255
    8a9e:	83 16       	cp	r8, r19
    8aa0:	93 06       	cpc	r9, r19
    8aa2:	29 f4       	brne	.+10     	; 0x8aae <vfprintf+0x310>
    8aa4:	b7 01       	movw	r22, r14
    8aa6:	8e e2       	ldi	r24, 0x2E	; 46
    8aa8:	90 e0       	ldi	r25, 0x00	; 0
    8aaa:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8aae:	c8 14       	cp	r12, r8
    8ab0:	d9 04       	cpc	r13, r9
    8ab2:	4c f0       	brlt	.+18     	; 0x8ac6 <vfprintf+0x328>
    8ab4:	8f 85       	ldd	r24, Y+15	; 0x0f
    8ab6:	98 89       	ldd	r25, Y+16	; 0x10
    8ab8:	88 15       	cp	r24, r8
    8aba:	99 05       	cpc	r25, r9
    8abc:	24 f4       	brge	.+8      	; 0x8ac6 <vfprintf+0x328>
    8abe:	ed 85       	ldd	r30, Y+13	; 0x0d
    8ac0:	fe 85       	ldd	r31, Y+14	; 0x0e
    8ac2:	81 81       	ldd	r24, Z+1	; 0x01
    8ac4:	01 c0       	rjmp	.+2      	; 0x8ac8 <vfprintf+0x32a>
    8ac6:	80 e3       	ldi	r24, 0x30	; 48
    8ac8:	f1 e0       	ldi	r31, 0x01	; 1
    8aca:	8f 1a       	sub	r8, r31
    8acc:	91 08       	sbc	r9, r1
    8ace:	2d 85       	ldd	r18, Y+13	; 0x0d
    8ad0:	3e 85       	ldd	r19, Y+14	; 0x0e
    8ad2:	2f 5f       	subi	r18, 0xFF	; 255
    8ad4:	3f 4f       	sbci	r19, 0xFF	; 255
    8ad6:	3e 87       	std	Y+14, r19	; 0x0e
    8ad8:	2d 87       	std	Y+13, r18	; 0x0d
    8ada:	80 16       	cp	r8, r16
    8adc:	91 06       	cpc	r9, r17
    8ade:	2c f0       	brlt	.+10     	; 0x8aea <vfprintf+0x34c>
    8ae0:	b7 01       	movw	r22, r14
    8ae2:	90 e0       	ldi	r25, 0x00	; 0
    8ae4:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8ae8:	d9 cf       	rjmp	.-78     	; 0x8a9c <vfprintf+0x2fe>
    8aea:	c8 14       	cp	r12, r8
    8aec:	d9 04       	cpc	r13, r9
    8aee:	41 f4       	brne	.+16     	; 0x8b00 <vfprintf+0x362>
    8af0:	9a 81       	ldd	r25, Y+2	; 0x02
    8af2:	96 33       	cpi	r25, 0x36	; 54
    8af4:	20 f4       	brcc	.+8      	; 0x8afe <vfprintf+0x360>
    8af6:	95 33       	cpi	r25, 0x35	; 53
    8af8:	19 f4       	brne	.+6      	; 0x8b00 <vfprintf+0x362>
    8afa:	3c 85       	ldd	r19, Y+12	; 0x0c
    8afc:	34 ff       	sbrs	r19, 4
    8afe:	81 e3       	ldi	r24, 0x31	; 49
    8b00:	b7 01       	movw	r22, r14
    8b02:	90 e0       	ldi	r25, 0x00	; 0
    8b04:	4e c0       	rjmp	.+156    	; 0x8ba2 <vfprintf+0x404>
    8b06:	8a 81       	ldd	r24, Y+2	; 0x02
    8b08:	81 33       	cpi	r24, 0x31	; 49
    8b0a:	19 f0       	breq	.+6      	; 0x8b12 <vfprintf+0x374>
    8b0c:	9c 85       	ldd	r25, Y+12	; 0x0c
    8b0e:	9f 7e       	andi	r25, 0xEF	; 239
    8b10:	9c 87       	std	Y+12, r25	; 0x0c
    8b12:	b7 01       	movw	r22, r14
    8b14:	90 e0       	ldi	r25, 0x00	; 0
    8b16:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8b1a:	11 11       	cpse	r17, r1
    8b1c:	05 c0       	rjmp	.+10     	; 0x8b28 <vfprintf+0x38a>
    8b1e:	94 fc       	sbrc	r9, 4
    8b20:	18 c0       	rjmp	.+48     	; 0x8b52 <vfprintf+0x3b4>
    8b22:	85 e6       	ldi	r24, 0x65	; 101
    8b24:	90 e0       	ldi	r25, 0x00	; 0
    8b26:	17 c0       	rjmp	.+46     	; 0x8b56 <vfprintf+0x3b8>
    8b28:	b7 01       	movw	r22, r14
    8b2a:	8e e2       	ldi	r24, 0x2E	; 46
    8b2c:	90 e0       	ldi	r25, 0x00	; 0
    8b2e:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8b32:	1e 5f       	subi	r17, 0xFE	; 254
    8b34:	82 e0       	ldi	r24, 0x02	; 2
    8b36:	01 e0       	ldi	r16, 0x01	; 1
    8b38:	08 0f       	add	r16, r24
    8b3a:	f3 01       	movw	r30, r6
    8b3c:	e8 0f       	add	r30, r24
    8b3e:	f1 1d       	adc	r31, r1
    8b40:	80 81       	ld	r24, Z
    8b42:	b7 01       	movw	r22, r14
    8b44:	90 e0       	ldi	r25, 0x00	; 0
    8b46:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8b4a:	80 2f       	mov	r24, r16
    8b4c:	01 13       	cpse	r16, r17
    8b4e:	f3 cf       	rjmp	.-26     	; 0x8b36 <vfprintf+0x398>
    8b50:	e6 cf       	rjmp	.-52     	; 0x8b1e <vfprintf+0x380>
    8b52:	85 e4       	ldi	r24, 0x45	; 69
    8b54:	90 e0       	ldi	r25, 0x00	; 0
    8b56:	b7 01       	movw	r22, r14
    8b58:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8b5c:	d7 fc       	sbrc	r13, 7
    8b5e:	06 c0       	rjmp	.+12     	; 0x8b6c <vfprintf+0x3ce>
    8b60:	c1 14       	cp	r12, r1
    8b62:	d1 04       	cpc	r13, r1
    8b64:	41 f4       	brne	.+16     	; 0x8b76 <vfprintf+0x3d8>
    8b66:	ec 85       	ldd	r30, Y+12	; 0x0c
    8b68:	e4 ff       	sbrs	r30, 4
    8b6a:	05 c0       	rjmp	.+10     	; 0x8b76 <vfprintf+0x3d8>
    8b6c:	d1 94       	neg	r13
    8b6e:	c1 94       	neg	r12
    8b70:	d1 08       	sbc	r13, r1
    8b72:	8d e2       	ldi	r24, 0x2D	; 45
    8b74:	01 c0       	rjmp	.+2      	; 0x8b78 <vfprintf+0x3da>
    8b76:	8b e2       	ldi	r24, 0x2B	; 43
    8b78:	b7 01       	movw	r22, r14
    8b7a:	90 e0       	ldi	r25, 0x00	; 0
    8b7c:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8b80:	80 e3       	ldi	r24, 0x30	; 48
    8b82:	2a e0       	ldi	r18, 0x0A	; 10
    8b84:	c2 16       	cp	r12, r18
    8b86:	d1 04       	cpc	r13, r1
    8b88:	2c f0       	brlt	.+10     	; 0x8b94 <vfprintf+0x3f6>
    8b8a:	8f 5f       	subi	r24, 0xFF	; 255
    8b8c:	fa e0       	ldi	r31, 0x0A	; 10
    8b8e:	cf 1a       	sub	r12, r31
    8b90:	d1 08       	sbc	r13, r1
    8b92:	f7 cf       	rjmp	.-18     	; 0x8b82 <vfprintf+0x3e4>
    8b94:	b7 01       	movw	r22, r14
    8b96:	90 e0       	ldi	r25, 0x00	; 0
    8b98:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8b9c:	b7 01       	movw	r22, r14
    8b9e:	c6 01       	movw	r24, r12
    8ba0:	c0 96       	adiw	r24, 0x30	; 48
    8ba2:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8ba6:	54 c1       	rjmp	.+680    	; 0x8e50 <vfprintf+0x6b2>
    8ba8:	83 36       	cpi	r24, 0x63	; 99
    8baa:	31 f0       	breq	.+12     	; 0x8bb8 <vfprintf+0x41a>
    8bac:	83 37       	cpi	r24, 0x73	; 115
    8bae:	79 f0       	breq	.+30     	; 0x8bce <vfprintf+0x430>
    8bb0:	83 35       	cpi	r24, 0x53	; 83
    8bb2:	09 f0       	breq	.+2      	; 0x8bb6 <vfprintf+0x418>
    8bb4:	56 c0       	rjmp	.+172    	; 0x8c62 <vfprintf+0x4c4>
    8bb6:	20 c0       	rjmp	.+64     	; 0x8bf8 <vfprintf+0x45a>
    8bb8:	56 01       	movw	r10, r12
    8bba:	32 e0       	ldi	r19, 0x02	; 2
    8bbc:	a3 0e       	add	r10, r19
    8bbe:	b1 1c       	adc	r11, r1
    8bc0:	f6 01       	movw	r30, r12
    8bc2:	80 81       	ld	r24, Z
    8bc4:	89 83       	std	Y+1, r24	; 0x01
    8bc6:	01 e0       	ldi	r16, 0x01	; 1
    8bc8:	10 e0       	ldi	r17, 0x00	; 0
    8bca:	63 01       	movw	r12, r6
    8bcc:	12 c0       	rjmp	.+36     	; 0x8bf2 <vfprintf+0x454>
    8bce:	56 01       	movw	r10, r12
    8bd0:	f2 e0       	ldi	r31, 0x02	; 2
    8bd2:	af 0e       	add	r10, r31
    8bd4:	b1 1c       	adc	r11, r1
    8bd6:	f6 01       	movw	r30, r12
    8bd8:	c0 80       	ld	r12, Z
    8bda:	d1 80       	ldd	r13, Z+1	; 0x01
    8bdc:	96 fe       	sbrs	r9, 6
    8bde:	03 c0       	rjmp	.+6      	; 0x8be6 <vfprintf+0x448>
    8be0:	61 2f       	mov	r22, r17
    8be2:	70 e0       	ldi	r23, 0x00	; 0
    8be4:	02 c0       	rjmp	.+4      	; 0x8bea <vfprintf+0x44c>
    8be6:	6f ef       	ldi	r22, 0xFF	; 255
    8be8:	7f ef       	ldi	r23, 0xFF	; 255
    8bea:	c6 01       	movw	r24, r12
    8bec:	0e 94 20 4b 	call	0x9640	; 0x9640 <strnlen>
    8bf0:	8c 01       	movw	r16, r24
    8bf2:	f9 2d       	mov	r31, r9
    8bf4:	ff 77       	andi	r31, 0x7F	; 127
    8bf6:	14 c0       	rjmp	.+40     	; 0x8c20 <vfprintf+0x482>
    8bf8:	56 01       	movw	r10, r12
    8bfa:	22 e0       	ldi	r18, 0x02	; 2
    8bfc:	a2 0e       	add	r10, r18
    8bfe:	b1 1c       	adc	r11, r1
    8c00:	f6 01       	movw	r30, r12
    8c02:	c0 80       	ld	r12, Z
    8c04:	d1 80       	ldd	r13, Z+1	; 0x01
    8c06:	96 fe       	sbrs	r9, 6
    8c08:	03 c0       	rjmp	.+6      	; 0x8c10 <vfprintf+0x472>
    8c0a:	61 2f       	mov	r22, r17
    8c0c:	70 e0       	ldi	r23, 0x00	; 0
    8c0e:	02 c0       	rjmp	.+4      	; 0x8c14 <vfprintf+0x476>
    8c10:	6f ef       	ldi	r22, 0xFF	; 255
    8c12:	7f ef       	ldi	r23, 0xFF	; 255
    8c14:	c6 01       	movw	r24, r12
    8c16:	0e 94 05 4b 	call	0x960a	; 0x960a <strnlen_P>
    8c1a:	8c 01       	movw	r16, r24
    8c1c:	f9 2d       	mov	r31, r9
    8c1e:	f0 68       	ori	r31, 0x80	; 128
    8c20:	9f 2e       	mov	r9, r31
    8c22:	f3 fd       	sbrc	r31, 3
    8c24:	1a c0       	rjmp	.+52     	; 0x8c5a <vfprintf+0x4bc>
    8c26:	85 2d       	mov	r24, r5
    8c28:	90 e0       	ldi	r25, 0x00	; 0
    8c2a:	08 17       	cp	r16, r24
    8c2c:	19 07       	cpc	r17, r25
    8c2e:	a8 f4       	brcc	.+42     	; 0x8c5a <vfprintf+0x4bc>
    8c30:	b7 01       	movw	r22, r14
    8c32:	80 e2       	ldi	r24, 0x20	; 32
    8c34:	90 e0       	ldi	r25, 0x00	; 0
    8c36:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8c3a:	5a 94       	dec	r5
    8c3c:	f4 cf       	rjmp	.-24     	; 0x8c26 <vfprintf+0x488>
    8c3e:	f6 01       	movw	r30, r12
    8c40:	97 fc       	sbrc	r9, 7
    8c42:	85 91       	lpm	r24, Z+
    8c44:	97 fe       	sbrs	r9, 7
    8c46:	81 91       	ld	r24, Z+
    8c48:	6f 01       	movw	r12, r30
    8c4a:	b7 01       	movw	r22, r14
    8c4c:	90 e0       	ldi	r25, 0x00	; 0
    8c4e:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8c52:	51 10       	cpse	r5, r1
    8c54:	5a 94       	dec	r5
    8c56:	01 50       	subi	r16, 0x01	; 1
    8c58:	11 09       	sbc	r17, r1
    8c5a:	01 15       	cp	r16, r1
    8c5c:	11 05       	cpc	r17, r1
    8c5e:	79 f7       	brne	.-34     	; 0x8c3e <vfprintf+0x4a0>
    8c60:	f7 c0       	rjmp	.+494    	; 0x8e50 <vfprintf+0x6b2>
    8c62:	84 36       	cpi	r24, 0x64	; 100
    8c64:	11 f0       	breq	.+4      	; 0x8c6a <vfprintf+0x4cc>
    8c66:	89 36       	cpi	r24, 0x69	; 105
    8c68:	61 f5       	brne	.+88     	; 0x8cc2 <vfprintf+0x524>
    8c6a:	56 01       	movw	r10, r12
    8c6c:	97 fe       	sbrs	r9, 7
    8c6e:	09 c0       	rjmp	.+18     	; 0x8c82 <vfprintf+0x4e4>
    8c70:	24 e0       	ldi	r18, 0x04	; 4
    8c72:	a2 0e       	add	r10, r18
    8c74:	b1 1c       	adc	r11, r1
    8c76:	f6 01       	movw	r30, r12
    8c78:	60 81       	ld	r22, Z
    8c7a:	71 81       	ldd	r23, Z+1	; 0x01
    8c7c:	82 81       	ldd	r24, Z+2	; 0x02
    8c7e:	93 81       	ldd	r25, Z+3	; 0x03
    8c80:	0a c0       	rjmp	.+20     	; 0x8c96 <vfprintf+0x4f8>
    8c82:	f2 e0       	ldi	r31, 0x02	; 2
    8c84:	af 0e       	add	r10, r31
    8c86:	b1 1c       	adc	r11, r1
    8c88:	f6 01       	movw	r30, r12
    8c8a:	60 81       	ld	r22, Z
    8c8c:	71 81       	ldd	r23, Z+1	; 0x01
    8c8e:	07 2e       	mov	r0, r23
    8c90:	00 0c       	add	r0, r0
    8c92:	88 0b       	sbc	r24, r24
    8c94:	99 0b       	sbc	r25, r25
    8c96:	f9 2d       	mov	r31, r9
    8c98:	ff 76       	andi	r31, 0x6F	; 111
    8c9a:	9f 2e       	mov	r9, r31
    8c9c:	97 ff       	sbrs	r25, 7
    8c9e:	09 c0       	rjmp	.+18     	; 0x8cb2 <vfprintf+0x514>
    8ca0:	90 95       	com	r25
    8ca2:	80 95       	com	r24
    8ca4:	70 95       	com	r23
    8ca6:	61 95       	neg	r22
    8ca8:	7f 4f       	sbci	r23, 0xFF	; 255
    8caa:	8f 4f       	sbci	r24, 0xFF	; 255
    8cac:	9f 4f       	sbci	r25, 0xFF	; 255
    8cae:	f0 68       	ori	r31, 0x80	; 128
    8cb0:	9f 2e       	mov	r9, r31
    8cb2:	2a e0       	ldi	r18, 0x0A	; 10
    8cb4:	30 e0       	ldi	r19, 0x00	; 0
    8cb6:	a3 01       	movw	r20, r6
    8cb8:	0e 94 cc 4b 	call	0x9798	; 0x9798 <__ultoa_invert>
    8cbc:	c8 2e       	mov	r12, r24
    8cbe:	c6 18       	sub	r12, r6
    8cc0:	3f c0       	rjmp	.+126    	; 0x8d40 <vfprintf+0x5a2>
    8cc2:	09 2d       	mov	r16, r9
    8cc4:	85 37       	cpi	r24, 0x75	; 117
    8cc6:	21 f4       	brne	.+8      	; 0x8cd0 <vfprintf+0x532>
    8cc8:	0f 7e       	andi	r16, 0xEF	; 239
    8cca:	2a e0       	ldi	r18, 0x0A	; 10
    8ccc:	30 e0       	ldi	r19, 0x00	; 0
    8cce:	1d c0       	rjmp	.+58     	; 0x8d0a <vfprintf+0x56c>
    8cd0:	09 7f       	andi	r16, 0xF9	; 249
    8cd2:	8f 36       	cpi	r24, 0x6F	; 111
    8cd4:	91 f0       	breq	.+36     	; 0x8cfa <vfprintf+0x55c>
    8cd6:	18 f4       	brcc	.+6      	; 0x8cde <vfprintf+0x540>
    8cd8:	88 35       	cpi	r24, 0x58	; 88
    8cda:	59 f0       	breq	.+22     	; 0x8cf2 <vfprintf+0x554>
    8cdc:	c3 c0       	rjmp	.+390    	; 0x8e64 <vfprintf+0x6c6>
    8cde:	80 37       	cpi	r24, 0x70	; 112
    8ce0:	19 f0       	breq	.+6      	; 0x8ce8 <vfprintf+0x54a>
    8ce2:	88 37       	cpi	r24, 0x78	; 120
    8ce4:	11 f0       	breq	.+4      	; 0x8cea <vfprintf+0x54c>
    8ce6:	be c0       	rjmp	.+380    	; 0x8e64 <vfprintf+0x6c6>
    8ce8:	00 61       	ori	r16, 0x10	; 16
    8cea:	04 ff       	sbrs	r16, 4
    8cec:	09 c0       	rjmp	.+18     	; 0x8d00 <vfprintf+0x562>
    8cee:	04 60       	ori	r16, 0x04	; 4
    8cf0:	07 c0       	rjmp	.+14     	; 0x8d00 <vfprintf+0x562>
    8cf2:	94 fe       	sbrs	r9, 4
    8cf4:	08 c0       	rjmp	.+16     	; 0x8d06 <vfprintf+0x568>
    8cf6:	06 60       	ori	r16, 0x06	; 6
    8cf8:	06 c0       	rjmp	.+12     	; 0x8d06 <vfprintf+0x568>
    8cfa:	28 e0       	ldi	r18, 0x08	; 8
    8cfc:	30 e0       	ldi	r19, 0x00	; 0
    8cfe:	05 c0       	rjmp	.+10     	; 0x8d0a <vfprintf+0x56c>
    8d00:	20 e1       	ldi	r18, 0x10	; 16
    8d02:	30 e0       	ldi	r19, 0x00	; 0
    8d04:	02 c0       	rjmp	.+4      	; 0x8d0a <vfprintf+0x56c>
    8d06:	20 e1       	ldi	r18, 0x10	; 16
    8d08:	32 e0       	ldi	r19, 0x02	; 2
    8d0a:	56 01       	movw	r10, r12
    8d0c:	07 ff       	sbrs	r16, 7
    8d0e:	09 c0       	rjmp	.+18     	; 0x8d22 <vfprintf+0x584>
    8d10:	84 e0       	ldi	r24, 0x04	; 4
    8d12:	a8 0e       	add	r10, r24
    8d14:	b1 1c       	adc	r11, r1
    8d16:	f6 01       	movw	r30, r12
    8d18:	60 81       	ld	r22, Z
    8d1a:	71 81       	ldd	r23, Z+1	; 0x01
    8d1c:	82 81       	ldd	r24, Z+2	; 0x02
    8d1e:	93 81       	ldd	r25, Z+3	; 0x03
    8d20:	08 c0       	rjmp	.+16     	; 0x8d32 <vfprintf+0x594>
    8d22:	f2 e0       	ldi	r31, 0x02	; 2
    8d24:	af 0e       	add	r10, r31
    8d26:	b1 1c       	adc	r11, r1
    8d28:	f6 01       	movw	r30, r12
    8d2a:	60 81       	ld	r22, Z
    8d2c:	71 81       	ldd	r23, Z+1	; 0x01
    8d2e:	80 e0       	ldi	r24, 0x00	; 0
    8d30:	90 e0       	ldi	r25, 0x00	; 0
    8d32:	a3 01       	movw	r20, r6
    8d34:	0e 94 cc 4b 	call	0x9798	; 0x9798 <__ultoa_invert>
    8d38:	c8 2e       	mov	r12, r24
    8d3a:	c6 18       	sub	r12, r6
    8d3c:	0f 77       	andi	r16, 0x7F	; 127
    8d3e:	90 2e       	mov	r9, r16
    8d40:	96 fe       	sbrs	r9, 6
    8d42:	0b c0       	rjmp	.+22     	; 0x8d5a <vfprintf+0x5bc>
    8d44:	09 2d       	mov	r16, r9
    8d46:	0e 7f       	andi	r16, 0xFE	; 254
    8d48:	c1 16       	cp	r12, r17
    8d4a:	50 f4       	brcc	.+20     	; 0x8d60 <vfprintf+0x5c2>
    8d4c:	94 fe       	sbrs	r9, 4
    8d4e:	0a c0       	rjmp	.+20     	; 0x8d64 <vfprintf+0x5c6>
    8d50:	92 fc       	sbrc	r9, 2
    8d52:	08 c0       	rjmp	.+16     	; 0x8d64 <vfprintf+0x5c6>
    8d54:	09 2d       	mov	r16, r9
    8d56:	0e 7e       	andi	r16, 0xEE	; 238
    8d58:	05 c0       	rjmp	.+10     	; 0x8d64 <vfprintf+0x5c6>
    8d5a:	dc 2c       	mov	r13, r12
    8d5c:	09 2d       	mov	r16, r9
    8d5e:	03 c0       	rjmp	.+6      	; 0x8d66 <vfprintf+0x5c8>
    8d60:	dc 2c       	mov	r13, r12
    8d62:	01 c0       	rjmp	.+2      	; 0x8d66 <vfprintf+0x5c8>
    8d64:	d1 2e       	mov	r13, r17
    8d66:	04 ff       	sbrs	r16, 4
    8d68:	0d c0       	rjmp	.+26     	; 0x8d84 <vfprintf+0x5e6>
    8d6a:	fe 01       	movw	r30, r28
    8d6c:	ec 0d       	add	r30, r12
    8d6e:	f1 1d       	adc	r31, r1
    8d70:	80 81       	ld	r24, Z
    8d72:	80 33       	cpi	r24, 0x30	; 48
    8d74:	11 f4       	brne	.+4      	; 0x8d7a <vfprintf+0x5dc>
    8d76:	09 7e       	andi	r16, 0xE9	; 233
    8d78:	09 c0       	rjmp	.+18     	; 0x8d8c <vfprintf+0x5ee>
    8d7a:	02 ff       	sbrs	r16, 2
    8d7c:	06 c0       	rjmp	.+12     	; 0x8d8a <vfprintf+0x5ec>
    8d7e:	d3 94       	inc	r13
    8d80:	d3 94       	inc	r13
    8d82:	04 c0       	rjmp	.+8      	; 0x8d8c <vfprintf+0x5ee>
    8d84:	80 2f       	mov	r24, r16
    8d86:	86 78       	andi	r24, 0x86	; 134
    8d88:	09 f0       	breq	.+2      	; 0x8d8c <vfprintf+0x5ee>
    8d8a:	d3 94       	inc	r13
    8d8c:	03 fd       	sbrc	r16, 3
    8d8e:	11 c0       	rjmp	.+34     	; 0x8db2 <vfprintf+0x614>
    8d90:	00 ff       	sbrs	r16, 0
    8d92:	06 c0       	rjmp	.+12     	; 0x8da0 <vfprintf+0x602>
    8d94:	1c 2d       	mov	r17, r12
    8d96:	d5 14       	cp	r13, r5
    8d98:	80 f4       	brcc	.+32     	; 0x8dba <vfprintf+0x61c>
    8d9a:	15 0d       	add	r17, r5
    8d9c:	1d 19       	sub	r17, r13
    8d9e:	0d c0       	rjmp	.+26     	; 0x8dba <vfprintf+0x61c>
    8da0:	d5 14       	cp	r13, r5
    8da2:	58 f4       	brcc	.+22     	; 0x8dba <vfprintf+0x61c>
    8da4:	b7 01       	movw	r22, r14
    8da6:	80 e2       	ldi	r24, 0x20	; 32
    8da8:	90 e0       	ldi	r25, 0x00	; 0
    8daa:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8dae:	d3 94       	inc	r13
    8db0:	f7 cf       	rjmp	.-18     	; 0x8da0 <vfprintf+0x602>
    8db2:	d5 14       	cp	r13, r5
    8db4:	10 f4       	brcc	.+4      	; 0x8dba <vfprintf+0x61c>
    8db6:	5d 18       	sub	r5, r13
    8db8:	01 c0       	rjmp	.+2      	; 0x8dbc <vfprintf+0x61e>
    8dba:	51 2c       	mov	r5, r1
    8dbc:	04 ff       	sbrs	r16, 4
    8dbe:	10 c0       	rjmp	.+32     	; 0x8de0 <vfprintf+0x642>
    8dc0:	b7 01       	movw	r22, r14
    8dc2:	80 e3       	ldi	r24, 0x30	; 48
    8dc4:	90 e0       	ldi	r25, 0x00	; 0
    8dc6:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8dca:	02 ff       	sbrs	r16, 2
    8dcc:	17 c0       	rjmp	.+46     	; 0x8dfc <vfprintf+0x65e>
    8dce:	01 fd       	sbrc	r16, 1
    8dd0:	03 c0       	rjmp	.+6      	; 0x8dd8 <vfprintf+0x63a>
    8dd2:	88 e7       	ldi	r24, 0x78	; 120
    8dd4:	90 e0       	ldi	r25, 0x00	; 0
    8dd6:	02 c0       	rjmp	.+4      	; 0x8ddc <vfprintf+0x63e>
    8dd8:	88 e5       	ldi	r24, 0x58	; 88
    8dda:	90 e0       	ldi	r25, 0x00	; 0
    8ddc:	b7 01       	movw	r22, r14
    8dde:	0c c0       	rjmp	.+24     	; 0x8df8 <vfprintf+0x65a>
    8de0:	80 2f       	mov	r24, r16
    8de2:	86 78       	andi	r24, 0x86	; 134
    8de4:	59 f0       	breq	.+22     	; 0x8dfc <vfprintf+0x65e>
    8de6:	01 ff       	sbrs	r16, 1
    8de8:	02 c0       	rjmp	.+4      	; 0x8dee <vfprintf+0x650>
    8dea:	8b e2       	ldi	r24, 0x2B	; 43
    8dec:	01 c0       	rjmp	.+2      	; 0x8df0 <vfprintf+0x652>
    8dee:	80 e2       	ldi	r24, 0x20	; 32
    8df0:	07 fd       	sbrc	r16, 7
    8df2:	8d e2       	ldi	r24, 0x2D	; 45
    8df4:	b7 01       	movw	r22, r14
    8df6:	90 e0       	ldi	r25, 0x00	; 0
    8df8:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8dfc:	c1 16       	cp	r12, r17
    8dfe:	38 f4       	brcc	.+14     	; 0x8e0e <vfprintf+0x670>
    8e00:	b7 01       	movw	r22, r14
    8e02:	80 e3       	ldi	r24, 0x30	; 48
    8e04:	90 e0       	ldi	r25, 0x00	; 0
    8e06:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8e0a:	11 50       	subi	r17, 0x01	; 1
    8e0c:	f7 cf       	rjmp	.-18     	; 0x8dfc <vfprintf+0x65e>
    8e0e:	ca 94       	dec	r12
    8e10:	f3 01       	movw	r30, r6
    8e12:	ec 0d       	add	r30, r12
    8e14:	f1 1d       	adc	r31, r1
    8e16:	80 81       	ld	r24, Z
    8e18:	b7 01       	movw	r22, r14
    8e1a:	90 e0       	ldi	r25, 0x00	; 0
    8e1c:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8e20:	c1 10       	cpse	r12, r1
    8e22:	f5 cf       	rjmp	.-22     	; 0x8e0e <vfprintf+0x670>
    8e24:	15 c0       	rjmp	.+42     	; 0x8e50 <vfprintf+0x6b2>
    8e26:	f4 e0       	ldi	r31, 0x04	; 4
    8e28:	f5 15       	cp	r31, r5
    8e2a:	60 f5       	brcc	.+88     	; 0x8e84 <vfprintf+0x6e6>
    8e2c:	84 e0       	ldi	r24, 0x04	; 4
    8e2e:	58 1a       	sub	r5, r24
    8e30:	93 fe       	sbrs	r9, 3
    8e32:	1f c0       	rjmp	.+62     	; 0x8e72 <vfprintf+0x6d4>
    8e34:	01 11       	cpse	r16, r1
    8e36:	27 c0       	rjmp	.+78     	; 0x8e86 <vfprintf+0x6e8>
    8e38:	2c 85       	ldd	r18, Y+12	; 0x0c
    8e3a:	23 ff       	sbrs	r18, 3
    8e3c:	2a c0       	rjmp	.+84     	; 0x8e92 <vfprintf+0x6f4>
    8e3e:	04 e3       	ldi	r16, 0x34	; 52
    8e40:	11 e0       	ldi	r17, 0x01	; 1
    8e42:	39 2d       	mov	r19, r9
    8e44:	30 71       	andi	r19, 0x10	; 16
    8e46:	93 2e       	mov	r9, r19
    8e48:	f8 01       	movw	r30, r16
    8e4a:	84 91       	lpm	r24, Z
    8e4c:	81 11       	cpse	r24, r1
    8e4e:	24 c0       	rjmp	.+72     	; 0x8e98 <vfprintf+0x6fa>
    8e50:	55 20       	and	r5, r5
    8e52:	09 f4       	brne	.+2      	; 0x8e56 <vfprintf+0x6b8>
    8e54:	e4 cc       	rjmp	.-1592   	; 0x881e <vfprintf+0x80>
    8e56:	b7 01       	movw	r22, r14
    8e58:	80 e2       	ldi	r24, 0x20	; 32
    8e5a:	90 e0       	ldi	r25, 0x00	; 0
    8e5c:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8e60:	5a 94       	dec	r5
    8e62:	f6 cf       	rjmp	.-20     	; 0x8e50 <vfprintf+0x6b2>
    8e64:	f7 01       	movw	r30, r14
    8e66:	86 81       	ldd	r24, Z+6	; 0x06
    8e68:	97 81       	ldd	r25, Z+7	; 0x07
    8e6a:	26 c0       	rjmp	.+76     	; 0x8eb8 <vfprintf+0x71a>
    8e6c:	8f ef       	ldi	r24, 0xFF	; 255
    8e6e:	9f ef       	ldi	r25, 0xFF	; 255
    8e70:	23 c0       	rjmp	.+70     	; 0x8eb8 <vfprintf+0x71a>
    8e72:	b7 01       	movw	r22, r14
    8e74:	80 e2       	ldi	r24, 0x20	; 32
    8e76:	90 e0       	ldi	r25, 0x00	; 0
    8e78:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8e7c:	5a 94       	dec	r5
    8e7e:	51 10       	cpse	r5, r1
    8e80:	f8 cf       	rjmp	.-16     	; 0x8e72 <vfprintf+0x6d4>
    8e82:	d8 cf       	rjmp	.-80     	; 0x8e34 <vfprintf+0x696>
    8e84:	51 2c       	mov	r5, r1
    8e86:	b7 01       	movw	r22, r14
    8e88:	80 2f       	mov	r24, r16
    8e8a:	90 e0       	ldi	r25, 0x00	; 0
    8e8c:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8e90:	d3 cf       	rjmp	.-90     	; 0x8e38 <vfprintf+0x69a>
    8e92:	08 e3       	ldi	r16, 0x38	; 56
    8e94:	11 e0       	ldi	r17, 0x01	; 1
    8e96:	d5 cf       	rjmp	.-86     	; 0x8e42 <vfprintf+0x6a4>
    8e98:	91 10       	cpse	r9, r1
    8e9a:	80 52       	subi	r24, 0x20	; 32
    8e9c:	b7 01       	movw	r22, r14
    8e9e:	90 e0       	ldi	r25, 0x00	; 0
    8ea0:	0e 94 76 4b 	call	0x96ec	; 0x96ec <fputc>
    8ea4:	0f 5f       	subi	r16, 0xFF	; 255
    8ea6:	1f 4f       	sbci	r17, 0xFF	; 255
    8ea8:	cf cf       	rjmp	.-98     	; 0x8e48 <vfprintf+0x6aa>
    8eaa:	23 e0       	ldi	r18, 0x03	; 3
    8eac:	25 15       	cp	r18, r5
    8eae:	10 f4       	brcc	.+4      	; 0x8eb4 <vfprintf+0x716>
    8eb0:	83 e0       	ldi	r24, 0x03	; 3
    8eb2:	bd cf       	rjmp	.-134    	; 0x8e2e <vfprintf+0x690>
    8eb4:	51 2c       	mov	r5, r1
    8eb6:	c0 cf       	rjmp	.-128    	; 0x8e38 <vfprintf+0x69a>
    8eb8:	60 96       	adiw	r28, 0x10	; 16
    8eba:	0f b6       	in	r0, 0x3f	; 63
    8ebc:	f8 94       	cli
    8ebe:	de bf       	out	0x3e, r29	; 62
    8ec0:	0f be       	out	0x3f, r0	; 63
    8ec2:	cd bf       	out	0x3d, r28	; 61
    8ec4:	df 91       	pop	r29
    8ec6:	cf 91       	pop	r28
    8ec8:	1f 91       	pop	r17
    8eca:	0f 91       	pop	r16
    8ecc:	ff 90       	pop	r15
    8ece:	ef 90       	pop	r14
    8ed0:	df 90       	pop	r13
    8ed2:	cf 90       	pop	r12
    8ed4:	bf 90       	pop	r11
    8ed6:	af 90       	pop	r10
    8ed8:	9f 90       	pop	r9
    8eda:	8f 90       	pop	r8
    8edc:	7f 90       	pop	r7
    8ede:	6f 90       	pop	r6
    8ee0:	5f 90       	pop	r5
    8ee2:	4f 90       	pop	r4
    8ee4:	3f 90       	pop	r3
    8ee6:	2f 90       	pop	r2
    8ee8:	08 95       	ret

00008eea <__subsf3>:
    8eea:	50 58       	subi	r21, 0x80	; 128

00008eec <__addsf3>:
    8eec:	bb 27       	eor	r27, r27
    8eee:	aa 27       	eor	r26, r26
    8ef0:	0e 94 8d 47 	call	0x8f1a	; 0x8f1a <__addsf3x>
    8ef4:	0c 94 de 48 	jmp	0x91bc	; 0x91bc <__fp_round>
    8ef8:	0e 94 d0 48 	call	0x91a0	; 0x91a0 <__fp_pscA>
    8efc:	38 f0       	brcs	.+14     	; 0x8f0c <__addsf3+0x20>
    8efe:	0e 94 d7 48 	call	0x91ae	; 0x91ae <__fp_pscB>
    8f02:	20 f0       	brcs	.+8      	; 0x8f0c <__addsf3+0x20>
    8f04:	39 f4       	brne	.+14     	; 0x8f14 <__addsf3+0x28>
    8f06:	9f 3f       	cpi	r25, 0xFF	; 255
    8f08:	19 f4       	brne	.+6      	; 0x8f10 <__addsf3+0x24>
    8f0a:	26 f4       	brtc	.+8      	; 0x8f14 <__addsf3+0x28>
    8f0c:	0c 94 cd 48 	jmp	0x919a	; 0x919a <__fp_nan>
    8f10:	0e f4       	brtc	.+2      	; 0x8f14 <__addsf3+0x28>
    8f12:	e0 95       	com	r30
    8f14:	e7 fb       	bst	r30, 7
    8f16:	0c 94 c7 48 	jmp	0x918e	; 0x918e <__fp_inf>

00008f1a <__addsf3x>:
    8f1a:	e9 2f       	mov	r30, r25
    8f1c:	0e 94 ef 48 	call	0x91de	; 0x91de <__fp_split3>
    8f20:	58 f3       	brcs	.-42     	; 0x8ef8 <__addsf3+0xc>
    8f22:	ba 17       	cp	r27, r26
    8f24:	62 07       	cpc	r22, r18
    8f26:	73 07       	cpc	r23, r19
    8f28:	84 07       	cpc	r24, r20
    8f2a:	95 07       	cpc	r25, r21
    8f2c:	20 f0       	brcs	.+8      	; 0x8f36 <__addsf3x+0x1c>
    8f2e:	79 f4       	brne	.+30     	; 0x8f4e <__addsf3x+0x34>
    8f30:	a6 f5       	brtc	.+104    	; 0x8f9a <__addsf3x+0x80>
    8f32:	0c 94 11 49 	jmp	0x9222	; 0x9222 <__fp_zero>
    8f36:	0e f4       	brtc	.+2      	; 0x8f3a <__addsf3x+0x20>
    8f38:	e0 95       	com	r30
    8f3a:	0b 2e       	mov	r0, r27
    8f3c:	ba 2f       	mov	r27, r26
    8f3e:	a0 2d       	mov	r26, r0
    8f40:	0b 01       	movw	r0, r22
    8f42:	b9 01       	movw	r22, r18
    8f44:	90 01       	movw	r18, r0
    8f46:	0c 01       	movw	r0, r24
    8f48:	ca 01       	movw	r24, r20
    8f4a:	a0 01       	movw	r20, r0
    8f4c:	11 24       	eor	r1, r1
    8f4e:	ff 27       	eor	r31, r31
    8f50:	59 1b       	sub	r21, r25
    8f52:	99 f0       	breq	.+38     	; 0x8f7a <__addsf3x+0x60>
    8f54:	59 3f       	cpi	r21, 0xF9	; 249
    8f56:	50 f4       	brcc	.+20     	; 0x8f6c <__addsf3x+0x52>
    8f58:	50 3e       	cpi	r21, 0xE0	; 224
    8f5a:	68 f1       	brcs	.+90     	; 0x8fb6 <__addsf3x+0x9c>
    8f5c:	1a 16       	cp	r1, r26
    8f5e:	f0 40       	sbci	r31, 0x00	; 0
    8f60:	a2 2f       	mov	r26, r18
    8f62:	23 2f       	mov	r18, r19
    8f64:	34 2f       	mov	r19, r20
    8f66:	44 27       	eor	r20, r20
    8f68:	58 5f       	subi	r21, 0xF8	; 248
    8f6a:	f3 cf       	rjmp	.-26     	; 0x8f52 <__addsf3x+0x38>
    8f6c:	46 95       	lsr	r20
    8f6e:	37 95       	ror	r19
    8f70:	27 95       	ror	r18
    8f72:	a7 95       	ror	r26
    8f74:	f0 40       	sbci	r31, 0x00	; 0
    8f76:	53 95       	inc	r21
    8f78:	c9 f7       	brne	.-14     	; 0x8f6c <__addsf3x+0x52>
    8f7a:	7e f4       	brtc	.+30     	; 0x8f9a <__addsf3x+0x80>
    8f7c:	1f 16       	cp	r1, r31
    8f7e:	ba 0b       	sbc	r27, r26
    8f80:	62 0b       	sbc	r22, r18
    8f82:	73 0b       	sbc	r23, r19
    8f84:	84 0b       	sbc	r24, r20
    8f86:	ba f0       	brmi	.+46     	; 0x8fb6 <__addsf3x+0x9c>
    8f88:	91 50       	subi	r25, 0x01	; 1
    8f8a:	a1 f0       	breq	.+40     	; 0x8fb4 <__addsf3x+0x9a>
    8f8c:	ff 0f       	add	r31, r31
    8f8e:	bb 1f       	adc	r27, r27
    8f90:	66 1f       	adc	r22, r22
    8f92:	77 1f       	adc	r23, r23
    8f94:	88 1f       	adc	r24, r24
    8f96:	c2 f7       	brpl	.-16     	; 0x8f88 <__addsf3x+0x6e>
    8f98:	0e c0       	rjmp	.+28     	; 0x8fb6 <__addsf3x+0x9c>
    8f9a:	ba 0f       	add	r27, r26
    8f9c:	62 1f       	adc	r22, r18
    8f9e:	73 1f       	adc	r23, r19
    8fa0:	84 1f       	adc	r24, r20
    8fa2:	48 f4       	brcc	.+18     	; 0x8fb6 <__addsf3x+0x9c>
    8fa4:	87 95       	ror	r24
    8fa6:	77 95       	ror	r23
    8fa8:	67 95       	ror	r22
    8faa:	b7 95       	ror	r27
    8fac:	f7 95       	ror	r31
    8fae:	9e 3f       	cpi	r25, 0xFE	; 254
    8fb0:	08 f0       	brcs	.+2      	; 0x8fb4 <__addsf3x+0x9a>
    8fb2:	b0 cf       	rjmp	.-160    	; 0x8f14 <__addsf3+0x28>
    8fb4:	93 95       	inc	r25
    8fb6:	88 0f       	add	r24, r24
    8fb8:	08 f0       	brcs	.+2      	; 0x8fbc <__addsf3x+0xa2>
    8fba:	99 27       	eor	r25, r25
    8fbc:	ee 0f       	add	r30, r30
    8fbe:	97 95       	ror	r25
    8fc0:	87 95       	ror	r24
    8fc2:	08 95       	ret

00008fc4 <__divsf3>:
    8fc4:	0e 94 f6 47 	call	0x8fec	; 0x8fec <__divsf3x>
    8fc8:	0c 94 de 48 	jmp	0x91bc	; 0x91bc <__fp_round>
    8fcc:	0e 94 d7 48 	call	0x91ae	; 0x91ae <__fp_pscB>
    8fd0:	58 f0       	brcs	.+22     	; 0x8fe8 <__divsf3+0x24>
    8fd2:	0e 94 d0 48 	call	0x91a0	; 0x91a0 <__fp_pscA>
    8fd6:	40 f0       	brcs	.+16     	; 0x8fe8 <__divsf3+0x24>
    8fd8:	29 f4       	brne	.+10     	; 0x8fe4 <__divsf3+0x20>
    8fda:	5f 3f       	cpi	r21, 0xFF	; 255
    8fdc:	29 f0       	breq	.+10     	; 0x8fe8 <__divsf3+0x24>
    8fde:	0c 94 c7 48 	jmp	0x918e	; 0x918e <__fp_inf>
    8fe2:	51 11       	cpse	r21, r1
    8fe4:	0c 94 12 49 	jmp	0x9224	; 0x9224 <__fp_szero>
    8fe8:	0c 94 cd 48 	jmp	0x919a	; 0x919a <__fp_nan>

00008fec <__divsf3x>:
    8fec:	0e 94 ef 48 	call	0x91de	; 0x91de <__fp_split3>
    8ff0:	68 f3       	brcs	.-38     	; 0x8fcc <__divsf3+0x8>

00008ff2 <__divsf3_pse>:
    8ff2:	99 23       	and	r25, r25
    8ff4:	b1 f3       	breq	.-20     	; 0x8fe2 <__divsf3+0x1e>
    8ff6:	55 23       	and	r21, r21
    8ff8:	91 f3       	breq	.-28     	; 0x8fde <__divsf3+0x1a>
    8ffa:	95 1b       	sub	r25, r21
    8ffc:	55 0b       	sbc	r21, r21
    8ffe:	bb 27       	eor	r27, r27
    9000:	aa 27       	eor	r26, r26
    9002:	62 17       	cp	r22, r18
    9004:	73 07       	cpc	r23, r19
    9006:	84 07       	cpc	r24, r20
    9008:	38 f0       	brcs	.+14     	; 0x9018 <__divsf3_pse+0x26>
    900a:	9f 5f       	subi	r25, 0xFF	; 255
    900c:	5f 4f       	sbci	r21, 0xFF	; 255
    900e:	22 0f       	add	r18, r18
    9010:	33 1f       	adc	r19, r19
    9012:	44 1f       	adc	r20, r20
    9014:	aa 1f       	adc	r26, r26
    9016:	a9 f3       	breq	.-22     	; 0x9002 <__divsf3_pse+0x10>
    9018:	35 d0       	rcall	.+106    	; 0x9084 <__divsf3_pse+0x92>
    901a:	0e 2e       	mov	r0, r30
    901c:	3a f0       	brmi	.+14     	; 0x902c <__divsf3_pse+0x3a>
    901e:	e0 e8       	ldi	r30, 0x80	; 128
    9020:	32 d0       	rcall	.+100    	; 0x9086 <__divsf3_pse+0x94>
    9022:	91 50       	subi	r25, 0x01	; 1
    9024:	50 40       	sbci	r21, 0x00	; 0
    9026:	e6 95       	lsr	r30
    9028:	00 1c       	adc	r0, r0
    902a:	ca f7       	brpl	.-14     	; 0x901e <__divsf3_pse+0x2c>
    902c:	2b d0       	rcall	.+86     	; 0x9084 <__divsf3_pse+0x92>
    902e:	fe 2f       	mov	r31, r30
    9030:	29 d0       	rcall	.+82     	; 0x9084 <__divsf3_pse+0x92>
    9032:	66 0f       	add	r22, r22
    9034:	77 1f       	adc	r23, r23
    9036:	88 1f       	adc	r24, r24
    9038:	bb 1f       	adc	r27, r27
    903a:	26 17       	cp	r18, r22
    903c:	37 07       	cpc	r19, r23
    903e:	48 07       	cpc	r20, r24
    9040:	ab 07       	cpc	r26, r27
    9042:	b0 e8       	ldi	r27, 0x80	; 128
    9044:	09 f0       	breq	.+2      	; 0x9048 <__divsf3_pse+0x56>
    9046:	bb 0b       	sbc	r27, r27
    9048:	80 2d       	mov	r24, r0
    904a:	bf 01       	movw	r22, r30
    904c:	ff 27       	eor	r31, r31
    904e:	93 58       	subi	r25, 0x83	; 131
    9050:	5f 4f       	sbci	r21, 0xFF	; 255
    9052:	3a f0       	brmi	.+14     	; 0x9062 <__divsf3_pse+0x70>
    9054:	9e 3f       	cpi	r25, 0xFE	; 254
    9056:	51 05       	cpc	r21, r1
    9058:	78 f0       	brcs	.+30     	; 0x9078 <__divsf3_pse+0x86>
    905a:	0c 94 c7 48 	jmp	0x918e	; 0x918e <__fp_inf>
    905e:	0c 94 12 49 	jmp	0x9224	; 0x9224 <__fp_szero>
    9062:	5f 3f       	cpi	r21, 0xFF	; 255
    9064:	e4 f3       	brlt	.-8      	; 0x905e <__divsf3_pse+0x6c>
    9066:	98 3e       	cpi	r25, 0xE8	; 232
    9068:	d4 f3       	brlt	.-12     	; 0x905e <__divsf3_pse+0x6c>
    906a:	86 95       	lsr	r24
    906c:	77 95       	ror	r23
    906e:	67 95       	ror	r22
    9070:	b7 95       	ror	r27
    9072:	f7 95       	ror	r31
    9074:	9f 5f       	subi	r25, 0xFF	; 255
    9076:	c9 f7       	brne	.-14     	; 0x906a <__divsf3_pse+0x78>
    9078:	88 0f       	add	r24, r24
    907a:	91 1d       	adc	r25, r1
    907c:	96 95       	lsr	r25
    907e:	87 95       	ror	r24
    9080:	97 f9       	bld	r25, 7
    9082:	08 95       	ret
    9084:	e1 e0       	ldi	r30, 0x01	; 1
    9086:	66 0f       	add	r22, r22
    9088:	77 1f       	adc	r23, r23
    908a:	88 1f       	adc	r24, r24
    908c:	bb 1f       	adc	r27, r27
    908e:	62 17       	cp	r22, r18
    9090:	73 07       	cpc	r23, r19
    9092:	84 07       	cpc	r24, r20
    9094:	ba 07       	cpc	r27, r26
    9096:	20 f0       	brcs	.+8      	; 0x90a0 <__divsf3_pse+0xae>
    9098:	62 1b       	sub	r22, r18
    909a:	73 0b       	sbc	r23, r19
    909c:	84 0b       	sbc	r24, r20
    909e:	ba 0b       	sbc	r27, r26
    90a0:	ee 1f       	adc	r30, r30
    90a2:	88 f7       	brcc	.-30     	; 0x9086 <__divsf3_pse+0x94>
    90a4:	e0 95       	com	r30
    90a6:	08 95       	ret

000090a8 <__fixsfsi>:
    90a8:	0e 94 5b 48 	call	0x90b6	; 0x90b6 <__fixunssfsi>
    90ac:	68 94       	set
    90ae:	b1 11       	cpse	r27, r1
    90b0:	0c 94 12 49 	jmp	0x9224	; 0x9224 <__fp_szero>
    90b4:	08 95       	ret

000090b6 <__fixunssfsi>:
    90b6:	0e 94 f7 48 	call	0x91ee	; 0x91ee <__fp_splitA>
    90ba:	88 f0       	brcs	.+34     	; 0x90de <__fixunssfsi+0x28>
    90bc:	9f 57       	subi	r25, 0x7F	; 127
    90be:	98 f0       	brcs	.+38     	; 0x90e6 <__fixunssfsi+0x30>
    90c0:	b9 2f       	mov	r27, r25
    90c2:	99 27       	eor	r25, r25
    90c4:	b7 51       	subi	r27, 0x17	; 23
    90c6:	b0 f0       	brcs	.+44     	; 0x90f4 <__fixunssfsi+0x3e>
    90c8:	e1 f0       	breq	.+56     	; 0x9102 <__fixunssfsi+0x4c>
    90ca:	66 0f       	add	r22, r22
    90cc:	77 1f       	adc	r23, r23
    90ce:	88 1f       	adc	r24, r24
    90d0:	99 1f       	adc	r25, r25
    90d2:	1a f0       	brmi	.+6      	; 0x90da <__fixunssfsi+0x24>
    90d4:	ba 95       	dec	r27
    90d6:	c9 f7       	brne	.-14     	; 0x90ca <__fixunssfsi+0x14>
    90d8:	14 c0       	rjmp	.+40     	; 0x9102 <__fixunssfsi+0x4c>
    90da:	b1 30       	cpi	r27, 0x01	; 1
    90dc:	91 f0       	breq	.+36     	; 0x9102 <__fixunssfsi+0x4c>
    90de:	0e 94 11 49 	call	0x9222	; 0x9222 <__fp_zero>
    90e2:	b1 e0       	ldi	r27, 0x01	; 1
    90e4:	08 95       	ret
    90e6:	0c 94 11 49 	jmp	0x9222	; 0x9222 <__fp_zero>
    90ea:	67 2f       	mov	r22, r23
    90ec:	78 2f       	mov	r23, r24
    90ee:	88 27       	eor	r24, r24
    90f0:	b8 5f       	subi	r27, 0xF8	; 248
    90f2:	39 f0       	breq	.+14     	; 0x9102 <__fixunssfsi+0x4c>
    90f4:	b9 3f       	cpi	r27, 0xF9	; 249
    90f6:	cc f3       	brlt	.-14     	; 0x90ea <__fixunssfsi+0x34>
    90f8:	86 95       	lsr	r24
    90fa:	77 95       	ror	r23
    90fc:	67 95       	ror	r22
    90fe:	b3 95       	inc	r27
    9100:	d9 f7       	brne	.-10     	; 0x90f8 <__fixunssfsi+0x42>
    9102:	3e f4       	brtc	.+14     	; 0x9112 <__fixunssfsi+0x5c>
    9104:	90 95       	com	r25
    9106:	80 95       	com	r24
    9108:	70 95       	com	r23
    910a:	61 95       	neg	r22
    910c:	7f 4f       	sbci	r23, 0xFF	; 255
    910e:	8f 4f       	sbci	r24, 0xFF	; 255
    9110:	9f 4f       	sbci	r25, 0xFF	; 255
    9112:	08 95       	ret

00009114 <__floatunsisf>:
    9114:	e8 94       	clt
    9116:	09 c0       	rjmp	.+18     	; 0x912a <__floatsisf+0x12>

00009118 <__floatsisf>:
    9118:	97 fb       	bst	r25, 7
    911a:	3e f4       	brtc	.+14     	; 0x912a <__floatsisf+0x12>
    911c:	90 95       	com	r25
    911e:	80 95       	com	r24
    9120:	70 95       	com	r23
    9122:	61 95       	neg	r22
    9124:	7f 4f       	sbci	r23, 0xFF	; 255
    9126:	8f 4f       	sbci	r24, 0xFF	; 255
    9128:	9f 4f       	sbci	r25, 0xFF	; 255
    912a:	99 23       	and	r25, r25
    912c:	a9 f0       	breq	.+42     	; 0x9158 <__floatsisf+0x40>
    912e:	f9 2f       	mov	r31, r25
    9130:	96 e9       	ldi	r25, 0x96	; 150
    9132:	bb 27       	eor	r27, r27
    9134:	93 95       	inc	r25
    9136:	f6 95       	lsr	r31
    9138:	87 95       	ror	r24
    913a:	77 95       	ror	r23
    913c:	67 95       	ror	r22
    913e:	b7 95       	ror	r27
    9140:	f1 11       	cpse	r31, r1
    9142:	f8 cf       	rjmp	.-16     	; 0x9134 <__floatsisf+0x1c>
    9144:	fa f4       	brpl	.+62     	; 0x9184 <__floatsisf+0x6c>
    9146:	bb 0f       	add	r27, r27
    9148:	11 f4       	brne	.+4      	; 0x914e <__floatsisf+0x36>
    914a:	60 ff       	sbrs	r22, 0
    914c:	1b c0       	rjmp	.+54     	; 0x9184 <__floatsisf+0x6c>
    914e:	6f 5f       	subi	r22, 0xFF	; 255
    9150:	7f 4f       	sbci	r23, 0xFF	; 255
    9152:	8f 4f       	sbci	r24, 0xFF	; 255
    9154:	9f 4f       	sbci	r25, 0xFF	; 255
    9156:	16 c0       	rjmp	.+44     	; 0x9184 <__floatsisf+0x6c>
    9158:	88 23       	and	r24, r24
    915a:	11 f0       	breq	.+4      	; 0x9160 <__floatsisf+0x48>
    915c:	96 e9       	ldi	r25, 0x96	; 150
    915e:	11 c0       	rjmp	.+34     	; 0x9182 <__floatsisf+0x6a>
    9160:	77 23       	and	r23, r23
    9162:	21 f0       	breq	.+8      	; 0x916c <__floatsisf+0x54>
    9164:	9e e8       	ldi	r25, 0x8E	; 142
    9166:	87 2f       	mov	r24, r23
    9168:	76 2f       	mov	r23, r22
    916a:	05 c0       	rjmp	.+10     	; 0x9176 <__floatsisf+0x5e>
    916c:	66 23       	and	r22, r22
    916e:	71 f0       	breq	.+28     	; 0x918c <__floatsisf+0x74>
    9170:	96 e8       	ldi	r25, 0x86	; 134
    9172:	86 2f       	mov	r24, r22
    9174:	70 e0       	ldi	r23, 0x00	; 0
    9176:	60 e0       	ldi	r22, 0x00	; 0
    9178:	2a f0       	brmi	.+10     	; 0x9184 <__floatsisf+0x6c>
    917a:	9a 95       	dec	r25
    917c:	66 0f       	add	r22, r22
    917e:	77 1f       	adc	r23, r23
    9180:	88 1f       	adc	r24, r24
    9182:	da f7       	brpl	.-10     	; 0x917a <__floatsisf+0x62>
    9184:	88 0f       	add	r24, r24
    9186:	96 95       	lsr	r25
    9188:	87 95       	ror	r24
    918a:	97 f9       	bld	r25, 7
    918c:	08 95       	ret

0000918e <__fp_inf>:
    918e:	97 f9       	bld	r25, 7
    9190:	9f 67       	ori	r25, 0x7F	; 127
    9192:	80 e8       	ldi	r24, 0x80	; 128
    9194:	70 e0       	ldi	r23, 0x00	; 0
    9196:	60 e0       	ldi	r22, 0x00	; 0
    9198:	08 95       	ret

0000919a <__fp_nan>:
    919a:	9f ef       	ldi	r25, 0xFF	; 255
    919c:	80 ec       	ldi	r24, 0xC0	; 192
    919e:	08 95       	ret

000091a0 <__fp_pscA>:
    91a0:	00 24       	eor	r0, r0
    91a2:	0a 94       	dec	r0
    91a4:	16 16       	cp	r1, r22
    91a6:	17 06       	cpc	r1, r23
    91a8:	18 06       	cpc	r1, r24
    91aa:	09 06       	cpc	r0, r25
    91ac:	08 95       	ret

000091ae <__fp_pscB>:
    91ae:	00 24       	eor	r0, r0
    91b0:	0a 94       	dec	r0
    91b2:	12 16       	cp	r1, r18
    91b4:	13 06       	cpc	r1, r19
    91b6:	14 06       	cpc	r1, r20
    91b8:	05 06       	cpc	r0, r21
    91ba:	08 95       	ret

000091bc <__fp_round>:
    91bc:	09 2e       	mov	r0, r25
    91be:	03 94       	inc	r0
    91c0:	00 0c       	add	r0, r0
    91c2:	11 f4       	brne	.+4      	; 0x91c8 <__fp_round+0xc>
    91c4:	88 23       	and	r24, r24
    91c6:	52 f0       	brmi	.+20     	; 0x91dc <__fp_round+0x20>
    91c8:	bb 0f       	add	r27, r27
    91ca:	40 f4       	brcc	.+16     	; 0x91dc <__fp_round+0x20>
    91cc:	bf 2b       	or	r27, r31
    91ce:	11 f4       	brne	.+4      	; 0x91d4 <__fp_round+0x18>
    91d0:	60 ff       	sbrs	r22, 0
    91d2:	04 c0       	rjmp	.+8      	; 0x91dc <__fp_round+0x20>
    91d4:	6f 5f       	subi	r22, 0xFF	; 255
    91d6:	7f 4f       	sbci	r23, 0xFF	; 255
    91d8:	8f 4f       	sbci	r24, 0xFF	; 255
    91da:	9f 4f       	sbci	r25, 0xFF	; 255
    91dc:	08 95       	ret

000091de <__fp_split3>:
    91de:	57 fd       	sbrc	r21, 7
    91e0:	90 58       	subi	r25, 0x80	; 128
    91e2:	44 0f       	add	r20, r20
    91e4:	55 1f       	adc	r21, r21
    91e6:	59 f0       	breq	.+22     	; 0x91fe <__fp_splitA+0x10>
    91e8:	5f 3f       	cpi	r21, 0xFF	; 255
    91ea:	71 f0       	breq	.+28     	; 0x9208 <__fp_splitA+0x1a>
    91ec:	47 95       	ror	r20

000091ee <__fp_splitA>:
    91ee:	88 0f       	add	r24, r24
    91f0:	97 fb       	bst	r25, 7
    91f2:	99 1f       	adc	r25, r25
    91f4:	61 f0       	breq	.+24     	; 0x920e <__fp_splitA+0x20>
    91f6:	9f 3f       	cpi	r25, 0xFF	; 255
    91f8:	79 f0       	breq	.+30     	; 0x9218 <__fp_splitA+0x2a>
    91fa:	87 95       	ror	r24
    91fc:	08 95       	ret
    91fe:	12 16       	cp	r1, r18
    9200:	13 06       	cpc	r1, r19
    9202:	14 06       	cpc	r1, r20
    9204:	55 1f       	adc	r21, r21
    9206:	f2 cf       	rjmp	.-28     	; 0x91ec <__fp_split3+0xe>
    9208:	46 95       	lsr	r20
    920a:	f1 df       	rcall	.-30     	; 0x91ee <__fp_splitA>
    920c:	08 c0       	rjmp	.+16     	; 0x921e <__fp_splitA+0x30>
    920e:	16 16       	cp	r1, r22
    9210:	17 06       	cpc	r1, r23
    9212:	18 06       	cpc	r1, r24
    9214:	99 1f       	adc	r25, r25
    9216:	f1 cf       	rjmp	.-30     	; 0x91fa <__fp_splitA+0xc>
    9218:	86 95       	lsr	r24
    921a:	71 05       	cpc	r23, r1
    921c:	61 05       	cpc	r22, r1
    921e:	08 94       	sec
    9220:	08 95       	ret

00009222 <__fp_zero>:
    9222:	e8 94       	clt

00009224 <__fp_szero>:
    9224:	bb 27       	eor	r27, r27
    9226:	66 27       	eor	r22, r22
    9228:	77 27       	eor	r23, r23
    922a:	cb 01       	movw	r24, r22
    922c:	97 f9       	bld	r25, 7
    922e:	08 95       	ret

00009230 <__mulsf3>:
    9230:	0e 94 2b 49 	call	0x9256	; 0x9256 <__mulsf3x>
    9234:	0c 94 de 48 	jmp	0x91bc	; 0x91bc <__fp_round>
    9238:	0e 94 d0 48 	call	0x91a0	; 0x91a0 <__fp_pscA>
    923c:	38 f0       	brcs	.+14     	; 0x924c <__mulsf3+0x1c>
    923e:	0e 94 d7 48 	call	0x91ae	; 0x91ae <__fp_pscB>
    9242:	20 f0       	brcs	.+8      	; 0x924c <__mulsf3+0x1c>
    9244:	95 23       	and	r25, r21
    9246:	11 f0       	breq	.+4      	; 0x924c <__mulsf3+0x1c>
    9248:	0c 94 c7 48 	jmp	0x918e	; 0x918e <__fp_inf>
    924c:	0c 94 cd 48 	jmp	0x919a	; 0x919a <__fp_nan>
    9250:	11 24       	eor	r1, r1
    9252:	0c 94 12 49 	jmp	0x9224	; 0x9224 <__fp_szero>

00009256 <__mulsf3x>:
    9256:	0e 94 ef 48 	call	0x91de	; 0x91de <__fp_split3>
    925a:	70 f3       	brcs	.-36     	; 0x9238 <__mulsf3+0x8>

0000925c <__mulsf3_pse>:
    925c:	95 9f       	mul	r25, r21
    925e:	c1 f3       	breq	.-16     	; 0x9250 <__mulsf3+0x20>
    9260:	95 0f       	add	r25, r21
    9262:	50 e0       	ldi	r21, 0x00	; 0
    9264:	55 1f       	adc	r21, r21
    9266:	62 9f       	mul	r22, r18
    9268:	f0 01       	movw	r30, r0
    926a:	72 9f       	mul	r23, r18
    926c:	bb 27       	eor	r27, r27
    926e:	f0 0d       	add	r31, r0
    9270:	b1 1d       	adc	r27, r1
    9272:	63 9f       	mul	r22, r19
    9274:	aa 27       	eor	r26, r26
    9276:	f0 0d       	add	r31, r0
    9278:	b1 1d       	adc	r27, r1
    927a:	aa 1f       	adc	r26, r26
    927c:	64 9f       	mul	r22, r20
    927e:	66 27       	eor	r22, r22
    9280:	b0 0d       	add	r27, r0
    9282:	a1 1d       	adc	r26, r1
    9284:	66 1f       	adc	r22, r22
    9286:	82 9f       	mul	r24, r18
    9288:	22 27       	eor	r18, r18
    928a:	b0 0d       	add	r27, r0
    928c:	a1 1d       	adc	r26, r1
    928e:	62 1f       	adc	r22, r18
    9290:	73 9f       	mul	r23, r19
    9292:	b0 0d       	add	r27, r0
    9294:	a1 1d       	adc	r26, r1
    9296:	62 1f       	adc	r22, r18
    9298:	83 9f       	mul	r24, r19
    929a:	a0 0d       	add	r26, r0
    929c:	61 1d       	adc	r22, r1
    929e:	22 1f       	adc	r18, r18
    92a0:	74 9f       	mul	r23, r20
    92a2:	33 27       	eor	r19, r19
    92a4:	a0 0d       	add	r26, r0
    92a6:	61 1d       	adc	r22, r1
    92a8:	23 1f       	adc	r18, r19
    92aa:	84 9f       	mul	r24, r20
    92ac:	60 0d       	add	r22, r0
    92ae:	21 1d       	adc	r18, r1
    92b0:	82 2f       	mov	r24, r18
    92b2:	76 2f       	mov	r23, r22
    92b4:	6a 2f       	mov	r22, r26
    92b6:	11 24       	eor	r1, r1
    92b8:	9f 57       	subi	r25, 0x7F	; 127
    92ba:	50 40       	sbci	r21, 0x00	; 0
    92bc:	9a f0       	brmi	.+38     	; 0x92e4 <__mulsf3_pse+0x88>
    92be:	f1 f0       	breq	.+60     	; 0x92fc <__mulsf3_pse+0xa0>
    92c0:	88 23       	and	r24, r24
    92c2:	4a f0       	brmi	.+18     	; 0x92d6 <__mulsf3_pse+0x7a>
    92c4:	ee 0f       	add	r30, r30
    92c6:	ff 1f       	adc	r31, r31
    92c8:	bb 1f       	adc	r27, r27
    92ca:	66 1f       	adc	r22, r22
    92cc:	77 1f       	adc	r23, r23
    92ce:	88 1f       	adc	r24, r24
    92d0:	91 50       	subi	r25, 0x01	; 1
    92d2:	50 40       	sbci	r21, 0x00	; 0
    92d4:	a9 f7       	brne	.-22     	; 0x92c0 <__mulsf3_pse+0x64>
    92d6:	9e 3f       	cpi	r25, 0xFE	; 254
    92d8:	51 05       	cpc	r21, r1
    92da:	80 f0       	brcs	.+32     	; 0x92fc <__mulsf3_pse+0xa0>
    92dc:	0c 94 c7 48 	jmp	0x918e	; 0x918e <__fp_inf>
    92e0:	0c 94 12 49 	jmp	0x9224	; 0x9224 <__fp_szero>
    92e4:	5f 3f       	cpi	r21, 0xFF	; 255
    92e6:	e4 f3       	brlt	.-8      	; 0x92e0 <__mulsf3_pse+0x84>
    92e8:	98 3e       	cpi	r25, 0xE8	; 232
    92ea:	d4 f3       	brlt	.-12     	; 0x92e0 <__mulsf3_pse+0x84>
    92ec:	86 95       	lsr	r24
    92ee:	77 95       	ror	r23
    92f0:	67 95       	ror	r22
    92f2:	b7 95       	ror	r27
    92f4:	f7 95       	ror	r31
    92f6:	e7 95       	ror	r30
    92f8:	9f 5f       	subi	r25, 0xFF	; 255
    92fa:	c1 f7       	brne	.-16     	; 0x92ec <__mulsf3_pse+0x90>
    92fc:	fe 2b       	or	r31, r30
    92fe:	88 0f       	add	r24, r24
    9300:	91 1d       	adc	r25, r1
    9302:	96 95       	lsr	r25
    9304:	87 95       	ror	r24
    9306:	97 f9       	bld	r25, 7
    9308:	08 95       	ret

0000930a <__udivmodhi4>:
    930a:	aa 1b       	sub	r26, r26
    930c:	bb 1b       	sub	r27, r27
    930e:	51 e1       	ldi	r21, 0x11	; 17
    9310:	07 c0       	rjmp	.+14     	; 0x9320 <__udivmodhi4_ep>

00009312 <__udivmodhi4_loop>:
    9312:	aa 1f       	adc	r26, r26
    9314:	bb 1f       	adc	r27, r27
    9316:	a6 17       	cp	r26, r22
    9318:	b7 07       	cpc	r27, r23
    931a:	10 f0       	brcs	.+4      	; 0x9320 <__udivmodhi4_ep>
    931c:	a6 1b       	sub	r26, r22
    931e:	b7 0b       	sbc	r27, r23

00009320 <__udivmodhi4_ep>:
    9320:	88 1f       	adc	r24, r24
    9322:	99 1f       	adc	r25, r25
    9324:	5a 95       	dec	r21
    9326:	a9 f7       	brne	.-22     	; 0x9312 <__udivmodhi4_loop>
    9328:	80 95       	com	r24
    932a:	90 95       	com	r25
    932c:	bc 01       	movw	r22, r24
    932e:	cd 01       	movw	r24, r26
    9330:	08 95       	ret

00009332 <__udivmodsi4>:
    9332:	a1 e2       	ldi	r26, 0x21	; 33
    9334:	1a 2e       	mov	r1, r26
    9336:	aa 1b       	sub	r26, r26
    9338:	bb 1b       	sub	r27, r27
    933a:	fd 01       	movw	r30, r26
    933c:	0d c0       	rjmp	.+26     	; 0x9358 <__udivmodsi4_ep>

0000933e <__udivmodsi4_loop>:
    933e:	aa 1f       	adc	r26, r26
    9340:	bb 1f       	adc	r27, r27
    9342:	ee 1f       	adc	r30, r30
    9344:	ff 1f       	adc	r31, r31
    9346:	a2 17       	cp	r26, r18
    9348:	b3 07       	cpc	r27, r19
    934a:	e4 07       	cpc	r30, r20
    934c:	f5 07       	cpc	r31, r21
    934e:	20 f0       	brcs	.+8      	; 0x9358 <__udivmodsi4_ep>
    9350:	a2 1b       	sub	r26, r18
    9352:	b3 0b       	sbc	r27, r19
    9354:	e4 0b       	sbc	r30, r20
    9356:	f5 0b       	sbc	r31, r21

00009358 <__udivmodsi4_ep>:
    9358:	66 1f       	adc	r22, r22
    935a:	77 1f       	adc	r23, r23
    935c:	88 1f       	adc	r24, r24
    935e:	99 1f       	adc	r25, r25
    9360:	1a 94       	dec	r1
    9362:	69 f7       	brne	.-38     	; 0x933e <__udivmodsi4_loop>
    9364:	60 95       	com	r22
    9366:	70 95       	com	r23
    9368:	80 95       	com	r24
    936a:	90 95       	com	r25
    936c:	9b 01       	movw	r18, r22
    936e:	ac 01       	movw	r20, r24
    9370:	bd 01       	movw	r22, r26
    9372:	cf 01       	movw	r24, r30
    9374:	08 95       	ret

00009376 <__tablejump2__>:
    9376:	ee 0f       	add	r30, r30
    9378:	ff 1f       	adc	r31, r31
    937a:	00 24       	eor	r0, r0
    937c:	00 1c       	adc	r0, r0
    937e:	0b be       	out	0x3b, r0	; 59
    9380:	07 90       	elpm	r0, Z+
    9382:	f6 91       	elpm	r31, Z
    9384:	e0 2d       	mov	r30, r0
    9386:	09 94       	ijmp

00009388 <__umulhisi3>:
    9388:	a2 9f       	mul	r26, r18
    938a:	b0 01       	movw	r22, r0
    938c:	b3 9f       	mul	r27, r19
    938e:	c0 01       	movw	r24, r0
    9390:	a3 9f       	mul	r26, r19
    9392:	70 0d       	add	r23, r0
    9394:	81 1d       	adc	r24, r1
    9396:	11 24       	eor	r1, r1
    9398:	91 1d       	adc	r25, r1
    939a:	b2 9f       	mul	r27, r18
    939c:	70 0d       	add	r23, r0
    939e:	81 1d       	adc	r24, r1
    93a0:	11 24       	eor	r1, r1
    93a2:	91 1d       	adc	r25, r1
    93a4:	08 95       	ret

000093a6 <do_rand>:
    93a6:	8f 92       	push	r8
    93a8:	9f 92       	push	r9
    93aa:	af 92       	push	r10
    93ac:	bf 92       	push	r11
    93ae:	cf 92       	push	r12
    93b0:	df 92       	push	r13
    93b2:	ef 92       	push	r14
    93b4:	ff 92       	push	r15
    93b6:	cf 93       	push	r28
    93b8:	df 93       	push	r29
    93ba:	ec 01       	movw	r28, r24
    93bc:	68 81       	ld	r22, Y
    93be:	79 81       	ldd	r23, Y+1	; 0x01
    93c0:	8a 81       	ldd	r24, Y+2	; 0x02
    93c2:	9b 81       	ldd	r25, Y+3	; 0x03
    93c4:	61 15       	cp	r22, r1
    93c6:	71 05       	cpc	r23, r1
    93c8:	81 05       	cpc	r24, r1
    93ca:	91 05       	cpc	r25, r1
    93cc:	21 f4       	brne	.+8      	; 0x93d6 <do_rand+0x30>
    93ce:	64 e2       	ldi	r22, 0x24	; 36
    93d0:	79 ed       	ldi	r23, 0xD9	; 217
    93d2:	8b e5       	ldi	r24, 0x5B	; 91
    93d4:	97 e0       	ldi	r25, 0x07	; 7
    93d6:	2d e1       	ldi	r18, 0x1D	; 29
    93d8:	33 ef       	ldi	r19, 0xF3	; 243
    93da:	41 e0       	ldi	r20, 0x01	; 1
    93dc:	50 e0       	ldi	r21, 0x00	; 0
    93de:	0e 94 67 4d 	call	0x9ace	; 0x9ace <__divmodsi4>
    93e2:	49 01       	movw	r8, r18
    93e4:	5a 01       	movw	r10, r20
    93e6:	9b 01       	movw	r18, r22
    93e8:	ac 01       	movw	r20, r24
    93ea:	a7 ea       	ldi	r26, 0xA7	; 167
    93ec:	b1 e4       	ldi	r27, 0x41	; 65
    93ee:	0e 94 86 4d 	call	0x9b0c	; 0x9b0c <__muluhisi3>
    93f2:	6b 01       	movw	r12, r22
    93f4:	7c 01       	movw	r14, r24
    93f6:	ac ee       	ldi	r26, 0xEC	; 236
    93f8:	b4 ef       	ldi	r27, 0xF4	; 244
    93fa:	a5 01       	movw	r20, r10
    93fc:	94 01       	movw	r18, r8
    93fe:	0e 94 94 4d 	call	0x9b28	; 0x9b28 <__mulohisi3>
    9402:	dc 01       	movw	r26, r24
    9404:	cb 01       	movw	r24, r22
    9406:	8c 0d       	add	r24, r12
    9408:	9d 1d       	adc	r25, r13
    940a:	ae 1d       	adc	r26, r14
    940c:	bf 1d       	adc	r27, r15
    940e:	b7 ff       	sbrs	r27, 7
    9410:	03 c0       	rjmp	.+6      	; 0x9418 <do_rand+0x72>
    9412:	01 97       	sbiw	r24, 0x01	; 1
    9414:	a1 09       	sbc	r26, r1
    9416:	b0 48       	sbci	r27, 0x80	; 128
    9418:	88 83       	st	Y, r24
    941a:	99 83       	std	Y+1, r25	; 0x01
    941c:	aa 83       	std	Y+2, r26	; 0x02
    941e:	bb 83       	std	Y+3, r27	; 0x03
    9420:	9f 77       	andi	r25, 0x7F	; 127
    9422:	df 91       	pop	r29
    9424:	cf 91       	pop	r28
    9426:	ff 90       	pop	r15
    9428:	ef 90       	pop	r14
    942a:	df 90       	pop	r13
    942c:	cf 90       	pop	r12
    942e:	bf 90       	pop	r11
    9430:	af 90       	pop	r10
    9432:	9f 90       	pop	r9
    9434:	8f 90       	pop	r8
    9436:	08 95       	ret

00009438 <rand_r>:
    9438:	0c 94 d3 49 	jmp	0x93a6	; 0x93a6 <do_rand>

0000943c <rand>:
    943c:	80 e0       	ldi	r24, 0x00	; 0
    943e:	92 e0       	ldi	r25, 0x02	; 2
    9440:	0c 94 d3 49 	jmp	0x93a6	; 0x93a6 <do_rand>

00009444 <srand>:
    9444:	a0 e0       	ldi	r26, 0x00	; 0
    9446:	b0 e0       	ldi	r27, 0x00	; 0
    9448:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <__DATA_REGION_ORIGIN__>
    944c:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    9450:	a0 93 02 02 	sts	0x0202, r26	; 0x800202 <__DATA_REGION_ORIGIN__+0x2>
    9454:	b0 93 03 02 	sts	0x0203, r27	; 0x800203 <__DATA_REGION_ORIGIN__+0x3>
    9458:	08 95       	ret

0000945a <__ftoa_engine>:
    945a:	28 30       	cpi	r18, 0x08	; 8
    945c:	08 f0       	brcs	.+2      	; 0x9460 <__ftoa_engine+0x6>
    945e:	27 e0       	ldi	r18, 0x07	; 7
    9460:	33 27       	eor	r19, r19
    9462:	da 01       	movw	r26, r20
    9464:	99 0f       	add	r25, r25
    9466:	31 1d       	adc	r19, r1
    9468:	87 fd       	sbrc	r24, 7
    946a:	91 60       	ori	r25, 0x01	; 1
    946c:	00 96       	adiw	r24, 0x00	; 0
    946e:	61 05       	cpc	r22, r1
    9470:	71 05       	cpc	r23, r1
    9472:	39 f4       	brne	.+14     	; 0x9482 <__ftoa_engine+0x28>
    9474:	32 60       	ori	r19, 0x02	; 2
    9476:	2e 5f       	subi	r18, 0xFE	; 254
    9478:	3d 93       	st	X+, r19
    947a:	30 e3       	ldi	r19, 0x30	; 48
    947c:	2a 95       	dec	r18
    947e:	e1 f7       	brne	.-8      	; 0x9478 <__ftoa_engine+0x1e>
    9480:	08 95       	ret
    9482:	9f 3f       	cpi	r25, 0xFF	; 255
    9484:	30 f0       	brcs	.+12     	; 0x9492 <__ftoa_engine+0x38>
    9486:	80 38       	cpi	r24, 0x80	; 128
    9488:	71 05       	cpc	r23, r1
    948a:	61 05       	cpc	r22, r1
    948c:	09 f0       	breq	.+2      	; 0x9490 <__ftoa_engine+0x36>
    948e:	3c 5f       	subi	r19, 0xFC	; 252
    9490:	3c 5f       	subi	r19, 0xFC	; 252
    9492:	3d 93       	st	X+, r19
    9494:	91 30       	cpi	r25, 0x01	; 1
    9496:	08 f0       	brcs	.+2      	; 0x949a <__ftoa_engine+0x40>
    9498:	80 68       	ori	r24, 0x80	; 128
    949a:	91 1d       	adc	r25, r1
    949c:	df 93       	push	r29
    949e:	cf 93       	push	r28
    94a0:	1f 93       	push	r17
    94a2:	0f 93       	push	r16
    94a4:	ff 92       	push	r15
    94a6:	ef 92       	push	r14
    94a8:	19 2f       	mov	r17, r25
    94aa:	98 7f       	andi	r25, 0xF8	; 248
    94ac:	96 95       	lsr	r25
    94ae:	e9 2f       	mov	r30, r25
    94b0:	96 95       	lsr	r25
    94b2:	96 95       	lsr	r25
    94b4:	e9 0f       	add	r30, r25
    94b6:	ff 27       	eor	r31, r31
    94b8:	ea 56       	subi	r30, 0x6A	; 106
    94ba:	fe 4f       	sbci	r31, 0xFE	; 254
    94bc:	99 27       	eor	r25, r25
    94be:	33 27       	eor	r19, r19
    94c0:	ee 24       	eor	r14, r14
    94c2:	ff 24       	eor	r15, r15
    94c4:	a7 01       	movw	r20, r14
    94c6:	e7 01       	movw	r28, r14
    94c8:	05 90       	lpm	r0, Z+
    94ca:	08 94       	sec
    94cc:	07 94       	ror	r0
    94ce:	28 f4       	brcc	.+10     	; 0x94da <__ftoa_engine+0x80>
    94d0:	36 0f       	add	r19, r22
    94d2:	e7 1e       	adc	r14, r23
    94d4:	f8 1e       	adc	r15, r24
    94d6:	49 1f       	adc	r20, r25
    94d8:	51 1d       	adc	r21, r1
    94da:	66 0f       	add	r22, r22
    94dc:	77 1f       	adc	r23, r23
    94de:	88 1f       	adc	r24, r24
    94e0:	99 1f       	adc	r25, r25
    94e2:	06 94       	lsr	r0
    94e4:	a1 f7       	brne	.-24     	; 0x94ce <__ftoa_engine+0x74>
    94e6:	05 90       	lpm	r0, Z+
    94e8:	07 94       	ror	r0
    94ea:	28 f4       	brcc	.+10     	; 0x94f6 <__ftoa_engine+0x9c>
    94ec:	e7 0e       	add	r14, r23
    94ee:	f8 1e       	adc	r15, r24
    94f0:	49 1f       	adc	r20, r25
    94f2:	56 1f       	adc	r21, r22
    94f4:	c1 1d       	adc	r28, r1
    94f6:	77 0f       	add	r23, r23
    94f8:	88 1f       	adc	r24, r24
    94fa:	99 1f       	adc	r25, r25
    94fc:	66 1f       	adc	r22, r22
    94fe:	06 94       	lsr	r0
    9500:	a1 f7       	brne	.-24     	; 0x94ea <__ftoa_engine+0x90>
    9502:	05 90       	lpm	r0, Z+
    9504:	07 94       	ror	r0
    9506:	28 f4       	brcc	.+10     	; 0x9512 <__ftoa_engine+0xb8>
    9508:	f8 0e       	add	r15, r24
    950a:	49 1f       	adc	r20, r25
    950c:	56 1f       	adc	r21, r22
    950e:	c7 1f       	adc	r28, r23
    9510:	d1 1d       	adc	r29, r1
    9512:	88 0f       	add	r24, r24
    9514:	99 1f       	adc	r25, r25
    9516:	66 1f       	adc	r22, r22
    9518:	77 1f       	adc	r23, r23
    951a:	06 94       	lsr	r0
    951c:	a1 f7       	brne	.-24     	; 0x9506 <__ftoa_engine+0xac>
    951e:	05 90       	lpm	r0, Z+
    9520:	07 94       	ror	r0
    9522:	20 f4       	brcc	.+8      	; 0x952c <__ftoa_engine+0xd2>
    9524:	49 0f       	add	r20, r25
    9526:	56 1f       	adc	r21, r22
    9528:	c7 1f       	adc	r28, r23
    952a:	d8 1f       	adc	r29, r24
    952c:	99 0f       	add	r25, r25
    952e:	66 1f       	adc	r22, r22
    9530:	77 1f       	adc	r23, r23
    9532:	88 1f       	adc	r24, r24
    9534:	06 94       	lsr	r0
    9536:	a9 f7       	brne	.-22     	; 0x9522 <__ftoa_engine+0xc8>
    9538:	84 91       	lpm	r24, Z
    953a:	10 95       	com	r17
    953c:	17 70       	andi	r17, 0x07	; 7
    953e:	41 f0       	breq	.+16     	; 0x9550 <__ftoa_engine+0xf6>
    9540:	d6 95       	lsr	r29
    9542:	c7 95       	ror	r28
    9544:	57 95       	ror	r21
    9546:	47 95       	ror	r20
    9548:	f7 94       	ror	r15
    954a:	e7 94       	ror	r14
    954c:	1a 95       	dec	r17
    954e:	c1 f7       	brne	.-16     	; 0x9540 <__ftoa_engine+0xe6>
    9550:	ec e3       	ldi	r30, 0x3C	; 60
    9552:	f1 e0       	ldi	r31, 0x01	; 1
    9554:	68 94       	set
    9556:	15 90       	lpm	r1, Z+
    9558:	15 91       	lpm	r17, Z+
    955a:	35 91       	lpm	r19, Z+
    955c:	65 91       	lpm	r22, Z+
    955e:	95 91       	lpm	r25, Z+
    9560:	05 90       	lpm	r0, Z+
    9562:	7f e2       	ldi	r23, 0x2F	; 47
    9564:	73 95       	inc	r23
    9566:	e1 18       	sub	r14, r1
    9568:	f1 0a       	sbc	r15, r17
    956a:	43 0b       	sbc	r20, r19
    956c:	56 0b       	sbc	r21, r22
    956e:	c9 0b       	sbc	r28, r25
    9570:	d0 09       	sbc	r29, r0
    9572:	c0 f7       	brcc	.-16     	; 0x9564 <__ftoa_engine+0x10a>
    9574:	e1 0c       	add	r14, r1
    9576:	f1 1e       	adc	r15, r17
    9578:	43 1f       	adc	r20, r19
    957a:	56 1f       	adc	r21, r22
    957c:	c9 1f       	adc	r28, r25
    957e:	d0 1d       	adc	r29, r0
    9580:	7e f4       	brtc	.+30     	; 0x95a0 <__ftoa_engine+0x146>
    9582:	70 33       	cpi	r23, 0x30	; 48
    9584:	11 f4       	brne	.+4      	; 0x958a <__ftoa_engine+0x130>
    9586:	8a 95       	dec	r24
    9588:	e6 cf       	rjmp	.-52     	; 0x9556 <__ftoa_engine+0xfc>
    958a:	e8 94       	clt
    958c:	01 50       	subi	r16, 0x01	; 1
    958e:	30 f0       	brcs	.+12     	; 0x959c <__ftoa_engine+0x142>
    9590:	08 0f       	add	r16, r24
    9592:	0a f4       	brpl	.+2      	; 0x9596 <__ftoa_engine+0x13c>
    9594:	00 27       	eor	r16, r16
    9596:	02 17       	cp	r16, r18
    9598:	08 f4       	brcc	.+2      	; 0x959c <__ftoa_engine+0x142>
    959a:	20 2f       	mov	r18, r16
    959c:	23 95       	inc	r18
    959e:	02 2f       	mov	r16, r18
    95a0:	7a 33       	cpi	r23, 0x3A	; 58
    95a2:	28 f0       	brcs	.+10     	; 0x95ae <__ftoa_engine+0x154>
    95a4:	79 e3       	ldi	r23, 0x39	; 57
    95a6:	7d 93       	st	X+, r23
    95a8:	2a 95       	dec	r18
    95aa:	e9 f7       	brne	.-6      	; 0x95a6 <__ftoa_engine+0x14c>
    95ac:	10 c0       	rjmp	.+32     	; 0x95ce <__ftoa_engine+0x174>
    95ae:	7d 93       	st	X+, r23
    95b0:	2a 95       	dec	r18
    95b2:	89 f6       	brne	.-94     	; 0x9556 <__ftoa_engine+0xfc>
    95b4:	06 94       	lsr	r0
    95b6:	97 95       	ror	r25
    95b8:	67 95       	ror	r22
    95ba:	37 95       	ror	r19
    95bc:	17 95       	ror	r17
    95be:	17 94       	ror	r1
    95c0:	e1 18       	sub	r14, r1
    95c2:	f1 0a       	sbc	r15, r17
    95c4:	43 0b       	sbc	r20, r19
    95c6:	56 0b       	sbc	r21, r22
    95c8:	c9 0b       	sbc	r28, r25
    95ca:	d0 09       	sbc	r29, r0
    95cc:	98 f0       	brcs	.+38     	; 0x95f4 <__ftoa_engine+0x19a>
    95ce:	23 95       	inc	r18
    95d0:	7e 91       	ld	r23, -X
    95d2:	73 95       	inc	r23
    95d4:	7a 33       	cpi	r23, 0x3A	; 58
    95d6:	08 f0       	brcs	.+2      	; 0x95da <__ftoa_engine+0x180>
    95d8:	70 e3       	ldi	r23, 0x30	; 48
    95da:	7c 93       	st	X, r23
    95dc:	20 13       	cpse	r18, r16
    95de:	b8 f7       	brcc	.-18     	; 0x95ce <__ftoa_engine+0x174>
    95e0:	7e 91       	ld	r23, -X
    95e2:	70 61       	ori	r23, 0x10	; 16
    95e4:	7d 93       	st	X+, r23
    95e6:	30 f0       	brcs	.+12     	; 0x95f4 <__ftoa_engine+0x19a>
    95e8:	83 95       	inc	r24
    95ea:	71 e3       	ldi	r23, 0x31	; 49
    95ec:	7d 93       	st	X+, r23
    95ee:	70 e3       	ldi	r23, 0x30	; 48
    95f0:	2a 95       	dec	r18
    95f2:	e1 f7       	brne	.-8      	; 0x95ec <__ftoa_engine+0x192>
    95f4:	11 24       	eor	r1, r1
    95f6:	ef 90       	pop	r14
    95f8:	ff 90       	pop	r15
    95fa:	0f 91       	pop	r16
    95fc:	1f 91       	pop	r17
    95fe:	cf 91       	pop	r28
    9600:	df 91       	pop	r29
    9602:	99 27       	eor	r25, r25
    9604:	87 fd       	sbrc	r24, 7
    9606:	90 95       	com	r25
    9608:	08 95       	ret

0000960a <strnlen_P>:
    960a:	fc 01       	movw	r30, r24
    960c:	05 90       	lpm	r0, Z+
    960e:	61 50       	subi	r22, 0x01	; 1
    9610:	70 40       	sbci	r23, 0x00	; 0
    9612:	01 10       	cpse	r0, r1
    9614:	d8 f7       	brcc	.-10     	; 0x960c <strnlen_P+0x2>
    9616:	80 95       	com	r24
    9618:	90 95       	com	r25
    961a:	8e 0f       	add	r24, r30
    961c:	9f 1f       	adc	r25, r31
    961e:	08 95       	ret

00009620 <memcpy>:
    9620:	fb 01       	movw	r30, r22
    9622:	dc 01       	movw	r26, r24
    9624:	02 c0       	rjmp	.+4      	; 0x962a <memcpy+0xa>
    9626:	01 90       	ld	r0, Z+
    9628:	0d 92       	st	X+, r0
    962a:	41 50       	subi	r20, 0x01	; 1
    962c:	50 40       	sbci	r21, 0x00	; 0
    962e:	d8 f7       	brcc	.-10     	; 0x9626 <memcpy+0x6>
    9630:	08 95       	ret

00009632 <memset>:
    9632:	dc 01       	movw	r26, r24
    9634:	01 c0       	rjmp	.+2      	; 0x9638 <memset+0x6>
    9636:	6d 93       	st	X+, r22
    9638:	41 50       	subi	r20, 0x01	; 1
    963a:	50 40       	sbci	r21, 0x00	; 0
    963c:	e0 f7       	brcc	.-8      	; 0x9636 <memset+0x4>
    963e:	08 95       	ret

00009640 <strnlen>:
    9640:	fc 01       	movw	r30, r24
    9642:	61 50       	subi	r22, 0x01	; 1
    9644:	70 40       	sbci	r23, 0x00	; 0
    9646:	01 90       	ld	r0, Z+
    9648:	01 10       	cpse	r0, r1
    964a:	d8 f7       	brcc	.-10     	; 0x9642 <strnlen+0x2>
    964c:	80 95       	com	r24
    964e:	90 95       	com	r25
    9650:	8e 0f       	add	r24, r30
    9652:	9f 1f       	adc	r25, r31
    9654:	08 95       	ret

00009656 <fdevopen>:
    9656:	0f 93       	push	r16
    9658:	1f 93       	push	r17
    965a:	cf 93       	push	r28
    965c:	df 93       	push	r29
    965e:	00 97       	sbiw	r24, 0x00	; 0
    9660:	31 f4       	brne	.+12     	; 0x966e <fdevopen+0x18>
    9662:	61 15       	cp	r22, r1
    9664:	71 05       	cpc	r23, r1
    9666:	19 f4       	brne	.+6      	; 0x966e <fdevopen+0x18>
    9668:	80 e0       	ldi	r24, 0x00	; 0
    966a:	90 e0       	ldi	r25, 0x00	; 0
    966c:	3a c0       	rjmp	.+116    	; 0x96e2 <fdevopen+0x8c>
    966e:	8b 01       	movw	r16, r22
    9670:	ec 01       	movw	r28, r24
    9672:	6e e0       	ldi	r22, 0x0E	; 14
    9674:	70 e0       	ldi	r23, 0x00	; 0
    9676:	81 e0       	ldi	r24, 0x01	; 1
    9678:	90 e0       	ldi	r25, 0x00	; 0
    967a:	0e 94 2a 4c 	call	0x9854	; 0x9854 <calloc>
    967e:	fc 01       	movw	r30, r24
    9680:	89 2b       	or	r24, r25
    9682:	91 f3       	breq	.-28     	; 0x9668 <fdevopen+0x12>
    9684:	80 e8       	ldi	r24, 0x80	; 128
    9686:	83 83       	std	Z+3, r24	; 0x03
    9688:	01 15       	cp	r16, r1
    968a:	11 05       	cpc	r17, r1
    968c:	71 f0       	breq	.+28     	; 0x96aa <fdevopen+0x54>
    968e:	13 87       	std	Z+11, r17	; 0x0b
    9690:	02 87       	std	Z+10, r16	; 0x0a
    9692:	81 e8       	ldi	r24, 0x81	; 129
    9694:	83 83       	std	Z+3, r24	; 0x03
    9696:	80 91 ee 11 	lds	r24, 0x11EE	; 0x8011ee <__iob>
    969a:	90 91 ef 11 	lds	r25, 0x11EF	; 0x8011ef <__iob+0x1>
    969e:	89 2b       	or	r24, r25
    96a0:	21 f4       	brne	.+8      	; 0x96aa <fdevopen+0x54>
    96a2:	f0 93 ef 11 	sts	0x11EF, r31	; 0x8011ef <__iob+0x1>
    96a6:	e0 93 ee 11 	sts	0x11EE, r30	; 0x8011ee <__iob>
    96aa:	20 97       	sbiw	r28, 0x00	; 0
    96ac:	c9 f0       	breq	.+50     	; 0x96e0 <fdevopen+0x8a>
    96ae:	d1 87       	std	Z+9, r29	; 0x09
    96b0:	c0 87       	std	Z+8, r28	; 0x08
    96b2:	83 81       	ldd	r24, Z+3	; 0x03
    96b4:	82 60       	ori	r24, 0x02	; 2
    96b6:	83 83       	std	Z+3, r24	; 0x03
    96b8:	80 91 f0 11 	lds	r24, 0x11F0	; 0x8011f0 <__iob+0x2>
    96bc:	90 91 f1 11 	lds	r25, 0x11F1	; 0x8011f1 <__iob+0x3>
    96c0:	89 2b       	or	r24, r25
    96c2:	71 f4       	brne	.+28     	; 0x96e0 <fdevopen+0x8a>
    96c4:	f0 93 f1 11 	sts	0x11F1, r31	; 0x8011f1 <__iob+0x3>
    96c8:	e0 93 f0 11 	sts	0x11F0, r30	; 0x8011f0 <__iob+0x2>
    96cc:	80 91 f2 11 	lds	r24, 0x11F2	; 0x8011f2 <__iob+0x4>
    96d0:	90 91 f3 11 	lds	r25, 0x11F3	; 0x8011f3 <__iob+0x5>
    96d4:	89 2b       	or	r24, r25
    96d6:	21 f4       	brne	.+8      	; 0x96e0 <fdevopen+0x8a>
    96d8:	f0 93 f3 11 	sts	0x11F3, r31	; 0x8011f3 <__iob+0x5>
    96dc:	e0 93 f2 11 	sts	0x11F2, r30	; 0x8011f2 <__iob+0x4>
    96e0:	cf 01       	movw	r24, r30
    96e2:	df 91       	pop	r29
    96e4:	cf 91       	pop	r28
    96e6:	1f 91       	pop	r17
    96e8:	0f 91       	pop	r16
    96ea:	08 95       	ret

000096ec <fputc>:
    96ec:	0f 93       	push	r16
    96ee:	1f 93       	push	r17
    96f0:	cf 93       	push	r28
    96f2:	df 93       	push	r29
    96f4:	fb 01       	movw	r30, r22
    96f6:	23 81       	ldd	r18, Z+3	; 0x03
    96f8:	21 fd       	sbrc	r18, 1
    96fa:	03 c0       	rjmp	.+6      	; 0x9702 <fputc+0x16>
    96fc:	8f ef       	ldi	r24, 0xFF	; 255
    96fe:	9f ef       	ldi	r25, 0xFF	; 255
    9700:	2c c0       	rjmp	.+88     	; 0x975a <fputc+0x6e>
    9702:	22 ff       	sbrs	r18, 2
    9704:	16 c0       	rjmp	.+44     	; 0x9732 <fputc+0x46>
    9706:	46 81       	ldd	r20, Z+6	; 0x06
    9708:	57 81       	ldd	r21, Z+7	; 0x07
    970a:	24 81       	ldd	r18, Z+4	; 0x04
    970c:	35 81       	ldd	r19, Z+5	; 0x05
    970e:	42 17       	cp	r20, r18
    9710:	53 07       	cpc	r21, r19
    9712:	44 f4       	brge	.+16     	; 0x9724 <fputc+0x38>
    9714:	a0 81       	ld	r26, Z
    9716:	b1 81       	ldd	r27, Z+1	; 0x01
    9718:	9d 01       	movw	r18, r26
    971a:	2f 5f       	subi	r18, 0xFF	; 255
    971c:	3f 4f       	sbci	r19, 0xFF	; 255
    971e:	31 83       	std	Z+1, r19	; 0x01
    9720:	20 83       	st	Z, r18
    9722:	8c 93       	st	X, r24
    9724:	26 81       	ldd	r18, Z+6	; 0x06
    9726:	37 81       	ldd	r19, Z+7	; 0x07
    9728:	2f 5f       	subi	r18, 0xFF	; 255
    972a:	3f 4f       	sbci	r19, 0xFF	; 255
    972c:	37 83       	std	Z+7, r19	; 0x07
    972e:	26 83       	std	Z+6, r18	; 0x06
    9730:	14 c0       	rjmp	.+40     	; 0x975a <fputc+0x6e>
    9732:	8b 01       	movw	r16, r22
    9734:	ec 01       	movw	r28, r24
    9736:	fb 01       	movw	r30, r22
    9738:	00 84       	ldd	r0, Z+8	; 0x08
    973a:	f1 85       	ldd	r31, Z+9	; 0x09
    973c:	e0 2d       	mov	r30, r0
    973e:	09 95       	icall
    9740:	89 2b       	or	r24, r25
    9742:	e1 f6       	brne	.-72     	; 0x96fc <fputc+0x10>
    9744:	d8 01       	movw	r26, r16
    9746:	16 96       	adiw	r26, 0x06	; 6
    9748:	8d 91       	ld	r24, X+
    974a:	9c 91       	ld	r25, X
    974c:	17 97       	sbiw	r26, 0x07	; 7
    974e:	01 96       	adiw	r24, 0x01	; 1
    9750:	17 96       	adiw	r26, 0x07	; 7
    9752:	9c 93       	st	X, r25
    9754:	8e 93       	st	-X, r24
    9756:	16 97       	sbiw	r26, 0x06	; 6
    9758:	ce 01       	movw	r24, r28
    975a:	df 91       	pop	r29
    975c:	cf 91       	pop	r28
    975e:	1f 91       	pop	r17
    9760:	0f 91       	pop	r16
    9762:	08 95       	ret

00009764 <printf>:
    9764:	cf 93       	push	r28
    9766:	df 93       	push	r29
    9768:	cd b7       	in	r28, 0x3d	; 61
    976a:	de b7       	in	r29, 0x3e	; 62
    976c:	ae 01       	movw	r20, r28
    976e:	4b 5f       	subi	r20, 0xFB	; 251
    9770:	5f 4f       	sbci	r21, 0xFF	; 255
    9772:	fa 01       	movw	r30, r20
    9774:	61 91       	ld	r22, Z+
    9776:	71 91       	ld	r23, Z+
    9778:	af 01       	movw	r20, r30
    977a:	80 91 f0 11 	lds	r24, 0x11F0	; 0x8011f0 <__iob+0x2>
    977e:	90 91 f1 11 	lds	r25, 0x11F1	; 0x8011f1 <__iob+0x3>
    9782:	0e 94 cf 43 	call	0x879e	; 0x879e <vfprintf>
    9786:	df 91       	pop	r29
    9788:	cf 91       	pop	r28
    978a:	08 95       	ret

0000978c <putchar>:
    978c:	60 91 f0 11 	lds	r22, 0x11F0	; 0x8011f0 <__iob+0x2>
    9790:	70 91 f1 11 	lds	r23, 0x11F1	; 0x8011f1 <__iob+0x3>
    9794:	0c 94 76 4b 	jmp	0x96ec	; 0x96ec <fputc>

00009798 <__ultoa_invert>:
    9798:	fa 01       	movw	r30, r20
    979a:	aa 27       	eor	r26, r26
    979c:	28 30       	cpi	r18, 0x08	; 8
    979e:	51 f1       	breq	.+84     	; 0x97f4 <__ultoa_invert+0x5c>
    97a0:	20 31       	cpi	r18, 0x10	; 16
    97a2:	81 f1       	breq	.+96     	; 0x9804 <__ultoa_invert+0x6c>
    97a4:	e8 94       	clt
    97a6:	6f 93       	push	r22
    97a8:	6e 7f       	andi	r22, 0xFE	; 254
    97aa:	6e 5f       	subi	r22, 0xFE	; 254
    97ac:	7f 4f       	sbci	r23, 0xFF	; 255
    97ae:	8f 4f       	sbci	r24, 0xFF	; 255
    97b0:	9f 4f       	sbci	r25, 0xFF	; 255
    97b2:	af 4f       	sbci	r26, 0xFF	; 255
    97b4:	b1 e0       	ldi	r27, 0x01	; 1
    97b6:	3e d0       	rcall	.+124    	; 0x9834 <__ultoa_invert+0x9c>
    97b8:	b4 e0       	ldi	r27, 0x04	; 4
    97ba:	3c d0       	rcall	.+120    	; 0x9834 <__ultoa_invert+0x9c>
    97bc:	67 0f       	add	r22, r23
    97be:	78 1f       	adc	r23, r24
    97c0:	89 1f       	adc	r24, r25
    97c2:	9a 1f       	adc	r25, r26
    97c4:	a1 1d       	adc	r26, r1
    97c6:	68 0f       	add	r22, r24
    97c8:	79 1f       	adc	r23, r25
    97ca:	8a 1f       	adc	r24, r26
    97cc:	91 1d       	adc	r25, r1
    97ce:	a1 1d       	adc	r26, r1
    97d0:	6a 0f       	add	r22, r26
    97d2:	71 1d       	adc	r23, r1
    97d4:	81 1d       	adc	r24, r1
    97d6:	91 1d       	adc	r25, r1
    97d8:	a1 1d       	adc	r26, r1
    97da:	20 d0       	rcall	.+64     	; 0x981c <__ultoa_invert+0x84>
    97dc:	09 f4       	brne	.+2      	; 0x97e0 <__ultoa_invert+0x48>
    97de:	68 94       	set
    97e0:	3f 91       	pop	r19
    97e2:	2a e0       	ldi	r18, 0x0A	; 10
    97e4:	26 9f       	mul	r18, r22
    97e6:	11 24       	eor	r1, r1
    97e8:	30 19       	sub	r19, r0
    97ea:	30 5d       	subi	r19, 0xD0	; 208
    97ec:	31 93       	st	Z+, r19
    97ee:	de f6       	brtc	.-74     	; 0x97a6 <__ultoa_invert+0xe>
    97f0:	cf 01       	movw	r24, r30
    97f2:	08 95       	ret
    97f4:	46 2f       	mov	r20, r22
    97f6:	47 70       	andi	r20, 0x07	; 7
    97f8:	40 5d       	subi	r20, 0xD0	; 208
    97fa:	41 93       	st	Z+, r20
    97fc:	b3 e0       	ldi	r27, 0x03	; 3
    97fe:	0f d0       	rcall	.+30     	; 0x981e <__ultoa_invert+0x86>
    9800:	c9 f7       	brne	.-14     	; 0x97f4 <__ultoa_invert+0x5c>
    9802:	f6 cf       	rjmp	.-20     	; 0x97f0 <__ultoa_invert+0x58>
    9804:	46 2f       	mov	r20, r22
    9806:	4f 70       	andi	r20, 0x0F	; 15
    9808:	40 5d       	subi	r20, 0xD0	; 208
    980a:	4a 33       	cpi	r20, 0x3A	; 58
    980c:	18 f0       	brcs	.+6      	; 0x9814 <__ultoa_invert+0x7c>
    980e:	49 5d       	subi	r20, 0xD9	; 217
    9810:	31 fd       	sbrc	r19, 1
    9812:	40 52       	subi	r20, 0x20	; 32
    9814:	41 93       	st	Z+, r20
    9816:	02 d0       	rcall	.+4      	; 0x981c <__ultoa_invert+0x84>
    9818:	a9 f7       	brne	.-22     	; 0x9804 <__ultoa_invert+0x6c>
    981a:	ea cf       	rjmp	.-44     	; 0x97f0 <__ultoa_invert+0x58>
    981c:	b4 e0       	ldi	r27, 0x04	; 4
    981e:	a6 95       	lsr	r26
    9820:	97 95       	ror	r25
    9822:	87 95       	ror	r24
    9824:	77 95       	ror	r23
    9826:	67 95       	ror	r22
    9828:	ba 95       	dec	r27
    982a:	c9 f7       	brne	.-14     	; 0x981e <__ultoa_invert+0x86>
    982c:	00 97       	sbiw	r24, 0x00	; 0
    982e:	61 05       	cpc	r22, r1
    9830:	71 05       	cpc	r23, r1
    9832:	08 95       	ret
    9834:	9b 01       	movw	r18, r22
    9836:	ac 01       	movw	r20, r24
    9838:	0a 2e       	mov	r0, r26
    983a:	06 94       	lsr	r0
    983c:	57 95       	ror	r21
    983e:	47 95       	ror	r20
    9840:	37 95       	ror	r19
    9842:	27 95       	ror	r18
    9844:	ba 95       	dec	r27
    9846:	c9 f7       	brne	.-14     	; 0x983a <__ultoa_invert+0xa2>
    9848:	62 0f       	add	r22, r18
    984a:	73 1f       	adc	r23, r19
    984c:	84 1f       	adc	r24, r20
    984e:	95 1f       	adc	r25, r21
    9850:	a0 1d       	adc	r26, r0
    9852:	08 95       	ret

00009854 <calloc>:
    9854:	0f 93       	push	r16
    9856:	1f 93       	push	r17
    9858:	cf 93       	push	r28
    985a:	df 93       	push	r29
    985c:	86 9f       	mul	r24, r22
    985e:	80 01       	movw	r16, r0
    9860:	87 9f       	mul	r24, r23
    9862:	10 0d       	add	r17, r0
    9864:	96 9f       	mul	r25, r22
    9866:	10 0d       	add	r17, r0
    9868:	11 24       	eor	r1, r1
    986a:	c8 01       	movw	r24, r16
    986c:	0e 94 46 4c 	call	0x988c	; 0x988c <malloc>
    9870:	ec 01       	movw	r28, r24
    9872:	00 97       	sbiw	r24, 0x00	; 0
    9874:	29 f0       	breq	.+10     	; 0x9880 <calloc+0x2c>
    9876:	a8 01       	movw	r20, r16
    9878:	60 e0       	ldi	r22, 0x00	; 0
    987a:	70 e0       	ldi	r23, 0x00	; 0
    987c:	0e 94 19 4b 	call	0x9632	; 0x9632 <memset>
    9880:	ce 01       	movw	r24, r28
    9882:	df 91       	pop	r29
    9884:	cf 91       	pop	r28
    9886:	1f 91       	pop	r17
    9888:	0f 91       	pop	r16
    988a:	08 95       	ret

0000988c <malloc>:
    988c:	0f 93       	push	r16
    988e:	1f 93       	push	r17
    9890:	cf 93       	push	r28
    9892:	df 93       	push	r29
    9894:	82 30       	cpi	r24, 0x02	; 2
    9896:	91 05       	cpc	r25, r1
    9898:	10 f4       	brcc	.+4      	; 0x989e <malloc+0x12>
    989a:	82 e0       	ldi	r24, 0x02	; 2
    989c:	90 e0       	ldi	r25, 0x00	; 0
    989e:	e0 91 f6 11 	lds	r30, 0x11F6	; 0x8011f6 <__flp>
    98a2:	f0 91 f7 11 	lds	r31, 0x11F7	; 0x8011f7 <__flp+0x1>
    98a6:	20 e0       	ldi	r18, 0x00	; 0
    98a8:	30 e0       	ldi	r19, 0x00	; 0
    98aa:	a0 e0       	ldi	r26, 0x00	; 0
    98ac:	b0 e0       	ldi	r27, 0x00	; 0
    98ae:	30 97       	sbiw	r30, 0x00	; 0
    98b0:	19 f1       	breq	.+70     	; 0x98f8 <malloc+0x6c>
    98b2:	40 81       	ld	r20, Z
    98b4:	51 81       	ldd	r21, Z+1	; 0x01
    98b6:	02 81       	ldd	r16, Z+2	; 0x02
    98b8:	13 81       	ldd	r17, Z+3	; 0x03
    98ba:	48 17       	cp	r20, r24
    98bc:	59 07       	cpc	r21, r25
    98be:	c8 f0       	brcs	.+50     	; 0x98f2 <malloc+0x66>
    98c0:	84 17       	cp	r24, r20
    98c2:	95 07       	cpc	r25, r21
    98c4:	69 f4       	brne	.+26     	; 0x98e0 <malloc+0x54>
    98c6:	10 97       	sbiw	r26, 0x00	; 0
    98c8:	31 f0       	breq	.+12     	; 0x98d6 <malloc+0x4a>
    98ca:	12 96       	adiw	r26, 0x02	; 2
    98cc:	0c 93       	st	X, r16
    98ce:	12 97       	sbiw	r26, 0x02	; 2
    98d0:	13 96       	adiw	r26, 0x03	; 3
    98d2:	1c 93       	st	X, r17
    98d4:	27 c0       	rjmp	.+78     	; 0x9924 <malloc+0x98>
    98d6:	00 93 f6 11 	sts	0x11F6, r16	; 0x8011f6 <__flp>
    98da:	10 93 f7 11 	sts	0x11F7, r17	; 0x8011f7 <__flp+0x1>
    98de:	22 c0       	rjmp	.+68     	; 0x9924 <malloc+0x98>
    98e0:	21 15       	cp	r18, r1
    98e2:	31 05       	cpc	r19, r1
    98e4:	19 f0       	breq	.+6      	; 0x98ec <malloc+0x60>
    98e6:	42 17       	cp	r20, r18
    98e8:	53 07       	cpc	r21, r19
    98ea:	18 f4       	brcc	.+6      	; 0x98f2 <malloc+0x66>
    98ec:	9a 01       	movw	r18, r20
    98ee:	bd 01       	movw	r22, r26
    98f0:	ef 01       	movw	r28, r30
    98f2:	df 01       	movw	r26, r30
    98f4:	f8 01       	movw	r30, r16
    98f6:	db cf       	rjmp	.-74     	; 0x98ae <malloc+0x22>
    98f8:	21 15       	cp	r18, r1
    98fa:	31 05       	cpc	r19, r1
    98fc:	f9 f0       	breq	.+62     	; 0x993c <malloc+0xb0>
    98fe:	28 1b       	sub	r18, r24
    9900:	39 0b       	sbc	r19, r25
    9902:	24 30       	cpi	r18, 0x04	; 4
    9904:	31 05       	cpc	r19, r1
    9906:	80 f4       	brcc	.+32     	; 0x9928 <malloc+0x9c>
    9908:	8a 81       	ldd	r24, Y+2	; 0x02
    990a:	9b 81       	ldd	r25, Y+3	; 0x03
    990c:	61 15       	cp	r22, r1
    990e:	71 05       	cpc	r23, r1
    9910:	21 f0       	breq	.+8      	; 0x991a <malloc+0x8e>
    9912:	fb 01       	movw	r30, r22
    9914:	93 83       	std	Z+3, r25	; 0x03
    9916:	82 83       	std	Z+2, r24	; 0x02
    9918:	04 c0       	rjmp	.+8      	; 0x9922 <malloc+0x96>
    991a:	90 93 f7 11 	sts	0x11F7, r25	; 0x8011f7 <__flp+0x1>
    991e:	80 93 f6 11 	sts	0x11F6, r24	; 0x8011f6 <__flp>
    9922:	fe 01       	movw	r30, r28
    9924:	32 96       	adiw	r30, 0x02	; 2
    9926:	44 c0       	rjmp	.+136    	; 0x99b0 <malloc+0x124>
    9928:	fe 01       	movw	r30, r28
    992a:	e2 0f       	add	r30, r18
    992c:	f3 1f       	adc	r31, r19
    992e:	81 93       	st	Z+, r24
    9930:	91 93       	st	Z+, r25
    9932:	22 50       	subi	r18, 0x02	; 2
    9934:	31 09       	sbc	r19, r1
    9936:	39 83       	std	Y+1, r19	; 0x01
    9938:	28 83       	st	Y, r18
    993a:	3a c0       	rjmp	.+116    	; 0x99b0 <malloc+0x124>
    993c:	20 91 f4 11 	lds	r18, 0x11F4	; 0x8011f4 <__brkval>
    9940:	30 91 f5 11 	lds	r19, 0x11F5	; 0x8011f5 <__brkval+0x1>
    9944:	23 2b       	or	r18, r19
    9946:	41 f4       	brne	.+16     	; 0x9958 <malloc+0xcc>
    9948:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <__malloc_heap_start>
    994c:	30 91 07 02 	lds	r19, 0x0207	; 0x800207 <__malloc_heap_start+0x1>
    9950:	30 93 f5 11 	sts	0x11F5, r19	; 0x8011f5 <__brkval+0x1>
    9954:	20 93 f4 11 	sts	0x11F4, r18	; 0x8011f4 <__brkval>
    9958:	20 91 04 02 	lds	r18, 0x0204	; 0x800204 <__malloc_heap_end>
    995c:	30 91 05 02 	lds	r19, 0x0205	; 0x800205 <__malloc_heap_end+0x1>
    9960:	21 15       	cp	r18, r1
    9962:	31 05       	cpc	r19, r1
    9964:	41 f4       	brne	.+16     	; 0x9976 <malloc+0xea>
    9966:	2d b7       	in	r18, 0x3d	; 61
    9968:	3e b7       	in	r19, 0x3e	; 62
    996a:	40 91 08 02 	lds	r20, 0x0208	; 0x800208 <__malloc_margin>
    996e:	50 91 09 02 	lds	r21, 0x0209	; 0x800209 <__malloc_margin+0x1>
    9972:	24 1b       	sub	r18, r20
    9974:	35 0b       	sbc	r19, r21
    9976:	e0 91 f4 11 	lds	r30, 0x11F4	; 0x8011f4 <__brkval>
    997a:	f0 91 f5 11 	lds	r31, 0x11F5	; 0x8011f5 <__brkval+0x1>
    997e:	e2 17       	cp	r30, r18
    9980:	f3 07       	cpc	r31, r19
    9982:	a0 f4       	brcc	.+40     	; 0x99ac <malloc+0x120>
    9984:	2e 1b       	sub	r18, r30
    9986:	3f 0b       	sbc	r19, r31
    9988:	28 17       	cp	r18, r24
    998a:	39 07       	cpc	r19, r25
    998c:	78 f0       	brcs	.+30     	; 0x99ac <malloc+0x120>
    998e:	ac 01       	movw	r20, r24
    9990:	4e 5f       	subi	r20, 0xFE	; 254
    9992:	5f 4f       	sbci	r21, 0xFF	; 255
    9994:	24 17       	cp	r18, r20
    9996:	35 07       	cpc	r19, r21
    9998:	48 f0       	brcs	.+18     	; 0x99ac <malloc+0x120>
    999a:	4e 0f       	add	r20, r30
    999c:	5f 1f       	adc	r21, r31
    999e:	50 93 f5 11 	sts	0x11F5, r21	; 0x8011f5 <__brkval+0x1>
    99a2:	40 93 f4 11 	sts	0x11F4, r20	; 0x8011f4 <__brkval>
    99a6:	81 93       	st	Z+, r24
    99a8:	91 93       	st	Z+, r25
    99aa:	02 c0       	rjmp	.+4      	; 0x99b0 <malloc+0x124>
    99ac:	e0 e0       	ldi	r30, 0x00	; 0
    99ae:	f0 e0       	ldi	r31, 0x00	; 0
    99b0:	cf 01       	movw	r24, r30
    99b2:	df 91       	pop	r29
    99b4:	cf 91       	pop	r28
    99b6:	1f 91       	pop	r17
    99b8:	0f 91       	pop	r16
    99ba:	08 95       	ret

000099bc <free>:
    99bc:	cf 93       	push	r28
    99be:	df 93       	push	r29
    99c0:	00 97       	sbiw	r24, 0x00	; 0
    99c2:	09 f4       	brne	.+2      	; 0x99c6 <free+0xa>
    99c4:	81 c0       	rjmp	.+258    	; 0x9ac8 <free+0x10c>
    99c6:	fc 01       	movw	r30, r24
    99c8:	32 97       	sbiw	r30, 0x02	; 2
    99ca:	13 82       	std	Z+3, r1	; 0x03
    99cc:	12 82       	std	Z+2, r1	; 0x02
    99ce:	a0 91 f6 11 	lds	r26, 0x11F6	; 0x8011f6 <__flp>
    99d2:	b0 91 f7 11 	lds	r27, 0x11F7	; 0x8011f7 <__flp+0x1>
    99d6:	10 97       	sbiw	r26, 0x00	; 0
    99d8:	81 f4       	brne	.+32     	; 0x99fa <free+0x3e>
    99da:	20 81       	ld	r18, Z
    99dc:	31 81       	ldd	r19, Z+1	; 0x01
    99de:	82 0f       	add	r24, r18
    99e0:	93 1f       	adc	r25, r19
    99e2:	20 91 f4 11 	lds	r18, 0x11F4	; 0x8011f4 <__brkval>
    99e6:	30 91 f5 11 	lds	r19, 0x11F5	; 0x8011f5 <__brkval+0x1>
    99ea:	28 17       	cp	r18, r24
    99ec:	39 07       	cpc	r19, r25
    99ee:	51 f5       	brne	.+84     	; 0x9a44 <free+0x88>
    99f0:	f0 93 f5 11 	sts	0x11F5, r31	; 0x8011f5 <__brkval+0x1>
    99f4:	e0 93 f4 11 	sts	0x11F4, r30	; 0x8011f4 <__brkval>
    99f8:	67 c0       	rjmp	.+206    	; 0x9ac8 <free+0x10c>
    99fa:	ed 01       	movw	r28, r26
    99fc:	20 e0       	ldi	r18, 0x00	; 0
    99fe:	30 e0       	ldi	r19, 0x00	; 0
    9a00:	ce 17       	cp	r28, r30
    9a02:	df 07       	cpc	r29, r31
    9a04:	40 f4       	brcc	.+16     	; 0x9a16 <free+0x5a>
    9a06:	4a 81       	ldd	r20, Y+2	; 0x02
    9a08:	5b 81       	ldd	r21, Y+3	; 0x03
    9a0a:	9e 01       	movw	r18, r28
    9a0c:	41 15       	cp	r20, r1
    9a0e:	51 05       	cpc	r21, r1
    9a10:	f1 f0       	breq	.+60     	; 0x9a4e <free+0x92>
    9a12:	ea 01       	movw	r28, r20
    9a14:	f5 cf       	rjmp	.-22     	; 0x9a00 <free+0x44>
    9a16:	d3 83       	std	Z+3, r29	; 0x03
    9a18:	c2 83       	std	Z+2, r28	; 0x02
    9a1a:	40 81       	ld	r20, Z
    9a1c:	51 81       	ldd	r21, Z+1	; 0x01
    9a1e:	84 0f       	add	r24, r20
    9a20:	95 1f       	adc	r25, r21
    9a22:	c8 17       	cp	r28, r24
    9a24:	d9 07       	cpc	r29, r25
    9a26:	59 f4       	brne	.+22     	; 0x9a3e <free+0x82>
    9a28:	88 81       	ld	r24, Y
    9a2a:	99 81       	ldd	r25, Y+1	; 0x01
    9a2c:	84 0f       	add	r24, r20
    9a2e:	95 1f       	adc	r25, r21
    9a30:	02 96       	adiw	r24, 0x02	; 2
    9a32:	91 83       	std	Z+1, r25	; 0x01
    9a34:	80 83       	st	Z, r24
    9a36:	8a 81       	ldd	r24, Y+2	; 0x02
    9a38:	9b 81       	ldd	r25, Y+3	; 0x03
    9a3a:	93 83       	std	Z+3, r25	; 0x03
    9a3c:	82 83       	std	Z+2, r24	; 0x02
    9a3e:	21 15       	cp	r18, r1
    9a40:	31 05       	cpc	r19, r1
    9a42:	29 f4       	brne	.+10     	; 0x9a4e <free+0x92>
    9a44:	f0 93 f7 11 	sts	0x11F7, r31	; 0x8011f7 <__flp+0x1>
    9a48:	e0 93 f6 11 	sts	0x11F6, r30	; 0x8011f6 <__flp>
    9a4c:	3d c0       	rjmp	.+122    	; 0x9ac8 <free+0x10c>
    9a4e:	e9 01       	movw	r28, r18
    9a50:	fb 83       	std	Y+3, r31	; 0x03
    9a52:	ea 83       	std	Y+2, r30	; 0x02
    9a54:	49 91       	ld	r20, Y+
    9a56:	59 91       	ld	r21, Y+
    9a58:	c4 0f       	add	r28, r20
    9a5a:	d5 1f       	adc	r29, r21
    9a5c:	ec 17       	cp	r30, r28
    9a5e:	fd 07       	cpc	r31, r29
    9a60:	61 f4       	brne	.+24     	; 0x9a7a <free+0xbe>
    9a62:	80 81       	ld	r24, Z
    9a64:	91 81       	ldd	r25, Z+1	; 0x01
    9a66:	84 0f       	add	r24, r20
    9a68:	95 1f       	adc	r25, r21
    9a6a:	02 96       	adiw	r24, 0x02	; 2
    9a6c:	e9 01       	movw	r28, r18
    9a6e:	99 83       	std	Y+1, r25	; 0x01
    9a70:	88 83       	st	Y, r24
    9a72:	82 81       	ldd	r24, Z+2	; 0x02
    9a74:	93 81       	ldd	r25, Z+3	; 0x03
    9a76:	9b 83       	std	Y+3, r25	; 0x03
    9a78:	8a 83       	std	Y+2, r24	; 0x02
    9a7a:	e0 e0       	ldi	r30, 0x00	; 0
    9a7c:	f0 e0       	ldi	r31, 0x00	; 0
    9a7e:	12 96       	adiw	r26, 0x02	; 2
    9a80:	8d 91       	ld	r24, X+
    9a82:	9c 91       	ld	r25, X
    9a84:	13 97       	sbiw	r26, 0x03	; 3
    9a86:	00 97       	sbiw	r24, 0x00	; 0
    9a88:	19 f0       	breq	.+6      	; 0x9a90 <free+0xd4>
    9a8a:	fd 01       	movw	r30, r26
    9a8c:	dc 01       	movw	r26, r24
    9a8e:	f7 cf       	rjmp	.-18     	; 0x9a7e <free+0xc2>
    9a90:	8d 91       	ld	r24, X+
    9a92:	9c 91       	ld	r25, X
    9a94:	11 97       	sbiw	r26, 0x01	; 1
    9a96:	9d 01       	movw	r18, r26
    9a98:	2e 5f       	subi	r18, 0xFE	; 254
    9a9a:	3f 4f       	sbci	r19, 0xFF	; 255
    9a9c:	82 0f       	add	r24, r18
    9a9e:	93 1f       	adc	r25, r19
    9aa0:	20 91 f4 11 	lds	r18, 0x11F4	; 0x8011f4 <__brkval>
    9aa4:	30 91 f5 11 	lds	r19, 0x11F5	; 0x8011f5 <__brkval+0x1>
    9aa8:	28 17       	cp	r18, r24
    9aaa:	39 07       	cpc	r19, r25
    9aac:	69 f4       	brne	.+26     	; 0x9ac8 <free+0x10c>
    9aae:	30 97       	sbiw	r30, 0x00	; 0
    9ab0:	29 f4       	brne	.+10     	; 0x9abc <free+0x100>
    9ab2:	10 92 f7 11 	sts	0x11F7, r1	; 0x8011f7 <__flp+0x1>
    9ab6:	10 92 f6 11 	sts	0x11F6, r1	; 0x8011f6 <__flp>
    9aba:	02 c0       	rjmp	.+4      	; 0x9ac0 <free+0x104>
    9abc:	13 82       	std	Z+3, r1	; 0x03
    9abe:	12 82       	std	Z+2, r1	; 0x02
    9ac0:	b0 93 f5 11 	sts	0x11F5, r27	; 0x8011f5 <__brkval+0x1>
    9ac4:	a0 93 f4 11 	sts	0x11F4, r26	; 0x8011f4 <__brkval>
    9ac8:	df 91       	pop	r29
    9aca:	cf 91       	pop	r28
    9acc:	08 95       	ret

00009ace <__divmodsi4>:
    9ace:	05 2e       	mov	r0, r21
    9ad0:	97 fb       	bst	r25, 7
    9ad2:	1e f4       	brtc	.+6      	; 0x9ada <__divmodsi4+0xc>
    9ad4:	00 94       	com	r0
    9ad6:	0e 94 7e 4d 	call	0x9afc	; 0x9afc <__negsi2>
    9ada:	57 fd       	sbrc	r21, 7
    9adc:	07 d0       	rcall	.+14     	; 0x9aec <__divmodsi4_neg2>
    9ade:	0e 94 99 49 	call	0x9332	; 0x9332 <__udivmodsi4>
    9ae2:	07 fc       	sbrc	r0, 7
    9ae4:	03 d0       	rcall	.+6      	; 0x9aec <__divmodsi4_neg2>
    9ae6:	4e f4       	brtc	.+18     	; 0x9afa <__divmodsi4_exit>
    9ae8:	0c 94 7e 4d 	jmp	0x9afc	; 0x9afc <__negsi2>

00009aec <__divmodsi4_neg2>:
    9aec:	50 95       	com	r21
    9aee:	40 95       	com	r20
    9af0:	30 95       	com	r19
    9af2:	21 95       	neg	r18
    9af4:	3f 4f       	sbci	r19, 0xFF	; 255
    9af6:	4f 4f       	sbci	r20, 0xFF	; 255
    9af8:	5f 4f       	sbci	r21, 0xFF	; 255

00009afa <__divmodsi4_exit>:
    9afa:	08 95       	ret

00009afc <__negsi2>:
    9afc:	90 95       	com	r25
    9afe:	80 95       	com	r24
    9b00:	70 95       	com	r23
    9b02:	61 95       	neg	r22
    9b04:	7f 4f       	sbci	r23, 0xFF	; 255
    9b06:	8f 4f       	sbci	r24, 0xFF	; 255
    9b08:	9f 4f       	sbci	r25, 0xFF	; 255
    9b0a:	08 95       	ret

00009b0c <__muluhisi3>:
    9b0c:	0e 94 c4 49 	call	0x9388	; 0x9388 <__umulhisi3>
    9b10:	a5 9f       	mul	r26, r21
    9b12:	90 0d       	add	r25, r0
    9b14:	b4 9f       	mul	r27, r20
    9b16:	90 0d       	add	r25, r0
    9b18:	a4 9f       	mul	r26, r20
    9b1a:	80 0d       	add	r24, r0
    9b1c:	91 1d       	adc	r25, r1
    9b1e:	11 24       	eor	r1, r1
    9b20:	08 95       	ret

00009b22 <__mulshisi3>:
    9b22:	b7 ff       	sbrs	r27, 7
    9b24:	0c 94 86 4d 	jmp	0x9b0c	; 0x9b0c <__muluhisi3>

00009b28 <__mulohisi3>:
    9b28:	0e 94 86 4d 	call	0x9b0c	; 0x9b0c <__muluhisi3>
    9b2c:	82 1b       	sub	r24, r18
    9b2e:	93 0b       	sbc	r25, r19
    9b30:	08 95       	ret

00009b32 <_exit>:
    9b32:	f8 94       	cli

00009b34 <__stop_program>:
    9b34:	ff cf       	rjmp	.-2      	; 0x9b34 <__stop_program>

Disassembly of section .bootloader:

00009b36 <flash_erase_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_erase_page(uint32_t page_number)
{
    9b36:	cf 93       	push	r28
    9b38:	df 93       	push	r29
    9b3a:	cd b7       	in	r28, 0x3d	; 61
    9b3c:	de b7       	in	r29, 0x3e	; 62
    9b3e:	29 97       	sbiw	r28, 0x09	; 9
    9b40:	0f b6       	in	r0, 0x3f	; 63
    9b42:	f8 94       	cli
    9b44:	de bf       	out	0x3e, r29	; 62
    9b46:	0f be       	out	0x3f, r0	; 63
    9b48:	cd bf       	out	0x3d, r28	; 61
    9b4a:	6e 83       	std	Y+6, r22	; 0x06
    9b4c:	7f 83       	std	Y+7, r23	; 0x07
    9b4e:	88 87       	std	Y+8, r24	; 0x08
    9b50:	99 87       	std	Y+9, r25	; 0x09
	uint32_t page_start_addr;
	/* Find the start address of the given page number */
	page_start_addr = (page_number * FLASH_PAGE_SIZE);
    9b52:	8e 81       	ldd	r24, Y+6	; 0x06
    9b54:	9f 81       	ldd	r25, Y+7	; 0x07
    9b56:	a8 85       	ldd	r26, Y+8	; 0x08
    9b58:	b9 85       	ldd	r27, Y+9	; 0x09
    9b5a:	ba 2f       	mov	r27, r26
    9b5c:	a9 2f       	mov	r26, r25
    9b5e:	98 2f       	mov	r25, r24
    9b60:	88 27       	eor	r24, r24
    9b62:	89 83       	std	Y+1, r24	; 0x01
    9b64:	9a 83       	std	Y+2, r25	; 0x02
    9b66:	ab 83       	std	Y+3, r26	; 0x03
    9b68:	bc 83       	std	Y+4, r27	; 0x04
	irqflags_t flags;
	flags = cpu_irq_save();
    9b6a:	0e 94 88 28 	call	0x5110	; 0x5110 <cpu_irq_save>
    9b6e:	8d 83       	std	Y+5, r24	; 0x05

	EEPROM_BUSY_WAIT();
    9b70:	8f e3       	ldi	r24, 0x3F	; 63
    9b72:	90 e0       	ldi	r25, 0x00	; 0
    9b74:	fc 01       	movw	r30, r24
    9b76:	80 81       	ld	r24, Z
    9b78:	88 2f       	mov	r24, r24
    9b7a:	90 e0       	ldi	r25, 0x00	; 0
    9b7c:	82 70       	andi	r24, 0x02	; 2
    9b7e:	99 27       	eor	r25, r25
    9b80:	89 2b       	or	r24, r25
    9b82:	b1 f7       	brne	.-20     	; 0x9b70 <flash_erase_page+0x3a>
	/* Perform Page Erase */
	FLASH_ERASE(page_start_addr);
    9b84:	23 e0       	ldi	r18, 0x03	; 3
    9b86:	89 81       	ldd	r24, Y+1	; 0x01
    9b88:	9a 81       	ldd	r25, Y+2	; 0x02
    9b8a:	ab 81       	ldd	r26, Y+3	; 0x03
    9b8c:	bc 81       	ldd	r27, Y+4	; 0x04
    9b8e:	fc 01       	movw	r30, r24
    9b90:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9b94:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9b98:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    9b9a:	87 e5       	ldi	r24, 0x57	; 87
    9b9c:	90 e0       	ldi	r25, 0x00	; 0
    9b9e:	fc 01       	movw	r30, r24
    9ba0:	80 81       	ld	r24, Z
    9ba2:	88 2f       	mov	r24, r24
    9ba4:	90 e0       	ldi	r25, 0x00	; 0
    9ba6:	81 70       	andi	r24, 0x01	; 1
    9ba8:	99 27       	eor	r25, r25
    9baa:	89 2b       	or	r24, r25
    9bac:	b1 f7       	brne	.-20     	; 0x9b9a <flash_erase_page+0x64>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    9bae:	81 e1       	ldi	r24, 0x11	; 17
    9bb0:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9bb4:	e8 95       	spm

	cpu_irq_restore(flags);
    9bb6:	8d 81       	ldd	r24, Y+5	; 0x05
    9bb8:	0e 94 98 28 	call	0x5130	; 0x5130 <cpu_irq_restore>
}
    9bbc:	00 00       	nop
    9bbe:	29 96       	adiw	r28, 0x09	; 9
    9bc0:	0f b6       	in	r0, 0x3f	; 63
    9bc2:	f8 94       	cli
    9bc4:	de bf       	out	0x3e, r29	; 62
    9bc6:	0f be       	out	0x3f, r0	; 63
    9bc8:	cd bf       	out	0x3d, r28	; 61
    9bca:	df 91       	pop	r29
    9bcc:	cf 91       	pop	r28
    9bce:	08 95       	ret

00009bd0 <flash_fill_page_buffer>:
#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_fill_page_buffer(uint32_t flash_addr, uint16_t length,
		uint8_t *data )
{
    9bd0:	cf 93       	push	r28
    9bd2:	df 93       	push	r29
    9bd4:	cd b7       	in	r28, 0x3d	; 61
    9bd6:	de b7       	in	r29, 0x3e	; 62
    9bd8:	6e 97       	sbiw	r28, 0x1e	; 30
    9bda:	0f b6       	in	r0, 0x3f	; 63
    9bdc:	f8 94       	cli
    9bde:	de bf       	out	0x3e, r29	; 62
    9be0:	0f be       	out	0x3f, r0	; 63
    9be2:	cd bf       	out	0x3d, r28	; 61
    9be4:	6f 8b       	std	Y+23, r22	; 0x17
    9be6:	78 8f       	std	Y+24, r23	; 0x18
    9be8:	89 8f       	std	Y+25, r24	; 0x19
    9bea:	9a 8f       	std	Y+26, r25	; 0x1a
    9bec:	5c 8f       	std	Y+28, r21	; 0x1c
    9bee:	4b 8f       	std	Y+27, r20	; 0x1b
    9bf0:	3e 8f       	std	Y+30, r19	; 0x1e
    9bf2:	2d 8f       	std	Y+29, r18	; 0x1d
	uint8_t temp;
	uint8_t write_length = length;
    9bf4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    9bf6:	8d 83       	std	Y+5, r24	; 0x05
	uint16_t start_offset = (flash_addr % SPM_PAGESIZE);
    9bf8:	8f 89       	ldd	r24, Y+23	; 0x17
    9bfa:	98 8d       	ldd	r25, Y+24	; 0x18
    9bfc:	99 27       	eor	r25, r25
    9bfe:	9a 83       	std	Y+2, r25	; 0x02
    9c00:	89 83       	std	Y+1, r24	; 0x01

	/* For even address we can directly write a word to the address.
	 * For odd address the previous byte has to be copied and written
	 * together as a word */
	if (start_offset % 2) { /* odd address */
    9c02:	89 81       	ldd	r24, Y+1	; 0x01
    9c04:	9a 81       	ldd	r25, Y+2	; 0x02
    9c06:	81 70       	andi	r24, 0x01	; 1
    9c08:	99 27       	eor	r25, r25
    9c0a:	89 2b       	or	r24, r25
    9c0c:	09 f4       	brne	.+2      	; 0x9c10 <flash_fill_page_buffer+0x40>
    9c0e:	48 c0       	rjmp	.+144    	; 0x9ca0 <flash_fill_page_buffer+0xd0>
		temp = PGM_READ_BYTE_FAR(flash_addr - 1);
    9c10:	8f 89       	ldd	r24, Y+23	; 0x17
    9c12:	98 8d       	ldd	r25, Y+24	; 0x18
    9c14:	a9 8d       	ldd	r26, Y+25	; 0x19
    9c16:	ba 8d       	ldd	r27, Y+26	; 0x1a
    9c18:	01 97       	sbiw	r24, 0x01	; 1
    9c1a:	a1 09       	sbc	r26, r1
    9c1c:	b1 09       	sbc	r27, r1
    9c1e:	8e 83       	std	Y+6, r24	; 0x06
    9c20:	9f 83       	std	Y+7, r25	; 0x07
    9c22:	a8 87       	std	Y+8, r26	; 0x08
    9c24:	b9 87       	std	Y+9, r27	; 0x09
    9c26:	8e 81       	ldd	r24, Y+6	; 0x06
    9c28:	9f 81       	ldd	r25, Y+7	; 0x07
    9c2a:	a8 85       	ldd	r26, Y+8	; 0x08
    9c2c:	b9 85       	ldd	r27, Y+9	; 0x09
    9c2e:	ab bf       	out	0x3b, r26	; 59
    9c30:	fc 01       	movw	r30, r24
    9c32:	87 91       	elpm	r24, Z+
    9c34:	8a 87       	std	Y+10, r24	; 0x0a
    9c36:	8a 85       	ldd	r24, Y+10	; 0x0a
    9c38:	8b 87       	std	Y+11, r24	; 0x0b
		uint16_t w = temp;
    9c3a:	8b 85       	ldd	r24, Y+11	; 0x0b
    9c3c:	88 2f       	mov	r24, r24
    9c3e:	90 e0       	ldi	r25, 0x00	; 0
    9c40:	9d 87       	std	Y+13, r25	; 0x0d
    9c42:	8c 87       	std	Y+12, r24	; 0x0c
		w += (*data++) << 8;
    9c44:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9c46:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9c48:	9c 01       	movw	r18, r24
    9c4a:	2f 5f       	subi	r18, 0xFF	; 255
    9c4c:	3f 4f       	sbci	r19, 0xFF	; 255
    9c4e:	3e 8f       	std	Y+30, r19	; 0x1e
    9c50:	2d 8f       	std	Y+29, r18	; 0x1d
    9c52:	fc 01       	movw	r30, r24
    9c54:	80 81       	ld	r24, Z
    9c56:	88 2f       	mov	r24, r24
    9c58:	90 e0       	ldi	r25, 0x00	; 0
    9c5a:	98 2f       	mov	r25, r24
    9c5c:	88 27       	eor	r24, r24
    9c5e:	9c 01       	movw	r18, r24
    9c60:	8c 85       	ldd	r24, Y+12	; 0x0c
    9c62:	9d 85       	ldd	r25, Y+13	; 0x0d
    9c64:	82 0f       	add	r24, r18
    9c66:	93 1f       	adc	r25, r19
    9c68:	9d 87       	std	Y+13, r25	; 0x0d
    9c6a:	8c 87       	std	Y+12, r24	; 0x0c
		FLASH_PAGE_FILL(start_offset++, w);
    9c6c:	89 81       	ldd	r24, Y+1	; 0x01
    9c6e:	9a 81       	ldd	r25, Y+2	; 0x02
    9c70:	9c 01       	movw	r18, r24
    9c72:	2f 5f       	subi	r18, 0xFF	; 255
    9c74:	3f 4f       	sbci	r19, 0xFF	; 255
    9c76:	3a 83       	std	Y+2, r19	; 0x02
    9c78:	29 83       	std	Y+1, r18	; 0x01
    9c7a:	cc 01       	movw	r24, r24
    9c7c:	a0 e0       	ldi	r26, 0x00	; 0
    9c7e:	b0 e0       	ldi	r27, 0x00	; 0
    9c80:	41 e0       	ldi	r20, 0x01	; 1
    9c82:	2c 85       	ldd	r18, Y+12	; 0x0c
    9c84:	3d 85       	ldd	r19, Y+13	; 0x0d
    9c86:	09 01       	movw	r0, r18
    9c88:	fc 01       	movw	r30, r24
    9c8a:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9c8e:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9c92:	e8 95       	spm
    9c94:	11 24       	eor	r1, r1
		length--;
    9c96:	8b 8d       	ldd	r24, Y+27	; 0x1b
    9c98:	9c 8d       	ldd	r25, Y+28	; 0x1c
    9c9a:	01 97       	sbiw	r24, 0x01	; 1
    9c9c:	9c 8f       	std	Y+28, r25	; 0x1c
    9c9e:	8b 8f       	std	Y+27, r24	; 0x1b
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    9ca0:	89 81       	ldd	r24, Y+1	; 0x01
    9ca2:	9a 81       	ldd	r25, Y+2	; 0x02
    9ca4:	9c 83       	std	Y+4, r25	; 0x04
    9ca6:	8b 83       	std	Y+3, r24	; 0x03
    9ca8:	8a c0       	rjmp	.+276    	; 0x9dbe <flash_fill_page_buffer+0x1ee>
		/* If the last address to be written is odd ,then copy the
		 * adjacent byte and push it as a word */
		if (((length + start_offset) - i) == 1) {
    9caa:	2b 8d       	ldd	r18, Y+27	; 0x1b
    9cac:	3c 8d       	ldd	r19, Y+28	; 0x1c
    9cae:	89 81       	ldd	r24, Y+1	; 0x01
    9cb0:	9a 81       	ldd	r25, Y+2	; 0x02
    9cb2:	28 0f       	add	r18, r24
    9cb4:	39 1f       	adc	r19, r25
    9cb6:	8b 81       	ldd	r24, Y+3	; 0x03
    9cb8:	9c 81       	ldd	r25, Y+4	; 0x04
    9cba:	a9 01       	movw	r20, r18
    9cbc:	48 1b       	sub	r20, r24
    9cbe:	59 0b       	sbc	r21, r25
    9cc0:	ca 01       	movw	r24, r20
    9cc2:	01 97       	sbiw	r24, 0x01	; 1
    9cc4:	09 f0       	breq	.+2      	; 0x9cc8 <flash_fill_page_buffer+0xf8>
    9cc6:	45 c0       	rjmp	.+138    	; 0x9d52 <flash_fill_page_buffer+0x182>
			temp = PGM_READ_BYTE_FAR(flash_addr + write_length);
    9cc8:	8d 81       	ldd	r24, Y+5	; 0x05
    9cca:	28 2f       	mov	r18, r24
    9ccc:	30 e0       	ldi	r19, 0x00	; 0
    9cce:	40 e0       	ldi	r20, 0x00	; 0
    9cd0:	50 e0       	ldi	r21, 0x00	; 0
    9cd2:	8f 89       	ldd	r24, Y+23	; 0x17
    9cd4:	98 8d       	ldd	r25, Y+24	; 0x18
    9cd6:	a9 8d       	ldd	r26, Y+25	; 0x19
    9cd8:	ba 8d       	ldd	r27, Y+26	; 0x1a
    9cda:	82 0f       	add	r24, r18
    9cdc:	93 1f       	adc	r25, r19
    9cde:	a4 1f       	adc	r26, r20
    9ce0:	b5 1f       	adc	r27, r21
    9ce2:	8e 87       	std	Y+14, r24	; 0x0e
    9ce4:	9f 87       	std	Y+15, r25	; 0x0f
    9ce6:	a8 8b       	std	Y+16, r26	; 0x10
    9ce8:	b9 8b       	std	Y+17, r27	; 0x11
    9cea:	8e 85       	ldd	r24, Y+14	; 0x0e
    9cec:	9f 85       	ldd	r25, Y+15	; 0x0f
    9cee:	a8 89       	ldd	r26, Y+16	; 0x10
    9cf0:	b9 89       	ldd	r27, Y+17	; 0x11
    9cf2:	ab bf       	out	0x3b, r26	; 59
    9cf4:	fc 01       	movw	r30, r24
    9cf6:	87 91       	elpm	r24, Z+
    9cf8:	8a 8b       	std	Y+18, r24	; 0x12
    9cfa:	8a 89       	ldd	r24, Y+18	; 0x12
    9cfc:	8b 87       	std	Y+11, r24	; 0x0b
			uint16_t w = *data++;
    9cfe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9d00:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9d02:	9c 01       	movw	r18, r24
    9d04:	2f 5f       	subi	r18, 0xFF	; 255
    9d06:	3f 4f       	sbci	r19, 0xFF	; 255
    9d08:	3e 8f       	std	Y+30, r19	; 0x1e
    9d0a:	2d 8f       	std	Y+29, r18	; 0x1d
    9d0c:	fc 01       	movw	r30, r24
    9d0e:	80 81       	ld	r24, Z
    9d10:	88 2f       	mov	r24, r24
    9d12:	90 e0       	ldi	r25, 0x00	; 0
    9d14:	9c 8b       	std	Y+20, r25	; 0x14
    9d16:	8b 8b       	std	Y+19, r24	; 0x13
			w += (temp) << 8;
    9d18:	8b 85       	ldd	r24, Y+11	; 0x0b
    9d1a:	88 2f       	mov	r24, r24
    9d1c:	90 e0       	ldi	r25, 0x00	; 0
    9d1e:	98 2f       	mov	r25, r24
    9d20:	88 27       	eor	r24, r24
    9d22:	9c 01       	movw	r18, r24
    9d24:	8b 89       	ldd	r24, Y+19	; 0x13
    9d26:	9c 89       	ldd	r25, Y+20	; 0x14
    9d28:	82 0f       	add	r24, r18
    9d2a:	93 1f       	adc	r25, r19
    9d2c:	9c 8b       	std	Y+20, r25	; 0x14
    9d2e:	8b 8b       	std	Y+19, r24	; 0x13
			FLASH_PAGE_FILL(i, w);
    9d30:	8b 81       	ldd	r24, Y+3	; 0x03
    9d32:	9c 81       	ldd	r25, Y+4	; 0x04
    9d34:	cc 01       	movw	r24, r24
    9d36:	a0 e0       	ldi	r26, 0x00	; 0
    9d38:	b0 e0       	ldi	r27, 0x00	; 0
    9d3a:	41 e0       	ldi	r20, 0x01	; 1
    9d3c:	2b 89       	ldd	r18, Y+19	; 0x13
    9d3e:	3c 89       	ldd	r19, Y+20	; 0x14
    9d40:	09 01       	movw	r0, r18
    9d42:	fc 01       	movw	r30, r24
    9d44:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9d48:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9d4c:	e8 95       	spm
    9d4e:	11 24       	eor	r1, r1
    9d50:	31 c0       	rjmp	.+98     	; 0x9db4 <flash_fill_page_buffer+0x1e4>
		} else {
			uint16_t w = *data++;
    9d52:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9d54:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9d56:	9c 01       	movw	r18, r24
    9d58:	2f 5f       	subi	r18, 0xFF	; 255
    9d5a:	3f 4f       	sbci	r19, 0xFF	; 255
    9d5c:	3e 8f       	std	Y+30, r19	; 0x1e
    9d5e:	2d 8f       	std	Y+29, r18	; 0x1d
    9d60:	fc 01       	movw	r30, r24
    9d62:	80 81       	ld	r24, Z
    9d64:	88 2f       	mov	r24, r24
    9d66:	90 e0       	ldi	r25, 0x00	; 0
    9d68:	9e 8b       	std	Y+22, r25	; 0x16
    9d6a:	8d 8b       	std	Y+21, r24	; 0x15
			w += (*data++) << 8;
    9d6c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    9d6e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    9d70:	9c 01       	movw	r18, r24
    9d72:	2f 5f       	subi	r18, 0xFF	; 255
    9d74:	3f 4f       	sbci	r19, 0xFF	; 255
    9d76:	3e 8f       	std	Y+30, r19	; 0x1e
    9d78:	2d 8f       	std	Y+29, r18	; 0x1d
    9d7a:	fc 01       	movw	r30, r24
    9d7c:	80 81       	ld	r24, Z
    9d7e:	88 2f       	mov	r24, r24
    9d80:	90 e0       	ldi	r25, 0x00	; 0
    9d82:	98 2f       	mov	r25, r24
    9d84:	88 27       	eor	r24, r24
    9d86:	9c 01       	movw	r18, r24
    9d88:	8d 89       	ldd	r24, Y+21	; 0x15
    9d8a:	9e 89       	ldd	r25, Y+22	; 0x16
    9d8c:	82 0f       	add	r24, r18
    9d8e:	93 1f       	adc	r25, r19
    9d90:	9e 8b       	std	Y+22, r25	; 0x16
    9d92:	8d 8b       	std	Y+21, r24	; 0x15
			FLASH_PAGE_FILL(i, w);
    9d94:	8b 81       	ldd	r24, Y+3	; 0x03
    9d96:	9c 81       	ldd	r25, Y+4	; 0x04
    9d98:	cc 01       	movw	r24, r24
    9d9a:	a0 e0       	ldi	r26, 0x00	; 0
    9d9c:	b0 e0       	ldi	r27, 0x00	; 0
    9d9e:	41 e0       	ldi	r20, 0x01	; 1
    9da0:	2d 89       	ldd	r18, Y+21	; 0x15
    9da2:	3e 89       	ldd	r19, Y+22	; 0x16
    9da4:	09 01       	movw	r0, r18
    9da6:	fc 01       	movw	r30, r24
    9da8:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9dac:	40 93 57 00 	sts	0x0057, r20	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9db0:	e8 95       	spm
    9db2:	11 24       	eor	r1, r1
		w += (*data++) << 8;
		FLASH_PAGE_FILL(start_offset++, w);
		length--;
	}

	for (uint16_t i = start_offset; i < length + start_offset; i += 2) {
    9db4:	8b 81       	ldd	r24, Y+3	; 0x03
    9db6:	9c 81       	ldd	r25, Y+4	; 0x04
    9db8:	02 96       	adiw	r24, 0x02	; 2
    9dba:	9c 83       	std	Y+4, r25	; 0x04
    9dbc:	8b 83       	std	Y+3, r24	; 0x03
    9dbe:	2b 8d       	ldd	r18, Y+27	; 0x1b
    9dc0:	3c 8d       	ldd	r19, Y+28	; 0x1c
    9dc2:	89 81       	ldd	r24, Y+1	; 0x01
    9dc4:	9a 81       	ldd	r25, Y+2	; 0x02
    9dc6:	28 0f       	add	r18, r24
    9dc8:	39 1f       	adc	r19, r25
    9dca:	8b 81       	ldd	r24, Y+3	; 0x03
    9dcc:	9c 81       	ldd	r25, Y+4	; 0x04
    9dce:	82 17       	cp	r24, r18
    9dd0:	93 07       	cpc	r25, r19
    9dd2:	08 f4       	brcc	.+2      	; 0x9dd6 <flash_fill_page_buffer+0x206>
    9dd4:	6a cf       	rjmp	.-300    	; 0x9caa <flash_fill_page_buffer+0xda>
			uint16_t w = *data++;
			w += (*data++) << 8;
			FLASH_PAGE_FILL(i, w);
		}
	}
}
    9dd6:	00 00       	nop
    9dd8:	6e 96       	adiw	r28, 0x1e	; 30
    9dda:	0f b6       	in	r0, 0x3f	; 63
    9ddc:	f8 94       	cli
    9dde:	de bf       	out	0x3e, r29	; 62
    9de0:	0f be       	out	0x3f, r0	; 63
    9de2:	cd bf       	out	0x3d, r28	; 61
    9de4:	df 91       	pop	r29
    9de6:	cf 91       	pop	r28
    9de8:	08 95       	ret

00009dea <flash_program_page>:

#ifdef __ICCAVR__
#pragma optimize = no_inline
#endif
void flash_program_page(uint32_t page_start_addr)
{
    9dea:	cf 93       	push	r28
    9dec:	df 93       	push	r29
    9dee:	00 d0       	rcall	.+0      	; 0x9df0 <flash_program_page+0x6>
    9df0:	00 d0       	rcall	.+0      	; 0x9df2 <flash_program_page+0x8>
    9df2:	1f 92       	push	r1
    9df4:	cd b7       	in	r28, 0x3d	; 61
    9df6:	de b7       	in	r29, 0x3e	; 62
    9df8:	6a 83       	std	Y+2, r22	; 0x02
    9dfa:	7b 83       	std	Y+3, r23	; 0x03
    9dfc:	8c 83       	std	Y+4, r24	; 0x04
    9dfe:	9d 83       	std	Y+5, r25	; 0x05
	irqflags_t flags;

	flags = cpu_irq_save();
    9e00:	0e 94 88 28 	call	0x5110	; 0x5110 <cpu_irq_save>
    9e04:	89 83       	std	Y+1, r24	; 0x01

	EEPROM_BUSY_WAIT();
    9e06:	8f e3       	ldi	r24, 0x3F	; 63
    9e08:	90 e0       	ldi	r25, 0x00	; 0
    9e0a:	fc 01       	movw	r30, r24
    9e0c:	80 81       	ld	r24, Z
    9e0e:	88 2f       	mov	r24, r24
    9e10:	90 e0       	ldi	r25, 0x00	; 0
    9e12:	82 70       	andi	r24, 0x02	; 2
    9e14:	99 27       	eor	r25, r25
    9e16:	89 2b       	or	r24, r25
    9e18:	b1 f7       	brne	.-20     	; 0x9e06 <flash_program_page+0x1c>

	FLASH_ERASE(page_start_addr);
    9e1a:	23 e0       	ldi	r18, 0x03	; 3
    9e1c:	8a 81       	ldd	r24, Y+2	; 0x02
    9e1e:	9b 81       	ldd	r25, Y+3	; 0x03
    9e20:	ac 81       	ldd	r26, Y+4	; 0x04
    9e22:	bd 81       	ldd	r27, Y+5	; 0x05
    9e24:	fc 01       	movw	r30, r24
    9e26:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9e2a:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9e2e:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is erased. */
    9e30:	87 e5       	ldi	r24, 0x57	; 87
    9e32:	90 e0       	ldi	r25, 0x00	; 0
    9e34:	fc 01       	movw	r30, r24
    9e36:	80 81       	ld	r24, Z
    9e38:	88 2f       	mov	r24, r24
    9e3a:	90 e0       	ldi	r25, 0x00	; 0
    9e3c:	81 70       	andi	r24, 0x01	; 1
    9e3e:	99 27       	eor	r25, r25
    9e40:	89 2b       	or	r24, r25
    9e42:	b1 f7       	brne	.-20     	; 0x9e30 <flash_program_page+0x46>

	FLASH_PAGE_WRITE(page_start_addr); /* Store buffer in flash page. */
    9e44:	25 e0       	ldi	r18, 0x05	; 5
    9e46:	8a 81       	ldd	r24, Y+2	; 0x02
    9e48:	9b 81       	ldd	r25, Y+3	; 0x03
    9e4a:	ac 81       	ldd	r26, Y+4	; 0x04
    9e4c:	bd 81       	ldd	r27, Y+5	; 0x05
    9e4e:	fc 01       	movw	r30, r24
    9e50:	a0 93 5b 00 	sts	0x005B, r26	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
    9e54:	20 93 57 00 	sts	0x0057, r18	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9e58:	e8 95       	spm
	SPM_BUSY_WAIT(); /* Wait until the memory is written. */
    9e5a:	87 e5       	ldi	r24, 0x57	; 87
    9e5c:	90 e0       	ldi	r25, 0x00	; 0
    9e5e:	fc 01       	movw	r30, r24
    9e60:	80 81       	ld	r24, Z
    9e62:	88 2f       	mov	r24, r24
    9e64:	90 e0       	ldi	r25, 0x00	; 0
    9e66:	81 70       	andi	r24, 0x01	; 1
    9e68:	99 27       	eor	r25, r25
    9e6a:	89 2b       	or	r24, r25
    9e6c:	b1 f7       	brne	.-20     	; 0x9e5a <flash_program_page+0x70>

	/* Reenable RWW-section again. */
	ENABLE_RWW_SECTION();
    9e6e:	81 e1       	ldi	r24, 0x11	; 17
    9e70:	80 93 57 00 	sts	0x0057, r24	; 0x800057 <__TEXT_REGION_LENGTH__+0x7e0057>
    9e74:	e8 95       	spm

	cpu_irq_restore(flags);
    9e76:	89 81       	ldd	r24, Y+1	; 0x01
    9e78:	0e 94 98 28 	call	0x5130	; 0x5130 <cpu_irq_restore>
}
    9e7c:	00 00       	nop
    9e7e:	0f 90       	pop	r0
    9e80:	0f 90       	pop	r0
    9e82:	0f 90       	pop	r0
    9e84:	0f 90       	pop	r0
    9e86:	0f 90       	pop	r0
    9e88:	df 91       	pop	r29
    9e8a:	cf 91       	pop	r28
    9e8c:	08 95       	ret
