<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-1793400-B1" country="EP" doc-number="1793400" kind="B1" date="20140108" family-id="29249570" file-reference-id="318224" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146589018" ucid="EP-1793400-B1"><document-id><country>EP</country><doc-number>1793400</doc-number><kind>B1</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-07005378-A" is-representative="NO"><document-id mxw-id="PAPP154851210" load-source="docdb" format="epo"><country>EP</country><doc-number>07005378</doc-number><kind>A</kind><date>20030421</date><lang>EN</lang></document-id><document-id mxw-id="PAPP246825087" load-source="docdb" format="original"><country>EP</country><doc-number>07005378.0</doc-number><date>20030421</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140549325" ucid="EP-03733885-A" linkage-type="3" load-source="docdb"><document-id format="epo"><country>EP</country><doc-number>03733885</doc-number><kind>A</kind><date>20030421</date></document-id></priority-claim><priority-claim mxw-id="PPC140549816" ucid="US-13592102-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>13592102</doc-number><kind>A</kind><date>20020430</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130716</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989327362" load-source="docdb">B82Y  40/00        20110101ALI20130620BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327363" load-source="docdb">G11C  11/15        20060101ALI20130620BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327364" load-source="docdb">G11C  11/16        20060101ALI20130620BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327365" load-source="docdb">H01F  10/32        20060101AFI20130620BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327366" load-source="docdb">H01F  41/30        20060101ALI20130620BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327367" load-source="docdb">H01F  41/34        20060101ALI20130620BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989327368" load-source="docdb">H01L  27/22        20060101ALI20130620BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989628615" load-source="docdb">H01L  21/8246      20060101ALI20060310RMJP        </classification-ipcr><classification-ipcr mxw-id="PCL1989638789" load-source="docdb">H01L  27/105       20060101AFI20060310RMJP        </classification-ipcr><classification-ipcr mxw-id="PCL1989651919" load-source="docdb">H01L  43/08        20060101ALI20060310RMJP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1989622374" load-source="docdb" scheme="CPC">H01F  10/3254      20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989623656" load-source="docdb" scheme="CPC">G11C  11/15        20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989630538" load-source="docdb" scheme="CPC">H01L  27/222       20130101 FI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989635982" load-source="docdb" scheme="CPC">B82Y  40/00        20130101 LI20121205BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989638938" load-source="docdb" scheme="CPC">G11C  11/16        20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989639654" load-source="docdb" scheme="CPC">H01F  41/34        20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989642584" load-source="docdb" scheme="CPC">B82Y  25/00        20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989650281" load-source="docdb" scheme="CPC">H01F  41/308       20130101 LI20130101BHEP        </classification-cpc><classification-cpc mxw-id="PCL1989653003" load-source="docdb" scheme="CPC">H01F  41/302       20130101 LI20130101BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132371687" lang="DE" load-source="patent-office">Element von einer MRAM-Matrix</invention-title><invention-title mxw-id="PT132371688" lang="EN" load-source="patent-office">Element of a MRAM array</invention-title><invention-title mxw-id="PT132371689" lang="FR" load-source="patent-office">Élément d'une matrice MRAM</invention-title></technical-data><related-documents><relation type="division"><child-doc ucid="EP-07005378-A"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>07005378</doc-number><kind>A</kind><date>20030421</date></document-id></child-doc><parent-doc ucid="EP-03733885.2"><document-id load-source="patent-office" format="epo"><country>EP</country><doc-number>03733885.2</doc-number><date>20030421</date></document-id></parent-doc></relation></related-documents><parties><applicants><applicant mxw-id="PPAR919528175" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>MICRON TECHNOLOGY INC</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR919510301" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>MICRON TECHNOLOGY, INC.</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919543241" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>HINEMAN MAX</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919518172" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>HINEMAN, MAX</last-name></addressbook></inventor><inventor mxw-id="PPAR919025910" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>HINEMAN, MAX</last-name><address><street>106 Evergreen Drive</street><city>Boise, Idaho 83716</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919530730" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>SIGNORINI KAREN</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919519007" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>SIGNORINI, KAREN</last-name></addressbook></inventor><inventor mxw-id="PPAR919025911" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>SIGNORINI, KAREN</last-name><address><street>106 Evergreen Drive</street><city>Boise, Idaho 83716</city><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919532368" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>HOWARD BRAD J</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR919524981" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>HOWARD, BRAD J.</last-name></addressbook></inventor><inventor mxw-id="PPAR919025912" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>HOWARD, BRAD J.</last-name><address><street>132 Acron Way</street><city>Livermore, CA 94550</city><country>US</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR919025913" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Micron Technology, Inc.</last-name><iid>100178161</iid><address><street>8000 South Federal Way</street><city>Boise, ID 83707-0006</city><country>US</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR919025914" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Tunstall, Christopher Stephen</last-name><iid>101203798</iid><address><street>Carpmaels &amp; Ransford LLP One Southampton Row</street><city>London WC1B 5HA</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549790643" load-source="docdb">AT</country><country mxw-id="DS549875069" load-source="docdb">BE</country><country mxw-id="DS549898973" load-source="docdb">BG</country><country mxw-id="DS549890192" load-source="docdb">CH</country><country mxw-id="DS549875074" load-source="docdb">CY</country><country mxw-id="DS549792860" load-source="docdb">CZ</country><country mxw-id="DS549883699" load-source="docdb">DE</country><country mxw-id="DS549875075" load-source="docdb">DK</country><country mxw-id="DS549875076" load-source="docdb">EE</country><country mxw-id="DS549926175" load-source="docdb">ES</country><country mxw-id="DS549898974" load-source="docdb">FI</country><country mxw-id="DS549898975" load-source="docdb">FR</country><country mxw-id="DS549883700" load-source="docdb">GB</country><country mxw-id="DS549875077" load-source="docdb">GR</country><country mxw-id="DS549792869" load-source="docdb">HU</country><country mxw-id="DS549890197" load-source="docdb">IE</country><country mxw-id="DS549898976" load-source="docdb">IT</country><country mxw-id="DS549875082" load-source="docdb">LI</country><country mxw-id="DS549790644" load-source="docdb">LU</country><country mxw-id="DS549898981" load-source="docdb">MC</country><country mxw-id="DS549898982" load-source="docdb">NL</country><country mxw-id="DS549926176" load-source="docdb">PT</country><country mxw-id="DS549883701" load-source="docdb">RO</country><country mxw-id="DS549898983" load-source="docdb">SE</country><country mxw-id="DS549806944" load-source="docdb">SI</country><country mxw-id="DS549890198" load-source="docdb">SK</country><country mxw-id="DS549875083" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63961434" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><u>Background of the Invention</u></heading><heading id="h0002"><u>Field of the Invention</u></heading><p id="p0001" num="0001">This invention is directed generally to magnetic memory devices for storing digital information and, more particularly, to methods and structures for forming electrical contacts to the devices.</p><heading id="h0003"><u>Description of the Related Art</u></heading><p id="p0002" num="0002">The digital memory most commonly used in computers and computer system components is the dynamic random access memory (DRAM), wherein voltage stored in capacitors represents digital bits of information. Electric power must be supplied to these memories to maintain the information because, without frequent refresh cycles, the stored charge in the capacitors dissipates, and the information is lost. Memories that require constant power are known as volatile memories.</p><p id="p0003" num="0003">Non-volatile memories do not need refresh cycles to preserve their stored information, so they consume less power than volatile memories and can operate in an environment where the power is not always on. There are many applications where non-volatile memories are preferred or required, such as in cell phones or in control systems of automobiles.</p><p id="p0004" num="0004">Magnetic random access memories (MRAMs) are non-volatile memories. Digital bits of information are stored as alternative directions of magnetization in a magnetic storage element or cell. The storage elements may be simple, thin ferromagnetic films or more complex layered magnetic thin-film structures, such as tunneling magnetoresistance (TMR) or giant magnetoresistance (GMR) elements.</p><p id="p0005" num="0005">Memory array structures are formed generally of a first set of parallel conductive lines covered by an insulating layer, over which lies a second set of parallel conductive lines, perpendicular to the first lines. Either of these sets of conductive lines can be the bit lines and the other the word lines. In the simplest configuration, the magnetic storage cells are sandwiched between the bit lines and the word lines at their intersections. More complicated structures with transistor or diode latching can also be used. When current flows through a bit line or a word line, it generates a magnetic field around the line. The arrays are designed so that each conductive line supplies only part of the field needed to reverse the magnetization of the storage cells. In one arrangement, switching occurs only at those intersections where both word and bit lines are carrying current. Neither line by itself can switch a bit; only those cells addressed by both bit and word lines can be switched.</p><p id="p0006" num="0006">The magnetic memory array of <figref idrefs="f0001">Figure 1</figref> illustrates, in a basic way, the three functional layers of a TMR device. TMR devices 10 work by electron tunneling from one magnetic layer to another through a thin barrier layer 12. The tunneling probability is greatest when the<!-- EPO <DP n="2"> --> magnetic layers 14, 16, on either side of the barrier layer 12, have parallel magnetizations and least when the magnetizations are anti-parallel. In order for the devices to function properly, these layers must be electrically isolated from one another. Any short circuiting of the layers bypasses the data storage of the device.</p><p id="p0007" num="0007">Copper conductors for MRAM arrays are currently preferred in order to reduce the likelihood of problems with electromigration caused by the high current density carried by the bit and word lines. Copper conducting lines are usually made using a damascene process. In <figref idrefs="f0001">Figure 1</figref>, the copper conducting line 18, in contact with the bottom of the TMR devices 10, is shown in the plane of the paper. To make conducting lines over the devices, first a thick insulating layer is deposited over the MRAM array. Trenches are etched into the insulating layer to expose the top surfaces of the TMR devices 10. Copper is deposited to fill the trenches and make electrical contact to the TMR devices 10. Top electrodes (not shown in <figref idrefs="f0001">Figure 1</figref>) over the TMR devices 10 are preferably also formed by damascene processing.</p><p id="p0008" num="0008">Although trenches are usually etched anisotropically through a patterned mask, overetching can occur both in the width of the trench and in the depth of the etch. If the etch is too deep, gaps develop along the sidewalls of the memory devices. Subsequent copper deposition fills the gaps and can short the memory devices. A more robust method of forming conducting lines over magnetic memory devices is needed.</p><p id="p0009" num="0009"><patcit id="pcit0001" dnum="US6174737B"><text>US 6,174,737</text></patcit> discloses an MRAM device with magnetic memory elements and circuitry for controlling magnetic memory elements. The circuitry is integrated on a substrate and coupled to a magnetic memory element on the circuitry through a plug conductor and a conductor line.</p><heading id="h0004"><u>Summary of the Invention</u></heading><p id="p0010" num="0010">The present invention provides an element of a magnetic random access memory array as recited in the claims.</p><heading id="h0005"><u>Brief Description of the Drawings</u></heading><p id="p0011" num="0011"><ul><li><figref idrefs="f0001">Figure 1</figref> is a cross section drawing of a portion of an array of TMR magnetic memory devices having stud configurations, in accordance with the prior art.<!-- EPO <DP n="3"> --></li><li><figref idrefs="f0001">Figure 2</figref> is a cross-section drawing of blanket layers of a magnetic memory stack and a cap material.</li><li><figref idrefs="f0002">Figure 3</figref> is a cross-section drawing of an individual magnetic memory device with a cap layer in a stud configuration as etched from the blanket layers of <figref idrefs="f0001">Figure 2</figref>.</li><li><figref idrefs="f0002">Figure 4</figref> is a cross-section drawing of the memory device of <figref idrefs="f0002">Figure 3</figref> surrounded by a first insulator layer.</li><li><figref idrefs="f0003">Figure 5</figref> is a cross-section drawing of the memory device of <figref idrefs="f0002">Figure 4</figref> with the cap removed and a top conductor, made by a standard metallization process, in contact with the device, in accordance with one arrangement.</li><li><figref idrefs="f0004">Figure 6A</figref> is a cross-section drawing of the memory device of <figref idrefs="f0002">Figure 4</figref> after a second insulator layer has been deposited and a trench has been etched into the second insulator layer, in accordance with another arrangement.</li><li><figref idrefs="f0004">Figure 6B</figref> is a cross-section drawing of the memory device of <figref idrefs="f0004">Figure 6A</figref> after the cap has been removed and a top conductor, in contact with the device, has been made by a dual damascene process.</li><li><figref idrefs="f0005">Figure 7A</figref> is a cross-section drawing of an alternative embodiment for a dual damascene process wherein an etch stop layer has been deposited between the first insulator layer and the second insulator layer.</li><li><figref idrefs="f0005">Figure 7B</figref> is a cross-section drawing of the alternative embodiment of <figref idrefs="f0005">Figure 7A</figref> after the etch stop layer has been removed from the bottom of the trench in the second insulator layer, the cap has been removed, and the top conductor has been formed.</li><li><figref idrefs="f0006">Figure 8</figref> is a cross-section drawing of the memory device of <figref idrefs="f0002">Figure 3</figref>, over which a layer of spacer material has been deposited, in accordance with the present invention.</li><li><figref idrefs="f0007">Figure 9</figref> is a cross-section drawing of the memory device of <figref idrefs="f0006">Figure 8</figref> after a spacer etch.</li><li><figref idrefs="f0007">Figure 10</figref> is a cross-section drawing of the memory device of <figref idrefs="f0007">Figure 9</figref> surrounded by the first insulator layer.</li><li><figref idrefs="f0008">Figure 11</figref> is a cross-section drawing of the memory device of <figref idrefs="f0007">Figure 10</figref> with the cap removed and a top conductor, made by a standard metallization process, in contact with the device.</li></ul><!-- EPO <DP n="4"> --></p><p id="p0012" num="0012"><figref idrefs="f0008">Figure 12</figref> is a cross-section drawing of the memory device of <figref idrefs="f0007">Figure 10</figref> with the cap removed and a top conductor, made by a dual damascene process, in contact with the device according to a preferred embodiment.</p><p id="p0013" num="0013"><figref idrefs="f0009">Figure 13</figref> is a cross-section drawing of the memory device of <figref idrefs="f0007">Figure 10</figref> with the cap removed and a top conductor, made by a dual damascene process, in contact with the device according to an alternative embodiment wherein the second insulator layer has been overetched, and metal extends part way into the first insulator layer.</p><heading id="h0006"><u>Detailed Description of the Preferred Embodiment</u></heading><p id="p0014" num="0014">The aforementioned needs are satisfied by the element of the present invention. The preferred embodiments employ a sacrificial cap over the active memory device. The cap is more easily etched than the surrounding insulator material(s), resulting in good control in etching the trench for the top conductor with much less chance of an overetch. In another embodiment, spacers with a low etch rate are used around the active memory device, so that even if an overetch does occur, the spacers are relatively unaffected, and the sides of the memory device remain protected by the spacers.</p><p id="p0015" num="0015">These and other objects and advantages of the present invention will become more fully apparent from the following description taken in conjunction with the accompanying drawings. Reference will be made to the drawings wherein like numerals refer to like parts throughout.</p><p id="p0016" num="0016"><figref idrefs="f0001">Figure 2</figref> is a starting point for the illustrated examples. The examples are illustrated for a TMR magnetic memory cell, having a top surface and an outside surface but the embodiments of the invention can be applied equally well to memory cells of other types. A metal conducting line 18, preferably copper or aluminum, has been formed on or in a substrate (not shown). The conducting line 18 extends to the right and to the left of the page. A first stack 14 of magnetic and associated adjacent blanket layers is deposited. A thin tunneling barrier layer 12 is deposited over the first stack 14, and a second stack 16 of magnetic and associated adjacent blanket layers is deposited over the tunneling layer 12, as is known in the art of TMR magnetic memory cell manufacture. A blanket cap layer 20 is deposited over the second TMR material stack 16. Preferably, the cap material 20 is selectively etchable relative to the top portion of the second TMR stack 16. More preferably, the cap material comprises a non-metal such as amorphous carbon, diamond-like carbon, amorphous silicon, silicon carbide, deposited by the BLOK<sup>™</sup> (AMAT) process or a silicon-rich oxynitride, such as DARC (dielectric anti-reflective coating).</p><p id="p0017" num="0017"><figref idrefs="f0002">Figure 3</figref> shows one TMR memory cell stud 10 with the capping layer 20 after the blanket layers of <figref idrefs="f0001">Figure 2</figref> have been patterned and etched into an array of memory cells. Patterning and etching can be done by depositing a mask layer over the cap layer, then patterning<!-- EPO <DP n="5"> --> the mask layer and etching the cap layer and the magnetic memory layers through exposed regions in the mask. A silicon oxide hard mask material is one material suitable for the mask layer.</p><p id="p0018" num="0018">In <figref idrefs="f0002">Figure 4</figref>, a continuous first insulator or interlevel dielectric (ILD1) layer 22 has been deposited and planarized, preferably using chemical-mechanical planarization (CMP), to expose the top of the capping layer 20. Although CMP is preferred, other methods, such as etching, can be used to remove ILD1 22 from over the cap 20. In one example, ILD1 22 comprises silicon oxide, formed by decomposition of TEOS (tetraethylorthosilicate). In another example, ILD1 22 is silicon nitride. One of the advantages of the illustrated example is apparent at this step. Generally, the top portion of the top magnetic stack 16 comprises metal, such as tantalum. It is difficult to stop the CMP process at the exact top of the memory cell 10. If the top portion of the memory cell 10, the thin metal layer, is damaged or removed, it may be difficult to make good electrical contact to the cell. If too much metal is removed, it would interfere with overall operation of the cell. Furthermore, some metals tend to smear during CMP, which results in .broader application of metal than desired. The capping layer 20 can undergo CMP without the ill effects described above. The cap is not an active, functional part of the memory cell. Even if some of the cap 20 is removed during CMP, the underlying cell 10 remains intact. The materials preferred for the cap 20, as discussed above, do not have a tendency to smear during CMP. Thus the cap material remains localized over the memory cell 10.</p><p id="p0019" num="0019">An example that involves a standard metallization is shown in <figref idrefs="f0003">Figure 5</figref>. The cap 20 has been removed. Preferably the cap 20 is removed by an etch process that is preferential for the cap material over the ILD1 22. A preferential etch is performed to remove the cap 20. If the cap 20 comprises amorphous or diamond-like carbon, it is preferable to remove it using an oxygen plasma. If the cap 20 comprises amorphous silicon, it is preferable to remove it using Cl, HBr, HI or NF<sub>3</sub> plasma. If the cap 20 comprises silicon carbide or a silicon-rich oxynitride, it is preferable to remove it using a halide chemistry having no carbon, such as Cl<sub>2</sub> or NF<sub>3</sub>. If the cap 20 comprises DARC (dielectric anti-reflective coating comprising a silicon-rich silicon oxynitride), it is preferable to remove it using NF<sub>3</sub>/Cl<sub>2</sub>, which has a 2:1 etch rate for DARC vs. silicon oxide from TEOS. These and other materials and chemicals aspects of the illustrated examples are summarized in Table I. For the purposes of the present disclosure, we define a material to be etched preferentially when the etch rate for that material is at least about 2 times greater, preferably 5 times greater and more preferably 10 times greater than for surrounding materials.</p><p id="p0020" num="0020">A metal layer, preferably comprising aluminum, is deposited, patterned and etched. The metal 24 fills the region formerly occupied by the cap 20. The portion of the patterned metal 24 above the top surface of the ILD1 22 comprises a top conductor line running into the page of <figref idrefs="f0003">Figure 5</figref>, making electrical connections along a row of cells 10. A second insulating layer (not shown) can be deposited over conducting lines 24, and processing can continue.<!-- EPO <DP n="6"> --></p><p id="p0021" num="0021">The structure of the example illustrated in <figref idrefs="f0003">Figure 5</figref> comprises a multi-layer magnetic memory cell 10, preferably a TMR memory cell, in contact at its bottom surface with a conducting line 18, preferably comprising aluminum or copper. The thickness of the conducting line 18 is between about 100 nm and 350 nm. The thickness of the multi-layer magnetic memory cell 10 is between about 20 nm and 50 nm. The width of the cell is between about 150 nm and 500 nm. The cell is surrounded on its sides by an insulating layer 22, preferably silicon oxide or silicon nitride. The insulating layer 22 is taller than the memory cell 10, having a thickness of between about 50 nm and100 nm. The top surface of the memory cell 10 is recessed from the top surface of the insulating layer 22 by between about 20 nm and 50 nm. The corners of the insulating layer 22 at the top of the recess are slightly rounded from the cap etch process. Metal 24, preferably comprising aluminum, fills the recess between the memory cell 10 and the top of the insulating layer 22, making electrical connection to the memory cell 10, and forms a line extending over the top surface of the insulating layer 22 between about 10 nm and 50 nm on either side of the recess and connecting a row of memory cells 10. The cross section of the metal line 24 over the memory cell 10 has a T-shape. The top portion of the T-shape 24 is wider than the memory cell 10. Advantageously, the extra width in the metal line 24 creates a magnetic field that is more effective in writing to the bit 10 than the field from a thinner metal line, but the selectively etchable cap reduces the rish of shorting despite the electrode width..</p><p id="p0022" num="0022">Another example of the current invention involves metallization using a dual damascene process, which is described with reference to <figref idrefs="f0004">Figures 6A and 6B</figref>. ILD1 22 is deposited and planarized as described above for <figref idrefs="f0002">Figure 4</figref>. In <figref idrefs="f0004">Figure 6A</figref>, the cap 20 is still in place. A second blanket insulating layer, ILD2 26, is deposited over ILD1 22. A trench 28 is etched into ILD2 26, down to the top surface of the cap 20 and to the top surface of ILD1 22, and along a row of memory cells 10 into the page. Preferably, the trench 28 is wider than the cap 20, as shown in <figref idrefs="f0004">Figure 6A</figref>.</p><p id="p0023" num="0023">As shown in <figref idrefs="f0004">Figure 6B</figref>, a layer of metal, preferably copper, has been deposited to fill the opening over the memory cell 10 left by the cap 20 removal and to fill the trench 28 connecting a row of memory cells 10. Alternatively, the trench 28 may be lined with barrier and/or seed layers before being filled with metal. The top surface of ILD2 26 is planarized to remove excess metal and to leave a flat surface for further processing steps. The resulting top conducting line 30 has a T-shaped cross section over the memory cells 10, which, as discussed above, results in a more effective magnetic field at the bit</p><p id="p0024" num="0024">The structure illustrated in <figref idrefs="f0004">Figure 6B</figref> comprises a multi-layer magnetic memory cell 10, preferably a TMR memory cell, in contact at its bottom surface with a conducting line 18, preferably comprising copper or aluminum. The thickness of the conducting line 18 is between about 100 nm and 350 nm. The thickness of the multi-layer magnetic memory cell 10 is between about 20 nm and 50 nm. The width of the cell is between about 150 nm and 500 nm. The<!-- EPO <DP n="7"> --> cell is surrounded on its sides by an insulating layer 22, preferably silicon oxide or silicon nitride. The insulating layer 22 is taller than the memory cell 10, having a thickness of between about 50 nm and 100 nm. The top surface of the memory cell 10 is recessed from the top surface of the insulation by between about 20 nm and 50 nm. The corners of the insulating layer 22 at the top of the recess are slightly rounded. A second insulating layer 26, preferably comprising silicon oxide or silicon nitride, and having a thickness between about 100 nm and 300 nm overlies the first insulating layer 22. There is a trench in the second insulating layer directly over, and preferably having a width greater than, the magnetic memory cell 10. The width of the trench is between about 50 nm and 1500 nm. The trench in the second insulating layer 26 and the recess between the magnetic memory cell 10 and the top of the first insulating layer 22 are filled continuously by a conducting material 30, preferably copper. Alternatively, the trench 28 may be lined with barrier and/or seed layers before being filled with metal. The cross section of the conducting line 30 has a T-shape in the region over the magnetic memory cell 10. The top surface of the conducting line 30 is coplanar with the top surface of the second insulating layer 26.</p><p id="p0025" num="0025">In an alternative dual damascene process, as shown in <figref idrefs="f0005">Figure 7A</figref>, an etch stop layer 32 is formed on the top surface of ILD1 22 and the cap 20 before deposition of ILD2 26. Preferably, the etch stop layer 32 comprises a material that can be etched more slowly than ILD2 26, such as silicon carbide or some silicon nitrides. Of course, the etch rate depends both on the material and the etchant. The etch stop layer 32 can, in some arrangements, comprise the same material as the cap 20. After deposition of ILD2 26, a trench 28 is etched into ILD2 26 down to the etch stop layer 32 along a row of memory cells 10. As shown in <figref idrefs="f0005">Figure 7B</figref>, an additional etch has been performed to remove preferentially the etch stop layer 32. Another etch is performed to remove preferentially the cap 20. Of course, if the etch stop layer 32 and the cap 20 comprise the same material, they may both be removed in the same etch step. Finally a layer of metal 30, preferably copper, is deposited to fill the opening over the memory cell 10 left by the cap 20 removal and to fill the trench 28 connecting a row of memory cells 10. Alternatively, the opening left by the cap 20 removal and the trench 28 may be lined with barrier and/or seed layers before being filled with metal. The top surface of ILD2 26 is planarized to remove excess metal and to leave a flat surface for further processing steps.</p><p id="p0026" num="0026">The example illustrated in <figref idrefs="f0005">Figure 7B</figref> is the same as the example of <figref idrefs="f0004">Figure 6B</figref> with one modification. An etch stop layer 32, preferably silicon carbide or silicon nitride, having a thickness between about 10 nm and 300 nm, lies between the bottom surface of the second insulating layer 26 and the top surface of the first insulating layer 22. The etch stop layer 32 does not extend into the trench region that has been cut into the second insulating layer 26, but is confined to the region under the second insulating layer 26 only.</p><p id="p0027" num="0027">In the embodiment of the invention, a spacer is provided around the magnetic memory cell. This process and structure can be understood with reference to <figref idrefs="f0006 f0007 f0008 f0009">Figures 8-13</figref>.<!-- EPO <DP n="8"> --> <figref idrefs="f0006">Figure 8</figref> shows the memory cell 10 with cap 20 of <figref idrefs="f0002">Figure 3</figref> after a layer of spacer material 34 has been deposited conformally over an array of memory cells. Preferably, the spacer material 34 etches more slowly than both the cap material and ILD1. Of course, the etch rate depends on both the material and the etchant. More preferably, the spacer material also etches faster than the ILD1 22 (<figref idrefs="f0007">Figure 10</figref>) to be deposited. For example, the spacer material can comprise silicon carbide or silicon nitride.</p><p id="p0028" num="0028"><figref idrefs="f0007">Figure 9</figref> shows the memory cell 10 with cap 20 after an anisotropic spacer etch has been performed. Horizontal portions of spacer material layer 34 have been removed. Vertical portions of layer 34 remain to form a spacer 36 around the memory cell 10 and cap 20. <figref idrefs="f0007">Figure 9</figref> is a cross section drawing from approximately the center of the memory cell 10 and shows the spacer 36 only along two sides of the memory cell 10 and cap 20. Actually, the spacer 36 forms a continuous covering all the way around the sides of the memory cell 10 and cap 20.</p><p id="p0029" num="0029">In <figref idrefs="f0007">Figure 10</figref>, a first insulator layer or ILD 1 22 has been deposited and planarized, much as was described for <figref idrefs="f0002">Figure 4</figref> above. Preferably the ILD1 22 etches slower than the spacer 36. Preferably the ILD1 22 comprises a soft, reflowable oxide, such as an oxide deposited from TEOS (tetraethylorthosilicate). There is no danger of smearing a metal surface of the top portion 16 of the memory cell 10 or of damaging the memory cell 10 during CMP of ILD1 22 to expose the cap 20,and the memory cell 10 is protected by the cap 20.</p><p id="p0030" num="0030"><figref idrefs="f0008">Figure 11</figref> shows the memory cell 10 with spacer 36 after a standard metallization process. The cap 20 has been removed by a preferential etch. The cap 20 is removed completely by the etch process, and small amounts of the top surfaces of the spacer 36 and ILD1 22 near the cap 20 have also been removed by the etch. Even thought the etch is preferential for removing the cap 20, it has some effectiveness in etching the surrounding materials, such as the spacer 36 and ILD1 22. Preferably the spacer 36 etches faster than the ILD1 22. A metal layer, preferably aluminum, has been deposited to fill the recess left after the etch process. The metal layer has been patterned and etched to leave metal lines 30 perpendicular to the plane of the page, in electrical contact with the memory cell 10 and acting as a top conductor above ILD1 22, connecting a row of memory cells 10. Again, the electrode 30 is wider than the memory cell 10, which is better for flipping the bit 10. Selective processing facilitates a wider electrode without shorting out the memory cell from mask misalignment. A second insulating layer (not shown) can be deposited over the metal lines 30.</p><p id="p0031" num="0031">The structure of the embodiment illustrated in <figref idrefs="f0008">Figure 11</figref> comprises a multi-layer magnetic memory cell 10, preferably a TMR memory cell, in contact at its bottom surface with a conducting line 18, preferably comprising aluminum or copper. The thickness of the conducting line 18 is between about 100 nm and 350 nm. The thickness of the multi-layer magnetic memory cell 10 is between about 20 nm and 50 nm. The width of the cell is between about 150 nm and 500 nm. The cell is surrounded on its sides by an insulating layer 22, preferably silicon oxide or silicon nitride. The insulating layer 22 is taller than the memory cell 10, having a thickness of between about 50 nm and 100 nm. The top surface of the memory cell 10 is recessed from the top<!-- EPO <DP n="9"> --> surface of the insulation by between about 20 nm and 50 nm. The corners of the insulating layer 22 at the top of the recess are slightly rounded. Between the memory cell 10 and the surrounding insulating layer 22, there is a spacer 36, preferably comprising silicon carbide or silicon nitride. The spacer 36 has a height that is between the height of the memory cell 10 and the height of the insulating layer 22. The spacer 36 is thickest at the bottom, adjacent to the conducting line 18, and becomes more narrow as it reaches its full height. At the thickest part, the spacer 36 has a thickness between about 10 nm and 40 nm. A metal line 24, preferably comprising aluminum, fills the recess between the memory cell 10 and the top of the insulating layer 22, making electrical connection to the memory cell 10 and contacting the inside and top surfaces of the spacer 36 along the edges of the recess. Alternatively, the recess may be lined with barrier and seed layers before being filled with metal. The metal extends over the top surface of the insulating layer 22 between about 10 nm and 50 nm on either side of the recess, thus providing a magnetic field that is better for flipping the bit 10.</p><p id="p0032" num="0032">Metallization by a dual damascene process is shown in <figref idrefs="f0008">Figure 12</figref>. After spacer 36 formation, ILD1 22 deposition and planarization as shown in <figref idrefs="f0007">Figure 10</figref>, a second insulating layer, ILD2 26 is formed. A trench is etched into ILD2 26 down to the surface of ILD1 22 and the cap 20. The cap 20 is removed by a preferential etch, which also removes some small portion of the top surface of the spacer 36 and ILD1 22 near the cap 20. The etch rate is preferably fastest for the cap 20, slower for the spacer 36 and slowest for ILD1 22.</p><p id="p0033" num="0033">The structure of the embodiment illustrated in <figref idrefs="f0008">Figure 12</figref> comprises a multi-layer magnetic memory cell 10, preferably a TMR memory cell, in contact at its bottom surface with a conducting line 18, preferably comprising copper or aluminum. The thickness of the conducting line 18 is between about 100 nm and 350 nm. The thickness of the multi-layer magnetic memory cell 10 is between about 20 nm and 50 nm. The width of the cell 10 is between about 150 nm and 500 nm. The cell 10 is surrounded on its sides by an insulating layer 22, preferably silicon oxide or silicon nitride. The insulating layer 22 is taller than the memory cell 10, having a thickness of between about 500 nm and 1000 nm. The top surface of the memory cell 10 is recessed from the top surface of the insulation by between about 20 nm and 50 nm. The corners of the insulating layer 22 at the top of the recess are slightly rounded. Between the memory cell 10 and the surrounding insulating layer 22, there is a spacer 36, preferably comprising silicon carbide or silicon nitride. The spacer 36 has a height that is between the height of the memory cell 10 and the height of the insulating layer 22. The spacer 36 is thickest at the bottom, adjacent to the conducting line 18, and becomes more narrow as it reaches its full height. At the thickest part, the spacer 36 has a thickness between about 10 nm and 40 nm. A second insulating layer 26, preferably comprising silicon oxide or silicon nitride, and having a thickness between about 100 nm and 300 nm overlies the first insulating layer 22. There is a trench in the second insulating layer directly over the memory cell 10, preferably having a width greater than the combined width of the<!-- EPO <DP n="10"> --> magnetic memory cell 10 and the spacer 36. The width of the trench is between about 300 nm and 1000 nm. The trench in the second insulating layer 26 and the recess between the magnetic memory cell 10 and the top of the first insulating layer 22 are filled continuously by a conducting material 30, preferably copper. Alternatively, the trench and the recess may be lined with barrier and seed layers before being filled with metal.</p><p id="p0034" num="0034">In another arrangement (not shown), an etch stop layer can be formed over ILD1 22 before deposition of ILD2 26 in the structure of <figref idrefs="f0008">Figure 12</figref> as was shown for the non-spacer embodiment in <figref idrefs="f0005">Figures 7A-7B</figref>.</p><p id="p0035" num="0035">Another embodiment of the current invention is shown in <figref idrefs="f0009">Figure 13</figref>, wherein the materials used in the structure and/or the etchants used are different than for <figref idrefs="f0008">Figure 12</figref> and therefore result in a different structure. The etchant used to form a trench in ILD2 26 also etches ILD1 22 faster than it etches the spacer 36. The etch rate is fastest for the cap layer 20, slower for ILD1 22 and slowest for the spacer 36. The etched region extends into ILD1 22 along the outside surfaces of the spacer 36 due to the width of the overlying trench. The spacer 36 material is more resistant to the etchant than is ILD1 22. When the metal layer is deposited, it fills the overetched regions in addition to the recess left after the cap is removed and the trench etched into ILD2 26. Of course, the trench, the recess and the overetched regions may all be lined with barrier and/or seed layers before the metal is deposited. Even with the illustrated overetch, the memory device 10 is neither damaged nor shorted out, as it is insulated and protected by the spacer 36 that surrounds it.</p><p id="p0036" num="0036">Table I summarizes various possible combinations of materials and chemistries in accordance with the illustrated embodiments.
<tables id="tabl0001" num="0001"><table frame="all"><title><b><u>Table I</u></b></title><tgroup cols="7"><colspec colnum="1" colname="col1" colwidth="28mm"/><colspec colnum="2" colname="col2" colwidth="21mm"/><colspec colnum="3" colname="col3" colwidth="17mm"/><colspec colnum="4" colname="col4" colwidth="26mm"/><colspec colnum="5" colname="col5" colwidth="23mm"/><colspec colnum="6" colname="col6" colwidth="27mm"/><colspec colnum="7" colname="col7" colwidth="27mm"/><thead><row><entry valign="top"><b>Embodiment</b></entry><entry valign="top"><b>1a</b></entry><entry valign="top"><b>1b</b></entry><entry valign="top"><b>2a</b></entry><entry valign="top"><b>2b</b></entry><entry valign="top"><b>3</b></entry><entry valign="top"><b>4</b></entry></row></thead><tbody><row><entry>cap 20</entry><entry namest="col2" nameend="col3" align="left">amorphous C<br/>
diamond-like C</entry><entry namest="col4" nameend="col5" align="left">amorphous Si</entry><entry>SiC (BLOK<sup>™</sup> - AMAT)</entry><entry>DARC (Si-rich oxynitride)</entry></row><row><entry>ILD1 22</entry><entry>TEOS</entry><entry>Si-N</entry><entry>TEOS</entry><entry>Si-N</entry><entry>TEOS</entry><entry>TEOS</entry></row><row><entry>ILD2 26</entry><entry>TEOS</entry><entry>Si-N</entry><entry>TEOS</entry><entry>Si-N</entry><entry>TEOS</entry><entry>TEOS</entry></row><row><entry>etch stop 32 optional</entry><entry>SiC or Si-N</entry><entry>SiC</entry><entry>SiC or Si-N</entry><entry>SiC</entry><entry>SiC of Si-N</entry><entry>SiC or Si-N</entry></row><row><entry>spacer 36</entry><entry>SiC or Si-N</entry><entry>SiC</entry><entry>SiC* Si-N</entry><entry>SiC</entry><entry>Si-N</entry><entry>----</entry></row><row><entry>etchant to selectively remove cap 20</entry><entry namest="col2" nameend="col3" align="left">oxygen plasma</entry><entry namest="col4" nameend="col5" align="left">Cl, HBr, HI, NF<sub>3</sub> (halide) plasmas</entry><entry>Cl<sub>2</sub>/NF<sub>3</sub> no carbon</entry><entry>NF<sub>3</sub>/Cl<sub>2</sub></entry></row></tbody></tgroup></table></tables></p><p id="p0037" num="0037">Example 4 not falling within the scope of the present invention.</p><p id="p0038" num="0038">For embodiment 1a, the cap 20 comprises amorphous carbon or diamond-like carbon. ILD1 22 and ILD2 26 comprise silicon oxide formed from TEOS. The cap 20 can be etched selectively using an oxygen plasma. For embodiment 1b, the cap 20 comprises amorphous<!-- EPO <DP n="11"> --> carbon or diamond-like carbon. ILD1 22 and ILD2 26 comprise silicon nitride. The cap 20 can be etched selectively using an oxygen plasma. For embodiment 2a, the cap 20 comprises amorphous silicon. ILD1 22 and ILD2 26 comprise silicon oxide formed from TEOS. The cap 20 can be etched selectively using a halide plasma. For embodiment 2b, the cap 20 comprises amorphous silicon. ILD1 22 and ILD2 26 comprise silicon nitride. The cap 20 can be etched selectively using a halide plasma. For embodiment 3, the cap 20 comprises silicon carbide. ILD1 22 and ILD2 26 comprise silicon oxide formed from TEOS. The cap 20 can be etched selectively using Cl<sub>2</sub> or NF<sub>3</sub>. For example 4, the cap 20 comprises DARC. ILD1 22 and ILD2 26 comprise silicon oxide formed from TEOS. The cap 20 can be etched selectively using at least one of NF<sub>3</sub> and Cl<sub>2</sub>. Optional etch stop 32 materials and spacer 36 materials are also listed in Table I for each embodiment.</p><p id="p0039" num="0039">It should be understood that preferential etching depends on both the materials and the etchants. Thus, materials and etchants must be carefully chosen to produce the desired relative etching removal rates. The etchants for each embodiment in Table I have been chosen because they preferentially remove the associated cap 20 material relative to the associated insulating layers ILD1 22 and ILD2 26. For the purposes of the present disclosure, we define a material to be etched preferentially when the etch rate for that material is at least about 2 times greater, preferably 5 times greater and more preferably 10 times greater than for surrounding materials.</p><p id="p0040" num="0040">Although the foregoing description of the preferred embodiments of the present invention has shown, described and pointed out the fundamental novel features of the invention, it will be understood that various omissions, substitutions and changes in the form of the detail of the structures as illustrated as well as the uses thereof may be made by those skilled in the art, without departing from the scope of the present invention. Consequently, the scope of the present invention should not be limited to the foregoing discussion, but should be defined by the appended claims.</p></description><claims mxw-id="PCLM56987042" lang="DE" load-source="patent-office"><!-- EPO <DP n="14"> --><claim id="c-de-01-0001" num="0001"><claim-text>Element einer magnetischen RAM-Matrix, aufweisend:
<claim-text>eine magnetische Speicherzelle für einen MRAM, wobei die magnetische Speicherzelle als ein Vorsprung auf einem eine obere Fläche und eine äußere Fläche aufweisenden Substrat konfiguriert ist, wobei die magnetische Speicherzelle wenigstens eine erste Magnetschicht (14), eine Sperrschicht (12) und eine zweite Magnetschicht (16) aufweist;</claim-text>
<claim-text>einen dielektrischen Abstandhalter (36), aufweisend senkrechte Innenflächen, wobei der dielektrische Abstandhalter um die magnetische Speicherzelle herum angeordnet ist und ein Teil in Kontakt mit der Außenfläche der ersten Magnetschicht (14), der Sperrschicht (12) und der zweiten Magnetschicht (16) der magnetischen Speicherzelle ist, und ein Teil sich über die obere Fläche der magnetischen Speicherzelle hinaus erstreckt, wobei äußere Flächen des Abstandhalters (36) in einem senkrechten Querschnitt auf solche Weise konvex gerundet sind, dass sich eine Breite des Abstandhalters (36) in Richtung zum oberen Ende des Abstandhalters (36) hin verjüngt, wobei der dielektrische Abstandhalter (36) einen senkrechten Teil einer<!-- EPO <DP n="15"> --> Abstandhaltermaterialschicht (34) aufweist und waagrechte Teile der Abstandhaltermaterialschicht entfernt worden sind; und</claim-text>
<claim-text>eine Elektrode (30) in Kontakt mit der oberen Fläche der magnetischen Speicherzelle zwischen Innenflächen des Abstandhalters (36), wobei die Elektrode (30) einen oberen Bereich aufweist, der sich über eine obere Fläche des Abstandhalters (36) hinaus erstreckt und sich hinter einer durch die Innenflächen des Abstandhalters (36) definierten Breite verbreitert.</claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>Element nach Anspruch 1:
<claim-text>wobei die magnetische Speicherzelle eine magnetische Speicherzelle von mehreren magnetischen Speicherzellen aufweist;</claim-text>
<claim-text>wobei die Elektrode (30) eine Leitung von mehreren Leitungen aus Kupfer aufweist, wobei die Leitungen aus Kupfer T-förmige Querschnitte über den Speicherzellen aufweisen, wobei wenigstens Teile einer untersten Fläche jeder Leitung für einen Kontakt mit den oberen Flächen der Speicherzellen konfiguriert sind;</claim-text>
<claim-text>wobei der dielektrische Abstandhalter (36) einen Isolierabstandhalter von mehreren Isolierabstandhaltern um die Speicherzellen herum aufweist, wobei die Abstandhalter größer sind als die Speicherzellen und konfiguriert, um mit wenigstens einem Teil der Seitenflächen der Kupferleitungen in Kontakt zu sein, wobei Innenwände der isolierenden Abstandhalter (36) senkrecht sind, so dass Seitenflächen der Kupferleitungen in Kontakt mit Innenflächen senkrecht sind, wobei obere Teile der Außenwände der isolierenden Abstandhalter im senkrechten<!-- EPO <DP n="16"> --> Querschnitt konvex sind, so dass der Abstandhalter an einem Boden breiter ist als an einer Oberseite; und</claim-text>
<claim-text>ferner aufweisend Isoliermaterial (22) in Kontakt mit den isolierenden Abstandhaltern (36) wenigstens entlang Außenflächen der isolierenden Abstandhalter.</claim-text></claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>Element nach Anspruch 2, wobei das Isoliermaterial (22) aus TEOS geformtes Siliziumoxid aufweist.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>Element nach Anspruch 3, wobei die Abstandhalter (36) ein Material ausgewählt aus der Gruppe bestehend aus Siliziumkarbid und Siliziumnitrid aufweisen.</claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>Element nach Anspruch 1, wobei die magnetische Speicherzelle eine TMR-Struktur aufweist.</claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>Element nach Anspruch 1, wobei der Abstandhalter (36) ein Material ausgewählt aus der Gruppe bestehend aus Siliziumkarbid und Siliziumnitrid aufweist.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>Element nach Anspruch 1, wobei die Elektrode (30) ein Material ausgewählt aus der Gruppe bestehend aus Kupfer und Aluminium aufweist.</claim-text></claim><claim id="c-de-01-0008" num="0008"><claim-text>Element nach Anspruch 2, wobei die isolierenden Abstandhalter (36) aus einem ersten Material und das Isoliermaterial (22) aus einem zweiten Material hergestellt sind, wobei das erste Material und das zweite Material sich wenigstens in Bezug auf die Ätzabtragraten voneinander unterscheiden.</claim-text></claim></claims><claims mxw-id="PCLM56987043" lang="EN" load-source="patent-office"><!-- EPO <DP n="12"> --><claim id="c-en-01-0001" num="0001"><claim-text>An element of a magnetic random access memory array, comprising:
<claim-text>a magnetic memory cell for an MRAM, the magnetic memory cell configured as a protrusion from a substrate and having a top surface and an outside surface, the magnetic memory cell having at least a first magnetic layer (14), a barrier layer (12), and a second magnetic layer (16);</claim-text>
<claim-text>a dielectric spacer (36) having vertical inside surfaces, the dielectric spacer disposed around the magnetic memory cell having a portion in contact with the outside surface of the first magnetic layer (14), the barrier layer (12), and the second magnetic layer (16) of the magnetic memory cell and a portion extending above the top surface of the magnetic memory cell, wherein outer surfaces of the spacer (36) are convexly rounded in vertical cross-section such that a width of the spacer (36) tapers off towards a top end of the spacer (36), wherein the dielectric spacer (36) comprises a vertical portion of a spacer material layer (34) and horizontal portions of the spacer material layer have been removed; and</claim-text>
<claim-text>an electrode (30) in contact with the top surface of the magnetic memory cell between inside surfaces of the spacer (36), the electrode (30) having an upper region that extends above a top surface of the spacer (36) and broadens beyond a width defined by the inside surfaces of the spacer (36).</claim-text></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>The element of claim 1:
<claim-text>wherein the magnetic memory cell comprises a magnetic memory cell from a plurality of magnetic memory cells;</claim-text>
<claim-text>wherein the electrode (30) comprises a line from a plurality of lines of copper, the lines of copper having T-shaped cross sections over the memory cells, wherein at least portions of a bottommost surface of each line are configured to be in contact with top surfaces of the memory cells;</claim-text>
<claim-text>wherein the dielectric spacer (36) comprises an insulating spacer from a plurality of insulating spacers around the memory cells wherein the spacers are taller than the memory cells and are configured to be in contact with at least a portion of the side surfaces of the copper lines, wherein inner walls of the insulating spacers (36) are vertical so that side surfaces of the copper lines in contact with inner walls are vertical, wherein upper portions of outer walls of the insulating spacers are convex in vertical cross-section such that the spacer is wider at a bottom than at a top; and</claim-text>
<claim-text>further comprising insulating material (22) in contact with the insulating spacers (36) at least along outer surfaces of the insulating spacers.</claim-text></claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>The element of Claim 2 wherein the insulating material (22) comprises silicon oxide formed from TEOS.<!-- EPO <DP n="13"> --></claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>The element of Claim 3 wherein the spacers (36) comprise a material selected from the group consisting of silicon carbide and silicon nitride.</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>The element of Claim 1 wherein the magnetic memory cell comprises a TMR structure.</claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>The element of Claim 1 wherein the spacer (36) comprises a material selected from the group consisting of silicon carbide and silicon nitride.</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>The element of Claim 1 wherein the electrode (30) comprises a material selected from the group consisting of copper and aluminum.</claim-text></claim><claim id="c-en-01-0008" num="0008"><claim-text>The element of claim 2, wherein the insulating spacers (36) are of a first material and the insulating material (22) is of a second material, wherein the first material and the second material differ at least with respect to etching removal rates.</claim-text></claim></claims><claims mxw-id="PCLM56987044" lang="FR" load-source="patent-office"><!-- EPO <DP n="17"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Élément d'une matrice de mémoire vive magnétique, comprenant :
<claim-text>une cellule de mémoire magnétique pour une MRAM, la cellule de mémoire magnétique étant configurée comme une saillie depuis un substrat et ayant une surface supérieure et une surface extérieure, la cellule de mémoire magnétique comportant au moins une première couche magnétique (14), une couche barrière (12) et une deuxième couche magnétique (16) ;</claim-text>
<claim-text>une entretoise diélectrique (36) ayant des surfaces intérieures verticales, l'entretoise diélectrique disposée autour de la cellule de mémoire magnétique ayant une partie en contact avec la surface extérieure de la première couche magnétique (14), de la couche barrière (12) et de la deuxième couche magnétique (16) de la cellule de mémoire magnétique et une partie s'étendant au-dessus de la surface supérieure de la cellule de mémoire magnétique, les surfaces extérieures de l'entretoise (36) présentant un arrondi convexe en coupe verticale de telle sorte que la largeur de l'entretoise (36) se rétrécit vers l'extrémité supérieure de l'entretoise (36), l'entretoise diélectrique (36) comprenant une partie verticale d'une couche de matériau d'entretoise (34) et des parties horizontales de la couche de matériau d'entretoise ayant été retirées ; et</claim-text>
<claim-text>une électrode (30) en contact avec la surface supérieure de la cellule de mémoire magnétique entre les surfaces intérieures de l'entretoise (36), l'électrode<!-- EPO <DP n="18"> --> (30) comportant une région supérieure qui s'étend au-dessus de la surface supérieure de l'entretoise (36) et s'élargit au-delà d'une largeur définie par les surfaces intérieures de l'entretoise (36).</claim-text></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>Élément selon la revendication 1 :
<claim-text>dans lequel la cellule de mémoire magnétique comprend une cellule de mémoire magnétique parmi une pluralité de cellules de mémoire magnétiques ;</claim-text>
<claim-text>dans lequel l'électrode (30) comprend une ligne parmi une pluralité de lignes de cuivre, les lignes de cuivre ayant des sections transversales en forme de T par-dessus les cellules de mémoire, au moins des parties de la surface la plus basse de chaque ligne étant configurées pour être en contact avec les surfaces supérieures des cellules de mémoire ;</claim-text>
<claim-text>dans lequel l'entretoise diélectrique (36) comprend une entretoise isolante parmi une pluralité d'entretoises isolantes autour des cellules de mémoire, les entretoises étant plus hautes que les cellules de mémoire et étant configurées pour être en contact avec au moins une partie des surfaces latérales des lignes de cuivre, les parois intérieures des entretoises isolantes (36) étant verticales de telle sorte que les surfaces latérales des lignes de cuivre en contact avec les parois intérieures sont verticales, les parties supérieures des parois extérieures des entretoises isolantes étant convexes en coupe verticale de telle sorte que l'entretoise est plus large en bas qu'en haut ; et</claim-text>
<claim-text>comprenant en outre un matériau isolant (22) en contact avec les entretoises isolantes (36) au moins le long des surfaces extérieures des entretoises isolantes.</claim-text></claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>Élément selon la revendication 2 dans lequel le matériau isolant (22) comprend de l'oxyde de silicium formé à partir de TEOS.</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>Élément selon la revendication 3 dans lequel les entretoises (36) comprennent un matériau choisi dans le<!-- EPO <DP n="19"> --> groupe constitué par le carbure de silicium et le nitrure de silicium.</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>Élément selon la revendication 1 dans lequel la cellule de mémoire magnétique comprend une structure TMR.</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>Élément selon la revendication 1 dans lequel l'entretoise (36) comprend un matériau choisi dans le groupe constitué par le carbure de silicium et le nitrure de silicium.</claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>Élément selon la revendication 1 dans lequel l'électrode (30) comprend un matériau choisi dans le groupe constitué par le cuivre et l'aluminium.</claim-text></claim><claim id="c-fr-01-0008" num="0008"><claim-text>Élément selon la revendication 2 dans lequel les entretoises isolantes (36) sont d'un premier matériau et le matériau isolant (22) est d'un deuxième matériau, le premier matériau et le deuxième matériau différant au moins en ce qui concerne les vitesses de retrait par gravure.</claim-text></claim></claims><drawings mxw-id="PDW16672632" load-source="patent-office"><!-- EPO <DP n="20"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="129" he="163" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="21"> --><figure id="f0002" num="3,4"><img id="if0002" file="imgf0002.tif" wi="127" he="152" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="22"> --><figure id="f0003" num="5"><img id="if0003" file="imgf0003.tif" wi="119" he="86" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="23"> --><figure id="f0004" num="6A,6B"><img id="if0004" file="imgf0004.tif" wi="123" he="203" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="24"> --><figure id="f0005" num="7A,7B"><img id="if0005" file="imgf0005.tif" wi="133" he="204" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="25"> --><figure id="f0006" num="8"><img id="if0006" file="imgf0006.tif" wi="115" he="77" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="26"> --><figure id="f0007" num="9,10"><img id="if0007" file="imgf0007.tif" wi="123" he="163" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="27"> --><figure id="f0008" num="11,12"><img id="if0008" file="imgf0008.tif" wi="122" he="200" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="28"> --><figure id="f0009" num="13"><img id="if0009" file="imgf0009.tif" wi="121" he="101" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
