
<img align="right" src="../psi_logo.png">

***
# psi_common_sync_cc_xn2n

- VHDL source: [psi_common_sync_cc_xn2n.vhd](../../hdl/psi_common_sync_cc_xn2n.vhd)
- Testbench: [psi_common_sync_cc_xn2n_tb.vhd](../../testbench/psi_common_sync_cc_xn2n_tb/psi_common_sync_cc_xn2n_tb.vhd)

### Description

This component implements a clock crossing with AXI-S handshaking for transferring data from one clock domain to another one that runs at an integer fractional of the frequency of the input clock frequency. It can
for example be used to transfer data from a 100 MHz clock domain to a 50 MHz clock domain (both generated by the same PLL).

### Generics

Generics	   | Description
-------------|------------
**Width\_g** | Width of the data signal to implement the clock crossing for

### Interfaces

Signal        |Direction  |Width     |Description
--------------|-----------|----------|--------------------------
InClk         |Input      |1         |Input side clock
InRst         |Input      |1         |Input side reset
InVld         |Input      |1         |AXI-S handshaking signal
InRdy         |Output     |1         |AXI-S handshaking signal
InData        |Input      |Width\_g  |Data signal input
OutClk        |Input      |1         |Output side clock
OutRst        |Input      |1         |Output side reset
OutVld        |Output     |1         |AXI-S handshaking signal
OutRdy        |Input      |1         |AXI-S handshaking signal
OutData       |Output     |Width\_g  |Data signal output

### Constraints

Constraints are derived by the tools automatically since the clocks are synchronous. Therefore no user constraints are required.

***
[Index](../psi_common_index.md) **|** Previous: [cdc > sync cc n2xn](../ch5_cc/ch5_4_sync_cc_n2xn.md) **|** Next: [cdc > bit cc](../ch5_cc/ch5_6_bit_cc.md)
