<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>OSS-7: Open Source Stack for DASH7 Alliance Protocol: Modules</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OSS-7: Open Source Stack for DASH7 Alliance Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('modules.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Modules</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here is a list of all modules:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___a_c_m_p.html" target="_self">EFM32HG_ACMP</a></td><td class="desc">EFM32HG_ACMP Register Declaration </td></tr>
<tr id="row_1_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___a_c_m_p___bit_fields.html" target="_self">EFM32HG_ACMP_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___a_d_c.html" target="_self">EFM32HG_ADC</a></td><td class="desc">EFM32HG_ADC Register Declaration </td></tr>
<tr id="row_3_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___a_d_c___bit_fields.html" target="_self">EFM32HG_ADC_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___a_e_s.html" target="_self">EFM32HG_AES</a></td><td class="desc">EFM32HG_AES Register Declaration </td></tr>
<tr id="row_5_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___a_e_s___bit_fields.html" target="_self">EFM32HG_AES_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___a_f___pins.html" target="_self">EFM32HG_AF_Pins</a></td><td class="desc"></td></tr>
<tr id="row_7_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___a_f___ports.html" target="_self">EFM32HG_AF_Ports</a></td><td class="desc"></td></tr>
<tr id="row_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___c_a_l_i_b_r_a_t_e.html" target="_self">EFM32HG_CALIBRATE</a></td><td class="desc"></td></tr>
<tr id="row_9_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___c_m_u.html" target="_self">EFM32HG_CMU</a></td><td class="desc">EFM32HG_CMU Register Declaration </td></tr>
<tr id="row_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___c_m_u___bit_fields.html" target="_self">EFM32HG_CMU_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_11_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___d_e_v_i_n_f_o.html" target="_self">EFM32HG_DEVINFO</a></td><td class="desc"></td></tr>
<tr id="row_12_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___d_e_v_i_n_f_o___bit_fields.html" target="_self">EFM32HG_DEVINFO_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_13_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___d_m_a.html" target="_self">EFM32HG_DMA</a></td><td class="desc">EFM32HG_DMA Register Declaration </td></tr>
<tr id="row_14_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___d_m_a___bit_fields.html" target="_self">EFM32HG_DMA_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_15_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___d_m_a___d_e_s_c_r_i_p_t_o_r.html" target="_self">EFM32HG_DMA_DESCRIPTOR</a></td><td class="desc"></td></tr>
<tr id="row_16_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___d_m_a_c_t_r_l___bit_fields.html" target="_self">EFM32HG_DMACTRL_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_17_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___d_m_a_r_e_q___bit_fields.html" target="_self">EFM32HG_DMAREQ_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_18_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___e_m_u.html" target="_self">EFM32HG_EMU</a></td><td class="desc">EFM32HG_EMU Register Declaration </td></tr>
<tr id="row_19_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___e_m_u___bit_fields.html" target="_self">EFM32HG_EMU_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_20_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___g_p_i_o.html" target="_self">EFM32HG_GPIO</a></td><td class="desc">EFM32HG_GPIO Register Declaration </td></tr>
<tr id="row_21_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___g_p_i_o___bit_fields.html" target="_self">EFM32HG_GPIO_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_22_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___i2_c.html" target="_self">EFM32HG_I2C</a></td><td class="desc">EFM32HG_I2C Register Declaration </td></tr>
<tr id="row_23_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___i2_c___bit_fields.html" target="_self">EFM32HG_I2C_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_24_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___i_d_a_c.html" target="_self">EFM32HG_IDAC</a></td><td class="desc">EFM32HG_IDAC Register Declaration </td></tr>
<tr id="row_25_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___i_d_a_c___bit_fields.html" target="_self">EFM32HG_IDAC_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_26_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___l_e_u_a_r_t.html" target="_self">EFM32HG_LEUART</a></td><td class="desc">EFM32HG_LEUART Register Declaration </td></tr>
<tr id="row_27_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___l_e_u_a_r_t___bit_fields.html" target="_self">EFM32HG_LEUART_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_28_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___m_s_c.html" target="_self">EFM32HG_MSC</a></td><td class="desc">EFM32HG_MSC Register Declaration </td></tr>
<tr id="row_29_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___m_s_c___bit_fields.html" target="_self">EFM32HG_MSC_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_30_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___m_t_b.html" target="_self">EFM32HG_MTB</a></td><td class="desc">EFM32HG_MTB Register Declaration </td></tr>
<tr id="row_31_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___m_t_b___bit_fields.html" target="_self">EFM32HG_MTB_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_32_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___p_c_n_t.html" target="_self">EFM32HG_PCNT</a></td><td class="desc">EFM32HG_PCNT Register Declaration </td></tr>
<tr id="row_33_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___p_c_n_t___bit_fields.html" target="_self">EFM32HG_PCNT_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_34_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___p_r_s.html" target="_self">EFM32HG_PRS</a></td><td class="desc">EFM32HG_PRS Register Declaration </td></tr>
<tr id="row_35_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___p_r_s___bit_fields.html" target="_self">EFM32HG_PRS_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_36_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___r_m_u.html" target="_self">EFM32HG_RMU</a></td><td class="desc">EFM32HG_RMU Register Declaration </td></tr>
<tr id="row_37_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___r_m_u___bit_fields.html" target="_self">EFM32HG_RMU_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_38_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___r_o_m_t_a_b_l_e.html" target="_self">EFM32HG_ROMTABLE</a></td><td class="desc">Chip Information, Revision numbers </td></tr>
<tr id="row_39_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___r_o_m_t_a_b_l_e___bit_fields.html" target="_self">EFM32HG_ROMTABLE_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_40_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___r_t_c.html" target="_self">EFM32HG_RTC</a></td><td class="desc">EFM32HG_RTC Register Declaration </td></tr>
<tr id="row_41_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___r_t_c___bit_fields.html" target="_self">EFM32HG_RTC_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_42_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___t_i_m_e_r.html" target="_self">EFM32HG_TIMER</a></td><td class="desc">EFM32HG_TIMER Register Declaration </td></tr>
<tr id="row_43_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___t_i_m_e_r___bit_fields.html" target="_self">EFM32HG_TIMER_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_44_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___u_s_a_r_t.html" target="_self">EFM32HG_USART</a></td><td class="desc">EFM32HG_USART Register Declaration </td></tr>
<tr id="row_45_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___u_s_a_r_t___bit_fields.html" target="_self">EFM32HG_USART_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_46_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___u_s_b.html" target="_self">EFM32HG_USB</a></td><td class="desc">EFM32HG_USB Register Declaration </td></tr>
<tr id="row_47_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___u_s_b___bit_fields.html" target="_self">EFM32HG_USB_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_48_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___v_c_m_p.html" target="_self">EFM32HG_VCMP</a></td><td class="desc">EFM32HG_VCMP Register Declaration </td></tr>
<tr id="row_49_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___v_c_m_p___bit_fields.html" target="_self">EFM32HG_VCMP_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_50_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___w_d_o_g.html" target="_self">EFM32HG_WDOG</a></td><td class="desc">EFM32HG_WDOG Register Declaration </td></tr>
<tr id="row_51_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___w_d_o_g___bit_fields.html" target="_self">EFM32HG_WDOG_BitFields</a></td><td class="desc"></td></tr>
<tr id="row_52_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_math.html" target="_self">Basic Math Functions</a></td><td class="desc"></td></tr>
<tr id="row_53_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_53_" class="arrow" onclick="toggleFolder('53_')">&#9658;</span><a class="el" href="group__group_fast_math.html" target="_self">Fast Math Functions</a></td><td class="desc"></td></tr>
<tr id="row_53_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_q_r_t.html" target="_self">Square Root</a></td><td class="desc"></td></tr>
<tr id="row_54_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_cmplx_math.html" target="_self">Complex Math Functions</a></td><td class="desc"></td></tr>
<tr id="row_55_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_filters.html" target="_self">Filtering Functions</a></td><td class="desc"></td></tr>
<tr id="row_56_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_matrix.html" target="_self">Matrix Functions</a></td><td class="desc"></td></tr>
<tr id="row_57_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_transforms.html" target="_self">Transform Functions</a></td><td class="desc"></td></tr>
<tr id="row_58_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_58_" class="arrow" onclick="toggleFolder('58_')">&#9658;</span><a class="el" href="group__group_controller.html" target="_self">Controller Functions</a></td><td class="desc"></td></tr>
<tr id="row_58_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___p_i_d.html" target="_self">PID Motor Control</a></td><td class="desc"></td></tr>
<tr id="row_58_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__clarke.html" target="_self">Vector Clarke Transform</a></td><td class="desc"></td></tr>
<tr id="row_58_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__inv__clarke.html" target="_self">Vector Inverse Clarke Transform</a></td><td class="desc"></td></tr>
<tr id="row_58_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__park.html" target="_self">Vector Park Transform</a></td><td class="desc"></td></tr>
<tr id="row_58_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__inv__park.html" target="_self">Vector Inverse Park transform</a></td><td class="desc"></td></tr>
<tr id="row_59_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_stats.html" target="_self">Statistics Functions</a></td><td class="desc"></td></tr>
<tr id="row_60_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_support.html" target="_self">Support Functions</a></td><td class="desc"></td></tr>
<tr id="row_61_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_61_" class="arrow" onclick="toggleFolder('61_')">&#9658;</span><a class="el" href="group__group_interpolation.html" target="_self">Interpolation Functions</a></td><td class="desc"></td></tr>
<tr id="row_61_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___linear_interpolate.html" target="_self">Linear Interpolation</a></td><td class="desc"></td></tr>
<tr id="row_61_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___bilinear_interpolate.html" target="_self">Bilinear Interpolation</a></td><td class="desc"></td></tr>
<tr id="row_62_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__group_examples.html" target="_self">Examples</a></td><td class="desc"></td></tr>
<tr id="row_63_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__glob__defs.html" target="_self">CMSIS Global Defines</a></td><td class="desc"></td></tr>
<tr id="row_64_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_64_" class="arrow" onclick="toggleFolder('64_')">&#9658;</span><a class="el" href="group___c_m_s_i_s__core__register.html" target="_self">Defines and Type Definitions</a></td><td class="desc">Type definitions and defines for Cortex-M processor based devices </td></tr>
<tr id="row_64_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___c_o_r_e.html" target="_self">Status and Control Registers</a></td><td class="desc">Core Register type definitions </td></tr>
<tr id="row_64_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___n_v_i_c.html" target="_self">Nested Vectored Interrupt Controller (NVIC)</a></td><td class="desc">Type definitions for the NVIC Registers </td></tr>
<tr id="row_64_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_c_b.html" target="_self">System Control Block (SCB)</a></td><td class="desc">Type definitions for the System Control Block Registers </td></tr>
<tr id="row_64_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___sys_tick.html" target="_self">System Tick Timer (SysTick)</a></td><td class="desc">Type definitions for the System Timer Registers </td></tr>
<tr id="row_64_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core_debug.html" target="_self">Core Debug Registers (CoreDebug)</a></td><td class="desc">Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file </td></tr>
<tr id="row_64_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core__base.html" target="_self">Core Definitions</a></td><td class="desc">Definitions for base addresses, unions, and structures </td></tr>
<tr id="row_64_6_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_cn_s_c_b.html" target="_self">System Controls not in SCB (SCnSCB)</a></td><td class="desc">Type definitions for the System Control and ID Register not in the SCB </td></tr>
<tr id="row_64_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___i_t_m.html" target="_self">Instrumentation Trace Macrocell (ITM)</a></td><td class="desc">Type definitions for the Instrumentation Trace Macrocell (ITM) </td></tr>
<tr id="row_64_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___d_w_t.html" target="_self">Data Watchpoint and Trace (DWT)</a></td><td class="desc">Type definitions for the Data Watchpoint and Trace (DWT) </td></tr>
<tr id="row_64_9_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___t_p_i.html" target="_self">Trace Port Interface (TPI)</a></td><td class="desc">Type definitions for the Trace Port Interface (TPI) </td></tr>
<tr id="row_65_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_65_" class="arrow" onclick="toggleFolder('65_')">&#9658;</span><a class="el" href="group___c_m_s_i_s___core___function_interface.html" target="_self">Functions and Instructions Reference</a></td><td class="desc"></td></tr>
<tr id="row_65_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core___n_v_i_c_functions.html" target="_self">NVIC Functions</a></td><td class="desc">Functions that manage interrupts and exceptions via the NVIC </td></tr>
<tr id="row_65_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core___sys_tick_functions.html" target="_self">SysTick Functions</a></td><td class="desc">Functions that configure the System </td></tr>
<tr id="row_65_2_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s__core___debug_functions.html" target="_self">ITM Functions</a></td><td class="desc">Functions that access the ITM debug interface </td></tr>
<tr id="row_65_3_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core___reg_acc_functions.html" target="_self">CMSIS Core Register Access Functions</a></td><td class="desc"></td></tr>
<tr id="row_66_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___s_i_m_d__intrinsics.html" target="_self">CMSIS SIMD Intrinsics</a></td><td class="desc"></td></tr>
<tr id="row_67_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___c_m_s_i_s___core___instruction_interface.html" target="_self">CMSIS Core Instruction Interface</a></td><td class="desc"></td></tr>
<tr id="row_68_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_68_" class="arrow" onclick="toggleFolder('68_')">&#9658;</span><a class="el" href="group___h_a_l.html" target="_self">Hardware Abstraction Layer API</a></td><td class="desc">Contains the API to be implemented for every MCU </td></tr>
<tr id="row_68_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___a_d_c.html" target="_self">ADC</a></td><td class="desc">Provides an API for controlling ADC </td></tr>
<tr id="row_68_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__atomic.html" target="_self">Atomic</a></td><td class="desc">HAL API for critical sections </td></tr>
<tr id="row_68_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__debug.html" target="_self">Debug</a></td><td class="desc">The interface to the debug pins of the device </td></tr>
<tr id="row_68_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o.html" target="_self">GPIO</a></td><td class="desc">Hardware interface to the GPIO Pins of the MCU of the platform </td></tr>
<tr id="row_68_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___l_c_d.html" target="_self">LCD</a></td><td class="desc">Provides an API for controlling LCD </td></tr>
<tr id="row_68_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___l_e_ds.html" target="_self">LEDs</a></td><td class="desc">Provides an API for controlling LEDs </td></tr>
<tr id="row_68_6_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__radio.html" target="_self">Radio</a></td><td class="desc">The interface specification for accessing the radio interface </td></tr>
<tr id="row_68_7_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_p_i.html" target="_self">SPI</a></td><td class="desc">HAL API for SPI </td></tr>
<tr id="row_68_8_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___system.html" target="_self">System</a></td><td class="desc">Definition of various platform-dependent 'system' functions </td></tr>
<tr id="row_68_9_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__timer.html" target="_self">Timer</a></td><td class="desc">Hardware Timer API </td></tr>
<tr id="row_68_10_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_a_r_t.html" target="_self">UART</a></td><td class="desc">UART API </td></tr>
<tr id="row_68_11_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___u_s_b.html" target="_self">USB</a></td><td class="desc">Provides an API for controlling USB </td></tr>
<tr id="row_69_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group__platform.html" target="_self">Platform</a></td><td class="desc">A platform defines a combination of an MCU type, an RF chip, optional other chips and the wiring on the board. This means there is one platform defined for each type of board </td></tr>
<tr id="row_70_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_70_" class="arrow" onclick="toggleFolder('70_')">&#9658;</span><a class="el" href="group__framework.html" target="_self">Framework API</a></td><td class="desc">Contains the generic framework modules </td></tr>
<tr id="row_70_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__frameworktimer.html" target="_self">Framework Timer</a></td><td class="desc">The framework timer provides an abstraction of the low-level hardware timers provided by the HAL. The framework timer interface builds on the low-level HAL timer interface to provide more advanced capabilities </td></tr>
<tr id="row_70_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__bootstrap.html" target="_self">Bootstrap</a></td><td class="desc">Bootstrapping functions for the framework </td></tr>
<tr id="row_70_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__fifo.html" target="_self">Fifo</a></td><td class="desc">A generic FIFO implementation which allows pushing and popping bytes in a circular buffer </td></tr>
<tr id="row_70_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__logging.html" target="_self">Logging</a></td><td class="desc">Specifies the generic logging facilities of the framework </td></tr>
<tr id="row_70_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__random.html" target="_self">Random</a></td><td class="desc">Specifies the random number generator facilities of the framework </td></tr>
<tr id="row_70_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group__scheduler.html" target="_self">Scheduler</a></td><td class="desc">Specifies the API to the priority scheduler of the framework </td></tr>
<tr id="row_71_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_71_" class="arrow" onclick="toggleFolder('71_')">&#9658;</span><a class="el" href="group___d7_a_p.html" target="_self">D7AP</a></td><td class="desc">The D7AP stack implementation </td></tr>
<tr id="row_71_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___d_l_l.html" target="_self">DLL</a></td><td class="desc">This module implements the DLL layer of the D7AP </td></tr>
<tr id="row_72_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_72_" class="arrow" onclick="toggleFolder('72_')">&#9658;</span><a class="el" href="group___parts.html" target="_self">Parts</a></td><td class="desc"></td></tr>
<tr id="row_72_0_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_0_" class="arrow" onclick="toggleFolder('72_0_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g108_f32.html" target="_self">EFM32HG108F32</a></td><td class="desc"></td></tr>
<tr id="row_72_0_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___core.html" target="_self">EFM32HG108F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_0_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___part.html" target="_self">EFM32HG108F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_0_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_0_2_" class="arrow" onclick="toggleFolder('72_0_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g108_f32___peripheral___type_defs.html" target="_self">EFM32HG108F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_0_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___d_m_a.html" target="_self">EFM32HG108F32 DMA</a></td><td class="desc">EFM32HG108F32_DMA Register Declaration </td></tr>
<tr id="row_72_0_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___c_m_u.html" target="_self">EFM32HG108F32 CMU</a></td><td class="desc">EFM32HG108F32_CMU Register Declaration </td></tr>
<tr id="row_72_0_2_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___p_r_s.html" target="_self">EFM32HG108F32 PRS</a></td><td class="desc">EFM32HG108F32_PRS Register Declaration </td></tr>
<tr id="row_72_0_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___peripheral___base.html" target="_self">EFM32HG108F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_0_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___peripheral___declaration.html" target="_self">EFM32HG108F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_0_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_0_5_" class="arrow" onclick="toggleFolder('72_0_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g108_f32___bit_fields.html" target="_self">EFM32HG108F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_0_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___d_m_a___bit_fields.html" target="_self">EFM32HG108F32_DMA Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_0_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___c_m_u___bit_fields.html" target="_self">EFM32HG108F32_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_0_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___p_r_s___bit_fields.html" target="_self">EFM32HG108F32_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_0_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___u_n_l_o_c_k.html" target="_self">EFM32HG108F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_0_5_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___p_r_s___signals.html" target="_self">EFM32HG108F32_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_0_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f32___alternate___function.html" target="_self">EFM32HG108F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_1_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_1_" class="arrow" onclick="toggleFolder('72_1_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g108_f64.html" target="_self">EFM32HG108F64</a></td><td class="desc"></td></tr>
<tr id="row_72_1_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___core.html" target="_self">EFM32HG108F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_1_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___part.html" target="_self">EFM32HG108F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_1_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_1_2_" class="arrow" onclick="toggleFolder('72_1_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g108_f64___peripheral___type_defs.html" target="_self">EFM32HG108F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_1_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___d_m_a.html" target="_self">EFM32HG108F64 DMA</a></td><td class="desc">EFM32HG108F64_DMA Register Declaration </td></tr>
<tr id="row_72_1_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___c_m_u.html" target="_self">EFM32HG108F64 CMU</a></td><td class="desc">EFM32HG108F64_CMU Register Declaration </td></tr>
<tr id="row_72_1_2_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___p_r_s.html" target="_self">EFM32HG108F64 PRS</a></td><td class="desc">EFM32HG108F64_PRS Register Declaration </td></tr>
<tr id="row_72_1_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___peripheral___base.html" target="_self">EFM32HG108F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_1_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___peripheral___declaration.html" target="_self">EFM32HG108F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_1_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_1_5_" class="arrow" onclick="toggleFolder('72_1_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g108_f64___bit_fields.html" target="_self">EFM32HG108F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_1_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___d_m_a___bit_fields.html" target="_self">EFM32HG108F64_DMA Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_1_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___c_m_u___bit_fields.html" target="_self">EFM32HG108F64_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_1_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___p_r_s___bit_fields.html" target="_self">EFM32HG108F64_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_1_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___u_n_l_o_c_k.html" target="_self">EFM32HG108F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_1_5_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___p_r_s___signals.html" target="_self">EFM32HG108F64_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_1_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g108_f64___alternate___function.html" target="_self">EFM32HG108F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_2_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_2_" class="arrow" onclick="toggleFolder('72_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g110_f32.html" target="_self">EFM32HG110F32</a></td><td class="desc"></td></tr>
<tr id="row_72_2_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___core.html" target="_self">EFM32HG110F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_2_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___part.html" target="_self">EFM32HG110F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_2_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_2_2_" class="arrow" onclick="toggleFolder('72_2_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g110_f32___peripheral___type_defs.html" target="_self">EFM32HG110F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_2_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___c_m_u.html" target="_self">EFM32HG110F32 CMU</a></td><td class="desc">EFM32HG110F32_CMU Register Declaration </td></tr>
<tr id="row_72_2_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___p_r_s.html" target="_self">EFM32HG110F32 PRS</a></td><td class="desc">EFM32HG110F32_PRS Register Declaration </td></tr>
<tr id="row_72_2_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___peripheral___base.html" target="_self">EFM32HG110F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_2_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___peripheral___declaration.html" target="_self">EFM32HG110F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_2_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_2_5_" class="arrow" onclick="toggleFolder('72_2_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g110_f32___bit_fields.html" target="_self">EFM32HG110F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_2_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___c_m_u___bit_fields.html" target="_self">EFM32HG110F32_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_2_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___p_r_s___bit_fields.html" target="_self">EFM32HG110F32_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_2_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___u_n_l_o_c_k.html" target="_self">EFM32HG110F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_2_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___p_r_s___signals.html" target="_self">EFM32HG110F32_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_2_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f32___alternate___function.html" target="_self">EFM32HG110F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_3_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_3_" class="arrow" onclick="toggleFolder('72_3_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g110_f64.html" target="_self">EFM32HG110F64</a></td><td class="desc"></td></tr>
<tr id="row_72_3_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___core.html" target="_self">EFM32HG110F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_3_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___part.html" target="_self">EFM32HG110F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_3_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_3_2_" class="arrow" onclick="toggleFolder('72_3_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g110_f64___peripheral___type_defs.html" target="_self">EFM32HG110F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_3_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___c_m_u.html" target="_self">EFM32HG110F64 CMU</a></td><td class="desc">EFM32HG110F64_CMU Register Declaration </td></tr>
<tr id="row_72_3_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___p_r_s.html" target="_self">EFM32HG110F64 PRS</a></td><td class="desc">EFM32HG110F64_PRS Register Declaration </td></tr>
<tr id="row_72_3_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___peripheral___base.html" target="_self">EFM32HG110F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_3_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___peripheral___declaration.html" target="_self">EFM32HG110F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_3_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_3_5_" class="arrow" onclick="toggleFolder('72_3_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g110_f64___bit_fields.html" target="_self">EFM32HG110F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_3_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___c_m_u___bit_fields.html" target="_self">EFM32HG110F64_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_3_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___p_r_s___bit_fields.html" target="_self">EFM32HG110F64_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_3_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___u_n_l_o_c_k.html" target="_self">EFM32HG110F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_3_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___p_r_s___signals.html" target="_self">EFM32HG110F64_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_3_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g110_f64___alternate___function.html" target="_self">EFM32HG110F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_4_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_4_" class="arrow" onclick="toggleFolder('72_4_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g210_f32.html" target="_self">EFM32HG210F32</a></td><td class="desc"></td></tr>
<tr id="row_72_4_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___core.html" target="_self">EFM32HG210F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_4_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___part.html" target="_self">EFM32HG210F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_4_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_4_2_" class="arrow" onclick="toggleFolder('72_4_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g210_f32___peripheral___type_defs.html" target="_self">EFM32HG210F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_4_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___c_m_u.html" target="_self">EFM32HG210F32 CMU</a></td><td class="desc">EFM32HG210F32_CMU Register Declaration </td></tr>
<tr id="row_72_4_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___p_r_s.html" target="_self">EFM32HG210F32 PRS</a></td><td class="desc">EFM32HG210F32_PRS Register Declaration </td></tr>
<tr id="row_72_4_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___peripheral___base.html" target="_self">EFM32HG210F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_4_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___peripheral___declaration.html" target="_self">EFM32HG210F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_4_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_4_5_" class="arrow" onclick="toggleFolder('72_4_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g210_f32___bit_fields.html" target="_self">EFM32HG210F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_4_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___c_m_u___bit_fields.html" target="_self">EFM32HG210F32_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_4_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___p_r_s___bit_fields.html" target="_self">EFM32HG210F32_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_4_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___u_n_l_o_c_k.html" target="_self">EFM32HG210F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_4_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___p_r_s___signals.html" target="_self">EFM32HG210F32_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_4_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f32___alternate___function.html" target="_self">EFM32HG210F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_5_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_5_" class="arrow" onclick="toggleFolder('72_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g210_f64.html" target="_self">EFM32HG210F64</a></td><td class="desc"></td></tr>
<tr id="row_72_5_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___core.html" target="_self">EFM32HG210F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_5_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___part.html" target="_self">EFM32HG210F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_5_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_5_2_" class="arrow" onclick="toggleFolder('72_5_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g210_f64___peripheral___type_defs.html" target="_self">EFM32HG210F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_5_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___c_m_u.html" target="_self">EFM32HG210F64 CMU</a></td><td class="desc">EFM32HG210F64_CMU Register Declaration </td></tr>
<tr id="row_72_5_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___p_r_s.html" target="_self">EFM32HG210F64 PRS</a></td><td class="desc">EFM32HG210F64_PRS Register Declaration </td></tr>
<tr id="row_72_5_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___peripheral___base.html" target="_self">EFM32HG210F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_5_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___peripheral___declaration.html" target="_self">EFM32HG210F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_5_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_5_5_" class="arrow" onclick="toggleFolder('72_5_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g210_f64___bit_fields.html" target="_self">EFM32HG210F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_5_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___c_m_u___bit_fields.html" target="_self">EFM32HG210F64_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_5_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___p_r_s___bit_fields.html" target="_self">EFM32HG210F64_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_5_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___u_n_l_o_c_k.html" target="_self">EFM32HG210F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_5_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___p_r_s___signals.html" target="_self">EFM32HG210F64_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_5_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g210_f64___alternate___function.html" target="_self">EFM32HG210F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_6_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_6_" class="arrow" onclick="toggleFolder('72_6_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g222_f32.html" target="_self">EFM32HG222F32</a></td><td class="desc"></td></tr>
<tr id="row_72_6_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___core.html" target="_self">EFM32HG222F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_6_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___part.html" target="_self">EFM32HG222F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_6_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_6_2_" class="arrow" onclick="toggleFolder('72_6_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g222_f32___peripheral___type_defs.html" target="_self">EFM32HG222F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_6_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___c_m_u.html" target="_self">EFM32HG222F32 CMU</a></td><td class="desc">EFM32HG222F32_CMU Register Declaration </td></tr>
<tr id="row_72_6_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___p_r_s.html" target="_self">EFM32HG222F32 PRS</a></td><td class="desc">EFM32HG222F32_PRS Register Declaration </td></tr>
<tr id="row_72_6_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___peripheral___base.html" target="_self">EFM32HG222F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_6_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___peripheral___declaration.html" target="_self">EFM32HG222F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_6_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_6_5_" class="arrow" onclick="toggleFolder('72_6_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g222_f32___bit_fields.html" target="_self">EFM32HG222F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_6_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___c_m_u___bit_fields.html" target="_self">EFM32HG222F32_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_6_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___p_r_s___bit_fields.html" target="_self">EFM32HG222F32_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_6_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___u_n_l_o_c_k.html" target="_self">EFM32HG222F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_6_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___p_r_s___signals.html" target="_self">EFM32HG222F32_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_6_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f32___alternate___function.html" target="_self">EFM32HG222F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_7_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_7_" class="arrow" onclick="toggleFolder('72_7_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g222_f64.html" target="_self">EFM32HG222F64</a></td><td class="desc"></td></tr>
<tr id="row_72_7_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___core.html" target="_self">EFM32HG222F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_7_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___part.html" target="_self">EFM32HG222F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_7_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_7_2_" class="arrow" onclick="toggleFolder('72_7_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g222_f64___peripheral___type_defs.html" target="_self">EFM32HG222F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_7_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___c_m_u.html" target="_self">EFM32HG222F64 CMU</a></td><td class="desc">EFM32HG222F64_CMU Register Declaration </td></tr>
<tr id="row_72_7_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___p_r_s.html" target="_self">EFM32HG222F64 PRS</a></td><td class="desc">EFM32HG222F64_PRS Register Declaration </td></tr>
<tr id="row_72_7_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___peripheral___base.html" target="_self">EFM32HG222F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_7_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___peripheral___declaration.html" target="_self">EFM32HG222F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_7_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_7_5_" class="arrow" onclick="toggleFolder('72_7_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g222_f64___bit_fields.html" target="_self">EFM32HG222F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_7_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___c_m_u___bit_fields.html" target="_self">EFM32HG222F64_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_7_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___p_r_s___bit_fields.html" target="_self">EFM32HG222F64_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_7_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___u_n_l_o_c_k.html" target="_self">EFM32HG222F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_7_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___p_r_s___signals.html" target="_self">EFM32HG222F64_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_7_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g222_f64___alternate___function.html" target="_self">EFM32HG222F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_8_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_8_" class="arrow" onclick="toggleFolder('72_8_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g308_f32.html" target="_self">EFM32HG308F32</a></td><td class="desc"></td></tr>
<tr id="row_72_8_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___core.html" target="_self">EFM32HG308F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_8_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___part.html" target="_self">EFM32HG308F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_8_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_8_2_" class="arrow" onclick="toggleFolder('72_8_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g308_f32___peripheral___type_defs.html" target="_self">EFM32HG308F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_8_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___d_m_a.html" target="_self">EFM32HG308F32 DMA</a></td><td class="desc">EFM32HG308F32_DMA Register Declaration </td></tr>
<tr id="row_72_8_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___c_m_u.html" target="_self">EFM32HG308F32 CMU</a></td><td class="desc">EFM32HG308F32_CMU Register Declaration </td></tr>
<tr id="row_72_8_2_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___p_r_s.html" target="_self">EFM32HG308F32 PRS</a></td><td class="desc">EFM32HG308F32_PRS Register Declaration </td></tr>
<tr id="row_72_8_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___peripheral___base.html" target="_self">EFM32HG308F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_8_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___peripheral___declaration.html" target="_self">EFM32HG308F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_8_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_8_5_" class="arrow" onclick="toggleFolder('72_8_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g308_f32___bit_fields.html" target="_self">EFM32HG308F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_8_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___d_m_a___bit_fields.html" target="_self">EFM32HG308F32_DMA Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_8_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___c_m_u___bit_fields.html" target="_self">EFM32HG308F32_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_8_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___p_r_s___bit_fields.html" target="_self">EFM32HG308F32_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_8_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___u_n_l_o_c_k.html" target="_self">EFM32HG308F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_8_5_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___p_r_s___signals.html" target="_self">EFM32HG308F32_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_8_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f32___alternate___function.html" target="_self">EFM32HG308F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_9_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_9_" class="arrow" onclick="toggleFolder('72_9_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g308_f64.html" target="_self">EFM32HG308F64</a></td><td class="desc"></td></tr>
<tr id="row_72_9_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___core.html" target="_self">EFM32HG308F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_9_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___part.html" target="_self">EFM32HG308F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_9_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_9_2_" class="arrow" onclick="toggleFolder('72_9_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g308_f64___peripheral___type_defs.html" target="_self">EFM32HG308F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_9_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___d_m_a.html" target="_self">EFM32HG308F64 DMA</a></td><td class="desc">EFM32HG308F64_DMA Register Declaration </td></tr>
<tr id="row_72_9_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___c_m_u.html" target="_self">EFM32HG308F64 CMU</a></td><td class="desc">EFM32HG308F64_CMU Register Declaration </td></tr>
<tr id="row_72_9_2_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___p_r_s.html" target="_self">EFM32HG308F64 PRS</a></td><td class="desc">EFM32HG308F64_PRS Register Declaration </td></tr>
<tr id="row_72_9_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___peripheral___base.html" target="_self">EFM32HG308F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_9_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___peripheral___declaration.html" target="_self">EFM32HG308F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_9_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_9_5_" class="arrow" onclick="toggleFolder('72_9_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g308_f64___bit_fields.html" target="_self">EFM32HG308F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_9_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___d_m_a___bit_fields.html" target="_self">EFM32HG308F64_DMA Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_9_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___c_m_u___bit_fields.html" target="_self">EFM32HG308F64_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_9_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___p_r_s___bit_fields.html" target="_self">EFM32HG308F64_PRS Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_9_5_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___u_n_l_o_c_k.html" target="_self">EFM32HG308F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_9_5_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___p_r_s___signals.html" target="_self">EFM32HG308F64_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_72_9_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g308_f64___alternate___function.html" target="_self">EFM32HG308F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_10_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_10_" class="arrow" onclick="toggleFolder('72_10_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g309_f32.html" target="_self">EFM32HG309F32</a></td><td class="desc"></td></tr>
<tr id="row_72_10_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f32___core.html" target="_self">EFM32HG309F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_10_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f32___part.html" target="_self">EFM32HG309F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_10_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f32___peripheral___type_defs.html" target="_self">EFM32HG309F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_10_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f32___peripheral___base.html" target="_self">EFM32HG309F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_10_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f32___peripheral___declaration.html" target="_self">EFM32HG309F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_10_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_10_5_" class="arrow" onclick="toggleFolder('72_10_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g309_f32___bit_fields.html" target="_self">EFM32HG309F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_10_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f32___u_n_l_o_c_k.html" target="_self">EFM32HG309F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_10_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f32___alternate___function.html" target="_self">EFM32HG309F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_11_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_11_" class="arrow" onclick="toggleFolder('72_11_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g309_f64.html" target="_self">EFM32HG309F64</a></td><td class="desc"></td></tr>
<tr id="row_72_11_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f64___core.html" target="_self">EFM32HG309F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_11_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f64___part.html" target="_self">EFM32HG309F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_11_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f64___peripheral___type_defs.html" target="_self">EFM32HG309F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_11_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f64___peripheral___base.html" target="_self">EFM32HG309F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_11_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f64___peripheral___declaration.html" target="_self">EFM32HG309F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_11_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_11_5_" class="arrow" onclick="toggleFolder('72_11_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g309_f64___bit_fields.html" target="_self">EFM32HG309F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_11_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f64___u_n_l_o_c_k.html" target="_self">EFM32HG309F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_11_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g309_f64___alternate___function.html" target="_self">EFM32HG309F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_12_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_12_" class="arrow" onclick="toggleFolder('72_12_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g310_f32.html" target="_self">EFM32HG310F32</a></td><td class="desc"></td></tr>
<tr id="row_72_12_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f32___core.html" target="_self">EFM32HG310F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_12_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f32___part.html" target="_self">EFM32HG310F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_12_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f32___peripheral___type_defs.html" target="_self">EFM32HG310F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_12_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f32___peripheral___base.html" target="_self">EFM32HG310F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_12_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f32___peripheral___declaration.html" target="_self">EFM32HG310F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_12_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_12_5_" class="arrow" onclick="toggleFolder('72_12_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g310_f32___bit_fields.html" target="_self">EFM32HG310F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_12_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f32___u_n_l_o_c_k.html" target="_self">EFM32HG310F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_12_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f32___alternate___function.html" target="_self">EFM32HG310F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_13_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_13_" class="arrow" onclick="toggleFolder('72_13_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g310_f64.html" target="_self">EFM32HG310F64</a></td><td class="desc"></td></tr>
<tr id="row_72_13_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f64___core.html" target="_self">EFM32HG310F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_13_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f64___part.html" target="_self">EFM32HG310F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_13_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f64___peripheral___type_defs.html" target="_self">EFM32HG310F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_13_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f64___peripheral___base.html" target="_self">EFM32HG310F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_13_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f64___peripheral___declaration.html" target="_self">EFM32HG310F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_13_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_13_5_" class="arrow" onclick="toggleFolder('72_13_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g310_f64___bit_fields.html" target="_self">EFM32HG310F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_13_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f64___u_n_l_o_c_k.html" target="_self">EFM32HG310F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_13_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g310_f64___alternate___function.html" target="_self">EFM32HG310F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_14_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_14_" class="arrow" onclick="toggleFolder('72_14_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g321_f32.html" target="_self">EFM32HG321F32</a></td><td class="desc"></td></tr>
<tr id="row_72_14_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___core.html" target="_self">EFM32HG321F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_14_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___part.html" target="_self">EFM32HG321F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_14_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_14_2_" class="arrow" onclick="toggleFolder('72_14_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g321_f32___peripheral___type_defs.html" target="_self">EFM32HG321F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_14_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a.html" target="_self">EFM32HG321F32 DMA</a></td><td class="desc">EFM32HG321F32_DMA Register Declaration </td></tr>
<tr id="row_72_14_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___c_m_u.html" target="_self">EFM32HG321F32 CMU</a></td><td class="desc">EFM32HG321F32_CMU Register Declaration </td></tr>
<tr id="row_72_14_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___peripheral___base.html" target="_self">EFM32HG321F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_14_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___peripheral___declaration.html" target="_self">EFM32HG321F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_14_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_14_5_" class="arrow" onclick="toggleFolder('72_14_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g321_f32___bit_fields.html" target="_self">EFM32HG321F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_14_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___d_m_a___bit_fields.html" target="_self">EFM32HG321F32_DMA Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_14_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___c_m_u___bit_fields.html" target="_self">EFM32HG321F32_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_14_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___u_n_l_o_c_k.html" target="_self">EFM32HG321F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_14_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f32___alternate___function.html" target="_self">EFM32HG321F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_15_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_15_" class="arrow" onclick="toggleFolder('72_15_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g321_f64.html" target="_self">EFM32HG321F64</a></td><td class="desc"></td></tr>
<tr id="row_72_15_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___core.html" target="_self">EFM32HG321F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_15_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___part.html" target="_self">EFM32HG321F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_15_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_15_2_" class="arrow" onclick="toggleFolder('72_15_2_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g321_f64___peripheral___type_defs.html" target="_self">EFM32HG321F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_15_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___d_m_a.html" target="_self">EFM32HG321F64 DMA</a></td><td class="desc">EFM32HG321F64_DMA Register Declaration </td></tr>
<tr id="row_72_15_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___c_m_u.html" target="_self">EFM32HG321F64 CMU</a></td><td class="desc">EFM32HG321F64_CMU Register Declaration </td></tr>
<tr id="row_72_15_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___peripheral___base.html" target="_self">EFM32HG321F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_15_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___peripheral___declaration.html" target="_self">EFM32HG321F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_15_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_15_5_" class="arrow" onclick="toggleFolder('72_15_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g321_f64___bit_fields.html" target="_self">EFM32HG321F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_15_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___d_m_a___bit_fields.html" target="_self">EFM32HG321F64_DMA Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_15_5_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___c_m_u___bit_fields.html" target="_self">EFM32HG321F64_CMU Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_15_5_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___u_n_l_o_c_k.html" target="_self">EFM32HG321F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_15_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g321_f64___alternate___function.html" target="_self">EFM32HG321F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_16_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_16_" class="arrow" onclick="toggleFolder('72_16_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g322_f32.html" target="_self">EFM32HG322F32</a></td><td class="desc"></td></tr>
<tr id="row_72_16_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f32___core.html" target="_self">EFM32HG322F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_16_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f32___part.html" target="_self">EFM32HG322F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_16_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f32___peripheral___type_defs.html" target="_self">EFM32HG322F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_16_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f32___peripheral___base.html" target="_self">EFM32HG322F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_16_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f32___peripheral___declaration.html" target="_self">EFM32HG322F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_16_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_16_5_" class="arrow" onclick="toggleFolder('72_16_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g322_f32___bit_fields.html" target="_self">EFM32HG322F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_16_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f32___u_n_l_o_c_k.html" target="_self">EFM32HG322F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_16_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f32___alternate___function.html" target="_self">EFM32HG322F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_17_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_17_" class="arrow" onclick="toggleFolder('72_17_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g322_f64.html" target="_self">EFM32HG322F64</a></td><td class="desc"></td></tr>
<tr id="row_72_17_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f64___core.html" target="_self">EFM32HG322F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_17_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f64___part.html" target="_self">EFM32HG322F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_17_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f64___peripheral___type_defs.html" target="_self">EFM32HG322F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_17_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f64___peripheral___base.html" target="_self">EFM32HG322F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_17_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f64___peripheral___declaration.html" target="_self">EFM32HG322F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_17_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_17_5_" class="arrow" onclick="toggleFolder('72_17_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g322_f64___bit_fields.html" target="_self">EFM32HG322F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_17_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f64___u_n_l_o_c_k.html" target="_self">EFM32HG322F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_17_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g322_f64___alternate___function.html" target="_self">EFM32HG322F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_18_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_18_" class="arrow" onclick="toggleFolder('72_18_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g350_f32.html" target="_self">EFM32HG350F32</a></td><td class="desc"></td></tr>
<tr id="row_72_18_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f32___core.html" target="_self">EFM32HG350F32 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_18_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f32___part.html" target="_self">EFM32HG350F32 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_18_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f32___peripheral___type_defs.html" target="_self">EFM32HG350F32 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_18_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f32___peripheral___base.html" target="_self">EFM32HG350F32 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_18_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f32___peripheral___declaration.html" target="_self">EFM32HG350F32 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_18_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_18_5_" class="arrow" onclick="toggleFolder('72_18_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g350_f32___bit_fields.html" target="_self">EFM32HG350F32 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_18_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f32___u_n_l_o_c_k.html" target="_self">EFM32HG350F32 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_18_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f32___alternate___function.html" target="_self">EFM32HG350F32 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_72_19_" style="display:none;"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_72_19_" class="arrow" onclick="toggleFolder('72_19_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g350_f64.html" target="_self">EFM32HG350F64</a></td><td class="desc"></td></tr>
<tr id="row_72_19_0_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f64___core.html" target="_self">EFM32HG350F64 Core</a></td><td class="desc">Processor and Core Peripheral Section </td></tr>
<tr id="row_72_19_1_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f64___part.html" target="_self">EFM32HG350F64 Part</a></td><td class="desc"></td></tr>
<tr id="row_72_19_2_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f64___peripheral___type_defs.html" target="_self">EFM32HG350F64 Peripheral TypeDefs</a></td><td class="desc">Device Specific Peripheral Register Structures </td></tr>
<tr id="row_72_19_3_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f64___peripheral___base.html" target="_self">EFM32HG350F64 Peripheral Memory Map</a></td><td class="desc"></td></tr>
<tr id="row_72_19_4_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f64___peripheral___declaration.html" target="_self">EFM32HG350F64 Peripheral Declarations</a></td><td class="desc"></td></tr>
<tr id="row_72_19_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_72_19_5_" class="arrow" onclick="toggleFolder('72_19_5_')">&#9658;</span><a class="el" href="group___e_f_m32_h_g350_f64___bit_fields.html" target="_self">EFM32HG350F64 Bit Fields</a></td><td class="desc"></td></tr>
<tr id="row_72_19_5_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f64___u_n_l_o_c_k.html" target="_self">EFM32HG350F64 Unlock Codes</a></td><td class="desc"></td></tr>
<tr id="row_72_19_6_" style="display:none;"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g350_f64___alternate___function.html" target="_self">EFM32HG350F64 Alternate Function</a></td><td class="desc"></td></tr>
<tr id="row_73_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___e_f_m32_h_g___p_r_s___signals.html" target="_self">EFM32HG_PRS_Signals</a></td><td class="desc">PRS Signal names </td></tr>
<tr id="row_74_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_74_" class="arrow" onclick="toggleFolder('74_')">&#9658;</span><a class="el" href="group___e_m___library.html" target="_self">EM_Library</a></td><td class="desc"></td></tr>
<tr id="row_74_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___b_i_t_b_a_n_d.html" target="_self">BITBAND</a></td><td class="desc">BITBAND Peripheral API </p><pre class="fragment"></pre> </td></tr>
<tr id="row_74_1_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_h_i_p.html" target="_self">CHIP</a></td><td class="desc">Chip Initialization API </p><pre class="fragment"></pre> </td></tr>
<tr id="row_74_2_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___c_o_m_m_o_n.html" target="_self">COMMON</a></td><td class="desc">EFM32 general purpose utilities. </p><pre class="fragment"></pre> </td></tr>
<tr id="row_74_3_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___i_n_t.html" target="_self">INT</a></td><td class="desc">Safe nesting interrupt disable/enable API </td></tr>
<tr id="row_74_4_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___s_y_s_t_e_m.html" target="_self">SYSTEM</a></td><td class="desc">System Peripheral API </p><pre class="fragment"></pre> </td></tr>
<tr id="row_74_5_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___version.html" target="_self">Version</a></td><td class="desc"></td></tr>
<tr id="row_75_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___b_s_p_c_o_m_m_o_n.html" target="_self">API common for all kits</a></td><td class="desc"></td></tr>
<tr id="row_76_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><a class="el" href="group___b_s_p___s_t_k.html" target="_self">API for STK&#39;s</a></td><td class="desc"></td></tr>
<tr id="row_77_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_77_" class="arrow" onclick="toggleFolder('77_')">&#9658;</span><a class="el" href="group___drivers.html" target="_self">Drivers</a></td><td class="desc"></td></tr>
<tr id="row_77_0_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___cdc.html" target="_self">Cdc</a></td><td class="desc"></td></tr>
<tr id="row_77_1_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___display.html" target="_self">Display</a></td><td class="desc">Display device driver stack library. See <a class="el" href="group___display.html#display_doc">Display Device Driver Stack</a> for more information. </p><pre class="fragment"></pre> </td></tr>
<tr id="row_77_2_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___dma_ctrl.html" target="_self">DmaCtrl</a></td><td class="desc"></td></tr>
<tr id="row_77_3_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___retarget_io.html" target="_self">RetargetIo</a></td><td class="desc"></td></tr>
<tr id="row_77_4_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___textdisplay.html" target="_self">Textdisplay</a></td><td class="desc">Line based text output terminal interface on top of the DISPLAY device driver stack. See <a class="el" href="group___textdisplay.html#textdisplay_doc">TextDisplay Library</a> for more information. </p><pre class="fragment"></pre> </td></tr>
<tr id="row_77_5_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___udelay.html" target="_self">Udelay</a></td><td class="desc"></td></tr>
<tr id="row_77_6_" class="even" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___i2_c_s_p_m.html" target="_self">I2CSPM</a></td><td class="desc"></td></tr>
<tr id="row_78_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_78_" class="arrow" onclick="toggleFolder('78_')">&#9658;</span><a class="el" href="group___e_m___drivers.html" target="_self">EM_Drivers</a></td><td class="desc"></td></tr>
<tr id="row_78_0_" style="display:none;"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><a class="el" href="group___g_p_i_o_i_n_t.html" target="_self">GPIOINT</a></td><td class="desc">GPIOINT General Purpose Input/Output Interrupt dispatcher, see <a class="el" href="gpioint_doc.html">GPIOINT General Purpose Input/Output Interrupt dispatcher</a> page for detailed documentation. </p><pre class="fragment"></pre> </td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Aug 26 2015 21:30:45 for OSS-7: Open Source Stack for DASH7 Alliance Protocol by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
