v 20110115 2
C 40000 40000 0 0 0 title-B.sym
C 41000 40400 1 0 0 ATtiny85.sym
{
T 43300 42700 5 10 1 1 0 6 1
refdes=MCU
T 41300 42850 5 10 0 0 0 0 1
device=ATtiny85
T 41300 43050 5 10 0 0 0 0 1
footprint=DIP8
T 41000 40400 5 10 0 1 0 0 1
net=RCLK:5
T 41000 40400 5 10 0 1 0 0 1
net=CELL_SER1:6
T 41000 40400 5 10 0 1 0 0 1
net=SRCLK:7
}
C 41500 47900 1 0 0 74595-1.sym
{
T 41800 50740 5 10 0 0 0 0 1
device=74595
T 43200 50600 5 10 1 1 0 6 1
refdes=CELL_IC1
T 41800 50950 5 10 0 0 0 0 1
footprint=DIP16
T 41500 47900 5 10 0 1 0 0 1
net=C32:15
T 41500 47900 5 10 0 1 0 0 1
net=C31:1
T 41500 47900 5 10 0 1 0 0 1
net=C30:2
T 41500 47900 5 10 0 1 0 0 1
net=C29:3
T 41500 47900 5 10 0 1 0 0 1
net=C28:4
T 41500 47900 5 10 0 1 0 0 1
net=C27:5
T 41500 47900 5 10 0 1 0 0 1
net=C26:6
T 41500 47900 5 10 0 1 0 0 1
net=C25:7
T 41500 47900 5 10 0 1 0 0 1
net=RCLK:12
T 41500 47900 5 10 0 1 0 0 1
net=CELL_SER1:14
T 41500 47900 5 10 0 1 0 0 1
net=SRCLK:11
T 41500 47900 5 10 0 1 0 0 1
net=CELL_SER2:9
T 41500 47900 5 10 0 1 0 0 1
net=GND:13
T 41500 47900 5 10 0 1 0 0 1
net=Vcc:10
}
C 53900 43300 1 270 0 capacitor-2.sym
{
T 54600 43100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 54400 43100 5 10 1 1 270 0 1
refdes=10uF
T 54800 43100 5 10 0 0 270 0 1
symversion=0.1
T 53900 43300 5 10 0 1 0 0 1
footprint=RCY100P
}
C 52200 42200 1 0 0 capacitor-2.sym
{
T 52400 42900 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 52400 42700 5 10 1 1 0 0 1
refdes=100uF
T 52400 43100 5 10 0 0 0 0 1
symversion=0.1
T 52200 42200 5 10 0 1 0 0 1
footprint=RCY100P
}
C 52100 42900 1 0 0 LM323T.sym
{
T 52400 44600 5 10 0 0 0 0 1
device=LM323T
T 53800 44300 5 10 1 1 0 6 1
refdes=REG
T 52100 42900 5 10 0 1 0 0 1
footprint=TO220
T 52100 42900 5 10 0 1 0 0 1
net=Vcc:3
T 52100 42900 5 10 0 1 0 0 1
net=GND:2
}
C 51500 42800 1 90 0 diode-1.sym
{
T 50900 43200 5 10 0 0 90 0 1
device=DIODE
T 51000 43000 5 10 1 1 90 0 1
refdes=1N5408
T 51500 42800 5 10 0 1 0 0 1
footprint=800
}
N 51300 43700 52100 43700 4
N 53100 42100 53100 42900 4
N 54100 43300 54100 43700 4
N 53100 42400 54100 42400 4
N 52200 42400 52100 42400 4
N 52100 42400 52100 43700 4
N 51300 42100 51300 42800 4
C 53000 41800 1 0 0 gnd-1.sym
N 54100 43700 54500 43700 4
C 40400 41600 1 270 0 resistor-1.sym
{
T 40800 41300 5 10 0 0 270 0 1
device=RESISTOR
T 40700 41600 5 10 1 1 270 0 1
refdes=10k Ohm
T 40400 41600 5 10 0 1 0 0 1
footprint=ACY300
T 40400 41600 5 10 0 1 0 0 1
net=Vcc:1
T 40400 41600 5 10 0 1 0 0 1
net=RST:2
}
U 43600 42300 43900 42300 10 0
{
T 43600 42300 5 10 1 1 0 0 1
netname=RCLK
}
U 43600 41900 43900 41900 10 0
{
T 43600 41900 5 10 1 1 0 0 1
netnamer=CELL_SER1
}
U 43600 41500 43900 41500 10 0
{
T 43600 41500 5 10 1 1 0 0 1
netname=SRCLK
}
U 41600 49900 40500 49900 10 0
{
T 40400 49900 5 10 1 1 0 0 1
netname=RCLK
}
U 41500 49300 40500 49300 10 0
{
T 40400 49300 5 10 1 1 0 0 1
netname=SRCLK
}
U 41500 49000 40500 49000 10 0
{
T 40400 49000 5 10 1 1 0 0 1
netname=CELL_SER1
}
U 41500 48100 40500 48100 10 0
{
T 40400 48100 5 10 1 1 0 0 1
netname=CELL_SER2
}
C 41200 50300 1 270 0 gnd-1.sym
T 50100 40700 9 10 1 0 0 0 1
Automaton AVR
T 50100 40300 9 10 1 0 0 0 1
automaton-avr.sch
C 46200 47900 1 0 0 74595-1.sym
{
T 46500 50740 5 10 0 0 0 0 1
device=74595
T 47900 50600 5 10 1 1 0 6 1
refdes=CELL_IC2
T 46500 50950 5 10 0 0 0 0 1
footprint=DIP16
T 46200 47900 5 10 0 1 0 0 1
net=C16:15
T 46200 47900 5 10 0 1 0 0 1
net=C15:1
T 46200 47900 5 10 0 1 0 0 1
net=C14:2
T 46200 47900 5 10 0 1 0 0 1
net=C13:3
T 46200 47900 5 10 0 1 0 0 1
net=C12:4
T 46200 47900 5 10 0 1 0 0 1
net=C11:5
T 46200 47900 5 10 0 1 0 0 1
net=C10:6
T 46200 47900 5 10 0 1 0 0 1
net=C9:7
T 46200 47900 5 10 0 1 0 0 1
net=RCLK:12
T 46200 47900 5 10 0 1 0 0 1
net=SRCLK:11
T 46200 47900 5 10 0 1 0 0 1
net=CELL_SER2:14
T 46200 47900 5 10 0 1 0 0 1
net=CELL_SER3:9
T 46200 47900 5 10 0 1 0 0 1
net=Vcc:10
T 46200 47900 5 10 0 1 0 0 1
net=GND:13
}
U 46300 49900 45200 49900 10 0
{
T 45100 49900 5 10 1 1 0 0 1
netname=RCLK
}
U 46200 49300 45200 49300 10 0
{
T 45100 49300 5 10 1 1 0 0 1
netname=SRCLK
}
U 46200 49000 45200 49000 10 0
{
T 45100 49000 5 10 1 1 0 0 1
netname=CELL_SER2
}
U 46200 48100 45200 48100 10 0
{
T 45100 48100 5 10 1 1 0 0 1
netname=CELL_SER3
}
C 45900 50300 1 270 0 gnd-1.sym
C 41500 44400 1 0 0 74595-1.sym
{
T 41800 47240 5 10 0 0 0 0 1
device=74595
T 43200 47100 5 10 1 1 0 6 1
refdes=CELL_IC3
T 41800 47450 5 10 0 0 0 0 1
footprint=DIP16
T 41500 44400 5 10 0 1 0 0 1
net=RCLK:12
T 41500 44400 5 10 0 1 0 0 1
net=SRCLK:11
T 41500 44400 5 10 0 1 0 0 1
net=CELL_SER3:14
T 41500 44400 5 10 0 1 0 0 1
net=CELL_SER4:9
T 41500 44400 5 10 0 1 0 0 1
net=Vcc:10
T 41500 44400 5 10 0 1 0 0 1
net=GND:13
T 41500 44400 5 10 0 1 0 0 1
net=C24:15
T 41500 44400 5 10 0 1 0 0 1
net=C23:1
T 41500 44400 5 10 0 1 0 0 1
net=C22:2
T 41500 44400 5 10 0 1 0 0 1
net=C21:3
T 41500 44400 5 10 0 1 0 0 1
net=C20:4
T 41500 44400 5 10 0 1 0 0 1
net=C19:5
T 41500 44400 5 10 0 1 0 0 1
net=C18:6
T 41500 44400 5 10 0 1 0 0 1
net=C17:7
}
U 41600 46400 40500 46400 10 0
{
T 40400 46400 5 10 1 1 0 0 1
netname=RCLK
}
U 41500 45800 40500 45800 10 0
{
T 40400 45800 5 10 1 1 0 0 1
netname=SRCLK
}
U 41500 45500 40500 45500 10 0
{
T 40400 45500 5 10 1 1 0 0 1
netname=CELL_SER3
}
U 41500 44600 40500 44600 10 0
{
T 40400 44600 5 10 1 1 0 0 1
netname=CELL_SER4
}
C 41200 46800 1 270 0 gnd-1.sym
C 46200 44400 1 0 0 74595-1.sym
{
T 46500 47240 5 10 0 0 0 0 1
device=74595
T 47900 47100 5 10 1 1 0 6 1
refdes=CELL_IC4
T 46500 47450 5 10 0 0 0 0 1
footprint=DIP16
T 46200 44400 5 10 0 1 0 0 1
net=RCLK:12
T 46200 44400 5 10 0 1 0 0 1
net=SRCLK:11
T 46200 44400 5 10 0 1 0 0 1
net=CELL_SET4:14
T 46200 44400 5 10 0 1 0 0 1
net=GND:13
T 46200 44400 5 10 0 1 0 0 1
net=Vcc:10
T 46200 44400 5 10 0 1 0 0 1
net=C8:15
T 46200 44400 5 10 0 1 0 0 1
net=C7:1
T 46200 44400 5 10 0 1 0 0 1
net=C6:2
T 46200 44400 5 10 0 1 0 0 1
net=C5:3
T 46200 44400 5 10 0 1 0 0 1
net=C4:4
T 46200 44400 5 10 0 1 0 0 1
net=C3:5
T 46200 44400 5 10 0 1 0 0 1
net=C2:6
T 46200 44400 5 10 0 1 0 0 1
net=C1:7
}
U 46300 46400 45200 46400 10 0
{
T 45100 46400 5 10 1 1 0 0 1
netname=RCLK
}
U 46200 45800 45200 45800 10 0
{
T 45100 45800 5 10 1 1 0 0 1
netname=SRCLK
}
U 46200 45500 45200 45500 10 0
{
T 45100 45500 5 10 1 1 0 0 1
netname=CELL_SER4
}
C 45900 46800 1 270 0 gnd-1.sym
C 50500 48000 1 0 0 header10-1.sym
{
T 50500 50000 5 10 0 1 0 0 1
device=HEADER10
T 51100 50100 5 10 1 1 0 0 1
refdes=H1
T 50500 48000 5 10 0 1 0 0 1
footprint=HEADER10_1
T 50500 48000 5 10 0 1 0 0 1
net=C32:2
T 50500 48000 5 10 0 1 0 0 1
net=C31:3
T 50500 48000 5 10 0 1 0 0 1
net=C30:4
T 50500 48000 5 10 0 1 0 0 1
net=C29:5
T 50500 48000 5 10 0 1 0 0 1
net=C28:6
T 50500 48000 5 10 0 1 0 0 1
net=C27:7
T 50500 48000 5 10 0 1 0 0 1
net=C26:8
T 50500 48000 5 10 0 1 0 0 1
net=C25:9
T 50500 48000 5 10 0 1 0 0 1
net=Vcc:1
T 50500 48000 5 10 0 1 0 0 1
net=GND:10
}
U 50500 49400 49800 49400 10 0
{
T 49700 49400 5 10 1 1 0 0 1
netname=C32
}
C 54300 48000 1 0 0 header10-1.sym
{
T 54300 50000 5 10 0 1 0 0 1
device=HEADER10
T 54900 50100 5 10 1 1 0 0 1
refdes=H2
T 54300 48000 5 10 0 1 0 0 1
footprint=HEADER10_1
T 54300 48000 5 10 0 1 0 0 1
net=Vcc:1
T 54300 48000 5 10 0 1 0 0 1
net=GND:10
T 54300 48000 5 10 0 1 0 0 1
net=C24:2
T 54300 48000 5 10 0 1 0 0 1
net=C23:3
T 54300 48000 5 10 0 1 0 0 1
net=C22:4
T 54300 48000 5 10 0 1 0 0 1
net=C21:5
T 54300 48000 5 10 0 1 0 0 1
net=C20:6
T 54300 48000 5 10 0 1 0 0 1
net=C19:7
T 54300 48000 5 10 0 1 0 0 1
net=C18:8
T 54300 48000 5 10 0 1 0 0 1
net=C17:9
}
C 54300 45300 1 0 0 header10-1.sym
{
T 54300 47300 5 10 0 1 0 0 1
device=HEADER10
T 54900 47400 5 10 1 1 0 0 1
refdes=H4
T 54300 45300 5 10 0 1 0 0 1
footprint=HEADER10_1
T 54300 45300 5 10 0 1 0 0 1
net=Vcc:1
T 54300 45300 5 10 0 1 0 0 1
net=GND:10
T 54300 45300 5 10 0 1 0 0 1
net=C8:2
T 54300 45300 5 10 0 1 0 0 1
net=C7:3
T 54300 45300 5 10 0 1 0 0 1
net=C6:4
T 54300 45300 5 10 0 1 0 0 1
net=C5:5
T 54300 45300 5 10 0 1 0 0 1
net=C4:6
T 54300 45300 5 10 0 1 0 0 1
net=C3:7
T 54300 45300 5 10 0 1 0 0 1
net=C2:8
T 54300 45300 5 10 0 1 0 0 1
net=C1:9
}
C 50500 45300 1 0 0 header10-1.sym
{
T 50500 47300 5 10 0 1 0 0 1
device=HEADER10
T 51100 47400 5 10 1 1 0 0 1
refdes=H3
T 50500 45300 5 10 0 1 0 0 1
footprint=HEADER10_1
T 50500 45300 5 10 0 1 0 0 1
net=Vcc:1
T 50500 45300 5 10 0 1 0 0 1
net=GND:10
T 50500 45300 5 10 0 1 0 0 1
net=C16:2
T 50500 45300 5 10 0 1 0 0 1
net=C15:3
T 50500 45300 5 10 0 1 0 0 1
net=C14:4
T 50500 45300 5 10 0 1 0 0 1
net=C13:5
T 50500 45300 5 10 0 1 0 0 1
net=C12:6
T 50500 45300 5 10 0 1 0 0 1
net=C11:7
T 50500 45300 5 10 0 1 0 0 1
net=C10:8
T 50500 45300 5 10 0 1 0 0 1
net=C9:9
}
U 43500 50200 44000 50200 10 0
{
T 43700 50200 5 10 1 1 0 0 1
netname=C32
}
U 43500 49900 44000 49900 10 0
{
T 43700 49900 5 10 1 1 0 0 1
netname=C31
}
U 43500 49600 44000 49600 10 0
{
T 43700 49600 5 10 1 1 0 0 1
netname=C30
}
U 43500 49300 44000 49300 10 0
{
T 43700 49300 5 10 1 1 0 0 1
netname=C29
}
U 43500 49000 44000 49000 10 0
{
T 43700 49000 5 10 1 1 0 0 1
netname=C28
}
U 43500 48700 44000 48700 10 0
{
T 43700 48700 5 10 1 1 0 0 1
netname=C27
}
U 43500 48400 44000 48400 10 0
{
T 43700 48400 5 10 1 1 0 0 1
netname=C26
}
U 43500 48100 44000 48100 10 0
{
T 43700 48100 5 10 1 1 0 0 1
netname=C25
}
U 43500 46700 44000 46700 10 0
{
T 43700 46700 5 10 1 1 0 0 1
netname=C24
}
U 43500 46400 44000 46400 10 0
{
T 43700 46400 5 10 1 1 0 0 1
netname=C23
}
U 43500 46100 44000 46100 10 0
{
T 43700 46100 5 10 1 1 0 0 1
netname=C22
}
U 43500 45800 44000 45800 10 0
{
T 43700 45800 5 10 1 1 0 0 1
netname=C21
}
U 43500 45500 44000 45500 10 0
{
T 43700 45500 5 10 1 1 0 0 1
netname=C20
}
U 43500 45200 44000 45200 10 0
{
T 43700 45200 5 10 1 1 0 0 1
netname=C19
}
U 43500 44900 44000 44900 10 0
{
T 43700 44900 5 10 1 1 0 0 1
netname=C18
}
U 43500 44600 44000 44600 10 0
{
T 43700 44600 5 10 1 1 0 0 1
netname=C17
}
U 48200 46700 48700 46700 10 0
{
T 48400 46700 5 10 1 1 0 0 1
netname=C8
}
U 48200 46400 48700 46400 10 0
{
T 48400 46400 5 10 1 1 0 0 1
netname=C7
}
U 48200 46100 48700 46100 10 0
{
T 48400 46100 5 10 1 1 0 0 1
netname=C6
}
U 48200 45800 48700 45800 10 0
{
T 48400 45800 5 10 1 1 0 0 1
netname=C5
}
U 48200 45500 48700 45500 10 0
{
T 48400 45500 5 10 1 1 0 0 1
netname=C4
}
U 48200 45200 48700 45200 10 0
{
T 48400 45200 5 10 1 1 0 0 1
netname=C3
}
U 48200 44900 48700 44900 10 0
{
T 48400 44900 5 10 1 1 0 0 1
netname=C2
}
U 48200 44600 48700 44600 10 0
{
T 48400 44600 5 10 1 1 0 0 1
netname=C1
}
U 48200 50200 48700 50200 10 0
{
T 48400 50200 5 10 1 1 0 0 1
netname=C16
}
U 48200 49900 48700 49900 10 0
{
T 48400 49900 5 10 1 1 0 0 1
netname=C15
}
U 48200 49600 48700 49600 10 0
{
T 48400 49600 5 10 1 1 0 0 1
netname=C14
}
U 48200 49300 48700 49300 10 0
{
T 48400 49300 5 10 1 1 0 0 1
netname=C13
}
U 48200 49000 48700 49000 10 0
{
T 48400 49000 5 10 1 1 0 0 1
netname=C12
}
U 48200 48700 48700 48700 10 0
{
T 48400 48700 5 10 1 1 0 0 1
netname=C11
}
U 48200 48400 48700 48400 10 0
{
T 48400 48400 5 10 1 1 0 0 1
netname=C10
}
U 48200 48100 48700 48100 10 0
{
T 48400 48100 5 10 1 1 0 0 1
netname=C9
}
C 52700 49700 1 90 0 gnd-1.sym
C 52700 47000 1 90 0 gnd-1.sym
C 56500 47000 1 90 0 gnd-1.sym
C 56500 49700 1 90 0 gnd-1.sym
N 50000 49800 50500 49800 4
N 52400 49800 51900 49800 4
N 50000 47100 50500 47100 4
N 52400 47100 51900 47100 4
N 53800 47100 54300 47100 4
N 56200 47100 55700 47100 4
N 53800 49800 54300 49800 4
N 56200 49800 55700 49800 4
U 52600 49400 51900 49400 10 0
{
T 52300 49400 5 10 1 1 0 0 1
netname=C25
}
U 50500 49000 49800 49000 10 0
{
T 49700 49000 5 10 1 1 0 0 1
netname=C31
}
U 52600 49000 51900 49000 10 0
{
T 52300 49000 5 10 1 1 0 0 1
netname=C26
}
U 50500 48600 49800 48600 10 0
{
T 49700 48600 5 10 1 1 0 0 1
netname=C30
}
U 52600 48600 51900 48600 10 0
{
T 52300 48600 5 10 1 1 0 0 1
netname=C27
}
U 50500 48200 49800 48200 10 0
{
T 49700 48200 5 10 1 1 0 0 1
netname=C29
}
U 52600 48200 51900 48200 10 0
{
T 52300 48200 5 10 1 1 0 0 1
netname=C28
}
U 54300 49400 53600 49400 10 0
{
T 53500 49400 5 10 1 1 0 0 1
netname=C24
}
U 56400 49400 55700 49400 10 0
{
T 56100 49400 5 10 1 1 0 0 1
netname=C17
}
U 54300 49000 53600 49000 10 0
{
T 53500 49000 5 10 1 1 0 0 1
netname=C23
}
U 56400 49000 55700 49000 10 0
{
T 56100 49000 5 10 1 1 0 0 1
netname=C18
}
U 54300 48600 53600 48600 10 0
{
T 53500 48600 5 10 1 1 0 0 1
netname=C22
}
U 56400 48600 55700 48600 10 0
{
T 56100 48600 5 10 1 1 0 0 1
netname=C19
}
U 54300 48200 53600 48200 10 0
{
T 53500 48200 5 10 1 1 0 0 1
netname=C21
}
U 56400 48200 55700 48200 10 0
{
T 56100 48200 5 10 1 1 0 0 1
netname=C20
}
U 54300 46700 53600 46700 10 0
{
T 53500 46700 5 10 1 1 0 0 1
netname=C8
}
U 56400 46700 55700 46700 10 0
{
T 56100 46700 5 10 1 1 0 0 1
netname=C1
}
U 54300 46300 53600 46300 10 0
{
T 53500 46300 5 10 1 1 0 0 1
netname=C7
}
U 56400 46300 55700 46300 10 0
{
T 56100 46300 5 10 1 1 0 0 1
netname=C2
}
U 54300 45900 53600 45900 10 0
{
T 53500 45900 5 10 1 1 0 0 1
netname=C6
}
U 56400 45900 55700 45900 10 0
{
T 56100 45900 5 10 1 1 0 0 1
netname=C3
}
U 54300 45500 53600 45500 10 0
{
T 53500 45500 5 10 1 1 0 0 1
netname=C5
}
U 56400 45500 55700 45500 10 0
{
T 56100 45500 5 10 1 1 0 0 1
netname=C4
}
U 50500 46700 49800 46700 10 0
{
T 49700 46700 5 10 1 1 0 0 1
netname=C16
}
U 52600 46700 51900 46700 10 0
{
T 52300 46700 5 10 1 1 0 0 1
netname=C9
}
U 50500 46300 49800 46300 10 0
{
T 49700 46300 5 10 1 1 0 0 1
netname=C15
}
U 52600 46300 51900 46300 10 0
{
T 52300 46300 5 10 1 1 0 0 1
netname=C10
}
U 50500 45900 49800 45900 10 0
{
T 49700 45900 5 10 1 1 0 0 1
netname=C14
}
U 52600 45900 51900 45900 10 0
{
T 52300 45900 5 10 1 1 0 0 1
netname=C11
}
U 50500 45500 49800 45500 10 0
{
T 49700 45500 5 10 1 1 0 0 1
netname=C13
}
U 52600 45500 51900 45500 10 0
{
T 52300 45500 5 10 1 1 0 0 1
netname=C12
}
C 46500 41000 1 90 0 pot-1.sym
{
T 45600 41800 5 10 0 0 90 0 1
device=VARIABLE_RESISTOR
T 46100 41600 5 10 1 1 90 0 1
refdes=10K POT
T 45000 41800 5 10 0 0 90 0 1
footprint=none
}
C 46300 40500 1 0 0 gnd-1.sym
N 45300 40700 43600 40700 4
N 45300 40700 45300 41500 4
N 45300 41500 45900 41500 4
N 46400 40800 46400 41000 4
N 46400 42200 46400 41900 4
N 40500 40700 41000 40700 4
N 40500 41800 40500 41600 4
C 40300 41800 1 0 0 vcc-2.sym
C 41500 45900 1 90 0 vcc-2.sym
C 41500 49400 1 90 0 vcc-2.sym
C 46200 49400 1 90 0 vcc-2.sym
C 46200 45900 1 90 0 vcc-2.sym
C 50000 46900 1 90 0 vcc-2.sym
C 50000 49600 1 90 0 vcc-2.sym
C 53800 49600 1 90 0 vcc-2.sym
C 53800 46900 1 90 0 vcc-2.sym
C 54500 43900 1 270 0 vcc-1.sym
C 46200 42200 1 0 0 vcc-1.sym
C 51500 42100 1 180 0 generic-power.sym
{
T 51300 41850 5 10 1 1 180 3 1
net=Vin:1
}
