rom16.v,verilog,xil_defaultlib,../../../../ldpc_ru_encoder.gen/sources_1/ip/rom16/sim/rom16.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
