Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jun 18 23:18:18 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file RS232dmaramtop_timing_summary_routed.rpt -rpx RS232dmaramtop_timing_summary_routed.rpx
| Design       : RS232dmaramtop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: DMA_ACK (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[1]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[2]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: bloqueDMA/FSM_onehot_estado_a_reg[8]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_envio_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_envio_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_recepcion_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueDMA/contador_recepcion_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/ACK_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/StartTX_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/Transmitter/estado_a_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bloqueRS232/Transmitter/estado_a_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.861        0.000                      0                  143        0.114        0.000                      0                  143        3.000        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                     ------------       ----------      --------------
bloqueRS232/Clock_generator/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_Clk_Gen                        {0.000 25.000}     50.000          20.000          
  clkfbout_Clk_Gen                        {0.000 5.000}      10.000          100.000         
sys_clk_pin                               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bloqueRS232/Clock_generator/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Clk_Gen                             44.327        0.000                      0                  139        0.114        0.000                      0                  139       24.500        0.000                       0                    78  
  clkfbout_Clk_Gen                                                                                                                                                                          7.845        0.000                       0                     3  
sys_clk_pin                                     8.035        0.000                      0                    4        0.236        0.000                      0                    4        4.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Clk_Gen  sys_clk_pin             5.861        0.000                      0                    4        0.265        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  bloqueRS232/Clock_generator/inst/clk_in1
  To Clock:  bloqueRS232/Clock_generator/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bloqueRS232/Clock_generator/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bloqueRS232/Clock_generator/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  clk_out1_Clk_Gen

Setup :            0  Failing Endpoints,  Worst Slack       44.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.327ns  (required time - arrival time)
  Source:                 bloqueRS232/Transmitter/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Transmitter/estado_a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 0.574ns (10.828%)  route 4.727ns (89.172%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 51.598 - 50.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.714     1.716    bloqueRS232/Transmitter/CLK
    SLICE_X83Y71         FDCE                                         r  bloqueRS232/Transmitter/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.456     2.172 r  bloqueRS232/Transmitter/estado_a_reg[0]/Q
                         net (fo=13, routed)          4.203     6.376    bloqueRS232/Transmitter/estado_a[0]
    SLICE_X83Y72         LUT5 (Prop_lut5_I3_O)        0.118     6.494 r  bloqueRS232/Transmitter/estado_a[0]_i_1/O
                         net (fo=1, routed)           0.524     7.017    bloqueRS232/Transmitter/estado_a[0]_i_1_n_0
    SLICE_X83Y71         FDCE                                         r  bloqueRS232/Transmitter/estado_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.595    51.598    bloqueRS232/Transmitter/CLK
    SLICE_X83Y71         FDCE                                         r  bloqueRS232/Transmitter/estado_a_reg[0]/C
                         clock pessimism              0.118    51.716    
                         clock uncertainty           -0.103    51.614    
    SLICE_X83Y71         FDCE (Setup_fdce_C_D)       -0.269    51.345    bloqueRS232/Transmitter/estado_a_reg[0]
  -------------------------------------------------------------------
                         required time                         51.345    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                 44.327    

Slack (MET) :             44.655ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.090ns (22.697%)  route 3.712ns (77.303%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.719     1.721    bloqueRS232/Receiver/CLK
    SLICE_X82Y67         FDCE                                         r  bloqueRS232/Receiver/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDCE (Prop_fdce_C_Q)         0.456     2.177 r  bloqueRS232/Receiver/contador_reg[3]/Q
                         net (fo=6, routed)           1.207     3.384    bloqueRS232/Receiver/contador[3]
    SLICE_X80Y67         LUT4 (Prop_lut4_I0_O)        0.153     3.537 f  bloqueRS232/Receiver/contador[7]_i_3/O
                         net (fo=3, routed)           0.833     4.370    bloqueRS232/Receiver/contador[7]_i_3_n_0
    SLICE_X80Y66         LUT5 (Prop_lut5_I4_O)        0.331     4.701 f  bloqueRS232/Receiver/estado_a[1]_i_2/O
                         net (fo=9, routed)           1.197     5.898    bloqueRS232/Receiver/estado_a[1]_i_2_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.150     6.048 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.476     6.524    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.596    51.599    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
                         clock pessimism              0.095    51.694    
                         clock uncertainty           -0.103    51.592    
    SLICE_X83Y69         FDCE (Setup_fdce_C_CE)      -0.413    51.179    bloqueRS232/Shift/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         51.179    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 44.655    

Slack (MET) :             44.655ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.090ns (22.697%)  route 3.712ns (77.303%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.719     1.721    bloqueRS232/Receiver/CLK
    SLICE_X82Y67         FDCE                                         r  bloqueRS232/Receiver/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDCE (Prop_fdce_C_Q)         0.456     2.177 r  bloqueRS232/Receiver/contador_reg[3]/Q
                         net (fo=6, routed)           1.207     3.384    bloqueRS232/Receiver/contador[3]
    SLICE_X80Y67         LUT4 (Prop_lut4_I0_O)        0.153     3.537 f  bloqueRS232/Receiver/contador[7]_i_3/O
                         net (fo=3, routed)           0.833     4.370    bloqueRS232/Receiver/contador[7]_i_3_n_0
    SLICE_X80Y66         LUT5 (Prop_lut5_I4_O)        0.331     4.701 f  bloqueRS232/Receiver/estado_a[1]_i_2/O
                         net (fo=9, routed)           1.197     5.898    bloqueRS232/Receiver/estado_a[1]_i_2_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.150     6.048 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.476     6.524    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.596    51.599    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[1]/C
                         clock pessimism              0.095    51.694    
                         clock uncertainty           -0.103    51.592    
    SLICE_X83Y69         FDCE (Setup_fdce_C_CE)      -0.413    51.179    bloqueRS232/Shift/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         51.179    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 44.655    

Slack (MET) :             44.655ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.090ns (22.697%)  route 3.712ns (77.303%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.719     1.721    bloqueRS232/Receiver/CLK
    SLICE_X82Y67         FDCE                                         r  bloqueRS232/Receiver/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDCE (Prop_fdce_C_Q)         0.456     2.177 r  bloqueRS232/Receiver/contador_reg[3]/Q
                         net (fo=6, routed)           1.207     3.384    bloqueRS232/Receiver/contador[3]
    SLICE_X80Y67         LUT4 (Prop_lut4_I0_O)        0.153     3.537 f  bloqueRS232/Receiver/contador[7]_i_3/O
                         net (fo=3, routed)           0.833     4.370    bloqueRS232/Receiver/contador[7]_i_3_n_0
    SLICE_X80Y66         LUT5 (Prop_lut5_I4_O)        0.331     4.701 f  bloqueRS232/Receiver/estado_a[1]_i_2/O
                         net (fo=9, routed)           1.197     5.898    bloqueRS232/Receiver/estado_a[1]_i_2_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.150     6.048 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.476     6.524    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.596    51.599    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[2]/C
                         clock pessimism              0.095    51.694    
                         clock uncertainty           -0.103    51.592    
    SLICE_X83Y69         FDCE (Setup_fdce_C_CE)      -0.413    51.179    bloqueRS232/Shift/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         51.179    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 44.655    

Slack (MET) :             44.655ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.090ns (22.697%)  route 3.712ns (77.303%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.719     1.721    bloqueRS232/Receiver/CLK
    SLICE_X82Y67         FDCE                                         r  bloqueRS232/Receiver/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDCE (Prop_fdce_C_Q)         0.456     2.177 r  bloqueRS232/Receiver/contador_reg[3]/Q
                         net (fo=6, routed)           1.207     3.384    bloqueRS232/Receiver/contador[3]
    SLICE_X80Y67         LUT4 (Prop_lut4_I0_O)        0.153     3.537 f  bloqueRS232/Receiver/contador[7]_i_3/O
                         net (fo=3, routed)           0.833     4.370    bloqueRS232/Receiver/contador[7]_i_3_n_0
    SLICE_X80Y66         LUT5 (Prop_lut5_I4_O)        0.331     4.701 f  bloqueRS232/Receiver/estado_a[1]_i_2/O
                         net (fo=9, routed)           1.197     5.898    bloqueRS232/Receiver/estado_a[1]_i_2_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.150     6.048 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.476     6.524    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.596    51.599    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
                         clock pessimism              0.095    51.694    
                         clock uncertainty           -0.103    51.592    
    SLICE_X83Y69         FDCE (Setup_fdce_C_CE)      -0.413    51.179    bloqueRS232/Shift/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         51.179    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 44.655    

Slack (MET) :             44.655ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.090ns (22.697%)  route 3.712ns (77.303%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.719     1.721    bloqueRS232/Receiver/CLK
    SLICE_X82Y67         FDCE                                         r  bloqueRS232/Receiver/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDCE (Prop_fdce_C_Q)         0.456     2.177 r  bloqueRS232/Receiver/contador_reg[3]/Q
                         net (fo=6, routed)           1.207     3.384    bloqueRS232/Receiver/contador[3]
    SLICE_X80Y67         LUT4 (Prop_lut4_I0_O)        0.153     3.537 f  bloqueRS232/Receiver/contador[7]_i_3/O
                         net (fo=3, routed)           0.833     4.370    bloqueRS232/Receiver/contador[7]_i_3_n_0
    SLICE_X80Y66         LUT5 (Prop_lut5_I4_O)        0.331     4.701 f  bloqueRS232/Receiver/estado_a[1]_i_2/O
                         net (fo=9, routed)           1.197     5.898    bloqueRS232/Receiver/estado_a[1]_i_2_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.150     6.048 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.476     6.524    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.596    51.599    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[4]/C
                         clock pessimism              0.095    51.694    
                         clock uncertainty           -0.103    51.592    
    SLICE_X83Y69         FDCE (Setup_fdce_C_CE)      -0.413    51.179    bloqueRS232/Shift/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         51.179    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 44.655    

Slack (MET) :             44.655ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.090ns (22.697%)  route 3.712ns (77.303%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.719     1.721    bloqueRS232/Receiver/CLK
    SLICE_X82Y67         FDCE                                         r  bloqueRS232/Receiver/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDCE (Prop_fdce_C_Q)         0.456     2.177 r  bloqueRS232/Receiver/contador_reg[3]/Q
                         net (fo=6, routed)           1.207     3.384    bloqueRS232/Receiver/contador[3]
    SLICE_X80Y67         LUT4 (Prop_lut4_I0_O)        0.153     3.537 f  bloqueRS232/Receiver/contador[7]_i_3/O
                         net (fo=3, routed)           0.833     4.370    bloqueRS232/Receiver/contador[7]_i_3_n_0
    SLICE_X80Y66         LUT5 (Prop_lut5_I4_O)        0.331     4.701 f  bloqueRS232/Receiver/estado_a[1]_i_2/O
                         net (fo=9, routed)           1.197     5.898    bloqueRS232/Receiver/estado_a[1]_i_2_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.150     6.048 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.476     6.524    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.596    51.599    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[5]/C
                         clock pessimism              0.095    51.694    
                         clock uncertainty           -0.103    51.592    
    SLICE_X83Y69         FDCE (Setup_fdce_C_CE)      -0.413    51.179    bloqueRS232/Shift/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         51.179    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 44.655    

Slack (MET) :             44.655ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.090ns (22.697%)  route 3.712ns (77.303%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.719     1.721    bloqueRS232/Receiver/CLK
    SLICE_X82Y67         FDCE                                         r  bloqueRS232/Receiver/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDCE (Prop_fdce_C_Q)         0.456     2.177 r  bloqueRS232/Receiver/contador_reg[3]/Q
                         net (fo=6, routed)           1.207     3.384    bloqueRS232/Receiver/contador[3]
    SLICE_X80Y67         LUT4 (Prop_lut4_I0_O)        0.153     3.537 f  bloqueRS232/Receiver/contador[7]_i_3/O
                         net (fo=3, routed)           0.833     4.370    bloqueRS232/Receiver/contador[7]_i_3_n_0
    SLICE_X80Y66         LUT5 (Prop_lut5_I4_O)        0.331     4.701 f  bloqueRS232/Receiver/estado_a[1]_i_2/O
                         net (fo=9, routed)           1.197     5.898    bloqueRS232/Receiver/estado_a[1]_i_2_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.150     6.048 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.476     6.524    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.596    51.599    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[6]/C
                         clock pessimism              0.095    51.694    
                         clock uncertainty           -0.103    51.592    
    SLICE_X83Y69         FDCE (Setup_fdce_C_CE)      -0.413    51.179    bloqueRS232/Shift/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         51.179    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 44.655    

Slack (MET) :             44.655ns  (required time - arrival time)
  Source:                 bloqueRS232/Receiver/contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 1.090ns (22.697%)  route 3.712ns (77.303%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.719     1.721    bloqueRS232/Receiver/CLK
    SLICE_X82Y67         FDCE                                         r  bloqueRS232/Receiver/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDCE (Prop_fdce_C_Q)         0.456     2.177 r  bloqueRS232/Receiver/contador_reg[3]/Q
                         net (fo=6, routed)           1.207     3.384    bloqueRS232/Receiver/contador[3]
    SLICE_X80Y67         LUT4 (Prop_lut4_I0_O)        0.153     3.537 f  bloqueRS232/Receiver/contador[7]_i_3/O
                         net (fo=3, routed)           0.833     4.370    bloqueRS232/Receiver/contador[7]_i_3_n_0
    SLICE_X80Y66         LUT5 (Prop_lut5_I4_O)        0.331     4.701 f  bloqueRS232/Receiver/estado_a[1]_i_2/O
                         net (fo=9, routed)           1.197     5.898    bloqueRS232/Receiver/estado_a[1]_i_2_n_0
    SLICE_X83Y67         LUT5 (Prop_lut5_I1_O)        0.150     6.048 r  bloqueRS232/Receiver/Q[7]_i_1/O
                         net (fo=8, routed)           0.476     6.524    bloqueRS232/Shift/estado_a_reg[1][0]
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.596    51.599    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[7]/C
                         clock pessimism              0.095    51.694    
                         clock uncertainty           -0.103    51.592    
    SLICE_X83Y69         FDCE (Setup_fdce_C_CE)      -0.413    51.179    bloqueRS232/Shift/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         51.179    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                 44.655    

Slack (MET) :             45.253ns  (required time - arrival time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_Clk_Gen rise@50.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 0.964ns (21.172%)  route 3.589ns (78.828%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.592ns = ( 51.592 - 50.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.715     1.717    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDRE (Prop_fdre_C_Q)         0.419     2.136 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=3, routed)           1.449     3.585    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X82Y70         LUT6 (Prop_lut6_I4_O)        0.297     3.882 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4/O
                         net (fo=1, routed)           0.878     4.760    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_4_n_0
    SLICE_X81Y70         LUT3 (Prop_lut3_I1_O)        0.124     4.884 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2/O
                         net (fo=2, routed)           0.676     5.559    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_2_n_0
    SLICE_X81Y70         LUT5 (Prop_lut5_I1_O)        0.124     5.683 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.587     6.271    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_empty_fb_i_reg
    SLICE_X80Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683    51.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.589    51.592    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X80Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.079    51.671    
                         clock uncertainty           -0.103    51.569    
    SLICE_X80Y70         FDRE (Setup_fdre_C_D)       -0.045    51.524    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         51.524    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                 45.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.303%)  route 0.200ns (58.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.596     0.598    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  bloqueRS232/Shift/Q_reg[1]/Q
                         net (fo=1, routed)           0.200     0.939    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X3Y28         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.902     0.904    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y28         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.670    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     0.825    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.595     0.597    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.078     0.816    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[1]
    SLICE_X83Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.865     0.867    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.270     0.597    
    SLICE_X83Y70         FDRE (Hold_fdre_C_D)         0.076     0.673    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.248%)  route 0.089ns (38.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.595     0.597    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y70         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDSE (Prop_fdse_C_Q)         0.141     0.738 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.089     0.827    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_12_out[0]
    SLICE_X83Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.865     0.867    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X83Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.270     0.597    
    SLICE_X83Y70         FDRE (Hold_fdre_C_D)         0.071     0.668    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.379%)  route 0.258ns (64.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.596     0.598    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  bloqueRS232/Shift/Q_reg[2]/Q
                         net (fo=1, routed)           0.258     0.996    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X3Y28         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.902     0.904    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y28         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.670    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     0.825    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.379%)  route 0.258ns (64.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.596     0.598    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  bloqueRS232/Shift/Q_reg[3]/Q
                         net (fo=1, routed)           0.258     0.996    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X3Y28         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.902     0.904    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y28         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.670    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.155     0.825    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Shift/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.722%)  route 0.112ns (44.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.597     0.599    bloqueRS232/Shift/CLK
    SLICE_X83Y68         FDRE                                         r  bloqueRS232/Shift/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_fdre_C_Q)         0.141     0.740 r  bloqueRS232/Shift/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.112     0.852    bloqueRS232/Shift/shift_reg[2]
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.866     0.868    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[2]/C
                         clock pessimism             -0.256     0.612    
    SLICE_X83Y69         FDCE (Hold_fdce_C_D)         0.047     0.659    bloqueRS232/Shift/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.018%)  route 0.159ns (52.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.596     0.598    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X87Y70         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDSE (Prop_fdse_C_Q)         0.141     0.739 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.159     0.897    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X82Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.865     0.867    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.234     0.633    
    SLICE_X82Y70         FDRE (Hold_fdre_C_D)         0.066     0.699    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bloqueRS232/Transmitter/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Transmitter/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.606%)  route 0.121ns (39.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.591     0.593    bloqueRS232/Transmitter/CLK
    SLICE_X83Y74         FDCE                                         r  bloqueRS232/Transmitter/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.141     0.734 r  bloqueRS232/Transmitter/data_count_reg[0]/Q
                         net (fo=7, routed)           0.121     0.854    bloqueRS232/Transmitter/data_count[0]
    SLICE_X82Y74         LUT6 (Prop_lut6_I1_O)        0.045     0.899 r  bloqueRS232/Transmitter/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.899    bloqueRS232/Transmitter/data_count[2]_i_1_n_0
    SLICE_X82Y74         FDCE                                         r  bloqueRS232/Transmitter/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.860     0.862    bloqueRS232/Transmitter/CLK
    SLICE_X82Y74         FDCE                                         r  bloqueRS232/Transmitter/data_count_reg[2]/C
                         clock pessimism             -0.256     0.606    
    SLICE_X82Y74         FDCE (Hold_fdce_C_D)         0.092     0.698    bloqueRS232/Transmitter/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bloqueRS232/Shift/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.831%)  route 0.288ns (67.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.596     0.598    bloqueRS232/Shift/CLK
    SLICE_X83Y69         FDCE                                         r  bloqueRS232/Shift/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDCE (Prop_fdce_C_Q)         0.141     0.739 r  bloqueRS232/Shift/Q_reg[0]/Q
                         net (fo=1, routed)           0.288     1.027    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X3Y28         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.902     0.904    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X3Y28         RAMB18E1                                     r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.670    
    RAMB18_X3Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.155     0.825    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_Clk_Gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Clk_Gen rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.406%)  route 0.139ns (49.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.624     0.624    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.595     0.597    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_fdre_C_Q)         0.141     0.738 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.139     0.876    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X82Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.898     0.898    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          0.865     0.867    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X82Y70         FDRE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.270     0.597    
    SLICE_X82Y70         FDRE (Hold_fdre_C_D)         0.072     0.669    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Clk_Gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X3Y28     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X3Y28     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    bloqueRS232/Clock_generator/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X83Y73     bloqueRS232/Data_FF_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X83Y73     bloqueRS232/Data_FF_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X83Y73     bloqueRS232/Data_FF_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X83Y73     bloqueRS232/Data_FF_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X83Y73     bloqueRS232/Data_FF_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X83Y73     bloqueRS232/Data_FF_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X83Y69     bloqueRS232/Shift/Q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X83Y69     bloqueRS232/Shift/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X83Y69     bloqueRS232/Shift/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X83Y69     bloqueRS232/Shift/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X83Y69     bloqueRS232/Shift/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X83Y69     bloqueRS232/Shift/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X83Y69     bloqueRS232/Shift/Q_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X87Y70     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X87Y70     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X83Y69     bloqueRS232/Shift/Q_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X82Y68     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X82Y68     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X82Y70     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X82Y70     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X82Y70     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         25.000      24.500     SLICE_X83Y70     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X83Y70     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X83Y70     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X83Y70     bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         25.000      24.500     SLICE_X82Y67     bloqueRS232/LineRD_in_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk_Gen
  To Clock:  clkfbout_Clk_Gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk_Gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    bloqueRS232/Clock_generator/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.035ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueDMA/contador_recepcion_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.704ns (36.735%)  route 1.212ns (63.265%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.720     5.323    bloqueDMA/CLK100MHZ
    SLICE_X86Y69         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDCE (Prop_fdce_C_Q)         0.456     5.779 r  bloqueDMA/FSM_onehot_estado_a_reg[5]/Q
                         net (fo=18, routed)          0.640     6.419    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[5]
    SLICE_X84Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.543 r  bloqueDMA/Data_Read_reg_i_1/O
                         net (fo=4, routed)           0.572     7.115    bloqueDMA/Data_Read_reg_i_1_n_0
    SLICE_X85Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.239 r  bloqueDMA/contador_recepcion[0]_i_1/O
                         net (fo=1, routed)           0.000     7.239    bloqueDMA/contador_recepcion[0]_i_1_n_0
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/contador_recepcion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.599    15.022    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/contador_recepcion_reg[0]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X85Y70         FDPE (Setup_fdpe_C_D)        0.029    15.274    bloqueDMA/contador_recepcion_reg[0]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  8.035    

Slack (MET) :             8.067ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueDMA/contador_envio_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.718ns (37.771%)  route 1.183ns (62.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.717     5.320    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDPE (Prop_fdpe_C_Q)         0.419     5.739 r  bloqueDMA/FSM_onehot_estado_a_reg[0]/Q
                         net (fo=22, routed)          1.183     6.922    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[0]
    SLICE_X82Y72         LUT6 (Prop_lut6_I4_O)        0.299     7.221 r  bloqueDMA/contador_envio[0]_i_1/O
                         net (fo=1, routed)           0.000     7.221    bloqueDMA/contador_envio[0]_i_1_n_0
    SLICE_X82Y72         FDPE                                         r  bloqueDMA/contador_envio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.596    15.019    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDPE                                         r  bloqueDMA/contador_envio_reg[0]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X82Y72         FDPE (Setup_fdpe_C_D)        0.029    15.287    bloqueDMA/contador_envio_reg[0]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                  8.067    

Slack (MET) :             8.134ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueDMA/contador_recepcion_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.704ns (37.808%)  route 1.158ns (62.192%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.717     5.320    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDCE (Prop_fdce_C_Q)         0.456     5.776 r  bloqueDMA/FSM_onehot_estado_a_reg[8]/Q
                         net (fo=21, routed)          0.751     6.527    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[8]
    SLICE_X85Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.651 r  bloqueDMA/contador_recepcion[1]_i_2/O
                         net (fo=1, routed)           0.407     7.058    bloqueDMA/contador_recepcion_s[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.182 r  bloqueDMA/contador_recepcion[1]_i_1/O
                         net (fo=1, routed)           0.000     7.182    bloqueDMA/contador_recepcion[1]_i_1_n_0
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/contador_recepcion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.599    15.022    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/contador_recepcion_reg[1]/C
                         clock pessimism              0.298    15.320    
                         clock uncertainty           -0.035    15.284    
    SLICE_X85Y70         FDCE (Setup_fdce_C_D)        0.031    15.315    bloqueDMA/contador_recepcion_reg[1]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  8.134    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueDMA/contador_envio_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.718ns (42.795%)  route 0.960ns (57.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.717     5.320    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDPE (Prop_fdpe_C_Q)         0.419     5.739 r  bloqueDMA/FSM_onehot_estado_a_reg[0]/Q
                         net (fo=22, routed)          0.960     6.698    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[0]
    SLICE_X82Y72         LUT6 (Prop_lut6_I4_O)        0.299     6.997 r  bloqueDMA/contador_envio[1]_i_1/O
                         net (fo=1, routed)           0.000     6.997    bloqueDMA/contador_envio[1]_i_1_n_0
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/contador_envio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.596    15.019    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/contador_envio_reg[1]/C
                         clock pessimism              0.275    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X82Y72         FDCE (Setup_fdce_C_D)        0.031    15.289    bloqueDMA/contador_envio_reg[1]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -6.997    
  -------------------------------------------------------------------
                         slack                                  8.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueDMA/contador_recepcion_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.353%)  route 0.100ns (30.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.597     1.516    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDPE (Prop_fdpe_C_Q)         0.128     1.644 r  bloqueDMA/FSM_onehot_estado_a_reg[0]/Q
                         net (fo=22, routed)          0.100     1.745    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[0]
    SLICE_X85Y70         LUT6 (Prop_lut6_I4_O)        0.099     1.844 r  bloqueDMA/contador_recepcion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    bloqueDMA/contador_recepcion[0]_i_1_n_0
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/contador_recepcion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.867     2.032    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/contador_recepcion_reg[0]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X85Y70         FDPE (Hold_fdpe_C_D)         0.091     1.607    bloqueDMA/contador_recepcion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueDMA/contador_envio_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.515    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDCE (Prop_fdce_C_Q)         0.128     1.643 f  bloqueDMA/FSM_onehot_estado_a_reg[2]/Q
                         net (fo=6, routed)           0.105     1.749    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[2]
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.099     1.848 r  bloqueDMA/contador_envio[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    bloqueDMA/contador_envio[1]_i_1_n_0
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/contador_envio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.865     2.030    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/contador_envio_reg[1]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X82Y72         FDCE (Hold_fdce_C_D)         0.092     1.607    bloqueDMA/contador_envio_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 bloqueDMA/FSM_onehot_estado_a_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueDMA/contador_envio_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.096%)  route 0.106ns (31.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.596     1.515    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/FSM_onehot_estado_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y72         FDCE (Prop_fdce_C_Q)         0.128     1.643 r  bloqueDMA/FSM_onehot_estado_a_reg[2]/Q
                         net (fo=6, routed)           0.106     1.750    bloqueDMA/FSM_onehot_estado_a_reg_n_0_[2]
    SLICE_X82Y72         LUT6 (Prop_lut6_I0_O)        0.099     1.849 r  bloqueDMA/contador_envio[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    bloqueDMA/contador_envio[0]_i_1_n_0
    SLICE_X82Y72         FDPE                                         r  bloqueDMA/contador_envio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.865     2.030    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDPE                                         r  bloqueDMA/contador_envio_reg[0]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X82Y72         FDPE (Hold_fdpe_C_D)         0.091     1.606    bloqueDMA/contador_envio_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 bloqueDMA/contador_recepcion_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bloqueDMA/contador_recepcion_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.597     1.516    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/contador_recepcion_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  bloqueDMA/contador_recepcion_reg[1]/Q
                         net (fo=5, routed)           0.243     1.901    bloqueDMA/contador_recepcion[1]
    SLICE_X85Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.946 r  bloqueDMA/contador_recepcion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.946    bloqueDMA/contador_recepcion[1]_i_1_n_0
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/contador_recepcion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.867     2.032    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/contador_recepcion_reg[1]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X85Y70         FDCE (Hold_fdce_C_D)         0.092     1.608    bloqueDMA/contador_recepcion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X85Y70    bloqueDMA/FSM_onehot_estado_a_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y70    bloqueDMA/FSM_onehot_estado_a_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y72    bloqueDMA/FSM_onehot_estado_a_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X82Y72    bloqueDMA/FSM_onehot_estado_a_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y68    bloqueDMA/FSM_onehot_estado_a_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y69    bloqueDMA/FSM_onehot_estado_a_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y69    bloqueDMA/FSM_onehot_estado_a_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y69    bloqueDMA/FSM_onehot_estado_a_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X82Y72    bloqueDMA/contador_envio_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    bloqueDMA/FSM_onehot_estado_a_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    bloqueDMA/FSM_onehot_estado_a_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    bloqueDMA/contador_recepcion_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    bloqueDMA/contador_recepcion_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    bloqueRAM/contents_ram_reg[1][1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    bloqueRAM/contents_ram_reg[1][2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    bloqueRAM/contents_ram_reg[1][6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y72    bloqueRAM/contents_ram_reg[1][7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    bloqueRAM/contents_ram_reg[2][0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    bloqueRAM/contents_ram_reg[2][1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    bloqueDMA/FSM_onehot_estado_a_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    bloqueDMA/FSM_onehot_estado_a_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X84Y68    bloqueDMA/FSM_onehot_estado_a_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    bloqueDMA/contador_recepcion_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    bloqueDMA/contador_recepcion_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    bloqueRAM/contents_ram_reg[1][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    bloqueRAM/contents_ram_reg[1][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    bloqueRAM/contents_ram_reg[2][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    bloqueRAM/contents_ram_reg[2][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    bloqueRAM/contents_ram_reg[2][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Clk_Gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 bloqueRS232/Transmitter/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueDMA/contador_envio_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        7.260ns  (logic 0.704ns (9.697%)  route 6.556ns (90.303%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.714     1.716    bloqueRS232/Transmitter/CLK
    SLICE_X83Y71         FDCE                                         r  bloqueRS232/Transmitter/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.456     2.172 r  bloqueRS232/Transmitter/estado_a_reg[0]/Q
                         net (fo=13, routed)          4.203     6.376    bloqueRS232/Transmitter/estado_a[0]
    SLICE_X83Y72         LUT3 (Prop_lut3_I1_O)        0.124     6.500 r  bloqueRS232/Transmitter/contador_envio[1]_i_2/O
                         net (fo=2, routed)           2.353     8.852    bloqueDMA/estado_a_reg[1]_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I2_O)        0.124     8.976 r  bloqueDMA/contador_envio[1]_i_1/O
                         net (fo=1, routed)           0.000     8.976    bloqueDMA/contador_envio[1]_i_1_n_0
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/contador_envio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.596    15.019    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/contador_envio_reg[1]/C
                         clock pessimism              0.000    15.019    
                         clock uncertainty           -0.212    14.807    
    SLICE_X82Y72         FDCE (Setup_fdce_C_D)        0.031    14.838    bloqueDMA/contador_envio_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.863ns  (required time - arrival time)
  Source:                 bloqueRS232/Transmitter/estado_a_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueDMA/contador_envio_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 0.704ns (9.703%)  route 6.552ns (90.297%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.714     1.716    bloqueRS232/Transmitter/CLK
    SLICE_X83Y71         FDCE                                         r  bloqueRS232/Transmitter/estado_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.456     2.172 r  bloqueRS232/Transmitter/estado_a_reg[0]/Q
                         net (fo=13, routed)          4.203     6.376    bloqueRS232/Transmitter/estado_a[0]
    SLICE_X83Y72         LUT3 (Prop_lut3_I1_O)        0.124     6.500 r  bloqueRS232/Transmitter/contador_envio[1]_i_2/O
                         net (fo=2, routed)           2.349     8.848    bloqueDMA/estado_a_reg[1]_0
    SLICE_X82Y72         LUT6 (Prop_lut6_I2_O)        0.124     8.972 r  bloqueDMA/contador_envio[0]_i_1/O
                         net (fo=1, routed)           0.000     8.972    bloqueDMA/contador_envio[0]_i_1_n_0
    SLICE_X82Y72         FDPE                                         r  bloqueDMA/contador_envio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.596    15.019    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDPE                                         r  bloqueDMA/contador_envio_reg[0]/C
                         clock pessimism              0.000    15.019    
                         clock uncertainty           -0.212    14.807    
    SLICE_X82Y72         FDPE (Setup_fdpe_C_D)        0.029    14.836    bloqueDMA/contador_envio_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.863    

Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueDMA/contador_recepcion_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 0.580ns (10.656%)  route 4.863ns (89.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.717     1.719    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X82Y68         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDSE (Prop_fdse_C_Q)         0.456     2.175 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=10, routed)          4.863     7.038    bloqueDMA/empty
    SLICE_X85Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.162 r  bloqueDMA/contador_recepcion[1]_i_1/O
                         net (fo=1, routed)           0.000     7.162    bloqueDMA/contador_recepcion[1]_i_1_n_0
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/contador_recepcion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.599    15.022    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/contador_recepcion_reg[1]/C
                         clock pessimism              0.000    15.022    
                         clock uncertainty           -0.212    14.810    
    SLICE_X85Y70         FDCE (Setup_fdce_C_D)        0.031    14.841    bloqueDMA/contador_recepcion_reg[1]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueDMA/contador_recepcion_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 0.580ns (10.764%)  route 4.808ns (89.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.809     1.809    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.717     1.719    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X82Y68         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDSE (Prop_fdse_C_Q)         0.456     2.175 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=10, routed)          4.808     6.984    bloqueDMA/empty
    SLICE_X85Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.108 r  bloqueDMA/contador_recepcion[0]_i_1/O
                         net (fo=1, routed)           0.000     7.108    bloqueDMA/contador_recepcion[0]_i_1_n_0
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/contador_recepcion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.599    15.022    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/contador_recepcion_reg[0]/C
                         clock pessimism              0.000    15.022    
                         clock uncertainty           -0.212    14.810    
    SLICE_X85Y70         FDPE (Setup_fdpe_C_D)        0.029    14.839    bloqueDMA/contador_recepcion_reg[0]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  7.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 bloqueRS232/ACK_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueDMA/contador_envio_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 0.467ns (10.450%)  route 4.002ns (89.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683     1.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.590     1.593    bloqueRS232/Clk
    SLICE_X82Y74         FDPE                                         r  bloqueRS232/ACK_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDPE (Prop_fdpe_C_Q)         0.367     1.960 r  bloqueRS232/ACK_out_reg/Q
                         net (fo=4, routed)           4.002     5.962    bloqueDMA/ACK_flag
    SLICE_X82Y72         LUT6 (Prop_lut6_I3_O)        0.100     6.062 r  bloqueDMA/contador_envio[0]_i_1/O
                         net (fo=1, routed)           0.000     6.062    bloqueDMA/contador_envio[0]_i_1_n_0
    SLICE_X82Y72         FDPE                                         r  bloqueDMA/contador_envio_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.713     5.316    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDPE                                         r  bloqueDMA/contador_envio_reg[0]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.212     5.528    
    SLICE_X82Y72         FDPE (Hold_fdpe_C_D)         0.269     5.797    bloqueDMA/contador_envio_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.797    
                         arrival time                           6.062    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueDMA/contador_recepcion_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.467ns (10.309%)  route 4.063ns (89.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683     1.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.597     1.600    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X82Y68         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDSE (Prop_fdse_C_Q)         0.367     1.967 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=10, routed)          4.063     6.031    bloqueDMA/empty
    SLICE_X85Y70         LUT6 (Prop_lut6_I3_O)        0.100     6.131 r  bloqueDMA/contador_recepcion[0]_i_1/O
                         net (fo=1, routed)           0.000     6.131    bloqueDMA/contador_recepcion[0]_i_1_n_0
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/contador_recepcion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.717     5.320    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDPE                                         r  bloqueDMA/contador_recepcion_reg[0]/C
                         clock pessimism              0.000     5.320    
                         clock uncertainty            0.212     5.532    
    SLICE_X85Y70         FDPE (Hold_fdpe_C_D)         0.269     5.801    bloqueDMA/contador_recepcion_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.801    
                         arrival time                           6.131    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueDMA/contador_recepcion_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.467ns (10.197%)  route 4.113ns (89.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683     1.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.597     1.600    bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X82Y68         FDSE                                         r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDSE (Prop_fdse_C_Q)         0.367     1.967 r  bloqueRS232/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/Q
                         net (fo=10, routed)          4.113     6.080    bloqueDMA/empty
    SLICE_X85Y70         LUT6 (Prop_lut6_I3_O)        0.100     6.180 r  bloqueDMA/contador_recepcion[1]_i_1/O
                         net (fo=1, routed)           0.000     6.180    bloqueDMA/contador_recepcion[1]_i_1_n_0
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/contador_recepcion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.717     5.320    bloqueDMA/CLK100MHZ
    SLICE_X85Y70         FDCE                                         r  bloqueDMA/contador_recepcion_reg[1]/C
                         clock pessimism              0.000     5.320    
                         clock uncertainty            0.212     5.532    
    SLICE_X85Y70         FDCE (Hold_fdce_C_D)         0.270     5.802    bloqueDMA/contador_recepcion_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.802    
                         arrival time                           6.180    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 bloqueRS232/ACK_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Clk_Gen  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bloqueDMA/contador_envio_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_Clk_Gen rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.467ns (9.852%)  route 4.273ns (90.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Clk_Gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.683     1.683    bloqueRS232/Clock_generator/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  bloqueRS232/Clock_generator/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    bloqueRS232/Clock_generator/inst/clk_out1_Clk_Gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  bloqueRS232/Clock_generator/inst/clkout1_buf/O
                         net (fo=76, routed)          1.590     1.593    bloqueRS232/Clk
    SLICE_X82Y74         FDPE                                         r  bloqueRS232/ACK_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDPE (Prop_fdpe_C_Q)         0.367     1.960 r  bloqueRS232/ACK_out_reg/Q
                         net (fo=4, routed)           4.273     6.234    bloqueDMA/ACK_flag
    SLICE_X82Y72         LUT6 (Prop_lut6_I3_O)        0.100     6.334 r  bloqueDMA/contador_envio[1]_i_1/O
                         net (fo=1, routed)           0.000     6.334    bloqueDMA/contador_envio[1]_i_1_n_0
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/contador_envio_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.713     5.316    bloqueDMA/CLK100MHZ
    SLICE_X82Y72         FDCE                                         r  bloqueDMA/contador_envio_reg[1]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.212     5.528    
    SLICE_X82Y72         FDCE (Hold_fdce_C_D)         0.270     5.798    bloqueDMA/contador_envio_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.798    
                         arrival time                           6.334    
  -------------------------------------------------------------------
                         slack                                  0.536    





