// Seed: 4281421849
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wand id_3,
    output tri id_4,
    output tri id_5,
    output supply0 id_6,
    input wand id_7
);
  assign id_4 = -1;
  always @(posedge -1) begin : LABEL_0
    wait (1);
  end
  assign id_5 = 1;
  assign module_1.id_4 = 0;
  assign id_5 = 1 == 1;
endmodule
module module_1 (
    output wire id_0
    , id_15,
    output uwire id_1,
    input wand id_2,
    input tri id_3,
    input wand id_4,
    output logic id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri0 id_8
    , id_16,
    input supply0 id_9,
    output logic id_10,
    input tri1 id_11,
    input wire id_12,
    output tri1 id_13
);
  initial begin : LABEL_0
    if (1) id_10 = -1;
    else begin : LABEL_1
      id_5 <= -1 == -1;
    end
  end
  wire id_17 = id_6;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3,
      id_12,
      id_1,
      id_13,
      id_13,
      id_12
  );
endmodule
