TOPLEVEL_LANG ?= verilog
SIM = icarus

include /Users/dashygo/Dev/Utils/miniconda/envs/hardware/lib/python3.11/site-packages/cocotb/share/makefiles/Makefile.sim
