{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571249051748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571249051748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 20:04:11 2019 " "Processing started: Wed Oct 16 20:04:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571249051748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571249051748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571249051748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1571249052834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ontdender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ontdender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ontdender-bhv " "Found design unit 1: ontdender-bhv" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ontdender " "Found entity 1: ontdender" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gem_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gem_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gem_RPM-rtl " "Found design unit 1: gem_RPM-rtl" {  } { { "gem_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/gem_RPM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053553 ""} { "Info" "ISGN_ENTITY_NAME" "1 gem_RPM " "Found entity 1: gem_RPM" {  } { { "gem_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/gem_RPM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resistor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file resistor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 resistor-main " "Found design unit 1: resistor-main" {  } { { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053560 ""} { "Info" "ISGN_ENTITY_NAME" "1 resistor " "Found entity 1: resistor" {  } { { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_driver_hd44780_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_driver_hd44780_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_driver_hd44780_module-hardware_driver " "Found design unit 1: lcd_driver_hd44780_module-hardware_driver" {  } { { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053567 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_hd44780_module " "Found entity 1: lcd_driver_hd44780_module" {  } { { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-hardware " "Found design unit 1: display-hardware" {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053575 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division-rtl " "Found design unit 1: division-rtl" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053583 ""} { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behav " "Found design unit 1: prescaler-behav" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053590 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RPM_counter-main " "Found design unit 1: RPM_counter-main" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053597 ""} { "Info" "ISGN_ENTITY_NAME" "1 RPM_counter " "Found entity 1: RPM_counter" {  } { { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prodig_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prodig_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRODIG_RPM-code " "Found design unit 1: PRODIG_RPM-code" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053605 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRODIG_RPM " "Found entity 1: PRODIG_RPM" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prodig_7_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prodig_7_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prodig_7_seg_decoder-rtl " "Found design unit 1: prodig_7_seg_decoder-rtl" {  } { { "prodig_7_seg_decoder.vhd" "" { Text "D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053612 ""} { "Info" "ISGN_ENTITY_NAME" "1 prodig_7_seg_decoder " "Found entity 1: prodig_7_seg_decoder" {  } { { "prodig_7_seg_decoder.vhd" "" { Text "D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_bcd-rtl " "Found design unit 1: bin_bcd-rtl" {  } { { "bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/bin_bcd.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053621 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_bcd " "Found entity 1: bin_bcd" {  } { { "bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/bin_bcd.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_rpm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_rpm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_rpm-rtl " "Found design unit 1: max_rpm-rtl" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053628 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_rpm " "Found entity 1: max_rpm" {  } { { "Max_rpm.vhd" "" { Text "D:/Documents/GitHub/prodig/Max_rpm.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053634 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "Timer.vhd" "" { Text "D:/Documents/GitHub/prodig/Timer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add3-rtl " "Found design unit 1: add3-rtl" {  } { { "add3.vhd" "" { Text "D:/Documents/GitHub/prodig/add3.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053640 ""} { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "add3.vhd" "" { Text "D:/Documents/GitHub/prodig/add3.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bin_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_bin_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_bin_bcd-tb " "Found design unit 1: tb_bin_bcd-tb" {  } { { "tb_bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_bin_bcd.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053646 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_bin_bcd " "Found entity 1: tb_bin_bcd" {  } { { "tb_bin_bcd.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_bin_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_timer-tb " "Found design unit 1: tb_timer-tb" {  } { { "tb_timer.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_timer.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053656 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_timer " "Found entity 1: tb_timer" {  } { { "tb_timer.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_prescaler-tb " "Found design unit 1: tb_prescaler-tb" {  } { { "tb_prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_prescaler.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053662 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_prescaler " "Found entity 1: tb_prescaler" {  } { { "tb_prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/tb_prescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571249053662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571249053662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PRODIG_RPM " "Elaborating entity \"PRODIG_RPM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571249053845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "knop_reset PRODIG_RPM.vhd(96) " "Verilog HDL or VHDL warning at PRODIG_RPM.vhd(96): object \"knop_reset\" assigned a value but never read" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571249053848 "|PRODIG_RPM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPM_counter RPM_counter:u0 " "Elaborating entity \"RPM_counter\" for hierarchy \"RPM_counter:u0\"" {  } { { "PRODIG_RPM.vhd" "u0" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249053856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:u1 " "Elaborating entity \"prescaler\" for hierarchy \"prescaler:u1\"" {  } { { "PRODIG_RPM.vhd" "u1" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249053864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prodig_7_seg_decoder prodig_7_seg_decoder:u2 " "Elaborating entity \"prodig_7_seg_decoder\" for hierarchy \"prodig_7_seg_decoder:u2\"" {  } { { "PRODIG_RPM.vhd" "u2" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249053870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 prodig_7_seg_decoder:u2\|add3:u0 " "Elaborating entity \"add3\" for hierarchy \"prodig_7_seg_decoder:u2\|add3:u0\"" {  } { { "prodig_7_seg_decoder.vhd" "u0" { Text "D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249053877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ontdender ontdender:u3a " "Elaborating entity \"ontdender\" for hierarchy \"ontdender:u3a\"" {  } { { "PRODIG_RPM.vhd" "u3a" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249053905 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter ontdender.vhd(33) " "Verilog HDL or VHDL warning at ontdender.vhd(33): object \"counter\" assigned a value but never read" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1571249053907 "|PRODIG_RPM|ontdender:u3a"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "areset ontdender.vhd(41) " "VHDL Process Statement warning at ontdender.vhd(41): signal \"areset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ontdender.vhd" "" { Text "D:/Documents/GitHub/prodig/ontdender.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1571249053907 "|PRODIG_RPM|ontdender:u3a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:u4 " "Elaborating entity \"display\" for hierarchy \"display:u4\"" {  } { { "PRODIG_RPM.vhd" "u4" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249053933 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tijd_sec_BCD Display.vhd(145) " "VHDL Signal Declaration warning at Display.vhd(145): used implicit default value for signal \"tijd_sec_BCD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1571249053944 "|PRODIG_RPM|display:u4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tijd_min_BCD Display.vhd(146) " "VHDL Signal Declaration warning at Display.vhd(146): used implicit default value for signal \"tijd_min_BCD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1571249053944 "|PRODIG_RPM|display:u4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tijd_sec_max_BCD Display.vhd(147) " "VHDL Signal Declaration warning at Display.vhd(147): used implicit default value for signal \"tijd_sec_max_BCD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 147 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1571249053944 "|PRODIG_RPM|display:u4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tijd_min_max_BCD Display.vhd(148) " "VHDL Signal Declaration warning at Display.vhd(148): used implicit default value for signal \"tijd_min_max_BCD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 148 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1571249053945 "|PRODIG_RPM|display:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver_hd44780_module display:u4\|lcd_driver_hd44780_module:lcdm " "Elaborating entity \"lcd_driver_hd44780_module\" for hierarchy \"display:u4\|lcd_driver_hd44780_module:lcdm\"" {  } { { "Display.vhd" "lcdm" { Text "D:/Documents/GitHub/prodig/Display.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249053950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_bcd display:u4\|bin_bcd:RPM2bcd " "Elaborating entity \"bin_bcd\" for hierarchy \"display:u4\|bin_bcd:RPM2bcd\"" {  } { { "Display.vhd" "RPM2bcd" { Text "D:/Documents/GitHub/prodig/Display.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249053962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division division:u5 " "Elaborating entity \"division\" for hierarchy \"division:u5\"" {  } { { "PRODIG_RPM.vhd" "u5" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249054107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_rpm max_rpm:u6 " "Elaborating entity \"max_rpm\" for hierarchy \"max_rpm:u6\"" {  } { { "PRODIG_RPM.vhd" "u6" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249054114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:u7 " "Elaborating entity \"timer\" for hierarchy \"timer:u7\"" {  } { { "PRODIG_RPM.vhd" "u7" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249054120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gem_RPM gem_RPM:u8 " "Elaborating entity \"gem_RPM\" for hierarchy \"gem_RPM:u8\"" {  } { { "PRODIG_RPM.vhd" "u8" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249054127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resistor resistor:u9 " "Elaborating entity \"resistor\" for hierarchy \"resistor:u9\"" {  } { { "PRODIG_RPM.vhd" "u9" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571249054133 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 24 -1 0 } } { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 25 -1 0 } } { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 26 -1 0 } } { "RPM_counter.vhd" "" { Text "D:/Documents/GitHub/prodig/RPM_counter.vhd" 53 -1 0 } } { "division.vhd" "" { Text "D:/Documents/GitHub/prodig/division.vhd" 32 -1 0 } } { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 69 -1 0 } } { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 53 -1 0 } } { "Display.vhd" "" { Text "D:/Documents/GitHub/prodig/Display.vhd" 210 -1 0 } } { "lcd_driver_hd44780_module.vhd" "" { Text "D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd" 130 -1 0 } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 106 -1 0 } } { "gem_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/gem_RPM.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1571249056695 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1571249056696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] VCC " "Pin \"HEX3_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] VCC " "Pin \"HEX3_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] VCC " "Pin \"HEX3_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] VCC " "Pin \"HEX3_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] VCC " "Pin \"HEX3_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] VCC " "Pin \"HEX3_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[0\] VCC " "Pin \"HEX4_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX4_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[1\] VCC " "Pin \"HEX4_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[2\] VCC " "Pin \"HEX4_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX4_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[3\] VCC " "Pin \"HEX4_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX4_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[4\] VCC " "Pin \"HEX4_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX4_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[5\] VCC " "Pin \"HEX4_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX4_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[6\] VCC " "Pin \"HEX4_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX4_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[0\] VCC " "Pin \"HEX5_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[1\] VCC " "Pin \"HEX5_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[2\] VCC " "Pin \"HEX5_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[3\] VCC " "Pin \"HEX5_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[4\] VCC " "Pin \"HEX5_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[5\] VCC " "Pin \"HEX5_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[6\] VCC " "Pin \"HEX5_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[0\] VCC " "Pin \"HEX6_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX6_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[1\] VCC " "Pin \"HEX6_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX6_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[2\] VCC " "Pin \"HEX6_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX6_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[3\] VCC " "Pin \"HEX6_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX6_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[4\] VCC " "Pin \"HEX6_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX6_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[5\] VCC " "Pin \"HEX6_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX6_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[6\] VCC " "Pin \"HEX6_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX6_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[0\] VCC " "Pin \"HEX7_D\[0\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[1\] VCC " "Pin \"HEX7_D\[1\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[2\] VCC " "Pin \"HEX7_D\[2\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[3\] VCC " "Pin \"HEX7_D\[3\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[4\] VCC " "Pin \"HEX7_D\[4\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[5\] VCC " "Pin \"HEX7_D\[5\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[6\] VCC " "Pin \"HEX7_D\[6\]\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX7_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP VCC " "Pin \"HEX0_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX0_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP VCC " "Pin \"HEX1_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX1_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP VCC " "Pin \"HEX2_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX2_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP VCC " "Pin \"HEX3_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX3_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_DP VCC " "Pin \"HEX4_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX4_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_DP VCC " "Pin \"HEX5_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX5_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_DP VCC " "Pin \"HEX6_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX6_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_DP VCC " "Pin \"HEX7_DP\" is stuck at VCC" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|HEX7_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1571249057510 "|PRODIG_RPM|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1571249057510 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "resistor:u9\|reset High " "Register resistor:u9\|reset will power up to High" {  } { { "resistor.vhd" "" { Text "D:/Documents/GitHub/prodig/resistor.vhd" 53 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1571249057532 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "mode Low " "Register mode will power up to Low" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 107 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1571249057532 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "start High " "Register start will power up to High" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 106 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1571249057532 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1571249057532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571249062040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062040 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|BUTTON[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|BUTTON[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|BUTTON[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KNOP\[4\] " "No output dependent on input pin \"KNOP\[4\]\"" {  } { { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571249062413 "|PRODIG_RPM|KNOP[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1571249062413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1264 " "Implemented 1264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571249062424 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571249062424 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1571249062424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1127 " "Implemented 1127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1571249062424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571249062424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571249062531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 20:04:22 2019 " "Processing ended: Wed Oct 16 20:04:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571249062531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571249062531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571249062531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571249062531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571249065770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571249065773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 20:04:24 2019 " "Processing started: Wed Oct 16 20:04:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571249065773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1571249065773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1571249065773 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1571249066329 ""}
{ "Info" "0" "" "Project  = PRODIG_RPM" {  } {  } 0 0 "Project  = PRODIG_RPM" 0 0 "Fitter" 0 0 1571249066331 ""}
{ "Info" "0" "" "Revision = PRODIG_RPM" {  } {  } 0 0 "Revision = PRODIG_RPM" 0 0 "Fitter" 0 0 1571249066332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1571249066792 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PRODIG_RPM EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"PRODIG_RPM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571249066853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571249066958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571249066959 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571249067251 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571249067274 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571249069518 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 2411 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571249069528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 2412 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1571249069528 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571249069528 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRODIG_RPM.sdc " "Synopsys Design Constraints File file not found: 'PRODIG_RPM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1571249070096 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571249070097 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571249070119 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prescaler:u1\|clkint  " "Automatically promoted node prescaler:u1\|clkint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571249070257 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prescaler:u1\|clkint~0 " "Destination node prescaler:u1\|clkint~0" {  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 30 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:u1|clkint~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 1250 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1571249070257 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1571249070257 ""}  } { { "prescaler.vhd" "" { Text "D:/Documents/GitHub/prodig/prescaler.vhd" 30 -1 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { prescaler:u1|clkint } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571249070257 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1571249070258 ""}  } { { "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program/altera13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "d:/program/altera13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program/altera13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "PRODIG_RPM.vhd" "" { Text "D:/Documents/GitHub/prodig/PRODIG_RPM.vhd" 26 0 0 } } { "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/altera13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571249070258 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571249070497 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571249070499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571249070499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571249070502 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571249070505 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571249070508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571249070509 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571249070511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571249070579 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1571249070582 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571249070582 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571249070707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571249076482 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571249077484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571249077517 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571249082312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571249082312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571249082579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X48_Y13 X59_Y25 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25" {  } { { "loc" "" { Generic "D:/Documents/GitHub/prodig/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X48_Y13 to location X59_Y25"} 48 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1571249085338 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571249085338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571249087660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1571249087663 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571249087663 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.28 " "Total time spent on timing analysis during the Fitter is 1.28 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1571249087711 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571249087719 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "98 " "Found 98 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[0\] 0 " "Pin \"HEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[1\] 0 " "Pin \"HEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[2\] 0 " "Pin \"HEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[3\] 0 " "Pin \"HEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[4\] 0 " "Pin \"HEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[5\] 0 " "Pin \"HEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[6\] 0 " "Pin \"HEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[0\] 0 " "Pin \"HEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[1\] 0 " "Pin \"HEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[2\] 0 " "Pin \"HEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[3\] 0 " "Pin \"HEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[4\] 0 " "Pin \"HEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[5\] 0 " "Pin \"HEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[6\] 0 " "Pin \"HEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_DP 0 " "Pin \"HEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_DP 0 " "Pin \"HEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_DP 0 " "Pin \"HEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_DP 0 " "Pin \"HEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_DP 0 " "Pin \"HEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_DP 0 " "Pin \"HEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_DP 0 " "Pin \"HEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_DP 0 " "Pin \"HEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_EN 0 " "Pin \"LCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOTOR_UP 0 " "Pin \"MOTOR_UP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOTOR_DOWN 0 " "Pin \"MOTOR_DOWN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Convstart 0 " "Pin \"Convstart\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1571249087766 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1571249087766 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571249088246 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571249088332 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571249088850 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571249089768 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1571249090154 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitHub/prodig/output_files/PRODIG_RPM.fit.smsg " "Generated suppressed messages file D:/Documents/GitHub/prodig/output_files/PRODIG_RPM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571249090540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571249091063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 20:04:51 2019 " "Processing ended: Wed Oct 16 20:04:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571249091063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571249091063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571249091063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571249091063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1571249133095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571249133096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 20:05:32 2019 " "Processing started: Wed Oct 16 20:05:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571249133096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1571249133096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1571249133096 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1571249136455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1571249136594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4595 " "Peak virtual memory: 4595 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571249137938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 20:05:37 2019 " "Processing ended: Wed Oct 16 20:05:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571249137938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571249137938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571249137938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1571249137938 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1571249138740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1571249140326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571249140327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 20:05:39 2019 " "Processing started: Wed Oct 16 20:05:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571249140327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571249140327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PRODIG_RPM -c PRODIG_RPM " "Command: quartus_sta PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571249140327 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1571249140753 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1571249141157 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1571249141210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1571249141210 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PRODIG_RPM.sdc " "Synopsys Design Constraints File file not found: 'PRODIG_RPM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1571249141435 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1571249141436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name prescaler:u1\|clkint prescaler:u1\|clkint " "create_clock -period 1.000 -name prescaler:u1\|clkint prescaler:u1\|clkint" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141441 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141441 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141441 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1571249141457 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1571249141479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1571249141503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.083 " "Worst-case setup slack is -5.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.083      -837.238 prescaler:u1\|clkint  " "   -5.083      -837.238 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.807      -409.720 CLOCK_50  " "   -3.807      -409.720 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571249141506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.713 " "Worst-case hold slack is -2.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.713        -2.713 CLOCK_50  " "   -2.713        -2.713 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 prescaler:u1\|clkint  " "    0.391         0.000 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571249141514 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571249141517 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571249141525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -175.380 CLOCK_50  " "   -1.380      -175.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -297.000 prescaler:u1\|clkint  " "   -0.500      -297.000 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571249141530 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1571249141661 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1571249141662 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1571249141719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.725 " "Worst-case setup slack is -1.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725      -230.502 prescaler:u1\|clkint  " "   -1.725      -230.502 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240       -98.950 CLOCK_50  " "   -1.240       -98.950 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571249141726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.700 " "Worst-case hold slack is -1.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.700        -1.756 CLOCK_50  " "   -1.700        -1.756 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 prescaler:u1\|clkint  " "    0.215         0.000 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571249141736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571249141741 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1571249141745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -175.380 CLOCK_50  " "   -1.380      -175.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -297.000 prescaler:u1\|clkint  " "   -0.500      -297.000 prescaler:u1\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1571249141750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1571249141750 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1571249141875 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1571249141915 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1571249141918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571249142047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 20:05:42 2019 " "Processing ended: Wed Oct 16 20:05:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571249142047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571249142047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571249142047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571249142047 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571249143678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571249143679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 20:05:43 2019 " "Processing started: Wed Oct 16 20:05:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571249143679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571249143679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PRODIG_RPM -c PRODIG_RPM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571249143679 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "PRODIG_RPM.vho\", \"PRODIG_RPM_fast.vho PRODIG_RPM_vhd.sdo PRODIG_RPM_vhd_fast.sdo D:/Documents/GitHub/prodig/simulation/modelsim/ simulation " "Generated files \"PRODIG_RPM.vho\", \"PRODIG_RPM_fast.vho\", \"PRODIG_RPM_vhd.sdo\" and \"PRODIG_RPM_vhd_fast.sdo\" in directory \"D:/Documents/GitHub/prodig/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1571249145122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571249145220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 20:05:45 2019 " "Processing ended: Wed Oct 16 20:05:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571249145220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571249145220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571249145220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571249145220 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus II Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571249146044 ""}
