Pipelined register with async set