{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665086958789 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665086958789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 03:09:18 2022 " "Processing started: Fri Oct 07 03:09:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665086958789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665086958789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RTL -c RTL --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RTL -c RTL --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665086958789 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665086959402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersharingdatapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registersharingdatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSharingDatapath " "Found entity 1: RegisterSharingDatapath" {  } { { "RegisterSharingDatapath.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/RegisterSharingDatapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665086959529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665086959529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionunitsharingdatapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file functionunitsharingdatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionUnitSharingDatapath " "Found entity 1: FunctionUnitSharingDatapath" {  } { { "FunctionUnitSharingDatapath.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/FunctionUnitSharingDatapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665086959544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665086959544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlregistersharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlregistersharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlRegisterSharing " "Found entity 1: ControlRegisterSharing" {  } { { "ControlRegisterSharing.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/ControlRegisterSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665086959556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665086959556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registersharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSharing " "Found entity 1: RegisterSharing" {  } { { "RegisterSharing.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/RegisterSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665086959566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665086959566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlfunctionsharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlfunctionsharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlFunctionSharing " "Found entity 1: ControlFunctionSharing" {  } { { "ControlFunctionSharing.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/ControlFunctionSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665086959577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665086959577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionunitsharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file functionunitsharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionUnitSharing " "Found entity 1: FunctionUnitSharing" {  } { { "FunctionUnitSharing.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/FunctionUnitSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665086959585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665086959585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bussharingdatapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bussharingdatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BusSharingDatapath " "Found entity 1: BusSharingDatapath" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665086959599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665086959599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlbussharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controlbussharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlBusSharing " "Found entity 1: ControlBusSharing" {  } { { "ControlBusSharing.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/ControlBusSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665086959610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665086959610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bussharing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bussharing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BusSharing " "Found entity 1: BusSharing" {  } { { "BusSharing.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665086959612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665086959612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BusSharing " "Elaborating entity \"BusSharing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665086959782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusSharingDatapath BusSharingDatapath:inst3 " "Elaborating entity \"BusSharingDatapath\" for hierarchy \"BusSharingDatapath:inst3\"" {  } { { "BusSharing.bdf" "inst3" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharing.bdf" { { 144 1352 1544 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086959805 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Reg16Sharing inst1 " "Block or symbol \"Reg16Sharing\" of instance \"inst1\" overlaps another block or symbol" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { { 136 912 1048 264 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1665086959826 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Reg16Sharing inst5 " "Block or symbol \"Reg16Sharing\" of instance \"inst5\" overlaps another block or symbol" {  } { { "BusSharingDatapath.bdf" "" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { { 368 904 1040 496 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1665086959826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlBusSharing ControlBusSharing:Control " "Elaborating entity \"ControlBusSharing\" for hierarchy \"ControlBusSharing:Control\"" {  } { { "BusSharing.bdf" "Control" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharing.bdf" { { 160 1040 1200 352 "Control" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086959970 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst5 Reg16Sharing " "Node instance \"inst5\" instantiates undefined entity \"Reg16Sharing\"" {  } { { "BusSharingDatapath.bdf" "inst5" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { { 368 904 1040 496 "inst5" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086960024 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "AbsMax AbsMax " "Node instance \"AbsMax\" instantiates undefined entity \"AbsMax\"" {  } { { "BusSharingDatapath.bdf" "AbsMax" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { { 152 1304 1456 248 "AbsMax" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086960025 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst1 Reg16Sharing " "Node instance \"inst1\" instantiates undefined entity \"Reg16Sharing\"" {  } { { "BusSharingDatapath.bdf" "inst1" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { { 136 912 1048 264 "inst1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086960025 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst2 MinAbsAddSub " "Node instance \"inst2\" instantiates undefined entity \"MinAbsAddSub\"" {  } { { "BusSharingDatapath.bdf" "inst2" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { { 248 1296 1448 376 "inst2" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086960025 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Shift3 ShiftRight3_16it " "Node instance \"Shift3\" instantiates undefined entity \"ShiftRight3_16it\"" {  } { { "BusSharingDatapath.bdf" "Shift3" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { { 480 1264 1400 576 "Shift3" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086960025 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Shift1 ShiftRight1_16bit " "Node instance \"Shift1\" instantiates undefined entity \"ShiftRight1_16bit\"" {  } { { "BusSharingDatapath.bdf" "Shift1" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { { 376 1272 1408 472 "Shift1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086960025 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst4 Reg16Sharing " "Node instance \"inst4\" instantiates undefined entity \"Reg16Sharing\"" {  } { { "BusSharingDatapath.bdf" "inst4" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/BusSharingDatapath.bdf" { { 248 912 1048 376 "inst4" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086960025 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "nextState1 NextStateRegisterSharing " "Node instance \"nextState1\" instantiates undefined entity \"NextStateRegisterSharing\"" {  } { { "ControlBusSharing.bdf" "nextState1" { Schematic "D:/CE213.Digital System Design with HDL/PROJECT/GIT_LOCAL/Verilog/project_SRA/design_logic/main/RegisterTransferDesign/ControlBusSharing.bdf" { { 56 688 800 248 "nextState1" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665086960025 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 8 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665086960124 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 07 03:09:20 2022 " "Processing ended: Fri Oct 07 03:09:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665086960124 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665086960124 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665086960124 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665086960124 ""}
