#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Oct  9 15:26:03 2024
# Process ID: 6888
# Current directory: C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/design_3_perceptron_0_1_synth_1
# Command line: vivado.exe -log design_3_perceptron_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_3_perceptron_0_1.tcl
# Log file: C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/design_3_perceptron_0_1_synth_1/design_3_perceptron_0_1.vds
# Journal file: C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.runs/design_3_perceptron_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_3_perceptron_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/git_repos/mnist_neuralnet/fpga/source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_3_perceptron_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/design_3_perceptron_0_1.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
ERROR: [Runs 36-287] File does not exist or is not accessible:'c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd'
ERROR: [Runs 36-287] File does not exist or is not accessible:'c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd'
ERROR: [Runs 36-287] File does not exist or is not accessible:'c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'
ERROR: [Runs 36-287] File does not exist or is not accessible:'c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd'
INFO: [filemgmt 20-1667] Failed to open file "c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd"
INFO: [filemgmt 20-1667] Failed to open file "c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd"
CRITICAL WARNING: [filemgmt 20-1741] File 'blk_mem_gen_v8_4_vhsyn_rfs.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* blk_mem_gen_0 (c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd)
* ila_0 (c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/ila_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17208 
WARNING: [Synth 8-2507] parameter declaration becomes local in perceptron with formal parameter declaration list [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ipshared/65d3/perceptron.v:55]
WARNING: [Synth 8-2507] parameter declaration becomes local in perceptron with formal parameter declaration list [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ipshared/65d3/perceptron.v:56]
ERROR: [Synth 8-1771] cannot open vhdl file c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/axi_bram_ctrl_0/hdl/axi_bram_ctrl_v4_1_rfs.vhd
ERROR: [Synth 8-1771] cannot open vhdl file c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/axi_bram_ctrl_0/synth/axi_bram_ctrl_0.vhd
ERROR: [Synth 8-1771] cannot open vhdl file c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd
ERROR: [Synth 8-1771] cannot open vhdl file c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 883.809 ; gain = 273.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_3_perceptron_0_1' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/synth/design_3_perceptron_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'perceptron' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ipshared/65d3/perceptron.v:23]
	Parameter activation bound to: relu - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter n_bits bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dual_port_AXI_Native_bram' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:9]
ERROR: [Synth 8-439] module 'axi_bram_ctrl_0' not found [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:82]
ERROR: [Synth 8-6156] failed synthesizing module 'dual_port_AXI_Native_bram' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v:9]
ERROR: [Synth 8-6156] failed synthesizing module 'perceptron' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ipshared/65d3/perceptron.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'design_3_perceptron_0_1' [c:/git_repos/mnist_neuralnet/fpga/projects/9_18/9_18.srcs/sources_1/bd/design_3/ip/design_3_perceptron_0_1/synth/design_3_perceptron_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1333.742 ; gain = 723.004
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 3 Warnings, 1 Critical Warnings and 13 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 15:27:44 2024...
