# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do reg_8bit_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Aluno/Downloads/TP/Structural/Components/reg_8bit/reg_8bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:22 on Dec 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/TP/Structural/Components/reg_8bit/reg_8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_8bit
# -- Compiling architecture structural of reg_8bit
# End time: 18:12:22 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Aluno/Downloads/TP/Structural/Components/reg_8bit/tb_reg_8bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:22 on Dec 04,2025
# vcom -reportprogress 300 -93 -work work C:/Users/Aluno/Downloads/TP/Structural/Components/reg_8bit/tb_reg_8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_reg_8bit
# -- Compiling architecture sim of tb_reg_8bit
# End time: 18:12:22 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  tb_reg_8bit.vhd
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_reg_8bit.vhd 
# Start time: 18:12:22 on Dec 04,2025
# ** Error (suppressible): (vsim-19) Failed to access library 'tb_reg_8bit' at "tb_reg_8bit".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./reg_8bit_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.tb_reg_8bit
# vsim work.tb_reg_8bit 
# Start time: 18:12:22 on Dec 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg_8bit(sim)
# Loading work.reg_8bit(structural)
vsim work.tb_reg_8bit
# End time: 18:12:32 on Dec 04,2025, Elapsed time: 0:00:10
# Errors: 1, Warnings: 0
# vsim work.tb_reg_8bit 
# Start time: 18:12:32 on Dec 04,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_reg_8bit(sim)
# Loading work.reg_8bit(structural)
# WARNING: No extended dataflow license exists
add wave  \
sim:/tb_reg_8bit/s_readw \
sim:/tb_reg_8bit/s_data_driver \
sim:/tb_reg_8bit/s_data \
sim:/tb_reg_8bit/s_CLK \
sim:/tb_reg_8bit/s_addr \
sim:/tb_reg_8bit/PERIPHERAL_ADDR \
sim:/tb_reg_8bit/clk_period
run
# ** Note: Starting Register Testbench...
#    Time: 0 ps  Iteration: 0  Instance: /tb_reg_8bit
# End time: 18:13:59 on Dec 04,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
