
Labella_f303k8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000032e8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003470  08003470  00013470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034a0  080034a0  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  080034a0  080034a0  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080034a0  080034a0  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034a0  080034a0  000134a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080034a4  080034a4  000134a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  080034a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
 10 .bss          0000007c  2000002c  2000002c  0002002c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000a8  200000a8  0002002c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00009dd3  00000000  00000000  0002009f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001c5a  00000000  00000000  00029e72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000a40  00000000  00000000  0002bad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000007d0  00000000  00000000  0002c510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001a693  00000000  00000000  0002cce0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000d507  00000000  00000000  00047373  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0009c60b  00000000  00000000  0005487a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000028dc  00000000  00000000  000f0e88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  000f3764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003458 	.word	0x08003458

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	08003458 	.word	0x08003458

080001c8 <button_read_debounce>:
uint8_t isEvent = 0;
extern int time_duration;
extern uint8_t isButton;

uint8_t button_read_debounce(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
	uint8_t current_state = HAL_GPIO_ReadPin(button.port, button.pin);
 80001ce:	4b22      	ldr	r3, [pc, #136]	; (8000258 <button_read_debounce+0x90>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	4a21      	ldr	r2, [pc, #132]	; (8000258 <button_read_debounce+0x90>)
 80001d4:	8892      	ldrh	r2, [r2, #4]
 80001d6:	4611      	mov	r1, r2
 80001d8:	4618      	mov	r0, r3
 80001da:	f000 fe87 	bl	8000eec <HAL_GPIO_ReadPin>
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
	uint32_t current_time = HAL_GetTick();
 80001e2:	f000 fc1f 	bl	8000a24 <HAL_GetTick>
 80001e6:	6038      	str	r0, [r7, #0]
	isEvent = 0;
 80001e8:	4b1c      	ldr	r3, [pc, #112]	; (800025c <button_read_debounce+0x94>)
 80001ea:	2200      	movs	r2, #0
 80001ec:	701a      	strb	r2, [r3, #0]

	if (current_state != button.last_state){
 80001ee:	4b1a      	ldr	r3, [pc, #104]	; (8000258 <button_read_debounce+0x90>)
 80001f0:	7e1b      	ldrb	r3, [r3, #24]
 80001f2:	79fa      	ldrb	r2, [r7, #7]
 80001f4:	429a      	cmp	r2, r3
 80001f6:	d028      	beq.n	800024a <button_read_debounce+0x82>
		button.last_state = current_state;
 80001f8:	4a17      	ldr	r2, [pc, #92]	; (8000258 <button_read_debounce+0x90>)
 80001fa:	79fb      	ldrb	r3, [r7, #7]
 80001fc:	7613      	strb	r3, [r2, #24]
		isEvent = 1;
 80001fe:	4b17      	ldr	r3, [pc, #92]	; (800025c <button_read_debounce+0x94>)
 8000200:	2201      	movs	r2, #1
 8000202:	701a      	strb	r2, [r3, #0]
		if (current_time - button.last_read_time >= DEFAULT_DEBOUNCE_TIMEOUT_MS){
 8000204:	4b14      	ldr	r3, [pc, #80]	; (8000258 <button_read_debounce+0x90>)
 8000206:	695b      	ldr	r3, [r3, #20]
 8000208:	683a      	ldr	r2, [r7, #0]
 800020a:	1ad3      	subs	r3, r2, r3
 800020c:	2b31      	cmp	r3, #49	; 0x31
 800020e:	d91c      	bls.n	800024a <button_read_debounce+0x82>
			button.last_read_time = current_time;
 8000210:	4a11      	ldr	r2, [pc, #68]	; (8000258 <button_read_debounce+0x90>)
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	6153      	str	r3, [r2, #20]

			if (current_state == GPIO_PIN_SET)
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	2b01      	cmp	r3, #1
 800021a:	d103      	bne.n	8000224 <button_read_debounce+0x5c>
			{
				button.pressedTick = current_time;
 800021c:	4a0e      	ldr	r2, [pc, #56]	; (8000258 <button_read_debounce+0x90>)
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	60d3      	str	r3, [r2, #12]
 8000222:	e012      	b.n	800024a <button_read_debounce+0x82>
			}
			else
			{
				button.releasedTick = current_time;
 8000224:	4a0c      	ldr	r2, [pc, #48]	; (8000258 <button_read_debounce+0x90>)
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	6113      	str	r3, [r2, #16]
				if (button.releasedTick - button.pressedTick >= DEFAULT_LONG_HOLD_TIMEOUT )
 800022a:	4b0b      	ldr	r3, [pc, #44]	; (8000258 <button_read_debounce+0x90>)
 800022c:	691a      	ldr	r2, [r3, #16]
 800022e:	4b0a      	ldr	r3, [pc, #40]	; (8000258 <button_read_debounce+0x90>)
 8000230:	68db      	ldr	r3, [r3, #12]
 8000232:	1ad3      	subs	r3, r2, r3
 8000234:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000238:	4293      	cmp	r3, r2
 800023a:	d903      	bls.n	8000244 <button_read_debounce+0x7c>
				{
					button.event = LONG_CLICK;
 800023c:	4b06      	ldr	r3, [pc, #24]	; (8000258 <button_read_debounce+0x90>)
 800023e:	2203      	movs	r2, #3
 8000240:	765a      	strb	r2, [r3, #25]
 8000242:	e002      	b.n	800024a <button_read_debounce+0x82>
				}
				else
				{
					button.event = RELEASED;
 8000244:	4b04      	ldr	r3, [pc, #16]	; (8000258 <button_read_debounce+0x90>)
 8000246:	2201      	movs	r2, #1
 8000248:	765a      	strb	r2, [r3, #25]
				}
			}
		}
	}
	return isEvent;
 800024a:	4b04      	ldr	r3, [pc, #16]	; (800025c <button_read_debounce+0x94>)
 800024c:	781b      	ldrb	r3, [r3, #0]
}
 800024e:	4618      	mov	r0, r3
 8000250:	3708      	adds	r7, #8
 8000252:	46bd      	mov	sp, r7
 8000254:	bd80      	pop	{r7, pc}
 8000256:	bf00      	nop
 8000258:	20000000 	.word	0x20000000
 800025c:	20000048 	.word	0x20000048

08000260 <button_handler>:

void button_handler(void)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	if (button_read_debounce())
 8000264:	f7ff ffb0 	bl	80001c8 <button_read_debounce>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d028      	beq.n	80002c0 <button_handler+0x60>
	{
		switch (button.event)
 800026e:	4b15      	ldr	r3, [pc, #84]	; (80002c4 <button_handler+0x64>)
 8000270:	7e5b      	ldrb	r3, [r3, #25]
 8000272:	2b03      	cmp	r3, #3
 8000274:	d823      	bhi.n	80002be <button_handler+0x5e>
 8000276:	a201      	add	r2, pc, #4	; (adr r2, 800027c <button_handler+0x1c>)
 8000278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800027c:	0800028d 	.word	0x0800028d
 8000280:	08000295 	.word	0x08000295
 8000284:	080002a3 	.word	0x080002a3
 8000288:	080002b1 	.word	0x080002b1
		{
		case IDLE:
		{
			isButton = 0;
 800028c:	4b0e      	ldr	r3, [pc, #56]	; (80002c8 <button_handler+0x68>)
 800028e:	2200      	movs	r2, #0
 8000290:	701a      	strb	r2, [r3, #0]
			break;
 8000292:	e015      	b.n	80002c0 <button_handler+0x60>
		}
		case RELEASED:
		{
			isButton = 1;
 8000294:	4b0c      	ldr	r3, [pc, #48]	; (80002c8 <button_handler+0x68>)
 8000296:	2201      	movs	r2, #1
 8000298:	701a      	strb	r2, [r3, #0]
			button.event = IDLE;
 800029a:	4b0a      	ldr	r3, [pc, #40]	; (80002c4 <button_handler+0x64>)
 800029c:	2200      	movs	r2, #0
 800029e:	765a      	strb	r2, [r3, #25]
			break;
 80002a0:	e00e      	b.n	80002c0 <button_handler+0x60>
		}
		case PRESSED:
		{
			isButton = 2;
 80002a2:	4b09      	ldr	r3, [pc, #36]	; (80002c8 <button_handler+0x68>)
 80002a4:	2202      	movs	r2, #2
 80002a6:	701a      	strb	r2, [r3, #0]
			button.event = IDLE;
 80002a8:	4b06      	ldr	r3, [pc, #24]	; (80002c4 <button_handler+0x64>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	765a      	strb	r2, [r3, #25]
			break;
 80002ae:	e007      	b.n	80002c0 <button_handler+0x60>
		}
		case LONG_CLICK:
		{
			isButton = 3;
 80002b0:	4b05      	ldr	r3, [pc, #20]	; (80002c8 <button_handler+0x68>)
 80002b2:	2203      	movs	r2, #3
 80002b4:	701a      	strb	r2, [r3, #0]
			button.event = IDLE;
 80002b6:	4b03      	ldr	r3, [pc, #12]	; (80002c4 <button_handler+0x64>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	765a      	strb	r2, [r3, #25]
			break;
 80002bc:	e000      	b.n	80002c0 <button_handler+0x60>
		}
		default:
			break;
 80002be:	bf00      	nop
		}

	}


}
 80002c0:	bf00      	nop
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	20000000 	.word	0x20000000
 80002c8:	20000099 	.word	0x20000099

080002cc <led_on>:
 */
#include "main.h"
#include "led.h"

void led_on(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, SET);
 80002d0:	2201      	movs	r2, #1
 80002d2:	2140      	movs	r1, #64	; 0x40
 80002d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002d8:	f000 fe20 	bl	8000f1c <HAL_GPIO_WritePin>
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}

080002e0 <led_off>:

void led_off(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, RESET);
 80002e4:	2200      	movs	r2, #0
 80002e6:	2140      	movs	r1, #64	; 0x40
 80002e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80002ec:	f000 fe16 	bl	8000f1c <HAL_GPIO_WritePin>
}
 80002f0:	bf00      	nop
 80002f2:	bd80      	pop	{r7, pc}

080002f4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80002f8:	f000 fb3a 	bl	8000970 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80002fc:	f000 f8c0 	bl	8000480 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000300:	f000 f9b4 	bl	800066c <MX_GPIO_Init>
	MX_TIM1_Init();
 8000304:	f000 f916 	bl	8000534 <MX_TIM1_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		button_handler();
 8000308:	f7ff ffaa 	bl	8000260 <button_handler>
		current_time = HAL_GetTick();
 800030c:	f000 fb8a 	bl	8000a24 <HAL_GetTick>
 8000310:	4603      	mov	r3, r0
 8000312:	4a56      	ldr	r2, [pc, #344]	; (800046c <main+0x178>)
 8000314:	6013      	str	r3, [r2, #0]

		switch(isButton){
 8000316:	4b56      	ldr	r3, [pc, #344]	; (8000470 <main+0x17c>)
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	2b03      	cmp	r3, #3
 800031c:	d8f4      	bhi.n	8000308 <main+0x14>
 800031e:	a201      	add	r2, pc, #4	; (adr r2, 8000324 <main+0x30>)
 8000320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000324:	08000309 	.word	0x08000309
 8000328:	08000335 	.word	0x08000335
 800032c:	08000309 	.word	0x08000309
 8000330:	08000309 	.word	0x08000309
		{
			break;
		}
		case 1:
		{
			switch (state)
 8000334:	4b4f      	ldr	r3, [pc, #316]	; (8000474 <main+0x180>)
 8000336:	781b      	ldrb	r3, [r3, #0]
 8000338:	2b03      	cmp	r3, #3
 800033a:	f200 8094 	bhi.w	8000466 <main+0x172>
 800033e:	a201      	add	r2, pc, #4	; (adr r2, 8000344 <main+0x50>)
 8000340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000344:	08000355 	.word	0x08000355
 8000348:	08000377 	.word	0x08000377
 800034c:	080003c1 	.word	0x080003c1
 8000350:	08000409 	.word	0x08000409
			{
			case STATE_1:
			{
				led_on();
 8000354:	f7ff ffba 	bl	80002cc <led_on>
				pump_on();
 8000358:	f000 fa14 	bl	8000784 <pump_on>
				motorRight_on();
 800035c:	f000 f9ea 	bl	8000734 <motorRight_on>
				motorLeft_off();
 8000360:	f000 fa06 	bl	8000770 <motorLeft_off>
				last_action_time = HAL_GetTick();
 8000364:	f000 fb5e 	bl	8000a24 <HAL_GetTick>
 8000368:	4603      	mov	r3, r0
 800036a:	4a43      	ldr	r2, [pc, #268]	; (8000478 <main+0x184>)
 800036c:	6013      	str	r3, [r2, #0]
				state = STATE_2;
 800036e:	4b41      	ldr	r3, [pc, #260]	; (8000474 <main+0x180>)
 8000370:	2201      	movs	r2, #1
 8000372:	701a      	strb	r2, [r3, #0]

				break;
 8000374:	e077      	b.n	8000466 <main+0x172>
			}
			case STATE_2:
			{
				if(flagFirstTime ==1)
 8000376:	4b41      	ldr	r3, [pc, #260]	; (800047c <main+0x188>)
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	2b01      	cmp	r3, #1
 800037c:	d107      	bne.n	800038e <main+0x9a>
				{
					last_action_time =HAL_GetTick();
 800037e:	f000 fb51 	bl	8000a24 <HAL_GetTick>
 8000382:	4603      	mov	r3, r0
 8000384:	4a3c      	ldr	r2, [pc, #240]	; (8000478 <main+0x184>)
 8000386:	6013      	str	r3, [r2, #0]
					flagFirstTime = 0;
 8000388:	4b3c      	ldr	r3, [pc, #240]	; (800047c <main+0x188>)
 800038a:	2200      	movs	r2, #0
 800038c:	701a      	strb	r2, [r3, #0]
				}
				if((current_time - last_action_time)>= (TIME_DURATION_2))
 800038e:	4b37      	ldr	r3, [pc, #220]	; (800046c <main+0x178>)
 8000390:	681a      	ldr	r2, [r3, #0]
 8000392:	4b39      	ldr	r3, [pc, #228]	; (8000478 <main+0x184>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	1ad3      	subs	r3, r2, r3
 8000398:	f241 3287 	movw	r2, #4999	; 0x1387
 800039c:	4293      	cmp	r3, r2
 800039e:	d95d      	bls.n	800045c <main+0x168>
				{
					flagFirstTime =1;
 80003a0:	4b36      	ldr	r3, [pc, #216]	; (800047c <main+0x188>)
 80003a2:	2201      	movs	r2, #1
 80003a4:	701a      	strb	r2, [r3, #0]
					motorRight_off();
 80003a6:	f000 f9cf 	bl	8000748 <motorRight_off>
					motorLeft_off();
 80003aa:	f000 f9e1 	bl	8000770 <motorLeft_off>
					last_action_time = HAL_GetTick();
 80003ae:	f000 fb39 	bl	8000a24 <HAL_GetTick>
 80003b2:	4603      	mov	r3, r0
 80003b4:	4a30      	ldr	r2, [pc, #192]	; (8000478 <main+0x184>)
 80003b6:	6013      	str	r3, [r2, #0]
					state = STATE_3;
 80003b8:	4b2e      	ldr	r3, [pc, #184]	; (8000474 <main+0x180>)
 80003ba:	2202      	movs	r2, #2
 80003bc:	701a      	strb	r2, [r3, #0]
				}
				break;
 80003be:	e04d      	b.n	800045c <main+0x168>
			}
			case STATE_3:
			{
				if(flagFirstTime ==1)
 80003c0:	4b2e      	ldr	r3, [pc, #184]	; (800047c <main+0x188>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	2b01      	cmp	r3, #1
 80003c6:	d107      	bne.n	80003d8 <main+0xe4>
				{
					last_action_time =HAL_GetTick();
 80003c8:	f000 fb2c 	bl	8000a24 <HAL_GetTick>
 80003cc:	4603      	mov	r3, r0
 80003ce:	4a2a      	ldr	r2, [pc, #168]	; (8000478 <main+0x184>)
 80003d0:	6013      	str	r3, [r2, #0]
					flagFirstTime = 0;
 80003d2:	4b2a      	ldr	r3, [pc, #168]	; (800047c <main+0x188>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	701a      	strb	r2, [r3, #0]
				}
				if((current_time - last_action_time)>= (TIME_DURATION_1))
 80003d8:	4b24      	ldr	r3, [pc, #144]	; (800046c <main+0x178>)
 80003da:	681a      	ldr	r2, [r3, #0]
 80003dc:	4b26      	ldr	r3, [pc, #152]	; (8000478 <main+0x184>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	1ad3      	subs	r3, r2, r3
 80003e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80003e6:	d33b      	bcc.n	8000460 <main+0x16c>
				{
					flagFirstTime =1;
 80003e8:	4b24      	ldr	r3, [pc, #144]	; (800047c <main+0x188>)
 80003ea:	2201      	movs	r2, #1
 80003ec:	701a      	strb	r2, [r3, #0]
					motorRight_off();
 80003ee:	f000 f9ab 	bl	8000748 <motorRight_off>
					motorLeft_on();
 80003f2:	f000 f9b3 	bl	800075c <motorLeft_on>
					last_action_time = HAL_GetTick();
 80003f6:	f000 fb15 	bl	8000a24 <HAL_GetTick>
 80003fa:	4603      	mov	r3, r0
 80003fc:	4a1e      	ldr	r2, [pc, #120]	; (8000478 <main+0x184>)
 80003fe:	6013      	str	r3, [r2, #0]
					state = STATE_4;
 8000400:	4b1c      	ldr	r3, [pc, #112]	; (8000474 <main+0x180>)
 8000402:	2203      	movs	r2, #3
 8000404:	701a      	strb	r2, [r3, #0]
				}
				break;
 8000406:	e02b      	b.n	8000460 <main+0x16c>
			}
			case STATE_4:
			{
				if(flagFirstTime ==1)
 8000408:	4b1c      	ldr	r3, [pc, #112]	; (800047c <main+0x188>)
 800040a:	781b      	ldrb	r3, [r3, #0]
 800040c:	2b01      	cmp	r3, #1
 800040e:	d107      	bne.n	8000420 <main+0x12c>
				{
					last_action_time =HAL_GetTick();
 8000410:	f000 fb08 	bl	8000a24 <HAL_GetTick>
 8000414:	4603      	mov	r3, r0
 8000416:	4a18      	ldr	r2, [pc, #96]	; (8000478 <main+0x184>)
 8000418:	6013      	str	r3, [r2, #0]
					flagFirstTime = 0;
 800041a:	4b18      	ldr	r3, [pc, #96]	; (800047c <main+0x188>)
 800041c:	2200      	movs	r2, #0
 800041e:	701a      	strb	r2, [r3, #0]
				}
				if((current_time - last_action_time)>=(TIME_DURATION_2))
 8000420:	4b12      	ldr	r3, [pc, #72]	; (800046c <main+0x178>)
 8000422:	681a      	ldr	r2, [r3, #0]
 8000424:	4b14      	ldr	r3, [pc, #80]	; (8000478 <main+0x184>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	1ad3      	subs	r3, r2, r3
 800042a:	f241 3287 	movw	r2, #4999	; 0x1387
 800042e:	4293      	cmp	r3, r2
 8000430:	d918      	bls.n	8000464 <main+0x170>
				{
					flagFirstTime =1;
 8000432:	4b12      	ldr	r3, [pc, #72]	; (800047c <main+0x188>)
 8000434:	2201      	movs	r2, #1
 8000436:	701a      	strb	r2, [r3, #0]
					led_off();
 8000438:	f7ff ff52 	bl	80002e0 <led_off>
					pump_off();
 800043c:	f000 f9ac 	bl	8000798 <pump_off>
					motorRight_off();
 8000440:	f000 f982 	bl	8000748 <motorRight_off>
					motorLeft_off();
 8000444:	f000 f994 	bl	8000770 <motorLeft_off>
					last_action_time = 0;
 8000448:	4b0b      	ldr	r3, [pc, #44]	; (8000478 <main+0x184>)
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
					state = STATE_1;
 800044e:	4b09      	ldr	r3, [pc, #36]	; (8000474 <main+0x180>)
 8000450:	2200      	movs	r2, #0
 8000452:	701a      	strb	r2, [r3, #0]
					isButton = 0;
 8000454:	4b06      	ldr	r3, [pc, #24]	; (8000470 <main+0x17c>)
 8000456:	2200      	movs	r2, #0
 8000458:	701a      	strb	r2, [r3, #0]
				}
				break;
 800045a:	e003      	b.n	8000464 <main+0x170>
				break;
 800045c:	bf00      	nop
 800045e:	e002      	b.n	8000466 <main+0x172>
				break;
 8000460:	bf00      	nop
 8000462:	e000      	b.n	8000466 <main+0x172>
				break;
 8000464:	bf00      	nop
			}
			}
			break;
 8000466:	bf00      	nop
 8000468:	e74e      	b.n	8000308 <main+0x14>
 800046a:	bf00      	nop
 800046c:	200000a0 	.word	0x200000a0
 8000470:	20000099 	.word	0x20000099
 8000474:	20000098 	.word	0x20000098
 8000478:	2000009c 	.word	0x2000009c
 800047c:	2000001c 	.word	0x2000001c

08000480 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b096      	sub	sp, #88	; 0x58
 8000484:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000486:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800048a:	2228      	movs	r2, #40	; 0x28
 800048c:	2100      	movs	r1, #0
 800048e:	4618      	mov	r0, r3
 8000490:	f002 ffb6 	bl	8003400 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000494:	f107 031c 	add.w	r3, r7, #28
 8000498:	2200      	movs	r2, #0
 800049a:	601a      	str	r2, [r3, #0]
 800049c:	605a      	str	r2, [r3, #4]
 800049e:	609a      	str	r2, [r3, #8]
 80004a0:	60da      	str	r2, [r3, #12]
 80004a2:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004a4:	1d3b      	adds	r3, r7, #4
 80004a6:	2200      	movs	r2, #0
 80004a8:	601a      	str	r2, [r3, #0]
 80004aa:	605a      	str	r2, [r3, #4]
 80004ac:	609a      	str	r2, [r3, #8]
 80004ae:	60da      	str	r2, [r3, #12]
 80004b0:	611a      	str	r2, [r3, #16]
 80004b2:	615a      	str	r2, [r3, #20]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004b4:	2302      	movs	r3, #2
 80004b6:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b8:	2301      	movs	r3, #1
 80004ba:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004bc:	2310      	movs	r3, #16
 80004be:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004c0:	2302      	movs	r3, #2
 80004c2:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004c4:	2300      	movs	r3, #0
 80004c6:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80004c8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80004cc:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80004ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80004d2:	4618      	mov	r0, r3
 80004d4:	f000 fd3a 	bl	8000f4c <HAL_RCC_OscConfig>
 80004d8:	4603      	mov	r3, r0
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <SystemClock_Config+0x62>
	{
		Error_Handler();
 80004de:	f000 f923 	bl	8000728 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004e2:	230f      	movs	r3, #15
 80004e4:	61fb      	str	r3, [r7, #28]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004e6:	2302      	movs	r3, #2
 80004e8:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80004ea:	2380      	movs	r3, #128	; 0x80
 80004ec:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004f2:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004f4:	2300      	movs	r3, #0
 80004f6:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004f8:	f107 031c 	add.w	r3, r7, #28
 80004fc:	2100      	movs	r1, #0
 80004fe:	4618      	mov	r0, r3
 8000500:	f001 fd62 	bl	8001fc8 <HAL_RCC_ClockConfig>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <SystemClock_Config+0x8e>
	{
		Error_Handler();
 800050a:	f000 f90d 	bl	8000728 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 800050e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000512:	607b      	str	r3, [r7, #4]
	PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000514:	2300      	movs	r3, #0
 8000516:	61bb      	str	r3, [r7, #24]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	4618      	mov	r0, r3
 800051c:	f001 ff3a 	bl	8002394 <HAL_RCCEx_PeriphCLKConfig>
 8000520:	4603      	mov	r3, r0
 8000522:	2b00      	cmp	r3, #0
 8000524:	d001      	beq.n	800052a <SystemClock_Config+0xaa>
	{
		Error_Handler();
 8000526:	f000 f8ff 	bl	8000728 <Error_Handler>
	}
}
 800052a:	bf00      	nop
 800052c:	3758      	adds	r7, #88	; 0x58
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
	...

08000534 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b096      	sub	sp, #88	; 0x58
 8000538:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800053a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800053e:	2200      	movs	r2, #0
 8000540:	601a      	str	r2, [r3, #0]
 8000542:	605a      	str	r2, [r3, #4]
 8000544:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8000546:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800054a:	2200      	movs	r2, #0
 800054c:	601a      	str	r2, [r3, #0]
 800054e:	605a      	str	r2, [r3, #4]
 8000550:	609a      	str	r2, [r3, #8]
 8000552:	60da      	str	r2, [r3, #12]
 8000554:	611a      	str	r2, [r3, #16]
 8000556:	615a      	str	r2, [r3, #20]
 8000558:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800055a:	1d3b      	adds	r3, r7, #4
 800055c:	222c      	movs	r2, #44	; 0x2c
 800055e:	2100      	movs	r1, #0
 8000560:	4618      	mov	r0, r3
 8000562:	f002 ff4d 	bl	8003400 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8000566:	4b3f      	ldr	r3, [pc, #252]	; (8000664 <MX_TIM1_Init+0x130>)
 8000568:	4a3f      	ldr	r2, [pc, #252]	; (8000668 <MX_TIM1_Init+0x134>)
 800056a:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 8;
 800056c:	4b3d      	ldr	r3, [pc, #244]	; (8000664 <MX_TIM1_Init+0x130>)
 800056e:	2208      	movs	r2, #8
 8000570:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000572:	4b3c      	ldr	r3, [pc, #240]	; (8000664 <MX_TIM1_Init+0x130>)
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 999;
 8000578:	4b3a      	ldr	r3, [pc, #232]	; (8000664 <MX_TIM1_Init+0x130>)
 800057a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800057e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000580:	4b38      	ldr	r3, [pc, #224]	; (8000664 <MX_TIM1_Init+0x130>)
 8000582:	2200      	movs	r2, #0
 8000584:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8000586:	4b37      	ldr	r3, [pc, #220]	; (8000664 <MX_TIM1_Init+0x130>)
 8000588:	2200      	movs	r2, #0
 800058a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800058c:	4b35      	ldr	r3, [pc, #212]	; (8000664 <MX_TIM1_Init+0x130>)
 800058e:	2200      	movs	r2, #0
 8000590:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000592:	4834      	ldr	r0, [pc, #208]	; (8000664 <MX_TIM1_Init+0x130>)
 8000594:	f002 f824 	bl	80025e0 <HAL_TIM_PWM_Init>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <MX_TIM1_Init+0x6e>
	{
		Error_Handler();
 800059e:	f000 f8c3 	bl	8000728 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005a2:	2300      	movs	r3, #0
 80005a4:	64fb      	str	r3, [r7, #76]	; 0x4c
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80005a6:	2300      	movs	r3, #0
 80005a8:	653b      	str	r3, [r7, #80]	; 0x50
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005aa:	2300      	movs	r3, #0
 80005ac:	657b      	str	r3, [r7, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005ae:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80005b2:	4619      	mov	r1, r3
 80005b4:	482b      	ldr	r0, [pc, #172]	; (8000664 <MX_TIM1_Init+0x130>)
 80005b6:	f002 fe3d 	bl	8003234 <HAL_TIMEx_MasterConfigSynchronization>
 80005ba:	4603      	mov	r3, r0
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d001      	beq.n	80005c4 <MX_TIM1_Init+0x90>
	{
		Error_Handler();
 80005c0:	f000 f8b2 	bl	8000728 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005c4:	2360      	movs	r3, #96	; 0x60
 80005c6:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.Pulse = 500;
 80005c8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80005cc:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80005ce:	2302      	movs	r3, #2
 80005d0:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80005d2:	2300      	movs	r3, #0
 80005d4:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005d6:	2300      	movs	r3, #0
 80005d8:	643b      	str	r3, [r7, #64]	; 0x40
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80005da:	2300      	movs	r3, #0
 80005dc:	647b      	str	r3, [r7, #68]	; 0x44
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80005de:	2300      	movs	r3, #0
 80005e0:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005e6:	2200      	movs	r2, #0
 80005e8:	4619      	mov	r1, r3
 80005ea:	481e      	ldr	r0, [pc, #120]	; (8000664 <MX_TIM1_Init+0x130>)
 80005ec:	f002 f9ca 	bl	8002984 <HAL_TIM_PWM_ConfigChannel>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <MX_TIM1_Init+0xc6>
	{
		Error_Handler();
 80005f6:	f000 f897 	bl	8000728 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80005fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005fe:	2204      	movs	r2, #4
 8000600:	4619      	mov	r1, r3
 8000602:	4818      	ldr	r0, [pc, #96]	; (8000664 <MX_TIM1_Init+0x130>)
 8000604:	f002 f9be 	bl	8002984 <HAL_TIM_PWM_ConfigChannel>
 8000608:	4603      	mov	r3, r0
 800060a:	2b00      	cmp	r3, #0
 800060c:	d001      	beq.n	8000612 <MX_TIM1_Init+0xde>
	{
		Error_Handler();
 800060e:	f000 f88b 	bl	8000728 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000616:	2300      	movs	r3, #0
 8000618:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800061a:	2300      	movs	r3, #0
 800061c:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 800061e:	2300      	movs	r3, #0
 8000620:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000622:	2300      	movs	r3, #0
 8000624:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000626:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800062a:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.BreakFilter = 0;
 800062c:	2300      	movs	r3, #0
 800062e:	61fb      	str	r3, [r7, #28]
	sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000630:	2300      	movs	r3, #0
 8000632:	623b      	str	r3, [r7, #32]
	sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000634:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000638:	627b      	str	r3, [r7, #36]	; 0x24
	sBreakDeadTimeConfig.Break2Filter = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	62bb      	str	r3, [r7, #40]	; 0x28
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800063e:	2300      	movs	r3, #0
 8000640:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000642:	1d3b      	adds	r3, r7, #4
 8000644:	4619      	mov	r1, r3
 8000646:	4807      	ldr	r0, [pc, #28]	; (8000664 <MX_TIM1_Init+0x130>)
 8000648:	f002 fe62 	bl	8003310 <HAL_TIMEx_ConfigBreakDeadTime>
 800064c:	4603      	mov	r3, r0
 800064e:	2b00      	cmp	r3, #0
 8000650:	d001      	beq.n	8000656 <MX_TIM1_Init+0x122>
	{
		Error_Handler();
 8000652:	f000 f869 	bl	8000728 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8000656:	4803      	ldr	r0, [pc, #12]	; (8000664 <MX_TIM1_Init+0x130>)
 8000658:	f000 f8ec 	bl	8000834 <HAL_TIM_MspPostInit>

}
 800065c:	bf00      	nop
 800065e:	3758      	adds	r7, #88	; 0x58
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	2000004c 	.word	0x2000004c
 8000668:	40012c00 	.word	0x40012c00

0800066c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000672:	f107 030c 	add.w	r3, r7, #12
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]
 800067e:	60da      	str	r2, [r3, #12]
 8000680:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000682:	4b27      	ldr	r3, [pc, #156]	; (8000720 <MX_GPIO_Init+0xb4>)
 8000684:	695b      	ldr	r3, [r3, #20]
 8000686:	4a26      	ldr	r2, [pc, #152]	; (8000720 <MX_GPIO_Init+0xb4>)
 8000688:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800068c:	6153      	str	r3, [r2, #20]
 800068e:	4b24      	ldr	r3, [pc, #144]	; (8000720 <MX_GPIO_Init+0xb4>)
 8000690:	695b      	ldr	r3, [r3, #20]
 8000692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800069a:	4b21      	ldr	r3, [pc, #132]	; (8000720 <MX_GPIO_Init+0xb4>)
 800069c:	695b      	ldr	r3, [r3, #20]
 800069e:	4a20      	ldr	r2, [pc, #128]	; (8000720 <MX_GPIO_Init+0xb4>)
 80006a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006a4:	6153      	str	r3, [r2, #20]
 80006a6:	4b1e      	ldr	r3, [pc, #120]	; (8000720 <MX_GPIO_Init+0xb4>)
 80006a8:	695b      	ldr	r3, [r3, #20]
 80006aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006ae:	607b      	str	r3, [r7, #4]
 80006b0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, PUMP_Pin|LED_Pin, GPIO_PIN_RESET);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2150      	movs	r1, #80	; 0x50
 80006b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006ba:	f000 fc2f 	bl	8000f1c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : BUTTON_Pin */
	GPIO_InitStruct.Pin = BUTTON_Pin;
 80006be:	2301      	movs	r3, #1
 80006c0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006c2:	2300      	movs	r3, #0
 80006c4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	2300      	movs	r3, #0
 80006c8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80006ca:	f107 030c 	add.w	r3, r7, #12
 80006ce:	4619      	mov	r1, r3
 80006d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006d4:	f000 fa98 	bl	8000c08 <HAL_GPIO_Init>

	/*Configure GPIO pins : PUMP_Pin LED_Pin */
	GPIO_InitStruct.Pin = PUMP_Pin|LED_Pin;
 80006d8:	2350      	movs	r3, #80	; 0x50
 80006da:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006dc:	2301      	movs	r3, #1
 80006de:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e4:	2300      	movs	r3, #0
 80006e6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	4619      	mov	r1, r3
 80006ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006f2:	f000 fa89 	bl	8000c08 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB6 PB7 */
	GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80006f6:	23c0      	movs	r3, #192	; 0xc0
 80006f8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006fa:	2302      	movs	r3, #2
 80006fc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	2300      	movs	r3, #0
 8000700:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000702:	2303      	movs	r3, #3
 8000704:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000706:	2307      	movs	r3, #7
 8000708:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800070a:	f107 030c 	add.w	r3, r7, #12
 800070e:	4619      	mov	r1, r3
 8000710:	4804      	ldr	r0, [pc, #16]	; (8000724 <MX_GPIO_Init+0xb8>)
 8000712:	f000 fa79 	bl	8000c08 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000716:	bf00      	nop
 8000718:	3720      	adds	r7, #32
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40021000 	.word	0x40021000
 8000724:	48000400 	.word	0x48000400

08000728 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800072c:	b672      	cpsid	i
}
 800072e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000730:	e7fe      	b.n	8000730 <Error_Handler+0x8>
	...

08000734 <motorRight_on>:
extern TIM_HandleTypeDef htim1;
uint32_t maxduty = 0;
uint32_t duty = 0;

void motorRight_on(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000738:	2100      	movs	r1, #0
 800073a:	4802      	ldr	r0, [pc, #8]	; (8000744 <motorRight_on+0x10>)
 800073c:	f001 ffa8 	bl	8002690 <HAL_TIM_PWM_Start>
}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	2000004c 	.word	0x2000004c

08000748 <motorRight_off>:

void motorRight_off(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 800074c:	2100      	movs	r1, #0
 800074e:	4802      	ldr	r0, [pc, #8]	; (8000758 <motorRight_off+0x10>)
 8000750:	f002 f88a 	bl	8002868 <HAL_TIM_PWM_Stop>
}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	2000004c 	.word	0x2000004c

0800075c <motorLeft_on>:

void motorLeft_on(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000760:	2104      	movs	r1, #4
 8000762:	4802      	ldr	r0, [pc, #8]	; (800076c <motorLeft_on+0x10>)
 8000764:	f001 ff94 	bl	8002690 <HAL_TIM_PWM_Start>
}
 8000768:	bf00      	nop
 800076a:	bd80      	pop	{r7, pc}
 800076c:	2000004c 	.word	0x2000004c

08000770 <motorLeft_off>:

void motorLeft_off(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8000774:	2104      	movs	r1, #4
 8000776:	4802      	ldr	r0, [pc, #8]	; (8000780 <motorLeft_off+0x10>)
 8000778:	f002 f876 	bl	8002868 <HAL_TIM_PWM_Stop>
}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}
 8000780:	2000004c 	.word	0x2000004c

08000784 <pump_on>:
 */
#include "main.h"
#include "pump.h"

void pump_on(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PUMP_GPIO_Port, PUMP_Pin, SET);
 8000788:	2201      	movs	r2, #1
 800078a:	2110      	movs	r1, #16
 800078c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000790:	f000 fbc4 	bl	8000f1c <HAL_GPIO_WritePin>
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <pump_off>:

void pump_off(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PUMP_GPIO_Port, PUMP_Pin, RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	2110      	movs	r1, #16
 80007a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007a4:	f000 fbba 	bl	8000f1c <HAL_GPIO_WritePin>
}
 80007a8:	bf00      	nop
 80007aa:	bd80      	pop	{r7, pc}

080007ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b2:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <HAL_MspInit+0x44>)
 80007b4:	699b      	ldr	r3, [r3, #24]
 80007b6:	4a0e      	ldr	r2, [pc, #56]	; (80007f0 <HAL_MspInit+0x44>)
 80007b8:	f043 0301 	orr.w	r3, r3, #1
 80007bc:	6193      	str	r3, [r2, #24]
 80007be:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <HAL_MspInit+0x44>)
 80007c0:	699b      	ldr	r3, [r3, #24]
 80007c2:	f003 0301 	and.w	r3, r3, #1
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ca:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <HAL_MspInit+0x44>)
 80007cc:	69db      	ldr	r3, [r3, #28]
 80007ce:	4a08      	ldr	r2, [pc, #32]	; (80007f0 <HAL_MspInit+0x44>)
 80007d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007d4:	61d3      	str	r3, [r2, #28]
 80007d6:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <HAL_MspInit+0x44>)
 80007d8:	69db      	ldr	r3, [r3, #28]
 80007da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40021000 	.word	0x40021000

080007f4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a0a      	ldr	r2, [pc, #40]	; (800082c <HAL_TIM_PWM_MspInit+0x38>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d10b      	bne.n	800081e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000806:	4b0a      	ldr	r3, [pc, #40]	; (8000830 <HAL_TIM_PWM_MspInit+0x3c>)
 8000808:	699b      	ldr	r3, [r3, #24]
 800080a:	4a09      	ldr	r2, [pc, #36]	; (8000830 <HAL_TIM_PWM_MspInit+0x3c>)
 800080c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000810:	6193      	str	r3, [r2, #24]
 8000812:	4b07      	ldr	r3, [pc, #28]	; (8000830 <HAL_TIM_PWM_MspInit+0x3c>)
 8000814:	699b      	ldr	r3, [r3, #24]
 8000816:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800081e:	bf00      	nop
 8000820:	3714      	adds	r7, #20
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	40012c00 	.word	0x40012c00
 8000830:	40021000 	.word	0x40021000

08000834 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b088      	sub	sp, #32
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083c:	f107 030c 	add.w	r3, r7, #12
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	60da      	str	r2, [r3, #12]
 800084a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a12      	ldr	r2, [pc, #72]	; (800089c <HAL_TIM_MspPostInit+0x68>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d11d      	bne.n	8000892 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	4b12      	ldr	r3, [pc, #72]	; (80008a0 <HAL_TIM_MspPostInit+0x6c>)
 8000858:	695b      	ldr	r3, [r3, #20]
 800085a:	4a11      	ldr	r2, [pc, #68]	; (80008a0 <HAL_TIM_MspPostInit+0x6c>)
 800085c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000860:	6153      	str	r3, [r2, #20]
 8000862:	4b0f      	ldr	r3, [pc, #60]	; (80008a0 <HAL_TIM_MspPostInit+0x6c>)
 8000864:	695b      	ldr	r3, [r3, #20]
 8000866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = M_IN1_Pin|M_IN2_Pin;
 800086e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000872:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	2302      	movs	r3, #2
 8000876:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000880:	2306      	movs	r3, #6
 8000882:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000884:	f107 030c 	add.w	r3, r7, #12
 8000888:	4619      	mov	r1, r3
 800088a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800088e:	f000 f9bb 	bl	8000c08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000892:	bf00      	nop
 8000894:	3720      	adds	r7, #32
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40012c00 	.word	0x40012c00
 80008a0:	40021000 	.word	0x40021000

080008a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <NMI_Handler+0x4>

080008aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ae:	e7fe      	b.n	80008ae <HardFault_Handler+0x4>

080008b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <MemManage_Handler+0x4>

080008b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b6:	b480      	push	{r7}
 80008b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ba:	e7fe      	b.n	80008ba <BusFault_Handler+0x4>

080008bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <UsageFault_Handler+0x4>

080008c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c2:	b480      	push	{r7}
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c6:	bf00      	nop
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr

080008de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008de:	b480      	push	{r7}
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008e2:	bf00      	nop
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr

080008ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008f0:	f000 f884 	bl	80009fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008f4:	bf00      	nop
 80008f6:	bd80      	pop	{r7, pc}

080008f8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008fc:	4b06      	ldr	r3, [pc, #24]	; (8000918 <SystemInit+0x20>)
 80008fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000902:	4a05      	ldr	r2, [pc, #20]	; (8000918 <SystemInit+0x20>)
 8000904:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000908:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	e000ed00 	.word	0xe000ed00

0800091c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800091c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000954 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000920:	f7ff ffea 	bl	80008f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000924:	480c      	ldr	r0, [pc, #48]	; (8000958 <LoopForever+0x6>)
  ldr r1, =_edata
 8000926:	490d      	ldr	r1, [pc, #52]	; (800095c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000928:	4a0d      	ldr	r2, [pc, #52]	; (8000960 <LoopForever+0xe>)
  movs r3, #0
 800092a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800092c:	e002      	b.n	8000934 <LoopCopyDataInit>

0800092e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000930:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000932:	3304      	adds	r3, #4

08000934 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000934:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000936:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000938:	d3f9      	bcc.n	800092e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800093a:	4a0a      	ldr	r2, [pc, #40]	; (8000964 <LoopForever+0x12>)
  ldr r4, =_ebss
 800093c:	4c0a      	ldr	r4, [pc, #40]	; (8000968 <LoopForever+0x16>)
  movs r3, #0
 800093e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000940:	e001      	b.n	8000946 <LoopFillZerobss>

08000942 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000942:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000944:	3204      	adds	r2, #4

08000946 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000946:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000948:	d3fb      	bcc.n	8000942 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800094a:	f002 fd61 	bl	8003410 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800094e:	f7ff fcd1 	bl	80002f4 <main>

08000952 <LoopForever>:

LoopForever:
    b LoopForever
 8000952:	e7fe      	b.n	8000952 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000954:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000958:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800095c:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 8000960:	080034a8 	.word	0x080034a8
  ldr r2, =_sbss
 8000964:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8000968:	200000a8 	.word	0x200000a8

0800096c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800096c:	e7fe      	b.n	800096c <ADC1_2_IRQHandler>
	...

08000970 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000974:	4b08      	ldr	r3, [pc, #32]	; (8000998 <HAL_Init+0x28>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a07      	ldr	r2, [pc, #28]	; (8000998 <HAL_Init+0x28>)
 800097a:	f043 0310 	orr.w	r3, r3, #16
 800097e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000980:	2003      	movs	r0, #3
 8000982:	f000 f90d 	bl	8000ba0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000986:	200f      	movs	r0, #15
 8000988:	f000 f808 	bl	800099c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800098c:	f7ff ff0e 	bl	80007ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000990:	2300      	movs	r3, #0
}
 8000992:	4618      	mov	r0, r3
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40022000 	.word	0x40022000

0800099c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009a4:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <HAL_InitTick+0x54>)
 80009a6:	681a      	ldr	r2, [r3, #0]
 80009a8:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <HAL_InitTick+0x58>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	4619      	mov	r1, r3
 80009ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80009b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ba:	4618      	mov	r0, r3
 80009bc:	f000 f917 	bl	8000bee <HAL_SYSTICK_Config>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009c6:	2301      	movs	r3, #1
 80009c8:	e00e      	b.n	80009e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2b0f      	cmp	r3, #15
 80009ce:	d80a      	bhi.n	80009e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d0:	2200      	movs	r2, #0
 80009d2:	6879      	ldr	r1, [r7, #4]
 80009d4:	f04f 30ff 	mov.w	r0, #4294967295
 80009d8:	f000 f8ed 	bl	8000bb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009dc:	4a06      	ldr	r2, [pc, #24]	; (80009f8 <HAL_InitTick+0x5c>)
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80009e2:	2300      	movs	r3, #0
 80009e4:	e000      	b.n	80009e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009e6:	2301      	movs	r3, #1
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20000020 	.word	0x20000020
 80009f4:	20000028 	.word	0x20000028
 80009f8:	20000024 	.word	0x20000024

080009fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <HAL_IncTick+0x20>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	461a      	mov	r2, r3
 8000a06:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <HAL_IncTick+0x24>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4413      	add	r3, r2
 8000a0c:	4a04      	ldr	r2, [pc, #16]	; (8000a20 <HAL_IncTick+0x24>)
 8000a0e:	6013      	str	r3, [r2, #0]
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	20000028 	.word	0x20000028
 8000a20:	200000a4 	.word	0x200000a4

08000a24 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a28:	4b03      	ldr	r3, [pc, #12]	; (8000a38 <HAL_GetTick+0x14>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	200000a4 	.word	0x200000a4

08000a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f003 0307 	and.w	r3, r3, #7
 8000a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <__NVIC_SetPriorityGrouping+0x44>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a52:	68ba      	ldr	r2, [r7, #8]
 8000a54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a58:	4013      	ands	r3, r2
 8000a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a6e:	4a04      	ldr	r2, [pc, #16]	; (8000a80 <__NVIC_SetPriorityGrouping+0x44>)
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	60d3      	str	r3, [r2, #12]
}
 8000a74:	bf00      	nop
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	e000ed00 	.word	0xe000ed00

08000a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a88:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <__NVIC_GetPriorityGrouping+0x18>)
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	0a1b      	lsrs	r3, r3, #8
 8000a8e:	f003 0307 	and.w	r3, r3, #7
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	6039      	str	r1, [r7, #0]
 8000aaa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	db0a      	blt.n	8000aca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	b2da      	uxtb	r2, r3
 8000ab8:	490c      	ldr	r1, [pc, #48]	; (8000aec <__NVIC_SetPriority+0x4c>)
 8000aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000abe:	0112      	lsls	r2, r2, #4
 8000ac0:	b2d2      	uxtb	r2, r2
 8000ac2:	440b      	add	r3, r1
 8000ac4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ac8:	e00a      	b.n	8000ae0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	b2da      	uxtb	r2, r3
 8000ace:	4908      	ldr	r1, [pc, #32]	; (8000af0 <__NVIC_SetPriority+0x50>)
 8000ad0:	79fb      	ldrb	r3, [r7, #7]
 8000ad2:	f003 030f 	and.w	r3, r3, #15
 8000ad6:	3b04      	subs	r3, #4
 8000ad8:	0112      	lsls	r2, r2, #4
 8000ada:	b2d2      	uxtb	r2, r2
 8000adc:	440b      	add	r3, r1
 8000ade:	761a      	strb	r2, [r3, #24]
}
 8000ae0:	bf00      	nop
 8000ae2:	370c      	adds	r7, #12
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aea:	4770      	bx	lr
 8000aec:	e000e100 	.word	0xe000e100
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b089      	sub	sp, #36	; 0x24
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	60f8      	str	r0, [r7, #12]
 8000afc:	60b9      	str	r1, [r7, #8]
 8000afe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f003 0307 	and.w	r3, r3, #7
 8000b06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b08:	69fb      	ldr	r3, [r7, #28]
 8000b0a:	f1c3 0307 	rsb	r3, r3, #7
 8000b0e:	2b04      	cmp	r3, #4
 8000b10:	bf28      	it	cs
 8000b12:	2304      	movcs	r3, #4
 8000b14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b16:	69fb      	ldr	r3, [r7, #28]
 8000b18:	3304      	adds	r3, #4
 8000b1a:	2b06      	cmp	r3, #6
 8000b1c:	d902      	bls.n	8000b24 <NVIC_EncodePriority+0x30>
 8000b1e:	69fb      	ldr	r3, [r7, #28]
 8000b20:	3b03      	subs	r3, #3
 8000b22:	e000      	b.n	8000b26 <NVIC_EncodePriority+0x32>
 8000b24:	2300      	movs	r3, #0
 8000b26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b28:	f04f 32ff 	mov.w	r2, #4294967295
 8000b2c:	69bb      	ldr	r3, [r7, #24]
 8000b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b32:	43da      	mvns	r2, r3
 8000b34:	68bb      	ldr	r3, [r7, #8]
 8000b36:	401a      	ands	r2, r3
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	fa01 f303 	lsl.w	r3, r1, r3
 8000b46:	43d9      	mvns	r1, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b4c:	4313      	orrs	r3, r2
         );
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	3724      	adds	r7, #36	; 0x24
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
	...

08000b5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	3b01      	subs	r3, #1
 8000b68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b6c:	d301      	bcc.n	8000b72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e00f      	b.n	8000b92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b72:	4a0a      	ldr	r2, [pc, #40]	; (8000b9c <SysTick_Config+0x40>)
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	3b01      	subs	r3, #1
 8000b78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b7a:	210f      	movs	r1, #15
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	f7ff ff8e 	bl	8000aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b84:	4b05      	ldr	r3, [pc, #20]	; (8000b9c <SysTick_Config+0x40>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b8a:	4b04      	ldr	r3, [pc, #16]	; (8000b9c <SysTick_Config+0x40>)
 8000b8c:	2207      	movs	r2, #7
 8000b8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b90:	2300      	movs	r3, #0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	e000e010 	.word	0xe000e010

08000ba0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ba8:	6878      	ldr	r0, [r7, #4]
 8000baa:	f7ff ff47 	bl	8000a3c <__NVIC_SetPriorityGrouping>
}
 8000bae:	bf00      	nop
 8000bb0:	3708      	adds	r7, #8
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}

08000bb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b086      	sub	sp, #24
 8000bba:	af00      	add	r7, sp, #0
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	607a      	str	r2, [r7, #4]
 8000bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bc8:	f7ff ff5c 	bl	8000a84 <__NVIC_GetPriorityGrouping>
 8000bcc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	68b9      	ldr	r1, [r7, #8]
 8000bd2:	6978      	ldr	r0, [r7, #20]
 8000bd4:	f7ff ff8e 	bl	8000af4 <NVIC_EncodePriority>
 8000bd8:	4602      	mov	r2, r0
 8000bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bde:	4611      	mov	r1, r2
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff ff5d 	bl	8000aa0 <__NVIC_SetPriority>
}
 8000be6:	bf00      	nop
 8000be8:	3718      	adds	r7, #24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bd80      	pop	{r7, pc}

08000bee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	b082      	sub	sp, #8
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000bf6:	6878      	ldr	r0, [r7, #4]
 8000bf8:	f7ff ffb0 	bl	8000b5c <SysTick_Config>
 8000bfc:	4603      	mov	r3, r0
}
 8000bfe:	4618      	mov	r0, r3
 8000c00:	3708      	adds	r7, #8
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}
	...

08000c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b087      	sub	sp, #28
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
 8000c10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c16:	e14e      	b.n	8000eb6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	681a      	ldr	r2, [r3, #0]
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	fa01 f303 	lsl.w	r3, r1, r3
 8000c24:	4013      	ands	r3, r2
 8000c26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	f000 8140 	beq.w	8000eb0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f003 0303 	and.w	r3, r3, #3
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d005      	beq.n	8000c48 <HAL_GPIO_Init+0x40>
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f003 0303 	and.w	r3, r3, #3
 8000c44:	2b02      	cmp	r3, #2
 8000c46:	d130      	bne.n	8000caa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	689b      	ldr	r3, [r3, #8]
 8000c4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	2203      	movs	r2, #3
 8000c54:	fa02 f303 	lsl.w	r3, r2, r3
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	68da      	ldr	r2, [r3, #12]
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	005b      	lsls	r3, r3, #1
 8000c68:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	4313      	orrs	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	693a      	ldr	r2, [r7, #16]
 8000c76:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c7e:	2201      	movs	r2, #1
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	fa02 f303 	lsl.w	r3, r2, r3
 8000c86:	43db      	mvns	r3, r3
 8000c88:	693a      	ldr	r2, [r7, #16]
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	091b      	lsrs	r3, r3, #4
 8000c94:	f003 0201 	and.w	r2, r3, #1
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	693a      	ldr	r2, [r7, #16]
 8000ca8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f003 0303 	and.w	r3, r3, #3
 8000cb2:	2b03      	cmp	r3, #3
 8000cb4:	d017      	beq.n	8000ce6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	2203      	movs	r2, #3
 8000cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc6:	43db      	mvns	r3, r3
 8000cc8:	693a      	ldr	r2, [r7, #16]
 8000cca:	4013      	ands	r3, r2
 8000ccc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	689a      	ldr	r2, [r3, #8]
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	005b      	lsls	r3, r3, #1
 8000cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f003 0303 	and.w	r3, r3, #3
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d123      	bne.n	8000d3a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000cf2:	697b      	ldr	r3, [r7, #20]
 8000cf4:	08da      	lsrs	r2, r3, #3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	3208      	adds	r2, #8
 8000cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	f003 0307 	and.w	r3, r3, #7
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	220f      	movs	r2, #15
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	43db      	mvns	r3, r3
 8000d10:	693a      	ldr	r2, [r7, #16]
 8000d12:	4013      	ands	r3, r2
 8000d14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	691a      	ldr	r2, [r3, #16]
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	f003 0307 	and.w	r3, r3, #7
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	08da      	lsrs	r2, r3, #3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	3208      	adds	r2, #8
 8000d34:	6939      	ldr	r1, [r7, #16]
 8000d36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	005b      	lsls	r3, r3, #1
 8000d44:	2203      	movs	r2, #3
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43db      	mvns	r3, r3
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f003 0203 	and.w	r2, r3, #3
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	005b      	lsls	r3, r3, #1
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	f000 809a 	beq.w	8000eb0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d7c:	4b55      	ldr	r3, [pc, #340]	; (8000ed4 <HAL_GPIO_Init+0x2cc>)
 8000d7e:	699b      	ldr	r3, [r3, #24]
 8000d80:	4a54      	ldr	r2, [pc, #336]	; (8000ed4 <HAL_GPIO_Init+0x2cc>)
 8000d82:	f043 0301 	orr.w	r3, r3, #1
 8000d86:	6193      	str	r3, [r2, #24]
 8000d88:	4b52      	ldr	r3, [pc, #328]	; (8000ed4 <HAL_GPIO_Init+0x2cc>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	f003 0301 	and.w	r3, r3, #1
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d94:	4a50      	ldr	r2, [pc, #320]	; (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	089b      	lsrs	r3, r3, #2
 8000d9a:	3302      	adds	r3, #2
 8000d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000da0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000da2:	697b      	ldr	r3, [r7, #20]
 8000da4:	f003 0303 	and.w	r3, r3, #3
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	220f      	movs	r2, #15
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000dbe:	d013      	beq.n	8000de8 <HAL_GPIO_Init+0x1e0>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a46      	ldr	r2, [pc, #280]	; (8000edc <HAL_GPIO_Init+0x2d4>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d00d      	beq.n	8000de4 <HAL_GPIO_Init+0x1dc>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a45      	ldr	r2, [pc, #276]	; (8000ee0 <HAL_GPIO_Init+0x2d8>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d007      	beq.n	8000de0 <HAL_GPIO_Init+0x1d8>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a44      	ldr	r2, [pc, #272]	; (8000ee4 <HAL_GPIO_Init+0x2dc>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d101      	bne.n	8000ddc <HAL_GPIO_Init+0x1d4>
 8000dd8:	2303      	movs	r3, #3
 8000dda:	e006      	b.n	8000dea <HAL_GPIO_Init+0x1e2>
 8000ddc:	2305      	movs	r3, #5
 8000dde:	e004      	b.n	8000dea <HAL_GPIO_Init+0x1e2>
 8000de0:	2302      	movs	r3, #2
 8000de2:	e002      	b.n	8000dea <HAL_GPIO_Init+0x1e2>
 8000de4:	2301      	movs	r3, #1
 8000de6:	e000      	b.n	8000dea <HAL_GPIO_Init+0x1e2>
 8000de8:	2300      	movs	r3, #0
 8000dea:	697a      	ldr	r2, [r7, #20]
 8000dec:	f002 0203 	and.w	r2, r2, #3
 8000df0:	0092      	lsls	r2, r2, #2
 8000df2:	4093      	lsls	r3, r2
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	4313      	orrs	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000dfa:	4937      	ldr	r1, [pc, #220]	; (8000ed8 <HAL_GPIO_Init+0x2d0>)
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	089b      	lsrs	r3, r3, #2
 8000e00:	3302      	adds	r3, #2
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e08:	4b37      	ldr	r3, [pc, #220]	; (8000ee8 <HAL_GPIO_Init+0x2e0>)
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	43db      	mvns	r3, r3
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4013      	ands	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d003      	beq.n	8000e2c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e2c:	4a2e      	ldr	r2, [pc, #184]	; (8000ee8 <HAL_GPIO_Init+0x2e0>)
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e32:	4b2d      	ldr	r3, [pc, #180]	; (8000ee8 <HAL_GPIO_Init+0x2e0>)
 8000e34:	68db      	ldr	r3, [r3, #12]
 8000e36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d003      	beq.n	8000e56 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e56:	4a24      	ldr	r2, [pc, #144]	; (8000ee8 <HAL_GPIO_Init+0x2e0>)
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e5c:	4b22      	ldr	r3, [pc, #136]	; (8000ee8 <HAL_GPIO_Init+0x2e0>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	43db      	mvns	r3, r3
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d003      	beq.n	8000e80 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000e78:	693a      	ldr	r2, [r7, #16]
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e80:	4a19      	ldr	r2, [pc, #100]	; (8000ee8 <HAL_GPIO_Init+0x2e0>)
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e86:	4b18      	ldr	r3, [pc, #96]	; (8000ee8 <HAL_GPIO_Init+0x2e0>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	43db      	mvns	r3, r3
 8000e90:	693a      	ldr	r2, [r7, #16]
 8000e92:	4013      	ands	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d003      	beq.n	8000eaa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000eaa:	4a0f      	ldr	r2, [pc, #60]	; (8000ee8 <HAL_GPIO_Init+0x2e0>)
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	f47f aea9 	bne.w	8000c18 <HAL_GPIO_Init+0x10>
  }
}
 8000ec6:	bf00      	nop
 8000ec8:	bf00      	nop
 8000eca:	371c      	adds	r7, #28
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed2:	4770      	bx	lr
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	40010000 	.word	0x40010000
 8000edc:	48000400 	.word	0x48000400
 8000ee0:	48000800 	.word	0x48000800
 8000ee4:	48000c00 	.word	0x48000c00
 8000ee8:	40010400 	.word	0x40010400

08000eec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	460b      	mov	r3, r1
 8000ef6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	691a      	ldr	r2, [r3, #16]
 8000efc:	887b      	ldrh	r3, [r7, #2]
 8000efe:	4013      	ands	r3, r2
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d002      	beq.n	8000f0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000f04:	2301      	movs	r3, #1
 8000f06:	73fb      	strb	r3, [r7, #15]
 8000f08:	e001      	b.n	8000f0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	3714      	adds	r7, #20
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr

08000f1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
 8000f24:	460b      	mov	r3, r1
 8000f26:	807b      	strh	r3, [r7, #2]
 8000f28:	4613      	mov	r3, r2
 8000f2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000f2c:	787b      	ldrb	r3, [r7, #1]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d003      	beq.n	8000f3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f32:	887a      	ldrh	r2, [r7, #2]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f38:	e002      	b.n	8000f40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f3a:	887a      	ldrh	r2, [r7, #2]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f58:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f5c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d102      	bne.n	8000f72 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000f6c:	2301      	movs	r3, #1
 8000f6e:	f001 b823 	b.w	8001fb8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000f76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0301 	and.w	r3, r3, #1
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	f000 817d 	beq.w	8001282 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f88:	4bbc      	ldr	r3, [pc, #752]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f003 030c 	and.w	r3, r3, #12
 8000f90:	2b04      	cmp	r3, #4
 8000f92:	d00c      	beq.n	8000fae <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f94:	4bb9      	ldr	r3, [pc, #740]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f003 030c 	and.w	r3, r3, #12
 8000f9c:	2b08      	cmp	r3, #8
 8000f9e:	d15c      	bne.n	800105a <HAL_RCC_OscConfig+0x10e>
 8000fa0:	4bb6      	ldr	r3, [pc, #728]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000fac:	d155      	bne.n	800105a <HAL_RCC_OscConfig+0x10e>
 8000fae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fb2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000fba:	fa93 f3a3 	rbit	r3, r3
 8000fbe:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000fc2:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fc6:	fab3 f383 	clz	r3, r3
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	095b      	lsrs	r3, r3, #5
 8000fce:	b2db      	uxtb	r3, r3
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d102      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x94>
 8000fda:	4ba8      	ldr	r3, [pc, #672]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	e015      	b.n	800100c <HAL_RCC_OscConfig+0xc0>
 8000fe0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fe4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe8:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000fec:	fa93 f3a3 	rbit	r3, r3
 8000ff0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000ff4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ff8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000ffc:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001000:	fa93 f3a3 	rbit	r3, r3
 8001004:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001008:	4b9c      	ldr	r3, [pc, #624]	; (800127c <HAL_RCC_OscConfig+0x330>)
 800100a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800100c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001010:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001014:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001018:	fa92 f2a2 	rbit	r2, r2
 800101c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001020:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001024:	fab2 f282 	clz	r2, r2
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	f042 0220 	orr.w	r2, r2, #32
 800102e:	b2d2      	uxtb	r2, r2
 8001030:	f002 021f 	and.w	r2, r2, #31
 8001034:	2101      	movs	r1, #1
 8001036:	fa01 f202 	lsl.w	r2, r1, r2
 800103a:	4013      	ands	r3, r2
 800103c:	2b00      	cmp	r3, #0
 800103e:	f000 811f 	beq.w	8001280 <HAL_RCC_OscConfig+0x334>
 8001042:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001046:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	685b      	ldr	r3, [r3, #4]
 800104e:	2b00      	cmp	r3, #0
 8001050:	f040 8116 	bne.w	8001280 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	f000 bfaf 	b.w	8001fb8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800105a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800105e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800106a:	d106      	bne.n	800107a <HAL_RCC_OscConfig+0x12e>
 800106c:	4b83      	ldr	r3, [pc, #524]	; (800127c <HAL_RCC_OscConfig+0x330>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a82      	ldr	r2, [pc, #520]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8001072:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001076:	6013      	str	r3, [r2, #0]
 8001078:	e036      	b.n	80010e8 <HAL_RCC_OscConfig+0x19c>
 800107a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800107e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d10c      	bne.n	80010a4 <HAL_RCC_OscConfig+0x158>
 800108a:	4b7c      	ldr	r3, [pc, #496]	; (800127c <HAL_RCC_OscConfig+0x330>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a7b      	ldr	r2, [pc, #492]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8001090:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001094:	6013      	str	r3, [r2, #0]
 8001096:	4b79      	ldr	r3, [pc, #484]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a78      	ldr	r2, [pc, #480]	; (800127c <HAL_RCC_OscConfig+0x330>)
 800109c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010a0:	6013      	str	r3, [r2, #0]
 80010a2:	e021      	b.n	80010e8 <HAL_RCC_OscConfig+0x19c>
 80010a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010b4:	d10c      	bne.n	80010d0 <HAL_RCC_OscConfig+0x184>
 80010b6:	4b71      	ldr	r3, [pc, #452]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a70      	ldr	r2, [pc, #448]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010c0:	6013      	str	r3, [r2, #0]
 80010c2:	4b6e      	ldr	r3, [pc, #440]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a6d      	ldr	r2, [pc, #436]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010cc:	6013      	str	r3, [r2, #0]
 80010ce:	e00b      	b.n	80010e8 <HAL_RCC_OscConfig+0x19c>
 80010d0:	4b6a      	ldr	r3, [pc, #424]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a69      	ldr	r2, [pc, #420]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010da:	6013      	str	r3, [r2, #0]
 80010dc:	4b67      	ldr	r3, [pc, #412]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a66      	ldr	r2, [pc, #408]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010e6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80010e8:	4b64      	ldr	r3, [pc, #400]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ec:	f023 020f 	bic.w	r2, r3, #15
 80010f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010f4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	495f      	ldr	r1, [pc, #380]	; (800127c <HAL_RCC_OscConfig+0x330>)
 80010fe:	4313      	orrs	r3, r2
 8001100:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001102:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001106:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d059      	beq.n	80011c6 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001112:	f7ff fc87 	bl	8000a24 <HAL_GetTick>
 8001116:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800111a:	e00a      	b.n	8001132 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800111c:	f7ff fc82 	bl	8000a24 <HAL_GetTick>
 8001120:	4602      	mov	r2, r0
 8001122:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b64      	cmp	r3, #100	; 0x64
 800112a:	d902      	bls.n	8001132 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	f000 bf43 	b.w	8001fb8 <HAL_RCC_OscConfig+0x106c>
 8001132:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001136:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800113e:	fa93 f3a3 	rbit	r3, r3
 8001142:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001146:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114a:	fab3 f383 	clz	r3, r3
 800114e:	b2db      	uxtb	r3, r3
 8001150:	095b      	lsrs	r3, r3, #5
 8001152:	b2db      	uxtb	r3, r3
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	b2db      	uxtb	r3, r3
 800115a:	2b01      	cmp	r3, #1
 800115c:	d102      	bne.n	8001164 <HAL_RCC_OscConfig+0x218>
 800115e:	4b47      	ldr	r3, [pc, #284]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	e015      	b.n	8001190 <HAL_RCC_OscConfig+0x244>
 8001164:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001168:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800116c:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8001170:	fa93 f3a3 	rbit	r3, r3
 8001174:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001178:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800117c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001180:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8001184:	fa93 f3a3 	rbit	r3, r3
 8001188:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800118c:	4b3b      	ldr	r3, [pc, #236]	; (800127c <HAL_RCC_OscConfig+0x330>)
 800118e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001190:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001194:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8001198:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800119c:	fa92 f2a2 	rbit	r2, r2
 80011a0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80011a4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80011a8:	fab2 f282 	clz	r2, r2
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	f042 0220 	orr.w	r2, r2, #32
 80011b2:	b2d2      	uxtb	r2, r2
 80011b4:	f002 021f 	and.w	r2, r2, #31
 80011b8:	2101      	movs	r1, #1
 80011ba:	fa01 f202 	lsl.w	r2, r1, r2
 80011be:	4013      	ands	r3, r2
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0ab      	beq.n	800111c <HAL_RCC_OscConfig+0x1d0>
 80011c4:	e05d      	b.n	8001282 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c6:	f7ff fc2d 	bl	8000a24 <HAL_GetTick>
 80011ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ce:	e00a      	b.n	80011e6 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011d0:	f7ff fc28 	bl	8000a24 <HAL_GetTick>
 80011d4:	4602      	mov	r2, r0
 80011d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	2b64      	cmp	r3, #100	; 0x64
 80011de:	d902      	bls.n	80011e6 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	f000 bee9 	b.w	8001fb8 <HAL_RCC_OscConfig+0x106c>
 80011e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80011ea:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ee:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80011f2:	fa93 f3a3 	rbit	r3, r3
 80011f6:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80011fa:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011fe:	fab3 f383 	clz	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	095b      	lsrs	r3, r3, #5
 8001206:	b2db      	uxtb	r3, r3
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	b2db      	uxtb	r3, r3
 800120e:	2b01      	cmp	r3, #1
 8001210:	d102      	bne.n	8001218 <HAL_RCC_OscConfig+0x2cc>
 8001212:	4b1a      	ldr	r3, [pc, #104]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	e015      	b.n	8001244 <HAL_RCC_OscConfig+0x2f8>
 8001218:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800121c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001220:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001224:	fa93 f3a3 	rbit	r3, r3
 8001228:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800122c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001230:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001234:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001238:	fa93 f3a3 	rbit	r3, r3
 800123c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001240:	4b0e      	ldr	r3, [pc, #56]	; (800127c <HAL_RCC_OscConfig+0x330>)
 8001242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001244:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001248:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800124c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001250:	fa92 f2a2 	rbit	r2, r2
 8001254:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001258:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800125c:	fab2 f282 	clz	r2, r2
 8001260:	b2d2      	uxtb	r2, r2
 8001262:	f042 0220 	orr.w	r2, r2, #32
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	f002 021f 	and.w	r2, r2, #31
 800126c:	2101      	movs	r1, #1
 800126e:	fa01 f202 	lsl.w	r2, r1, r2
 8001272:	4013      	ands	r3, r2
 8001274:	2b00      	cmp	r3, #0
 8001276:	d1ab      	bne.n	80011d0 <HAL_RCC_OscConfig+0x284>
 8001278:	e003      	b.n	8001282 <HAL_RCC_OscConfig+0x336>
 800127a:	bf00      	nop
 800127c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001280:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001282:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001286:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b00      	cmp	r3, #0
 8001294:	f000 817d 	beq.w	8001592 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001298:	4ba6      	ldr	r3, [pc, #664]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f003 030c 	and.w	r3, r3, #12
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d00b      	beq.n	80012bc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80012a4:	4ba3      	ldr	r3, [pc, #652]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 030c 	and.w	r3, r3, #12
 80012ac:	2b08      	cmp	r3, #8
 80012ae:	d172      	bne.n	8001396 <HAL_RCC_OscConfig+0x44a>
 80012b0:	4ba0      	ldr	r3, [pc, #640]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d16c      	bne.n	8001396 <HAL_RCC_OscConfig+0x44a>
 80012bc:	2302      	movs	r3, #2
 80012be:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80012c6:	fa93 f3a3 	rbit	r3, r3
 80012ca:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80012ce:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d2:	fab3 f383 	clz	r3, r3
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	095b      	lsrs	r3, r3, #5
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	f043 0301 	orr.w	r3, r3, #1
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d102      	bne.n	80012ec <HAL_RCC_OscConfig+0x3a0>
 80012e6:	4b93      	ldr	r3, [pc, #588]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	e013      	b.n	8001314 <HAL_RCC_OscConfig+0x3c8>
 80012ec:	2302      	movs	r3, #2
 80012ee:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80012f6:	fa93 f3a3 	rbit	r3, r3
 80012fa:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80012fe:	2302      	movs	r3, #2
 8001300:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001304:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001308:	fa93 f3a3 	rbit	r3, r3
 800130c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001310:	4b88      	ldr	r3, [pc, #544]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 8001312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001314:	2202      	movs	r2, #2
 8001316:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800131a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800131e:	fa92 f2a2 	rbit	r2, r2
 8001322:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001326:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800132a:	fab2 f282 	clz	r2, r2
 800132e:	b2d2      	uxtb	r2, r2
 8001330:	f042 0220 	orr.w	r2, r2, #32
 8001334:	b2d2      	uxtb	r2, r2
 8001336:	f002 021f 	and.w	r2, r2, #31
 800133a:	2101      	movs	r1, #1
 800133c:	fa01 f202 	lsl.w	r2, r1, r2
 8001340:	4013      	ands	r3, r2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d00a      	beq.n	800135c <HAL_RCC_OscConfig+0x410>
 8001346:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800134a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	691b      	ldr	r3, [r3, #16]
 8001352:	2b01      	cmp	r3, #1
 8001354:	d002      	beq.n	800135c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001356:	2301      	movs	r3, #1
 8001358:	f000 be2e 	b.w	8001fb8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800135c:	4b75      	ldr	r3, [pc, #468]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001364:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001368:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	695b      	ldr	r3, [r3, #20]
 8001370:	21f8      	movs	r1, #248	; 0xf8
 8001372:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001376:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800137a:	fa91 f1a1 	rbit	r1, r1
 800137e:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001382:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001386:	fab1 f181 	clz	r1, r1
 800138a:	b2c9      	uxtb	r1, r1
 800138c:	408b      	lsls	r3, r1
 800138e:	4969      	ldr	r1, [pc, #420]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 8001390:	4313      	orrs	r3, r2
 8001392:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001394:	e0fd      	b.n	8001592 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001396:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800139a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	691b      	ldr	r3, [r3, #16]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f000 8088 	beq.w	80014b8 <HAL_RCC_OscConfig+0x56c>
 80013a8:	2301      	movs	r3, #1
 80013aa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ae:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80013b2:	fa93 f3a3 	rbit	r3, r3
 80013b6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80013ba:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013be:	fab3 f383 	clz	r3, r3
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80013c8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	461a      	mov	r2, r3
 80013d0:	2301      	movs	r3, #1
 80013d2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d4:	f7ff fb26 	bl	8000a24 <HAL_GetTick>
 80013d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013dc:	e00a      	b.n	80013f4 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013de:	f7ff fb21 	bl	8000a24 <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d902      	bls.n	80013f4 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	f000 bde2 	b.w	8001fb8 <HAL_RCC_OscConfig+0x106c>
 80013f4:	2302      	movs	r3, #2
 80013f6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013fa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80013fe:	fa93 f3a3 	rbit	r3, r3
 8001402:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001406:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140a:	fab3 f383 	clz	r3, r3
 800140e:	b2db      	uxtb	r3, r3
 8001410:	095b      	lsrs	r3, r3, #5
 8001412:	b2db      	uxtb	r3, r3
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	b2db      	uxtb	r3, r3
 800141a:	2b01      	cmp	r3, #1
 800141c:	d102      	bne.n	8001424 <HAL_RCC_OscConfig+0x4d8>
 800141e:	4b45      	ldr	r3, [pc, #276]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	e013      	b.n	800144c <HAL_RCC_OscConfig+0x500>
 8001424:	2302      	movs	r3, #2
 8001426:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800142a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800142e:	fa93 f3a3 	rbit	r3, r3
 8001432:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001436:	2302      	movs	r3, #2
 8001438:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800143c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001440:	fa93 f3a3 	rbit	r3, r3
 8001444:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001448:	4b3a      	ldr	r3, [pc, #232]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 800144a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800144c:	2202      	movs	r2, #2
 800144e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001452:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001456:	fa92 f2a2 	rbit	r2, r2
 800145a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800145e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001462:	fab2 f282 	clz	r2, r2
 8001466:	b2d2      	uxtb	r2, r2
 8001468:	f042 0220 	orr.w	r2, r2, #32
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	f002 021f 	and.w	r2, r2, #31
 8001472:	2101      	movs	r1, #1
 8001474:	fa01 f202 	lsl.w	r2, r1, r2
 8001478:	4013      	ands	r3, r2
 800147a:	2b00      	cmp	r3, #0
 800147c:	d0af      	beq.n	80013de <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800147e:	4b2d      	ldr	r3, [pc, #180]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001486:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800148a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	695b      	ldr	r3, [r3, #20]
 8001492:	21f8      	movs	r1, #248	; 0xf8
 8001494:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001498:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800149c:	fa91 f1a1 	rbit	r1, r1
 80014a0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80014a4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80014a8:	fab1 f181 	clz	r1, r1
 80014ac:	b2c9      	uxtb	r1, r1
 80014ae:	408b      	lsls	r3, r1
 80014b0:	4920      	ldr	r1, [pc, #128]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 80014b2:	4313      	orrs	r3, r2
 80014b4:	600b      	str	r3, [r1, #0]
 80014b6:	e06c      	b.n	8001592 <HAL_RCC_OscConfig+0x646>
 80014b8:	2301      	movs	r3, #1
 80014ba:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014be:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80014c2:	fa93 f3a3 	rbit	r3, r3
 80014c6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80014ca:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ce:	fab3 f383 	clz	r3, r3
 80014d2:	b2db      	uxtb	r3, r3
 80014d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	461a      	mov	r2, r3
 80014e0:	2300      	movs	r3, #0
 80014e2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e4:	f7ff fa9e 	bl	8000a24 <HAL_GetTick>
 80014e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ec:	e00a      	b.n	8001504 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014ee:	f7ff fa99 	bl	8000a24 <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d902      	bls.n	8001504 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	f000 bd5a 	b.w	8001fb8 <HAL_RCC_OscConfig+0x106c>
 8001504:	2302      	movs	r3, #2
 8001506:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800150a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800150e:	fa93 f3a3 	rbit	r3, r3
 8001512:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001516:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800151a:	fab3 f383 	clz	r3, r3
 800151e:	b2db      	uxtb	r3, r3
 8001520:	095b      	lsrs	r3, r3, #5
 8001522:	b2db      	uxtb	r3, r3
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b01      	cmp	r3, #1
 800152c:	d104      	bne.n	8001538 <HAL_RCC_OscConfig+0x5ec>
 800152e:	4b01      	ldr	r3, [pc, #4]	; (8001534 <HAL_RCC_OscConfig+0x5e8>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	e015      	b.n	8001560 <HAL_RCC_OscConfig+0x614>
 8001534:	40021000 	.word	0x40021000
 8001538:	2302      	movs	r3, #2
 800153a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800153e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001542:	fa93 f3a3 	rbit	r3, r3
 8001546:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800154a:	2302      	movs	r3, #2
 800154c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001550:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001554:	fa93 f3a3 	rbit	r3, r3
 8001558:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800155c:	4bc8      	ldr	r3, [pc, #800]	; (8001880 <HAL_RCC_OscConfig+0x934>)
 800155e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001560:	2202      	movs	r2, #2
 8001562:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001566:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800156a:	fa92 f2a2 	rbit	r2, r2
 800156e:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001572:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001576:	fab2 f282 	clz	r2, r2
 800157a:	b2d2      	uxtb	r2, r2
 800157c:	f042 0220 	orr.w	r2, r2, #32
 8001580:	b2d2      	uxtb	r2, r2
 8001582:	f002 021f 	and.w	r2, r2, #31
 8001586:	2101      	movs	r1, #1
 8001588:	fa01 f202 	lsl.w	r2, r1, r2
 800158c:	4013      	ands	r3, r2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1ad      	bne.n	80014ee <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001596:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f003 0308 	and.w	r3, r3, #8
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	f000 8110 	beq.w	80017c8 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d079      	beq.n	80016ac <HAL_RCC_OscConfig+0x760>
 80015b8:	2301      	movs	r3, #1
 80015ba:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015be:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80015c2:	fa93 f3a3 	rbit	r3, r3
 80015c6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80015ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015ce:	fab3 f383 	clz	r3, r3
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	461a      	mov	r2, r3
 80015d6:	4bab      	ldr	r3, [pc, #684]	; (8001884 <HAL_RCC_OscConfig+0x938>)
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	461a      	mov	r2, r3
 80015de:	2301      	movs	r3, #1
 80015e0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e2:	f7ff fa1f 	bl	8000a24 <HAL_GetTick>
 80015e6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ea:	e00a      	b.n	8001602 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015ec:	f7ff fa1a 	bl	8000a24 <HAL_GetTick>
 80015f0:	4602      	mov	r2, r0
 80015f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d902      	bls.n	8001602 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	f000 bcdb 	b.w	8001fb8 <HAL_RCC_OscConfig+0x106c>
 8001602:	2302      	movs	r3, #2
 8001604:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001608:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800160c:	fa93 f3a3 	rbit	r3, r3
 8001610:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001614:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001618:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800161c:	2202      	movs	r2, #2
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001624:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	fa93 f2a3 	rbit	r2, r3
 800162e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001632:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800163c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001640:	2202      	movs	r2, #2
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001648:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	fa93 f2a3 	rbit	r2, r3
 8001652:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001656:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800165a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800165c:	4b88      	ldr	r3, [pc, #544]	; (8001880 <HAL_RCC_OscConfig+0x934>)
 800165e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001660:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001664:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001668:	2102      	movs	r1, #2
 800166a:	6019      	str	r1, [r3, #0]
 800166c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001670:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	fa93 f1a3 	rbit	r1, r3
 800167a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800167e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001682:	6019      	str	r1, [r3, #0]
  return result;
 8001684:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001688:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	fab3 f383 	clz	r3, r3
 8001692:	b2db      	uxtb	r3, r3
 8001694:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001698:	b2db      	uxtb	r3, r3
 800169a:	f003 031f 	and.w	r3, r3, #31
 800169e:	2101      	movs	r1, #1
 80016a0:	fa01 f303 	lsl.w	r3, r1, r3
 80016a4:	4013      	ands	r3, r2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0a0      	beq.n	80015ec <HAL_RCC_OscConfig+0x6a0>
 80016aa:	e08d      	b.n	80017c8 <HAL_RCC_OscConfig+0x87c>
 80016ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016b0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80016b4:	2201      	movs	r2, #1
 80016b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016bc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	fa93 f2a3 	rbit	r2, r3
 80016c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016ca:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80016ce:	601a      	str	r2, [r3, #0]
  return result;
 80016d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016d4:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80016d8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016da:	fab3 f383 	clz	r3, r3
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	461a      	mov	r2, r3
 80016e2:	4b68      	ldr	r3, [pc, #416]	; (8001884 <HAL_RCC_OscConfig+0x938>)
 80016e4:	4413      	add	r3, r2
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	461a      	mov	r2, r3
 80016ea:	2300      	movs	r3, #0
 80016ec:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ee:	f7ff f999 	bl	8000a24 <HAL_GetTick>
 80016f2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016f6:	e00a      	b.n	800170e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016f8:	f7ff f994 	bl	8000a24 <HAL_GetTick>
 80016fc:	4602      	mov	r2, r0
 80016fe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	2b02      	cmp	r3, #2
 8001706:	d902      	bls.n	800170e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	f000 bc55 	b.w	8001fb8 <HAL_RCC_OscConfig+0x106c>
 800170e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001712:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001716:	2202      	movs	r2, #2
 8001718:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800171e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	fa93 f2a3 	rbit	r2, r3
 8001728:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800172c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001730:	601a      	str	r2, [r3, #0]
 8001732:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001736:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800173a:	2202      	movs	r2, #2
 800173c:	601a      	str	r2, [r3, #0]
 800173e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001742:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	fa93 f2a3 	rbit	r2, r3
 800174c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001750:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800175a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800175e:	2202      	movs	r2, #2
 8001760:	601a      	str	r2, [r3, #0]
 8001762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001766:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	fa93 f2a3 	rbit	r2, r3
 8001770:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001774:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001778:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800177a:	4b41      	ldr	r3, [pc, #260]	; (8001880 <HAL_RCC_OscConfig+0x934>)
 800177c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800177e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001782:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001786:	2102      	movs	r1, #2
 8001788:	6019      	str	r1, [r3, #0]
 800178a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800178e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	fa93 f1a3 	rbit	r1, r3
 8001798:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800179c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80017a0:	6019      	str	r1, [r3, #0]
  return result;
 80017a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017a6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	fab3 f383 	clz	r3, r3
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	f003 031f 	and.w	r3, r3, #31
 80017bc:	2101      	movs	r1, #1
 80017be:	fa01 f303 	lsl.w	r3, r1, r3
 80017c2:	4013      	ands	r3, r2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d197      	bne.n	80016f8 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017cc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0304 	and.w	r3, r3, #4
 80017d8:	2b00      	cmp	r3, #0
 80017da:	f000 81a1 	beq.w	8001b20 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017de:	2300      	movs	r3, #0
 80017e0:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017e4:	4b26      	ldr	r3, [pc, #152]	; (8001880 <HAL_RCC_OscConfig+0x934>)
 80017e6:	69db      	ldr	r3, [r3, #28]
 80017e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d116      	bne.n	800181e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017f0:	4b23      	ldr	r3, [pc, #140]	; (8001880 <HAL_RCC_OscConfig+0x934>)
 80017f2:	69db      	ldr	r3, [r3, #28]
 80017f4:	4a22      	ldr	r2, [pc, #136]	; (8001880 <HAL_RCC_OscConfig+0x934>)
 80017f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017fa:	61d3      	str	r3, [r2, #28]
 80017fc:	4b20      	ldr	r3, [pc, #128]	; (8001880 <HAL_RCC_OscConfig+0x934>)
 80017fe:	69db      	ldr	r3, [r3, #28]
 8001800:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001804:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001808:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001812:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001816:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001818:	2301      	movs	r3, #1
 800181a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800181e:	4b1a      	ldr	r3, [pc, #104]	; (8001888 <HAL_RCC_OscConfig+0x93c>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001826:	2b00      	cmp	r3, #0
 8001828:	d11a      	bne.n	8001860 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800182a:	4b17      	ldr	r3, [pc, #92]	; (8001888 <HAL_RCC_OscConfig+0x93c>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a16      	ldr	r2, [pc, #88]	; (8001888 <HAL_RCC_OscConfig+0x93c>)
 8001830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001834:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001836:	f7ff f8f5 	bl	8000a24 <HAL_GetTick>
 800183a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800183e:	e009      	b.n	8001854 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001840:	f7ff f8f0 	bl	8000a24 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b64      	cmp	r3, #100	; 0x64
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e3b1      	b.n	8001fb8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001854:	4b0c      	ldr	r3, [pc, #48]	; (8001888 <HAL_RCC_OscConfig+0x93c>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0ef      	beq.n	8001840 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001860:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001864:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d10d      	bne.n	800188c <HAL_RCC_OscConfig+0x940>
 8001870:	4b03      	ldr	r3, [pc, #12]	; (8001880 <HAL_RCC_OscConfig+0x934>)
 8001872:	6a1b      	ldr	r3, [r3, #32]
 8001874:	4a02      	ldr	r2, [pc, #8]	; (8001880 <HAL_RCC_OscConfig+0x934>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	6213      	str	r3, [r2, #32]
 800187c:	e03c      	b.n	80018f8 <HAL_RCC_OscConfig+0x9ac>
 800187e:	bf00      	nop
 8001880:	40021000 	.word	0x40021000
 8001884:	10908120 	.word	0x10908120
 8001888:	40007000 	.word	0x40007000
 800188c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001890:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	68db      	ldr	r3, [r3, #12]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d10c      	bne.n	80018b6 <HAL_RCC_OscConfig+0x96a>
 800189c:	4bc1      	ldr	r3, [pc, #772]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 800189e:	6a1b      	ldr	r3, [r3, #32]
 80018a0:	4ac0      	ldr	r2, [pc, #768]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018a2:	f023 0301 	bic.w	r3, r3, #1
 80018a6:	6213      	str	r3, [r2, #32]
 80018a8:	4bbe      	ldr	r3, [pc, #760]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018aa:	6a1b      	ldr	r3, [r3, #32]
 80018ac:	4abd      	ldr	r2, [pc, #756]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018ae:	f023 0304 	bic.w	r3, r3, #4
 80018b2:	6213      	str	r3, [r2, #32]
 80018b4:	e020      	b.n	80018f8 <HAL_RCC_OscConfig+0x9ac>
 80018b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018ba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	68db      	ldr	r3, [r3, #12]
 80018c2:	2b05      	cmp	r3, #5
 80018c4:	d10c      	bne.n	80018e0 <HAL_RCC_OscConfig+0x994>
 80018c6:	4bb7      	ldr	r3, [pc, #732]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018c8:	6a1b      	ldr	r3, [r3, #32]
 80018ca:	4ab6      	ldr	r2, [pc, #728]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018cc:	f043 0304 	orr.w	r3, r3, #4
 80018d0:	6213      	str	r3, [r2, #32]
 80018d2:	4bb4      	ldr	r3, [pc, #720]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018d4:	6a1b      	ldr	r3, [r3, #32]
 80018d6:	4ab3      	ldr	r2, [pc, #716]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	6213      	str	r3, [r2, #32]
 80018de:	e00b      	b.n	80018f8 <HAL_RCC_OscConfig+0x9ac>
 80018e0:	4bb0      	ldr	r3, [pc, #704]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018e2:	6a1b      	ldr	r3, [r3, #32]
 80018e4:	4aaf      	ldr	r2, [pc, #700]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018e6:	f023 0301 	bic.w	r3, r3, #1
 80018ea:	6213      	str	r3, [r2, #32]
 80018ec:	4bad      	ldr	r3, [pc, #692]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018ee:	6a1b      	ldr	r3, [r3, #32]
 80018f0:	4aac      	ldr	r2, [pc, #688]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80018f2:	f023 0304 	bic.w	r3, r3, #4
 80018f6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	2b00      	cmp	r3, #0
 8001906:	f000 8081 	beq.w	8001a0c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800190a:	f7ff f88b 	bl	8000a24 <HAL_GetTick>
 800190e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001912:	e00b      	b.n	800192c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001914:	f7ff f886 	bl	8000a24 <HAL_GetTick>
 8001918:	4602      	mov	r2, r0
 800191a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	f241 3288 	movw	r2, #5000	; 0x1388
 8001924:	4293      	cmp	r3, r2
 8001926:	d901      	bls.n	800192c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001928:	2303      	movs	r3, #3
 800192a:	e345      	b.n	8001fb8 <HAL_RCC_OscConfig+0x106c>
 800192c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001930:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001934:	2202      	movs	r2, #2
 8001936:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001938:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800193c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	fa93 f2a3 	rbit	r2, r3
 8001946:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001954:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001958:	2202      	movs	r2, #2
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001960:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	fa93 f2a3 	rbit	r2, r3
 800196a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800196e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001972:	601a      	str	r2, [r3, #0]
  return result;
 8001974:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001978:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800197c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800197e:	fab3 f383 	clz	r3, r3
 8001982:	b2db      	uxtb	r3, r3
 8001984:	095b      	lsrs	r3, r3, #5
 8001986:	b2db      	uxtb	r3, r3
 8001988:	f043 0302 	orr.w	r3, r3, #2
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b02      	cmp	r3, #2
 8001990:	d102      	bne.n	8001998 <HAL_RCC_OscConfig+0xa4c>
 8001992:	4b84      	ldr	r3, [pc, #528]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 8001994:	6a1b      	ldr	r3, [r3, #32]
 8001996:	e013      	b.n	80019c0 <HAL_RCC_OscConfig+0xa74>
 8001998:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800199c:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80019a0:	2202      	movs	r2, #2
 80019a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019a8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	fa93 f2a3 	rbit	r2, r3
 80019b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019b6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	4b79      	ldr	r3, [pc, #484]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 80019be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019c4:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80019c8:	2102      	movs	r1, #2
 80019ca:	6011      	str	r1, [r2, #0]
 80019cc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019d0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80019d4:	6812      	ldr	r2, [r2, #0]
 80019d6:	fa92 f1a2 	rbit	r1, r2
 80019da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019de:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80019e2:	6011      	str	r1, [r2, #0]
  return result;
 80019e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80019e8:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80019ec:	6812      	ldr	r2, [r2, #0]
 80019ee:	fab2 f282 	clz	r2, r2
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	f002 021f 	and.w	r2, r2, #31
 80019fe:	2101      	movs	r1, #1
 8001a00:	fa01 f202 	lsl.w	r2, r1, r2
 8001a04:	4013      	ands	r3, r2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d084      	beq.n	8001914 <HAL_RCC_OscConfig+0x9c8>
 8001a0a:	e07f      	b.n	8001b0c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0c:	f7ff f80a 	bl	8000a24 <HAL_GetTick>
 8001a10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a14:	e00b      	b.n	8001a2e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a16:	f7ff f805 	bl	8000a24 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e2c4      	b.n	8001fb8 <HAL_RCC_OscConfig+0x106c>
 8001a2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a32:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001a36:	2202      	movs	r2, #2
 8001a38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a3e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	fa93 f2a3 	rbit	r2, r3
 8001a48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a4c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001a50:	601a      	str	r2, [r3, #0]
 8001a52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a56:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a62:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	fa93 f2a3 	rbit	r2, r3
 8001a6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a70:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001a74:	601a      	str	r2, [r3, #0]
  return result;
 8001a76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a7a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001a7e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a80:	fab3 f383 	clz	r3, r3
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	095b      	lsrs	r3, r3, #5
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	f043 0302 	orr.w	r3, r3, #2
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d102      	bne.n	8001a9a <HAL_RCC_OscConfig+0xb4e>
 8001a94:	4b43      	ldr	r3, [pc, #268]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 8001a96:	6a1b      	ldr	r3, [r3, #32]
 8001a98:	e013      	b.n	8001ac2 <HAL_RCC_OscConfig+0xb76>
 8001a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a9e:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001aa2:	2202      	movs	r2, #2
 8001aa4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aaa:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	fa93 f2a3 	rbit	r2, r3
 8001ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ab8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	4b39      	ldr	r3, [pc, #228]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 8001ac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ac6:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001aca:	2102      	movs	r1, #2
 8001acc:	6011      	str	r1, [r2, #0]
 8001ace:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ad2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8001ad6:	6812      	ldr	r2, [r2, #0]
 8001ad8:	fa92 f1a2 	rbit	r1, r2
 8001adc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001ae0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001ae4:	6011      	str	r1, [r2, #0]
  return result;
 8001ae6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001aea:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001aee:	6812      	ldr	r2, [r2, #0]
 8001af0:	fab2 f282 	clz	r2, r2
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001afa:	b2d2      	uxtb	r2, r2
 8001afc:	f002 021f 	and.w	r2, r2, #31
 8001b00:	2101      	movs	r1, #1
 8001b02:	fa01 f202 	lsl.w	r2, r1, r2
 8001b06:	4013      	ands	r3, r2
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d184      	bne.n	8001a16 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b0c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d105      	bne.n	8001b20 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b14:	4b23      	ldr	r3, [pc, #140]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 8001b16:	69db      	ldr	r3, [r3, #28]
 8001b18:	4a22      	ldr	r2, [pc, #136]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 8001b1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b1e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b24:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	69db      	ldr	r3, [r3, #28]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	f000 8242 	beq.w	8001fb6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b32:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <HAL_RCC_OscConfig+0xc58>)
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	f003 030c 	and.w	r3, r3, #12
 8001b3a:	2b08      	cmp	r3, #8
 8001b3c:	f000 8213 	beq.w	8001f66 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b44:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	69db      	ldr	r3, [r3, #28]
 8001b4c:	2b02      	cmp	r3, #2
 8001b4e:	f040 8162 	bne.w	8001e16 <HAL_RCC_OscConfig+0xeca>
 8001b52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b56:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001b5a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b5e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b64:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	fa93 f2a3 	rbit	r2, r3
 8001b6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b72:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001b76:	601a      	str	r2, [r3, #0]
  return result;
 8001b78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001b7c:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001b80:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b82:	fab3 f383 	clz	r3, r3
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b8c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	461a      	mov	r2, r3
 8001b94:	2300      	movs	r3, #0
 8001b96:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b98:	f7fe ff44 	bl	8000a24 <HAL_GetTick>
 8001b9c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba0:	e00c      	b.n	8001bbc <HAL_RCC_OscConfig+0xc70>
 8001ba2:	bf00      	nop
 8001ba4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ba8:	f7fe ff3c 	bl	8000a24 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e1fd      	b.n	8001fb8 <HAL_RCC_OscConfig+0x106c>
 8001bbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bc0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001bc4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bce:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	fa93 f2a3 	rbit	r2, r3
 8001bd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bdc:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001be0:	601a      	str	r2, [r3, #0]
  return result;
 8001be2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001be6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001bea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bec:	fab3 f383 	clz	r3, r3
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	095b      	lsrs	r3, r3, #5
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	f043 0301 	orr.w	r3, r3, #1
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d102      	bne.n	8001c06 <HAL_RCC_OscConfig+0xcba>
 8001c00:	4bb0      	ldr	r3, [pc, #704]	; (8001ec4 <HAL_RCC_OscConfig+0xf78>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	e027      	b.n	8001c56 <HAL_RCC_OscConfig+0xd0a>
 8001c06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c0a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001c0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c18:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	fa93 f2a3 	rbit	r2, r3
 8001c22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c26:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c30:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c34:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c3e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	fa93 f2a3 	rbit	r2, r3
 8001c48:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c4c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	4b9c      	ldr	r3, [pc, #624]	; (8001ec4 <HAL_RCC_OscConfig+0xf78>)
 8001c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c56:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c5a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001c5e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c62:	6011      	str	r1, [r2, #0]
 8001c64:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c68:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001c6c:	6812      	ldr	r2, [r2, #0]
 8001c6e:	fa92 f1a2 	rbit	r1, r2
 8001c72:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c76:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001c7a:	6011      	str	r1, [r2, #0]
  return result;
 8001c7c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001c80:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	fab2 f282 	clz	r2, r2
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	f042 0220 	orr.w	r2, r2, #32
 8001c90:	b2d2      	uxtb	r2, r2
 8001c92:	f002 021f 	and.w	r2, r2, #31
 8001c96:	2101      	movs	r1, #1
 8001c98:	fa01 f202 	lsl.w	r2, r1, r2
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d182      	bne.n	8001ba8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ca2:	4b88      	ldr	r3, [pc, #544]	; (8001ec4 <HAL_RCC_OscConfig+0xf78>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001caa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001cb6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cba:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
 8001cc2:	430b      	orrs	r3, r1
 8001cc4:	497f      	ldr	r1, [pc, #508]	; (8001ec4 <HAL_RCC_OscConfig+0xf78>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	604b      	str	r3, [r1, #4]
 8001cca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cce:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001cd2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001cd6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cdc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	fa93 f2a3 	rbit	r2, r3
 8001ce6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cea:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001cee:	601a      	str	r2, [r3, #0]
  return result;
 8001cf0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cf4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001cf8:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cfa:	fab3 f383 	clz	r3, r3
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d04:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d10:	f7fe fe88 	bl	8000a24 <HAL_GetTick>
 8001d14:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d18:	e009      	b.n	8001d2e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d1a:	f7fe fe83 	bl	8000a24 <HAL_GetTick>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e144      	b.n	8001fb8 <HAL_RCC_OscConfig+0x106c>
 8001d2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d32:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001d36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d40:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	fa93 f2a3 	rbit	r2, r3
 8001d4a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d4e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001d52:	601a      	str	r2, [r3, #0]
  return result;
 8001d54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d58:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001d5c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d5e:	fab3 f383 	clz	r3, r3
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	095b      	lsrs	r3, r3, #5
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d102      	bne.n	8001d78 <HAL_RCC_OscConfig+0xe2c>
 8001d72:	4b54      	ldr	r3, [pc, #336]	; (8001ec4 <HAL_RCC_OscConfig+0xf78>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	e027      	b.n	8001dc8 <HAL_RCC_OscConfig+0xe7c>
 8001d78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d7c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001d80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d8a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	fa93 f2a3 	rbit	r2, r3
 8001d94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d98:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001d9c:	601a      	str	r2, [r3, #0]
 8001d9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001da2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001da6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001daa:	601a      	str	r2, [r3, #0]
 8001dac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001db0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	fa93 f2a3 	rbit	r2, r3
 8001dba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dbe:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	4b3f      	ldr	r3, [pc, #252]	; (8001ec4 <HAL_RCC_OscConfig+0xf78>)
 8001dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001dcc:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001dd0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001dd4:	6011      	str	r1, [r2, #0]
 8001dd6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001dda:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8001dde:	6812      	ldr	r2, [r2, #0]
 8001de0:	fa92 f1a2 	rbit	r1, r2
 8001de4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001de8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001dec:	6011      	str	r1, [r2, #0]
  return result;
 8001dee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001df2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001df6:	6812      	ldr	r2, [r2, #0]
 8001df8:	fab2 f282 	clz	r2, r2
 8001dfc:	b2d2      	uxtb	r2, r2
 8001dfe:	f042 0220 	orr.w	r2, r2, #32
 8001e02:	b2d2      	uxtb	r2, r2
 8001e04:	f002 021f 	and.w	r2, r2, #31
 8001e08:	2101      	movs	r1, #1
 8001e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8001e0e:	4013      	ands	r3, r2
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d082      	beq.n	8001d1a <HAL_RCC_OscConfig+0xdce>
 8001e14:	e0cf      	b.n	8001fb6 <HAL_RCC_OscConfig+0x106a>
 8001e16:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e1a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001e1e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001e22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e28:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	fa93 f2a3 	rbit	r2, r3
 8001e32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e36:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001e3a:	601a      	str	r2, [r3, #0]
  return result;
 8001e3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e40:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001e44:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e46:	fab3 f383 	clz	r3, r3
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001e50:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	461a      	mov	r2, r3
 8001e58:	2300      	movs	r3, #0
 8001e5a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5c:	f7fe fde2 	bl	8000a24 <HAL_GetTick>
 8001e60:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e64:	e009      	b.n	8001e7a <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e66:	f7fe fddd 	bl	8000a24 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e09e      	b.n	8001fb8 <HAL_RCC_OscConfig+0x106c>
 8001e7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e7e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001e82:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e8c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	fa93 f2a3 	rbit	r2, r3
 8001e96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e9a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001e9e:	601a      	str	r2, [r3, #0]
  return result;
 8001ea0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ea4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8001ea8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eaa:	fab3 f383 	clz	r3, r3
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	095b      	lsrs	r3, r3, #5
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	f043 0301 	orr.w	r3, r3, #1
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d104      	bne.n	8001ec8 <HAL_RCC_OscConfig+0xf7c>
 8001ebe:	4b01      	ldr	r3, [pc, #4]	; (8001ec4 <HAL_RCC_OscConfig+0xf78>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	e029      	b.n	8001f18 <HAL_RCC_OscConfig+0xfcc>
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ecc:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001ed0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ed4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001eda:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	fa93 f2a3 	rbit	r2, r3
 8001ee4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ee8:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ef2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001ef6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001efa:	601a      	str	r2, [r3, #0]
 8001efc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f00:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	fa93 f2a3 	rbit	r2, r3
 8001f0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f0e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001f12:	601a      	str	r2, [r3, #0]
 8001f14:	4b2b      	ldr	r3, [pc, #172]	; (8001fc4 <HAL_RCC_OscConfig+0x1078>)
 8001f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f18:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001f1c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001f20:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001f24:	6011      	str	r1, [r2, #0]
 8001f26:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001f2a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001f2e:	6812      	ldr	r2, [r2, #0]
 8001f30:	fa92 f1a2 	rbit	r1, r2
 8001f34:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001f38:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001f3c:	6011      	str	r1, [r2, #0]
  return result;
 8001f3e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001f42:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001f46:	6812      	ldr	r2, [r2, #0]
 8001f48:	fab2 f282 	clz	r2, r2
 8001f4c:	b2d2      	uxtb	r2, r2
 8001f4e:	f042 0220 	orr.w	r2, r2, #32
 8001f52:	b2d2      	uxtb	r2, r2
 8001f54:	f002 021f 	and.w	r2, r2, #31
 8001f58:	2101      	movs	r1, #1
 8001f5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5e:	4013      	ands	r3, r2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d180      	bne.n	8001e66 <HAL_RCC_OscConfig+0xf1a>
 8001f64:	e027      	b.n	8001fb6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e01e      	b.n	8001fb8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001f7a:	4b12      	ldr	r3, [pc, #72]	; (8001fc4 <HAL_RCC_OscConfig+0x1078>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001f82:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001f86:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6a1b      	ldr	r3, [r3, #32]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d10b      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001f9a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001f9e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fa6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d001      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	e000      	b.n	8001fb8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40021000 	.word	0x40021000

08001fc8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b09e      	sub	sp, #120	; 0x78
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d101      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	e162      	b.n	80022a6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001fe0:	4b90      	ldr	r3, [pc, #576]	; (8002224 <HAL_RCC_ClockConfig+0x25c>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f003 0307 	and.w	r3, r3, #7
 8001fe8:	683a      	ldr	r2, [r7, #0]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d910      	bls.n	8002010 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fee:	4b8d      	ldr	r3, [pc, #564]	; (8002224 <HAL_RCC_ClockConfig+0x25c>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f023 0207 	bic.w	r2, r3, #7
 8001ff6:	498b      	ldr	r1, [pc, #556]	; (8002224 <HAL_RCC_ClockConfig+0x25c>)
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ffe:	4b89      	ldr	r3, [pc, #548]	; (8002224 <HAL_RCC_ClockConfig+0x25c>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0307 	and.w	r3, r3, #7
 8002006:	683a      	ldr	r2, [r7, #0]
 8002008:	429a      	cmp	r2, r3
 800200a:	d001      	beq.n	8002010 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e14a      	b.n	80022a6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0302 	and.w	r3, r3, #2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d008      	beq.n	800202e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800201c:	4b82      	ldr	r3, [pc, #520]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	497f      	ldr	r1, [pc, #508]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 800202a:	4313      	orrs	r3, r2
 800202c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 0301 	and.w	r3, r3, #1
 8002036:	2b00      	cmp	r3, #0
 8002038:	f000 80dc 	beq.w	80021f4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2b01      	cmp	r3, #1
 8002042:	d13c      	bne.n	80020be <HAL_RCC_ClockConfig+0xf6>
 8002044:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002048:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800204a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800204c:	fa93 f3a3 	rbit	r3, r3
 8002050:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002052:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002054:	fab3 f383 	clz	r3, r3
 8002058:	b2db      	uxtb	r3, r3
 800205a:	095b      	lsrs	r3, r3, #5
 800205c:	b2db      	uxtb	r3, r3
 800205e:	f043 0301 	orr.w	r3, r3, #1
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b01      	cmp	r3, #1
 8002066:	d102      	bne.n	800206e <HAL_RCC_ClockConfig+0xa6>
 8002068:	4b6f      	ldr	r3, [pc, #444]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	e00f      	b.n	800208e <HAL_RCC_ClockConfig+0xc6>
 800206e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002072:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002074:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002076:	fa93 f3a3 	rbit	r3, r3
 800207a:	667b      	str	r3, [r7, #100]	; 0x64
 800207c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002080:	663b      	str	r3, [r7, #96]	; 0x60
 8002082:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002084:	fa93 f3a3 	rbit	r3, r3
 8002088:	65fb      	str	r3, [r7, #92]	; 0x5c
 800208a:	4b67      	ldr	r3, [pc, #412]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 800208c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800208e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002092:	65ba      	str	r2, [r7, #88]	; 0x58
 8002094:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002096:	fa92 f2a2 	rbit	r2, r2
 800209a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 800209c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800209e:	fab2 f282 	clz	r2, r2
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	f042 0220 	orr.w	r2, r2, #32
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	f002 021f 	and.w	r2, r2, #31
 80020ae:	2101      	movs	r1, #1
 80020b0:	fa01 f202 	lsl.w	r2, r1, r2
 80020b4:	4013      	ands	r3, r2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d17b      	bne.n	80021b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e0f3      	b.n	80022a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d13c      	bne.n	8002140 <HAL_RCC_ClockConfig+0x178>
 80020c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020ca:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020ce:	fa93 f3a3 	rbit	r3, r3
 80020d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80020d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020d6:	fab3 f383 	clz	r3, r3
 80020da:	b2db      	uxtb	r3, r3
 80020dc:	095b      	lsrs	r3, r3, #5
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d102      	bne.n	80020f0 <HAL_RCC_ClockConfig+0x128>
 80020ea:	4b4f      	ldr	r3, [pc, #316]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	e00f      	b.n	8002110 <HAL_RCC_ClockConfig+0x148>
 80020f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020f4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020f8:	fa93 f3a3 	rbit	r3, r3
 80020fc:	647b      	str	r3, [r7, #68]	; 0x44
 80020fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002102:	643b      	str	r3, [r7, #64]	; 0x40
 8002104:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002106:	fa93 f3a3 	rbit	r3, r3
 800210a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800210c:	4b46      	ldr	r3, [pc, #280]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 800210e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002110:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002114:	63ba      	str	r2, [r7, #56]	; 0x38
 8002116:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002118:	fa92 f2a2 	rbit	r2, r2
 800211c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800211e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002120:	fab2 f282 	clz	r2, r2
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	f042 0220 	orr.w	r2, r2, #32
 800212a:	b2d2      	uxtb	r2, r2
 800212c:	f002 021f 	and.w	r2, r2, #31
 8002130:	2101      	movs	r1, #1
 8002132:	fa01 f202 	lsl.w	r2, r1, r2
 8002136:	4013      	ands	r3, r2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d13a      	bne.n	80021b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e0b2      	b.n	80022a6 <HAL_RCC_ClockConfig+0x2de>
 8002140:	2302      	movs	r3, #2
 8002142:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002146:	fa93 f3a3 	rbit	r3, r3
 800214a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800214c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214e:	fab3 f383 	clz	r3, r3
 8002152:	b2db      	uxtb	r3, r3
 8002154:	095b      	lsrs	r3, r3, #5
 8002156:	b2db      	uxtb	r3, r3
 8002158:	f043 0301 	orr.w	r3, r3, #1
 800215c:	b2db      	uxtb	r3, r3
 800215e:	2b01      	cmp	r3, #1
 8002160:	d102      	bne.n	8002168 <HAL_RCC_ClockConfig+0x1a0>
 8002162:	4b31      	ldr	r3, [pc, #196]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	e00d      	b.n	8002184 <HAL_RCC_ClockConfig+0x1bc>
 8002168:	2302      	movs	r3, #2
 800216a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216e:	fa93 f3a3 	rbit	r3, r3
 8002172:	627b      	str	r3, [r7, #36]	; 0x24
 8002174:	2302      	movs	r3, #2
 8002176:	623b      	str	r3, [r7, #32]
 8002178:	6a3b      	ldr	r3, [r7, #32]
 800217a:	fa93 f3a3 	rbit	r3, r3
 800217e:	61fb      	str	r3, [r7, #28]
 8002180:	4b29      	ldr	r3, [pc, #164]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 8002182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002184:	2202      	movs	r2, #2
 8002186:	61ba      	str	r2, [r7, #24]
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	fa92 f2a2 	rbit	r2, r2
 800218e:	617a      	str	r2, [r7, #20]
  return result;
 8002190:	697a      	ldr	r2, [r7, #20]
 8002192:	fab2 f282 	clz	r2, r2
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	f042 0220 	orr.w	r2, r2, #32
 800219c:	b2d2      	uxtb	r2, r2
 800219e:	f002 021f 	and.w	r2, r2, #31
 80021a2:	2101      	movs	r1, #1
 80021a4:	fa01 f202 	lsl.w	r2, r1, r2
 80021a8:	4013      	ands	r3, r2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d101      	bne.n	80021b2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80021ae:	2301      	movs	r3, #1
 80021b0:	e079      	b.n	80022a6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021b2:	4b1d      	ldr	r3, [pc, #116]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f023 0203 	bic.w	r2, r3, #3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	491a      	ldr	r1, [pc, #104]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021c4:	f7fe fc2e 	bl	8000a24 <HAL_GetTick>
 80021c8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ca:	e00a      	b.n	80021e2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021cc:	f7fe fc2a 	bl	8000a24 <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80021da:	4293      	cmp	r3, r2
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e061      	b.n	80022a6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e2:	4b11      	ldr	r3, [pc, #68]	; (8002228 <HAL_RCC_ClockConfig+0x260>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f003 020c 	and.w	r2, r3, #12
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d1eb      	bne.n	80021cc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80021f4:	4b0b      	ldr	r3, [pc, #44]	; (8002224 <HAL_RCC_ClockConfig+0x25c>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f003 0307 	and.w	r3, r3, #7
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d214      	bcs.n	800222c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002202:	4b08      	ldr	r3, [pc, #32]	; (8002224 <HAL_RCC_ClockConfig+0x25c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f023 0207 	bic.w	r2, r3, #7
 800220a:	4906      	ldr	r1, [pc, #24]	; (8002224 <HAL_RCC_ClockConfig+0x25c>)
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	4313      	orrs	r3, r2
 8002210:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002212:	4b04      	ldr	r3, [pc, #16]	; (8002224 <HAL_RCC_ClockConfig+0x25c>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0307 	and.w	r3, r3, #7
 800221a:	683a      	ldr	r2, [r7, #0]
 800221c:	429a      	cmp	r2, r3
 800221e:	d005      	beq.n	800222c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e040      	b.n	80022a6 <HAL_RCC_ClockConfig+0x2de>
 8002224:	40022000 	.word	0x40022000
 8002228:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	d008      	beq.n	800224a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002238:	4b1d      	ldr	r3, [pc, #116]	; (80022b0 <HAL_RCC_ClockConfig+0x2e8>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	68db      	ldr	r3, [r3, #12]
 8002244:	491a      	ldr	r1, [pc, #104]	; (80022b0 <HAL_RCC_ClockConfig+0x2e8>)
 8002246:	4313      	orrs	r3, r2
 8002248:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0308 	and.w	r3, r3, #8
 8002252:	2b00      	cmp	r3, #0
 8002254:	d009      	beq.n	800226a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002256:	4b16      	ldr	r3, [pc, #88]	; (80022b0 <HAL_RCC_ClockConfig+0x2e8>)
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	4912      	ldr	r1, [pc, #72]	; (80022b0 <HAL_RCC_ClockConfig+0x2e8>)
 8002266:	4313      	orrs	r3, r2
 8002268:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800226a:	f000 f829 	bl	80022c0 <HAL_RCC_GetSysClockFreq>
 800226e:	4601      	mov	r1, r0
 8002270:	4b0f      	ldr	r3, [pc, #60]	; (80022b0 <HAL_RCC_ClockConfig+0x2e8>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002278:	22f0      	movs	r2, #240	; 0xf0
 800227a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227c:	693a      	ldr	r2, [r7, #16]
 800227e:	fa92 f2a2 	rbit	r2, r2
 8002282:	60fa      	str	r2, [r7, #12]
  return result;
 8002284:	68fa      	ldr	r2, [r7, #12]
 8002286:	fab2 f282 	clz	r2, r2
 800228a:	b2d2      	uxtb	r2, r2
 800228c:	40d3      	lsrs	r3, r2
 800228e:	4a09      	ldr	r2, [pc, #36]	; (80022b4 <HAL_RCC_ClockConfig+0x2ec>)
 8002290:	5cd3      	ldrb	r3, [r2, r3]
 8002292:	fa21 f303 	lsr.w	r3, r1, r3
 8002296:	4a08      	ldr	r2, [pc, #32]	; (80022b8 <HAL_RCC_ClockConfig+0x2f0>)
 8002298:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800229a:	4b08      	ldr	r3, [pc, #32]	; (80022bc <HAL_RCC_ClockConfig+0x2f4>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe fb7c 	bl	800099c <HAL_InitTick>
  
  return HAL_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3778      	adds	r7, #120	; 0x78
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40021000 	.word	0x40021000
 80022b4:	08003470 	.word	0x08003470
 80022b8:	20000020 	.word	0x20000020
 80022bc:	20000024 	.word	0x20000024

080022c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b08b      	sub	sp, #44	; 0x2c
 80022c4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022c6:	2300      	movs	r3, #0
 80022c8:	61fb      	str	r3, [r7, #28]
 80022ca:	2300      	movs	r3, #0
 80022cc:	61bb      	str	r3, [r7, #24]
 80022ce:	2300      	movs	r3, #0
 80022d0:	627b      	str	r3, [r7, #36]	; 0x24
 80022d2:	2300      	movs	r3, #0
 80022d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80022d6:	2300      	movs	r3, #0
 80022d8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80022da:	4b29      	ldr	r3, [pc, #164]	; (8002380 <HAL_RCC_GetSysClockFreq+0xc0>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	f003 030c 	and.w	r3, r3, #12
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	d002      	beq.n	80022f0 <HAL_RCC_GetSysClockFreq+0x30>
 80022ea:	2b08      	cmp	r3, #8
 80022ec:	d003      	beq.n	80022f6 <HAL_RCC_GetSysClockFreq+0x36>
 80022ee:	e03c      	b.n	800236a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022f0:	4b24      	ldr	r3, [pc, #144]	; (8002384 <HAL_RCC_GetSysClockFreq+0xc4>)
 80022f2:	623b      	str	r3, [r7, #32]
      break;
 80022f4:	e03c      	b.n	8002370 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80022fc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002300:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	fa92 f2a2 	rbit	r2, r2
 8002308:	607a      	str	r2, [r7, #4]
  return result;
 800230a:	687a      	ldr	r2, [r7, #4]
 800230c:	fab2 f282 	clz	r2, r2
 8002310:	b2d2      	uxtb	r2, r2
 8002312:	40d3      	lsrs	r3, r2
 8002314:	4a1c      	ldr	r2, [pc, #112]	; (8002388 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002316:	5cd3      	ldrb	r3, [r2, r3]
 8002318:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800231a:	4b19      	ldr	r3, [pc, #100]	; (8002380 <HAL_RCC_GetSysClockFreq+0xc0>)
 800231c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800231e:	f003 030f 	and.w	r3, r3, #15
 8002322:	220f      	movs	r2, #15
 8002324:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	fa92 f2a2 	rbit	r2, r2
 800232c:	60fa      	str	r2, [r7, #12]
  return result;
 800232e:	68fa      	ldr	r2, [r7, #12]
 8002330:	fab2 f282 	clz	r2, r2
 8002334:	b2d2      	uxtb	r2, r2
 8002336:	40d3      	lsrs	r3, r2
 8002338:	4a14      	ldr	r2, [pc, #80]	; (800238c <HAL_RCC_GetSysClockFreq+0xcc>)
 800233a:	5cd3      	ldrb	r3, [r2, r3]
 800233c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d008      	beq.n	800235a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002348:	4a0e      	ldr	r2, [pc, #56]	; (8002384 <HAL_RCC_GetSysClockFreq+0xc4>)
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	fb02 f303 	mul.w	r3, r2, r3
 8002356:	627b      	str	r3, [r7, #36]	; 0x24
 8002358:	e004      	b.n	8002364 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	4a0c      	ldr	r2, [pc, #48]	; (8002390 <HAL_RCC_GetSysClockFreq+0xd0>)
 800235e:	fb02 f303 	mul.w	r3, r2, r3
 8002362:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002366:	623b      	str	r3, [r7, #32]
      break;
 8002368:	e002      	b.n	8002370 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800236a:	4b06      	ldr	r3, [pc, #24]	; (8002384 <HAL_RCC_GetSysClockFreq+0xc4>)
 800236c:	623b      	str	r3, [r7, #32]
      break;
 800236e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002370:	6a3b      	ldr	r3, [r7, #32]
}
 8002372:	4618      	mov	r0, r3
 8002374:	372c      	adds	r7, #44	; 0x2c
 8002376:	46bd      	mov	sp, r7
 8002378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop
 8002380:	40021000 	.word	0x40021000
 8002384:	007a1200 	.word	0x007a1200
 8002388:	08003480 	.word	0x08003480
 800238c:	08003490 	.word	0x08003490
 8002390:	003d0900 	.word	0x003d0900

08002394 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b092      	sub	sp, #72	; 0x48
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800239c:	2300      	movs	r3, #0
 800239e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80023a4:	2300      	movs	r3, #0
 80023a6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f000 80cd 	beq.w	8002552 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023b8:	4b86      	ldr	r3, [pc, #536]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80023ba:	69db      	ldr	r3, [r3, #28]
 80023bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d10e      	bne.n	80023e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023c4:	4b83      	ldr	r3, [pc, #524]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80023c6:	69db      	ldr	r3, [r3, #28]
 80023c8:	4a82      	ldr	r2, [pc, #520]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80023ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023ce:	61d3      	str	r3, [r2, #28]
 80023d0:	4b80      	ldr	r3, [pc, #512]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023dc:	2301      	movs	r3, #1
 80023de:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023e2:	4b7d      	ldr	r3, [pc, #500]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d118      	bne.n	8002420 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ee:	4b7a      	ldr	r3, [pc, #488]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a79      	ldr	r2, [pc, #484]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80023f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023f8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023fa:	f7fe fb13 	bl	8000a24 <HAL_GetTick>
 80023fe:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002400:	e008      	b.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002402:	f7fe fb0f 	bl	8000a24 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b64      	cmp	r3, #100	; 0x64
 800240e:	d901      	bls.n	8002414 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e0db      	b.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002414:	4b70      	ldr	r3, [pc, #448]	; (80025d8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0f0      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002420:	4b6c      	ldr	r3, [pc, #432]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002428:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800242a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800242c:	2b00      	cmp	r3, #0
 800242e:	d07d      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002438:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800243a:	429a      	cmp	r2, r3
 800243c:	d076      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800243e:	4b65      	ldr	r3, [pc, #404]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002440:	6a1b      	ldr	r3, [r3, #32]
 8002442:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002446:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002448:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800244c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800244e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002450:	fa93 f3a3 	rbit	r3, r3
 8002454:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002458:	fab3 f383 	clz	r3, r3
 800245c:	b2db      	uxtb	r3, r3
 800245e:	461a      	mov	r2, r3
 8002460:	4b5e      	ldr	r3, [pc, #376]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002462:	4413      	add	r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	461a      	mov	r2, r3
 8002468:	2301      	movs	r3, #1
 800246a:	6013      	str	r3, [r2, #0]
 800246c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002470:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002474:	fa93 f3a3 	rbit	r3, r3
 8002478:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800247a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800247c:	fab3 f383 	clz	r3, r3
 8002480:	b2db      	uxtb	r3, r3
 8002482:	461a      	mov	r2, r3
 8002484:	4b55      	ldr	r3, [pc, #340]	; (80025dc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002486:	4413      	add	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	461a      	mov	r2, r3
 800248c:	2300      	movs	r3, #0
 800248e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002490:	4a50      	ldr	r2, [pc, #320]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002494:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b00      	cmp	r3, #0
 800249e:	d045      	beq.n	800252c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a0:	f7fe fac0 	bl	8000a24 <HAL_GetTick>
 80024a4:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024a6:	e00a      	b.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024a8:	f7fe fabc 	bl	8000a24 <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d901      	bls.n	80024be <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e086      	b.n	80025cc <HAL_RCCEx_PeriphCLKConfig+0x238>
 80024be:	2302      	movs	r3, #2
 80024c0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024c4:	fa93 f3a3 	rbit	r3, r3
 80024c8:	627b      	str	r3, [r7, #36]	; 0x24
 80024ca:	2302      	movs	r3, #2
 80024cc:	623b      	str	r3, [r7, #32]
 80024ce:	6a3b      	ldr	r3, [r7, #32]
 80024d0:	fa93 f3a3 	rbit	r3, r3
 80024d4:	61fb      	str	r3, [r7, #28]
  return result;
 80024d6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024d8:	fab3 f383 	clz	r3, r3
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	f043 0302 	orr.w	r3, r3, #2
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d102      	bne.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80024ec:	4b39      	ldr	r3, [pc, #228]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	e007      	b.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80024f2:	2302      	movs	r3, #2
 80024f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	fa93 f3a3 	rbit	r3, r3
 80024fc:	617b      	str	r3, [r7, #20]
 80024fe:	4b35      	ldr	r3, [pc, #212]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002502:	2202      	movs	r2, #2
 8002504:	613a      	str	r2, [r7, #16]
 8002506:	693a      	ldr	r2, [r7, #16]
 8002508:	fa92 f2a2 	rbit	r2, r2
 800250c:	60fa      	str	r2, [r7, #12]
  return result;
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	fab2 f282 	clz	r2, r2
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	f002 021f 	and.w	r2, r2, #31
 8002520:	2101      	movs	r1, #1
 8002522:	fa01 f202 	lsl.w	r2, r1, r2
 8002526:	4013      	ands	r3, r2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d0bd      	beq.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800252c:	4b29      	ldr	r3, [pc, #164]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	4926      	ldr	r1, [pc, #152]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800253a:	4313      	orrs	r3, r2
 800253c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800253e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002542:	2b01      	cmp	r3, #1
 8002544:	d105      	bne.n	8002552 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002546:	4b23      	ldr	r3, [pc, #140]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	4a22      	ldr	r2, [pc, #136]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800254c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002550:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	2b00      	cmp	r3, #0
 800255c:	d008      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800255e:	4b1d      	ldr	r3, [pc, #116]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	f023 0203 	bic.w	r2, r3, #3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	491a      	ldr	r1, [pc, #104]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800256c:	4313      	orrs	r3, r2
 800256e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0320 	and.w	r3, r3, #32
 8002578:	2b00      	cmp	r3, #0
 800257a:	d008      	beq.n	800258e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800257c:	4b15      	ldr	r3, [pc, #84]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800257e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002580:	f023 0210 	bic.w	r2, r3, #16
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	4912      	ldr	r1, [pc, #72]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800258a:	4313      	orrs	r3, r2
 800258c:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002596:	2b00      	cmp	r3, #0
 8002598:	d008      	beq.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800259a:	4b0e      	ldr	r3, [pc, #56]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800259c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800259e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	490b      	ldr	r1, [pc, #44]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d008      	beq.n	80025ca <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80025b8:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025bc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	695b      	ldr	r3, [r3, #20]
 80025c4:	4903      	ldr	r1, [pc, #12]	; (80025d4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80025ca:	2300      	movs	r3, #0
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3748      	adds	r7, #72	; 0x48
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	40021000 	.word	0x40021000
 80025d8:	40007000 	.word	0x40007000
 80025dc:	10908100 	.word	0x10908100

080025e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	e049      	b.n	8002686 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d106      	bne.n	800260c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f7fe f8f4 	bl	80007f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2202      	movs	r2, #2
 8002610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	3304      	adds	r3, #4
 800261c:	4619      	mov	r1, r3
 800261e:	4610      	mov	r0, r2
 8002620:	f000 fac4 	bl	8002bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d109      	bne.n	80026b4 <HAL_TIM_PWM_Start+0x24>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	bf14      	ite	ne
 80026ac:	2301      	movne	r3, #1
 80026ae:	2300      	moveq	r3, #0
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	e03c      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d109      	bne.n	80026ce <HAL_TIM_PWM_Start+0x3e>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	bf14      	ite	ne
 80026c6:	2301      	movne	r3, #1
 80026c8:	2300      	moveq	r3, #0
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	e02f      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	2b08      	cmp	r3, #8
 80026d2:	d109      	bne.n	80026e8 <HAL_TIM_PWM_Start+0x58>
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b01      	cmp	r3, #1
 80026de:	bf14      	ite	ne
 80026e0:	2301      	movne	r3, #1
 80026e2:	2300      	moveq	r3, #0
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	e022      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	2b0c      	cmp	r3, #12
 80026ec:	d109      	bne.n	8002702 <HAL_TIM_PWM_Start+0x72>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b01      	cmp	r3, #1
 80026f8:	bf14      	ite	ne
 80026fa:	2301      	movne	r3, #1
 80026fc:	2300      	moveq	r3, #0
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	e015      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	2b10      	cmp	r3, #16
 8002706:	d109      	bne.n	800271c <HAL_TIM_PWM_Start+0x8c>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800270e:	b2db      	uxtb	r3, r3
 8002710:	2b01      	cmp	r3, #1
 8002712:	bf14      	ite	ne
 8002714:	2301      	movne	r3, #1
 8002716:	2300      	moveq	r3, #0
 8002718:	b2db      	uxtb	r3, r3
 800271a:	e008      	b.n	800272e <HAL_TIM_PWM_Start+0x9e>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b01      	cmp	r3, #1
 8002726:	bf14      	ite	ne
 8002728:	2301      	movne	r3, #1
 800272a:	2300      	moveq	r3, #0
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e088      	b.n	8002848 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d104      	bne.n	8002746 <HAL_TIM_PWM_Start+0xb6>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2202      	movs	r2, #2
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002744:	e023      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	2b04      	cmp	r3, #4
 800274a:	d104      	bne.n	8002756 <HAL_TIM_PWM_Start+0xc6>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2202      	movs	r2, #2
 8002750:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002754:	e01b      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	2b08      	cmp	r3, #8
 800275a:	d104      	bne.n	8002766 <HAL_TIM_PWM_Start+0xd6>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2202      	movs	r2, #2
 8002760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002764:	e013      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	2b0c      	cmp	r3, #12
 800276a:	d104      	bne.n	8002776 <HAL_TIM_PWM_Start+0xe6>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2202      	movs	r2, #2
 8002770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002774:	e00b      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	2b10      	cmp	r3, #16
 800277a:	d104      	bne.n	8002786 <HAL_TIM_PWM_Start+0xf6>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2202      	movs	r2, #2
 8002780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002784:	e003      	b.n	800278e <HAL_TIM_PWM_Start+0xfe>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2202      	movs	r2, #2
 800278a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2201      	movs	r2, #1
 8002794:	6839      	ldr	r1, [r7, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f000 fd26 	bl	80031e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a2b      	ldr	r2, [pc, #172]	; (8002850 <HAL_TIM_PWM_Start+0x1c0>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d00e      	beq.n	80027c4 <HAL_TIM_PWM_Start+0x134>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a2a      	ldr	r2, [pc, #168]	; (8002854 <HAL_TIM_PWM_Start+0x1c4>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d009      	beq.n	80027c4 <HAL_TIM_PWM_Start+0x134>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a28      	ldr	r2, [pc, #160]	; (8002858 <HAL_TIM_PWM_Start+0x1c8>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d004      	beq.n	80027c4 <HAL_TIM_PWM_Start+0x134>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a27      	ldr	r2, [pc, #156]	; (800285c <HAL_TIM_PWM_Start+0x1cc>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d101      	bne.n	80027c8 <HAL_TIM_PWM_Start+0x138>
 80027c4:	2301      	movs	r3, #1
 80027c6:	e000      	b.n	80027ca <HAL_TIM_PWM_Start+0x13a>
 80027c8:	2300      	movs	r3, #0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d007      	beq.n	80027de <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80027dc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a1b      	ldr	r2, [pc, #108]	; (8002850 <HAL_TIM_PWM_Start+0x1c0>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d00e      	beq.n	8002806 <HAL_TIM_PWM_Start+0x176>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027f0:	d009      	beq.n	8002806 <HAL_TIM_PWM_Start+0x176>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a1a      	ldr	r2, [pc, #104]	; (8002860 <HAL_TIM_PWM_Start+0x1d0>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d004      	beq.n	8002806 <HAL_TIM_PWM_Start+0x176>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a14      	ldr	r2, [pc, #80]	; (8002854 <HAL_TIM_PWM_Start+0x1c4>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d115      	bne.n	8002832 <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	4b15      	ldr	r3, [pc, #84]	; (8002864 <HAL_TIM_PWM_Start+0x1d4>)
 800280e:	4013      	ands	r3, r2
 8002810:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2b06      	cmp	r3, #6
 8002816:	d015      	beq.n	8002844 <HAL_TIM_PWM_Start+0x1b4>
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800281e:	d011      	beq.n	8002844 <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f042 0201 	orr.w	r2, r2, #1
 800282e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002830:	e008      	b.n	8002844 <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f042 0201 	orr.w	r2, r2, #1
 8002840:	601a      	str	r2, [r3, #0]
 8002842:	e000      	b.n	8002846 <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002844:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	3710      	adds	r7, #16
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40012c00 	.word	0x40012c00
 8002854:	40014000 	.word	0x40014000
 8002858:	40014400 	.word	0x40014400
 800285c:	40014800 	.word	0x40014800
 8002860:	40000400 	.word	0x40000400
 8002864:	00010007 	.word	0x00010007

08002868 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
 8002870:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2200      	movs	r2, #0
 8002878:	6839      	ldr	r1, [r7, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f000 fcb4 	bl	80031e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a3b      	ldr	r2, [pc, #236]	; (8002974 <HAL_TIM_PWM_Stop+0x10c>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d00e      	beq.n	80028a8 <HAL_TIM_PWM_Stop+0x40>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a3a      	ldr	r2, [pc, #232]	; (8002978 <HAL_TIM_PWM_Stop+0x110>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d009      	beq.n	80028a8 <HAL_TIM_PWM_Stop+0x40>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a38      	ldr	r2, [pc, #224]	; (800297c <HAL_TIM_PWM_Stop+0x114>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d004      	beq.n	80028a8 <HAL_TIM_PWM_Stop+0x40>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a37      	ldr	r2, [pc, #220]	; (8002980 <HAL_TIM_PWM_Stop+0x118>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d101      	bne.n	80028ac <HAL_TIM_PWM_Stop+0x44>
 80028a8:	2301      	movs	r3, #1
 80028aa:	e000      	b.n	80028ae <HAL_TIM_PWM_Stop+0x46>
 80028ac:	2300      	movs	r3, #0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d017      	beq.n	80028e2 <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	6a1a      	ldr	r2, [r3, #32]
 80028b8:	f241 1311 	movw	r3, #4369	; 0x1111
 80028bc:	4013      	ands	r3, r2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d10f      	bne.n	80028e2 <HAL_TIM_PWM_Stop+0x7a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	6a1a      	ldr	r2, [r3, #32]
 80028c8:	f240 4344 	movw	r3, #1092	; 0x444
 80028cc:	4013      	ands	r3, r2
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d107      	bne.n	80028e2 <HAL_TIM_PWM_Stop+0x7a>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6a1a      	ldr	r2, [r3, #32]
 80028e8:	f241 1311 	movw	r3, #4369	; 0x1111
 80028ec:	4013      	ands	r3, r2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d10f      	bne.n	8002912 <HAL_TIM_PWM_Stop+0xaa>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6a1a      	ldr	r2, [r3, #32]
 80028f8:	f240 4344 	movw	r3, #1092	; 0x444
 80028fc:	4013      	ands	r3, r2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d107      	bne.n	8002912 <HAL_TIM_PWM_Stop+0xaa>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f022 0201 	bic.w	r2, r2, #1
 8002910:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d104      	bne.n	8002922 <HAL_TIM_PWM_Stop+0xba>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002920:	e023      	b.n	800296a <HAL_TIM_PWM_Stop+0x102>
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	2b04      	cmp	r3, #4
 8002926:	d104      	bne.n	8002932 <HAL_TIM_PWM_Stop+0xca>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002930:	e01b      	b.n	800296a <HAL_TIM_PWM_Stop+0x102>
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	2b08      	cmp	r3, #8
 8002936:	d104      	bne.n	8002942 <HAL_TIM_PWM_Stop+0xda>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2201      	movs	r2, #1
 800293c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002940:	e013      	b.n	800296a <HAL_TIM_PWM_Stop+0x102>
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	2b0c      	cmp	r3, #12
 8002946:	d104      	bne.n	8002952 <HAL_TIM_PWM_Stop+0xea>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002950:	e00b      	b.n	800296a <HAL_TIM_PWM_Stop+0x102>
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	2b10      	cmp	r3, #16
 8002956:	d104      	bne.n	8002962 <HAL_TIM_PWM_Stop+0xfa>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002960:	e003      	b.n	800296a <HAL_TIM_PWM_Stop+0x102>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40012c00 	.word	0x40012c00
 8002978:	40014000 	.word	0x40014000
 800297c:	40014400 	.word	0x40014400
 8002980:	40014800 	.word	0x40014800

08002984 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002990:	2300      	movs	r3, #0
 8002992:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800299a:	2b01      	cmp	r3, #1
 800299c:	d101      	bne.n	80029a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800299e:	2302      	movs	r3, #2
 80029a0:	e0ff      	b.n	8002ba2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2201      	movs	r2, #1
 80029a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b14      	cmp	r3, #20
 80029ae:	f200 80f0 	bhi.w	8002b92 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80029b2:	a201      	add	r2, pc, #4	; (adr r2, 80029b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80029b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b8:	08002a0d 	.word	0x08002a0d
 80029bc:	08002b93 	.word	0x08002b93
 80029c0:	08002b93 	.word	0x08002b93
 80029c4:	08002b93 	.word	0x08002b93
 80029c8:	08002a4d 	.word	0x08002a4d
 80029cc:	08002b93 	.word	0x08002b93
 80029d0:	08002b93 	.word	0x08002b93
 80029d4:	08002b93 	.word	0x08002b93
 80029d8:	08002a8f 	.word	0x08002a8f
 80029dc:	08002b93 	.word	0x08002b93
 80029e0:	08002b93 	.word	0x08002b93
 80029e4:	08002b93 	.word	0x08002b93
 80029e8:	08002acf 	.word	0x08002acf
 80029ec:	08002b93 	.word	0x08002b93
 80029f0:	08002b93 	.word	0x08002b93
 80029f4:	08002b93 	.word	0x08002b93
 80029f8:	08002b11 	.word	0x08002b11
 80029fc:	08002b93 	.word	0x08002b93
 8002a00:	08002b93 	.word	0x08002b93
 8002a04:	08002b93 	.word	0x08002b93
 8002a08:	08002b51 	.word	0x08002b51
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68b9      	ldr	r1, [r7, #8]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 f942 	bl	8002c9c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	699a      	ldr	r2, [r3, #24]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f042 0208 	orr.w	r2, r2, #8
 8002a26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	699a      	ldr	r2, [r3, #24]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 0204 	bic.w	r2, r2, #4
 8002a36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	6999      	ldr	r1, [r3, #24]
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	691a      	ldr	r2, [r3, #16]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	619a      	str	r2, [r3, #24]
      break;
 8002a4a:	e0a5      	b.n	8002b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	68b9      	ldr	r1, [r7, #8]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 f9a8 	bl	8002da8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	699a      	ldr	r2, [r3, #24]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699a      	ldr	r2, [r3, #24]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6999      	ldr	r1, [r3, #24]
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	691b      	ldr	r3, [r3, #16]
 8002a82:	021a      	lsls	r2, r3, #8
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	619a      	str	r2, [r3, #24]
      break;
 8002a8c:	e084      	b.n	8002b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68b9      	ldr	r1, [r7, #8]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f000 fa07 	bl	8002ea8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	69da      	ldr	r2, [r3, #28]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f042 0208 	orr.w	r2, r2, #8
 8002aa8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	69da      	ldr	r2, [r3, #28]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0204 	bic.w	r2, r2, #4
 8002ab8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	69d9      	ldr	r1, [r3, #28]
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	691a      	ldr	r2, [r3, #16]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	61da      	str	r2, [r3, #28]
      break;
 8002acc:	e064      	b.n	8002b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	68b9      	ldr	r1, [r7, #8]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f000 fa65 	bl	8002fa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	69da      	ldr	r2, [r3, #28]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ae8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	69da      	ldr	r2, [r3, #28]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002af8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	69d9      	ldr	r1, [r3, #28]
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	691b      	ldr	r3, [r3, #16]
 8002b04:	021a      	lsls	r2, r3, #8
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	61da      	str	r2, [r3, #28]
      break;
 8002b0e:	e043      	b.n	8002b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68b9      	ldr	r1, [r7, #8]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 faa8 	bl	800306c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f042 0208 	orr.w	r2, r2, #8
 8002b2a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f022 0204 	bic.w	r2, r2, #4
 8002b3a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	691a      	ldr	r2, [r3, #16]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002b4e:	e023      	b.n	8002b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	68b9      	ldr	r1, [r7, #8]
 8002b56:	4618      	mov	r0, r3
 8002b58:	f000 fae6 	bl	8003128 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b6a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b7a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	021a      	lsls	r2, r3, #8
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002b90:	e002      	b.n	8002b98 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	75fb      	strb	r3, [r7, #23]
      break;
 8002b96:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ba0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3718      	adds	r7, #24
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop

08002bac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a32      	ldr	r2, [pc, #200]	; (8002c88 <TIM_Base_SetConfig+0xdc>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d007      	beq.n	8002bd4 <TIM_Base_SetConfig+0x28>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bca:	d003      	beq.n	8002bd4 <TIM_Base_SetConfig+0x28>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a2f      	ldr	r2, [pc, #188]	; (8002c8c <TIM_Base_SetConfig+0xe0>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d108      	bne.n	8002be6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	68fa      	ldr	r2, [r7, #12]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a27      	ldr	r2, [pc, #156]	; (8002c88 <TIM_Base_SetConfig+0xdc>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d013      	beq.n	8002c16 <TIM_Base_SetConfig+0x6a>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf4:	d00f      	beq.n	8002c16 <TIM_Base_SetConfig+0x6a>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a24      	ldr	r2, [pc, #144]	; (8002c8c <TIM_Base_SetConfig+0xe0>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d00b      	beq.n	8002c16 <TIM_Base_SetConfig+0x6a>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4a23      	ldr	r2, [pc, #140]	; (8002c90 <TIM_Base_SetConfig+0xe4>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d007      	beq.n	8002c16 <TIM_Base_SetConfig+0x6a>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a22      	ldr	r2, [pc, #136]	; (8002c94 <TIM_Base_SetConfig+0xe8>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d003      	beq.n	8002c16 <TIM_Base_SetConfig+0x6a>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a21      	ldr	r2, [pc, #132]	; (8002c98 <TIM_Base_SetConfig+0xec>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d108      	bne.n	8002c28 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	68fa      	ldr	r2, [r7, #12]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	68fa      	ldr	r2, [r7, #12]
 8002c3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	4a0e      	ldr	r2, [pc, #56]	; (8002c88 <TIM_Base_SetConfig+0xdc>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d00b      	beq.n	8002c6c <TIM_Base_SetConfig+0xc0>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	4a0e      	ldr	r2, [pc, #56]	; (8002c90 <TIM_Base_SetConfig+0xe4>)
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d007      	beq.n	8002c6c <TIM_Base_SetConfig+0xc0>
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4a0d      	ldr	r2, [pc, #52]	; (8002c94 <TIM_Base_SetConfig+0xe8>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d003      	beq.n	8002c6c <TIM_Base_SetConfig+0xc0>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a0c      	ldr	r2, [pc, #48]	; (8002c98 <TIM_Base_SetConfig+0xec>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d103      	bne.n	8002c74 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	691a      	ldr	r2, [r3, #16]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	615a      	str	r2, [r3, #20]
}
 8002c7a:	bf00      	nop
 8002c7c:	3714      	adds	r7, #20
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	40012c00 	.word	0x40012c00
 8002c8c:	40000400 	.word	0x40000400
 8002c90:	40014000 	.word	0x40014000
 8002c94:	40014400 	.word	0x40014400
 8002c98:	40014800 	.word	0x40014800

08002c9c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b087      	sub	sp, #28
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6a1b      	ldr	r3, [r3, #32]
 8002caa:	f023 0201 	bic.w	r2, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f023 0303 	bic.w	r3, r3, #3
 8002cd6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	f023 0302 	bic.w	r3, r3, #2
 8002ce8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a28      	ldr	r2, [pc, #160]	; (8002d98 <TIM_OC1_SetConfig+0xfc>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d00b      	beq.n	8002d14 <TIM_OC1_SetConfig+0x78>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a27      	ldr	r2, [pc, #156]	; (8002d9c <TIM_OC1_SetConfig+0x100>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d007      	beq.n	8002d14 <TIM_OC1_SetConfig+0x78>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a26      	ldr	r2, [pc, #152]	; (8002da0 <TIM_OC1_SetConfig+0x104>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d003      	beq.n	8002d14 <TIM_OC1_SetConfig+0x78>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a25      	ldr	r2, [pc, #148]	; (8002da4 <TIM_OC1_SetConfig+0x108>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d10c      	bne.n	8002d2e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	f023 0308 	bic.w	r3, r3, #8
 8002d1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	697a      	ldr	r2, [r7, #20]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	f023 0304 	bic.w	r3, r3, #4
 8002d2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a19      	ldr	r2, [pc, #100]	; (8002d98 <TIM_OC1_SetConfig+0xfc>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d00b      	beq.n	8002d4e <TIM_OC1_SetConfig+0xb2>
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a18      	ldr	r2, [pc, #96]	; (8002d9c <TIM_OC1_SetConfig+0x100>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d007      	beq.n	8002d4e <TIM_OC1_SetConfig+0xb2>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a17      	ldr	r2, [pc, #92]	; (8002da0 <TIM_OC1_SetConfig+0x104>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d003      	beq.n	8002d4e <TIM_OC1_SetConfig+0xb2>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a16      	ldr	r2, [pc, #88]	; (8002da4 <TIM_OC1_SetConfig+0x108>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d111      	bne.n	8002d72 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002d4e:	693b      	ldr	r3, [r7, #16]
 8002d50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	695b      	ldr	r3, [r3, #20]
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	4313      	orrs	r3, r2
 8002d66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	693a      	ldr	r2, [r7, #16]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	621a      	str	r2, [r3, #32]
}
 8002d8c:	bf00      	nop
 8002d8e:	371c      	adds	r7, #28
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	40012c00 	.word	0x40012c00
 8002d9c:	40014000 	.word	0x40014000
 8002da0:	40014400 	.word	0x40014400
 8002da4:	40014800 	.word	0x40014800

08002da8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b087      	sub	sp, #28
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
 8002db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a1b      	ldr	r3, [r3, #32]
 8002db6:	f023 0210 	bic.w	r2, r3, #16
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6a1b      	ldr	r3, [r3, #32]
 8002dc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	699b      	ldr	r3, [r3, #24]
 8002dce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002dd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	021b      	lsls	r3, r3, #8
 8002dea:	68fa      	ldr	r2, [r7, #12]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	f023 0320 	bic.w	r3, r3, #32
 8002df6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	011b      	lsls	r3, r3, #4
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	4313      	orrs	r3, r2
 8002e02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	4a24      	ldr	r2, [pc, #144]	; (8002e98 <TIM_OC2_SetConfig+0xf0>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d10d      	bne.n	8002e28 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	011b      	lsls	r3, r3, #4
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e26:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	4a1b      	ldr	r2, [pc, #108]	; (8002e98 <TIM_OC2_SetConfig+0xf0>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d00b      	beq.n	8002e48 <TIM_OC2_SetConfig+0xa0>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a1a      	ldr	r2, [pc, #104]	; (8002e9c <TIM_OC2_SetConfig+0xf4>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d007      	beq.n	8002e48 <TIM_OC2_SetConfig+0xa0>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a19      	ldr	r2, [pc, #100]	; (8002ea0 <TIM_OC2_SetConfig+0xf8>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d003      	beq.n	8002e48 <TIM_OC2_SetConfig+0xa0>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	4a18      	ldr	r2, [pc, #96]	; (8002ea4 <TIM_OC2_SetConfig+0xfc>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d113      	bne.n	8002e70 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e4e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e56:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	695b      	ldr	r3, [r3, #20]
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	699b      	ldr	r3, [r3, #24]
 8002e68:	009b      	lsls	r3, r3, #2
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	693a      	ldr	r2, [r7, #16]
 8002e74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685a      	ldr	r2, [r3, #4]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	697a      	ldr	r2, [r7, #20]
 8002e88:	621a      	str	r2, [r3, #32]
}
 8002e8a:	bf00      	nop
 8002e8c:	371c      	adds	r7, #28
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40012c00 	.word	0x40012c00
 8002e9c:	40014000 	.word	0x40014000
 8002ea0:	40014400 	.word	0x40014400
 8002ea4:	40014800 	.word	0x40014800

08002ea8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b087      	sub	sp, #28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a1b      	ldr	r3, [r3, #32]
 8002eb6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6a1b      	ldr	r3, [r3, #32]
 8002ec2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	69db      	ldr	r3, [r3, #28]
 8002ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ed6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002eda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f023 0303 	bic.w	r3, r3, #3
 8002ee2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ef4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	021b      	lsls	r3, r3, #8
 8002efc:	697a      	ldr	r2, [r7, #20]
 8002efe:	4313      	orrs	r3, r2
 8002f00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a23      	ldr	r2, [pc, #140]	; (8002f94 <TIM_OC3_SetConfig+0xec>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d10d      	bne.n	8002f26 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002f10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	021b      	lsls	r3, r3, #8
 8002f18:	697a      	ldr	r2, [r7, #20]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f24:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a1a      	ldr	r2, [pc, #104]	; (8002f94 <TIM_OC3_SetConfig+0xec>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d00b      	beq.n	8002f46 <TIM_OC3_SetConfig+0x9e>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a19      	ldr	r2, [pc, #100]	; (8002f98 <TIM_OC3_SetConfig+0xf0>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d007      	beq.n	8002f46 <TIM_OC3_SetConfig+0x9e>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a18      	ldr	r2, [pc, #96]	; (8002f9c <TIM_OC3_SetConfig+0xf4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d003      	beq.n	8002f46 <TIM_OC3_SetConfig+0x9e>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a17      	ldr	r2, [pc, #92]	; (8002fa0 <TIM_OC3_SetConfig+0xf8>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d113      	bne.n	8002f6e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	695b      	ldr	r3, [r3, #20]
 8002f5a:	011b      	lsls	r3, r3, #4
 8002f5c:	693a      	ldr	r2, [r7, #16]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	685a      	ldr	r2, [r3, #4]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	621a      	str	r2, [r3, #32]
}
 8002f88:	bf00      	nop
 8002f8a:	371c      	adds	r7, #28
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	40012c00 	.word	0x40012c00
 8002f98:	40014000 	.word	0x40014000
 8002f9c:	40014400 	.word	0x40014400
 8002fa0:	40014800 	.word	0x40014800

08002fa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b087      	sub	sp, #28
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6a1b      	ldr	r3, [r3, #32]
 8002fb2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a1b      	ldr	r3, [r3, #32]
 8002fbe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	021b      	lsls	r3, r3, #8
 8002fe6:	68fa      	ldr	r2, [r7, #12]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002ff2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	031b      	lsls	r3, r3, #12
 8002ffa:	693a      	ldr	r2, [r7, #16]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a16      	ldr	r2, [pc, #88]	; (800305c <TIM_OC4_SetConfig+0xb8>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d00b      	beq.n	8003020 <TIM_OC4_SetConfig+0x7c>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a15      	ldr	r2, [pc, #84]	; (8003060 <TIM_OC4_SetConfig+0xbc>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d007      	beq.n	8003020 <TIM_OC4_SetConfig+0x7c>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	4a14      	ldr	r2, [pc, #80]	; (8003064 <TIM_OC4_SetConfig+0xc0>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d003      	beq.n	8003020 <TIM_OC4_SetConfig+0x7c>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a13      	ldr	r2, [pc, #76]	; (8003068 <TIM_OC4_SetConfig+0xc4>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d109      	bne.n	8003034 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003026:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	695b      	ldr	r3, [r3, #20]
 800302c:	019b      	lsls	r3, r3, #6
 800302e:	697a      	ldr	r2, [r7, #20]
 8003030:	4313      	orrs	r3, r2
 8003032:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	68fa      	ldr	r2, [r7, #12]
 800303e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	685a      	ldr	r2, [r3, #4]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	621a      	str	r2, [r3, #32]
}
 800304e:	bf00      	nop
 8003050:	371c      	adds	r7, #28
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	40012c00 	.word	0x40012c00
 8003060:	40014000 	.word	0x40014000
 8003064:	40014400 	.word	0x40014400
 8003068:	40014800 	.word	0x40014800

0800306c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800306c:	b480      	push	{r7}
 800306e:	b087      	sub	sp, #28
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6a1b      	ldr	r3, [r3, #32]
 800307a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a1b      	ldr	r3, [r3, #32]
 8003086:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003092:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800309a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800309e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80030b0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	041b      	lsls	r3, r3, #16
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a15      	ldr	r2, [pc, #84]	; (8003118 <TIM_OC5_SetConfig+0xac>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d00b      	beq.n	80030de <TIM_OC5_SetConfig+0x72>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a14      	ldr	r2, [pc, #80]	; (800311c <TIM_OC5_SetConfig+0xb0>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d007      	beq.n	80030de <TIM_OC5_SetConfig+0x72>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4a13      	ldr	r2, [pc, #76]	; (8003120 <TIM_OC5_SetConfig+0xb4>)
 80030d2:	4293      	cmp	r3, r2
 80030d4:	d003      	beq.n	80030de <TIM_OC5_SetConfig+0x72>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	4a12      	ldr	r2, [pc, #72]	; (8003124 <TIM_OC5_SetConfig+0xb8>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d109      	bne.n	80030f2 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80030de:	697b      	ldr	r3, [r7, #20]
 80030e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030e4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	021b      	lsls	r3, r3, #8
 80030ec:	697a      	ldr	r2, [r7, #20]
 80030ee:	4313      	orrs	r3, r2
 80030f0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685a      	ldr	r2, [r3, #4]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	693a      	ldr	r2, [r7, #16]
 800310a:	621a      	str	r2, [r3, #32]
}
 800310c:	bf00      	nop
 800310e:	371c      	adds	r7, #28
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	40012c00 	.word	0x40012c00
 800311c:	40014000 	.word	0x40014000
 8003120:	40014400 	.word	0x40014400
 8003124:	40014800 	.word	0x40014800

08003128 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003128:	b480      	push	{r7}
 800312a:	b087      	sub	sp, #28
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6a1b      	ldr	r3, [r3, #32]
 8003142:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800314e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003156:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800315a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	021b      	lsls	r3, r3, #8
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	4313      	orrs	r3, r2
 8003166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800316e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	051b      	lsls	r3, r3, #20
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	4313      	orrs	r3, r2
 800317a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a16      	ldr	r2, [pc, #88]	; (80031d8 <TIM_OC6_SetConfig+0xb0>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d00b      	beq.n	800319c <TIM_OC6_SetConfig+0x74>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a15      	ldr	r2, [pc, #84]	; (80031dc <TIM_OC6_SetConfig+0xb4>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d007      	beq.n	800319c <TIM_OC6_SetConfig+0x74>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a14      	ldr	r2, [pc, #80]	; (80031e0 <TIM_OC6_SetConfig+0xb8>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d003      	beq.n	800319c <TIM_OC6_SetConfig+0x74>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	4a13      	ldr	r2, [pc, #76]	; (80031e4 <TIM_OC6_SetConfig+0xbc>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d109      	bne.n	80031b0 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	029b      	lsls	r3, r3, #10
 80031aa:	697a      	ldr	r2, [r7, #20]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	697a      	ldr	r2, [r7, #20]
 80031b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68fa      	ldr	r2, [r7, #12]
 80031ba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	685a      	ldr	r2, [r3, #4]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	693a      	ldr	r2, [r7, #16]
 80031c8:	621a      	str	r2, [r3, #32]
}
 80031ca:	bf00      	nop
 80031cc:	371c      	adds	r7, #28
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop
 80031d8:	40012c00 	.word	0x40012c00
 80031dc:	40014000 	.word	0x40014000
 80031e0:	40014400 	.word	0x40014400
 80031e4:	40014800 	.word	0x40014800

080031e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b087      	sub	sp, #28
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	f003 031f 	and.w	r3, r3, #31
 80031fa:	2201      	movs	r2, #1
 80031fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003200:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6a1a      	ldr	r2, [r3, #32]
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	43db      	mvns	r3, r3
 800320a:	401a      	ands	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	6a1a      	ldr	r2, [r3, #32]
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	f003 031f 	and.w	r3, r3, #31
 800321a:	6879      	ldr	r1, [r7, #4]
 800321c:	fa01 f303 	lsl.w	r3, r1, r3
 8003220:	431a      	orrs	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	621a      	str	r2, [r3, #32]
}
 8003226:	bf00      	nop
 8003228:	371c      	adds	r7, #28
 800322a:	46bd      	mov	sp, r7
 800322c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003230:	4770      	bx	lr
	...

08003234 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003234:	b480      	push	{r7}
 8003236:	b085      	sub	sp, #20
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
 800323c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003244:	2b01      	cmp	r3, #1
 8003246:	d101      	bne.n	800324c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003248:	2302      	movs	r3, #2
 800324a:	e054      	b.n	80032f6 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2201      	movs	r2, #1
 8003250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2202      	movs	r2, #2
 8003258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a24      	ldr	r2, [pc, #144]	; (8003304 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d108      	bne.n	8003288 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800327c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	68fa      	ldr	r2, [r7, #12]
 8003284:	4313      	orrs	r3, r2
 8003286:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800328e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	4313      	orrs	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a17      	ldr	r2, [pc, #92]	; (8003304 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d00e      	beq.n	80032ca <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032b4:	d009      	beq.n	80032ca <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a13      	ldr	r2, [pc, #76]	; (8003308 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d004      	beq.n	80032ca <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a11      	ldr	r2, [pc, #68]	; (800330c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d10c      	bne.n	80032e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	68ba      	ldr	r2, [r7, #8]
 80032d8:	4313      	orrs	r3, r2
 80032da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032f4:	2300      	movs	r3, #0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3714      	adds	r7, #20
 80032fa:	46bd      	mov	sp, r7
 80032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003300:	4770      	bx	lr
 8003302:	bf00      	nop
 8003304:	40012c00 	.word	0x40012c00
 8003308:	40000400 	.word	0x40000400
 800330c:	40014000 	.word	0x40014000

08003310 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003310:	b480      	push	{r7}
 8003312:	b085      	sub	sp, #20
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003328:	2302      	movs	r3, #2
 800332a:	e060      	b.n	80033ee <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	4313      	orrs	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	4313      	orrs	r3, r2
 800334e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	4313      	orrs	r3, r2
 800335c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4313      	orrs	r3, r2
 800336a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	4313      	orrs	r3, r2
 8003378:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	695b      	ldr	r3, [r3, #20]
 8003384:	4313      	orrs	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003392:	4313      	orrs	r3, r2
 8003394:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	041b      	lsls	r3, r3, #16
 80033a2:	4313      	orrs	r3, r2
 80033a4:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a14      	ldr	r2, [pc, #80]	; (80033fc <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d115      	bne.n	80033dc <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ba:	051b      	lsls	r3, r3, #20
 80033bc:	4313      	orrs	r3, r2
 80033be:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	6a1b      	ldr	r3, [r3, #32]
 80033d8:	4313      	orrs	r3, r2
 80033da:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3714      	adds	r7, #20
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	40012c00 	.word	0x40012c00

08003400 <memset>:
 8003400:	4402      	add	r2, r0
 8003402:	4603      	mov	r3, r0
 8003404:	4293      	cmp	r3, r2
 8003406:	d100      	bne.n	800340a <memset+0xa>
 8003408:	4770      	bx	lr
 800340a:	f803 1b01 	strb.w	r1, [r3], #1
 800340e:	e7f9      	b.n	8003404 <memset+0x4>

08003410 <__libc_init_array>:
 8003410:	b570      	push	{r4, r5, r6, lr}
 8003412:	4d0d      	ldr	r5, [pc, #52]	; (8003448 <__libc_init_array+0x38>)
 8003414:	4c0d      	ldr	r4, [pc, #52]	; (800344c <__libc_init_array+0x3c>)
 8003416:	1b64      	subs	r4, r4, r5
 8003418:	10a4      	asrs	r4, r4, #2
 800341a:	2600      	movs	r6, #0
 800341c:	42a6      	cmp	r6, r4
 800341e:	d109      	bne.n	8003434 <__libc_init_array+0x24>
 8003420:	4d0b      	ldr	r5, [pc, #44]	; (8003450 <__libc_init_array+0x40>)
 8003422:	4c0c      	ldr	r4, [pc, #48]	; (8003454 <__libc_init_array+0x44>)
 8003424:	f000 f818 	bl	8003458 <_init>
 8003428:	1b64      	subs	r4, r4, r5
 800342a:	10a4      	asrs	r4, r4, #2
 800342c:	2600      	movs	r6, #0
 800342e:	42a6      	cmp	r6, r4
 8003430:	d105      	bne.n	800343e <__libc_init_array+0x2e>
 8003432:	bd70      	pop	{r4, r5, r6, pc}
 8003434:	f855 3b04 	ldr.w	r3, [r5], #4
 8003438:	4798      	blx	r3
 800343a:	3601      	adds	r6, #1
 800343c:	e7ee      	b.n	800341c <__libc_init_array+0xc>
 800343e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003442:	4798      	blx	r3
 8003444:	3601      	adds	r6, #1
 8003446:	e7f2      	b.n	800342e <__libc_init_array+0x1e>
 8003448:	080034a0 	.word	0x080034a0
 800344c:	080034a0 	.word	0x080034a0
 8003450:	080034a0 	.word	0x080034a0
 8003454:	080034a4 	.word	0x080034a4

08003458 <_init>:
 8003458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800345a:	bf00      	nop
 800345c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800345e:	bc08      	pop	{r3}
 8003460:	469e      	mov	lr, r3
 8003462:	4770      	bx	lr

08003464 <_fini>:
 8003464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003466:	bf00      	nop
 8003468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800346a:	bc08      	pop	{r3}
 800346c:	469e      	mov	lr, r3
 800346e:	4770      	bx	lr
