INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/MUX32_3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32_3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/RtypeCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RtypeCU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/MUX3_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/MUX32_4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32_4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/MUX5_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX5_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/IR_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/MUX32_2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX32_2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.srcs/sim_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/vivadoworkspace/multipleCPU/multipleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
