// Seed: 2799749840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  input id_1;
  type_9(
      1'b0
  );
  assign id_2 = id_1;
  type_10(
      id_2
  );
  assign id_2 = 1;
  logic id_4;
  type_12 id_5 (1);
  assign id_2 = 1;
  logic id_6 = 1;
  type_13(
      1, 1 + 1, 1'h0 < id_4, id_7 * id_3
  );
  logic id_8;
endmodule
