{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 17:05:26 2020 " "Info: Processing started: Fri Dec 04 17:05:26 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hpri_64in_6out_vhdl -c hpri_64in_6out_vhdl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hpri_64in_6out_vhdl -c hpri_64in_6out_vhdl" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpri_64in_6out_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hpri_64in_6out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hpri_64in_6out_vhdl-behav " "Info: Found design unit 1: hpri_64in_6out_vhdl-behav" {  } { { "hpri_64in_6out_vhdl.vhd" "" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_64in_6out_vhdl.vhd" 14 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hpri_64in_6out_vhdl " "Info: Found entity 1: hpri_64in_6out_vhdl" {  } { { "hpri_64in_6out_vhdl.vhd" "" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_64in_6out_vhdl.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpri_32in_5out_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hpri_32in_5out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hpri_32in_5out_vhdl-behav " "Info: Found design unit 1: hpri_32in_5out_vhdl-behav" {  } { { "hpri_32in_5out_vhdl.vhd" "" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_32in_5out_vhdl.vhd" 14 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hpri_32in_5out_vhdl " "Info: Found entity 1: hpri_32in_5out_vhdl" {  } { { "hpri_32in_5out_vhdl.vhd" "" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_32in_5out_vhdl.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpri_16in_4out_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hpri_16in_4out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hpri_16in_4out_vhdl-behav " "Info: Found design unit 1: hpri_16in_4out_vhdl-behav" {  } { { "hpri_16in_4out_vhdl.vhd" "" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_16in_4out_vhdl.vhd" 14 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hpri_16in_4out_vhdl " "Info: Found entity 1: hpri_16in_4out_vhdl" {  } { { "hpri_16in_4out_vhdl.vhd" "" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_16in_4out_vhdl.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpri_8in_3out_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hpri_8in_3out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hpri_8in_3out_vhdl-behav " "Info: Found design unit 1: hpri_8in_3out_vhdl-behav" {  } { { "hpri_8in_3out_vhdl.vhd" "" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_8in_3out_vhdl.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 hpri_8in_3out_vhdl " "Info: Found entity 1: hpri_8in_3out_vhdl" {  } { { "hpri_8in_3out_vhdl.vhd" "" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_8in_3out_vhdl.vhd" 3 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "hpri_64in_6out_vhdl " "Info: Elaborating entity \"hpri_64in_6out_vhdl\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpri_32in_5out_vhdl hpri_32in_5out_vhdl:hpri_first " "Info: Elaborating entity \"hpri_32in_5out_vhdl\" for hierarchy \"hpri_32in_5out_vhdl:hpri_first\"" {  } { { "hpri_64in_6out_vhdl.vhd" "hpri_first" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_64in_6out_vhdl.vhd" 28 -1 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpri_16in_4out_vhdl hpri_32in_5out_vhdl:hpri_first\|hpri_16in_4out_vhdl:hpri_first " "Info: Elaborating entity \"hpri_16in_4out_vhdl\" for hierarchy \"hpri_32in_5out_vhdl:hpri_first\|hpri_16in_4out_vhdl:hpri_first\"" {  } { { "hpri_32in_5out_vhdl.vhd" "hpri_first" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_32in_5out_vhdl.vhd" 28 -1 0 } }  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpri_8in_3out_vhdl hpri_32in_5out_vhdl:hpri_first\|hpri_16in_4out_vhdl:hpri_first\|hpri_8in_3out_vhdl:hpri_first " "Info: Elaborating entity \"hpri_8in_3out_vhdl\" for hierarchy \"hpri_32in_5out_vhdl:hpri_first\|hpri_16in_4out_vhdl:hpri_first\|hpri_8in_3out_vhdl:hpri_first\"" {  } { { "hpri_16in_4out_vhdl.vhd" "hpri_first" { Text "E:/lab-7/hpri_64in_6out_vhdl/hpri_16in_4out_vhdl.vhd" 28 -1 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "125 " "Info: Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "52 " "Info: Implemented 52 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 17:05:27 2020 " "Info: Processing ended: Fri Dec 04 17:05:27 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
