,type,name,author,event,year
0,j,EDLAB: A Benchmark for Edge Deep Learning Accelerators.,"['Hao Kong', 'Shuo Huai', 'Di Liu', 'Lei Zhang', 'Hui Chen', 'Shien Zhu', 'Shiqing Li', 'Weichen Liu', 'Manu Rastogi', 'Ravi Subramaniam', 'Madhu Athreya', 'M. Anthony Lewis']",IEEE Des. Test,2022
1,j,Bringing AI to edge: From deep learning's perspective.,"['Di Liu', 'Hao Kong', 'Xiangzhong Luo', 'Weichen Liu', 'Ravi Subramaniam']",Neurocomputing,2022
2,j,Contention Minimization in Emerging SMART NoC via Direct and Indirect Routes.,"['Peng Chen', 'Hui Chen', 'Jun Zhou', 'Mengquan Li', 'Weichen Liu', 'Chunhua Xiao', 'Yiyuan Xie', 'Nan Guan']",IEEE Trans. Computers,2022
3,j,ArSMART: An Improved SMART NoC Design Supporting Arbitrary-Turn Transmission.,"['Hui Chen', 'Peng Chen', 'Jun Zhou', 'Luan H. K. Duong', 'Weichen Liu']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2022
4,j,Designing Efficient DNNs via Hardware-Aware Neural Architecture Search and Beyond.,"['Xiangzhong Luo', 'Di Liu', 'Shuo Huai', 'Hao Kong', 'Hui Chen', 'Weichen Liu']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2022
5,j,CARTAD: Compiler-Assisted Reinforcement Learning for Thermal-Aware Task Scheduling and DVFS on Multicores.,"['Di Liu', 'Shi-Gui Yang', 'Zhenli He', 'Mingxiong Zhao', 'Weichen Liu']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2022
6,j,Locking Protocols for Parallel Real-Time Tasks With Semaphores Under Federated Scheduling.,"['Yang Wang', 'Xu Jiang', 'Nan Guan', 'Yue Tang', 'Weichen Liu']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2022
7,j,Solving Dynamic Multiobjective Problem via Autoencoding Evolutionary Search.,"['Liang Feng', 'Wei Zhou', 'Weichen Liu', 'Yew-Soon Ong', 'Kay Chen Tan']",IEEE Trans. Cybern.,2022
8,j,Attack Mitigation of Hardware Trojans for Thermal Sensing via Micro-ring Resonator in Optical NoCs.,"['Jun Zhou', 'Mengquan Li', 'Pengxing Guo', 'Weichen Liu']",ACM J. Emerg. Technol. Comput. Syst.,2021
9,j,On the Analysis of Parallel Real-Time Tasks With Spin Locks.,"['Xu Jiang', 'Nan Guan', 'He Du', 'Weichen Liu', 'Yi Wang']",IEEE Trans. Computers,2021
10,j,Priority Assignment on Partitioned Multiprocessor Systems With Shared Resources.,"['Shuai Zhao', 'Wanli Chang', 'Ran Wei', 'Weichen Liu', 'Nan Guan', 'Alan Burns', 'Andy J. Wellings']",IEEE Trans. Computers,2021
11,j,Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip.,"['Mengquan Li', 'Weichen Liu', 'Luan H. K. Duong', 'Peng Chen', 'Lei Yang', 'Chunhua Xiao']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2021
12,j,Reduced Worst-Case Communication Latency Using Single-Cycle Multihop Traversal Network-on-Chip.,"['Peng Chen', 'Weichen Liu', 'Hui Chen', 'Shiqing Li', 'Mengquan Li', 'Lei Yang', 'Nan Guan']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2021
13,j,MARCO: A High-performance Task Mapping and Routing Co-optimization Framework for Point-to-Point NoC-based Heterogeneous Computing Systems.,"['Hui Chen', 'Zihao Zhang', 'Peng Chen', 'Xiangzhong Luo', 'Shiqing Li', 'Weichen Liu']",ACM Trans. Embed. Comput. Syst.,2021
14,j,Disrupted Rich Club Organization of Hemispheric White Matter Networks in Bipolar Disorder.,"['Dandan Li', 'Weichen Liu', 'Ting Yan', 'Xiaohong Cui', 'Zehua Zhang', 'Jing Wei', 'Yunxiao Ma', 'Nan Zhang', 'Jie Xiang', 'Bin Wang']",Frontiers Neuroinformatics,2020
15,j,Autonomous temperature sensing for optical network-on-chip.,"['Weichen Liu', 'Guiyu Tian', 'Mengquan Li']",J. Syst. Archit.,2020
16,j,Scope-Aware Useful Cache Block Calculation for Cache-Related Pre-Emption Delay Analysis With Set-Associative Data Caches.,"['Wei Zhang', 'Nan Guan', 'Lei Ju', 'Yue Tang', 'Weichen Liu', 'Zhiping Jia']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2020
17,j,Thermal-Aware Design and Simulation Approach for Optical NoCs.,"['Yaoyao Ye', 'Wenfei Zhang', 'Weichen Liu']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2020
18,j,Hardware-Software Collaborative Thermal Sensing in Optical Network-on-Chip-based Manycore Systems.,"['Mengquan Li', 'Weichen Liu', 'Nan Guan', 'Yiyuan Xie', 'Yaoyao Ye']",ACM Trans. Embed. Comput. Syst.,2020
19,j,Fault-Tolerant Routing Mechanism in 3D Optical Network-on-Chip Based on Node Reuse.,"['Pengxing Guo', 'Weigang Hou', 'Lei Guo', 'Wei Sun', 'Chuang Liu', 'Hainan Bao', 'Luan H. K. Duong', 'Weichen Liu']",IEEE Trans. Parallel Distributed Syst.,2020
20,j,Energy-efficient crypto acceleration with HW/SW co-design for HTTPS.,"['Chunhua Xiao', 'Lei Zhang', 'Weichen Liu', 'Neil Bergmann', 'Yuhua Xie']",Future Gener. Comput. Syst.,2019
21,j,A Branch-and-Bound-Based Crossover Operator for the Traveling Salesman Problem.,"['Thomas Weise', 'Yan Jiang', 'Qi Qi', 'Weichen Liu']",Int. J. Cogn. Informatics Nat. Intell.,2019
22,j,Implementation issues in optimization algorithms: do they matter?,"['Thomas Weise', 'Yuezhong Wu', 'Weichen Liu', 'Raymond Chiong']",J. Exp. Theor. Artif. Intell.,2019
23,j,Leaking your engine speed by spectrum analysis of real-Time scheduling sequences.,"['Songran Liu', 'Nan Guan', 'Dong Ji', 'Weichen Liu', 'Xue Liu', 'Wang Yi']",J. Syst. Archit.,2019
24,j,CASS: Criticality-Aware Standby-Sparing for real-time systems.,"['Mingxiong Zhao', 'Di Liu', 'Xu Jiang', 'Weichen Liu', 'Gang Xue', 'Cheng Xie', 'Yun Yang', 'Zhishan Guo']",J. Syst. Archit.,2019
25,j,Optimal Application Mapping and Scheduling for Network-on-Chips with Computation in STT-RAM Based Router.,"['Lei Yang', 'Weichen Liu', 'Nan Guan', 'Nikil D. Dutt']",IEEE Trans. Computers,2019
26,j,NV-eCryptfs: Accelerating Enterprise-Level Cryptographic File System with Non-Volatile Memory.,"['Chunhua Xiao', 'Lei Zhang', 'Weichen Liu', 'Linfeng Cheng', 'Pengda Li', 'Yanyue Pan', 'Neil Bergmann']",IEEE Trans. Computers,2019
27,j,Energy-Efficient Application Mapping and Scheduling for Lifetime Guaranteed MPSoCs.,"['Weichen Liu', 'Juan Yi', 'Mengquan Li', 'Peng Chen', 'Lei Yang']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2019
28,j,An Efficient UAV Hijacking Detection Method Using Onboard Inertial Measurement Unit.,"['Zhiwei Feng', 'Nan Guan', 'Mingsong Lv', 'Weichen Liu', 'Qingxu Deng', 'Xue Liu', 'Wang Yi']",ACM Trans. Embed. Comput. Syst.,2019
29,j,Timing-Anomaly Free Dynamic Scheduling of Conditional DAG Tasks on Multi-Core Systems.,"['Peng Chen', 'Weichen Liu', 'Xu Jiang', 'Qingqiang He', 'Nan Guan']",ACM Trans. Embed. Comput. Syst.,2019
30,j,Real-Time Scheduling of DAG Tasks with Arbitrary Deadlines.,"['Kankan Wang', 'Xu Jiang', 'Nan Guan', 'Di Liu', 'Weichen Liu', 'Qingxu Deng']",ACM Trans. Design Autom. Electr. Syst.,2019
31,j,Towards Fast and Lightweight Checkpointing for Mobile Virtualization Using NVRAM.,"['Kan Zhong', 'Duo Liu', 'Yunsong Wu', 'Linbo Long', 'Weichen Liu', 'Jinting Ren', 'Renping Liu', 'Liang Liang', 'Zili Shao', 'Tao Li']",IEEE Trans. Parallel Distributed Syst.,2019
32,j,Response Time Bounds for Typed DAG Parallel Tasks on Heterogeneous Multi-Cores.,"['Meiling Han', 'Nan Guan', 'Jinghao Sun', 'Qingqiang He', 'Qingxu Deng', 'Weichen Liu']",IEEE Trans. Parallel Distributed Syst.,2019
33,j,ACA-SDS: Adaptive Crypto Acceleration for Secure Data Storage in Big Data.,"['Chunhua Xiao', 'Pengda Li', 'Lei Zhang', 'Weichen Liu', 'Neil Bergmann']",IEEE Access,2018
34,j,Hardware/Software Adaptive Cryptographic Acceleration for Big Data Processing.,"['Chunhua Xiao', 'Lei Zhang', 'Yuhua Xie', 'Weichen Liu', 'Duo Liu']",Secur. Commun. Networks,2018
35,j,Thermal-Aware Task Mapping on Dynamically Reconfigurable Network-on-Chip Based Multiprocessor System-on-Chip.,"['Weichen Liu', 'Lei Yang', 'Weiwen Jiang', 'Liang Feng', 'Nan Guan', 'Wei Zhang', 'Nikil D. Dutt']",IEEE Trans. Computers,2018
36,j,Chip Temperature Optimization for Dark Silicon Many-Core Systems.,"['Mengquan Li', 'Weichen Liu', 'Lei Yang', 'Peng Chen', 'Chao Chen']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2018
37,j,Analyzing Data Cache Related Preemption Delay With Multiple Preemptions.,"['Wei Zhang', 'Nan Guan', 'Lei Ju', 'Weichen Liu']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2018
38,j,TripImputor: Real-Time Imputing Taxi Trip Purpose Leveraging Multi-Sourced Urban Data.,"['Chao Chen', 'Shuhai Jiao', 'Shu Zhang', 'Weichen Liu', 'Liang Feng', 'Yasha Wang']",IEEE Trans. Intell. Transp. Syst.,2018
39,j,A Systematic and Realistic Network-on-Chip Traffic Modeling and Generation Technique for Emerging Many-Core Systems.,"['Weichen Liu', 'Zhe Wang', 'Peng Yang', 'Jiang Xu', 'Bin Li', 'Ravi R. Iyer', 'Ramesh Illikkal']",IEEE Trans. Multi Scale Comput. Syst.,2018
40,j,ConsensUs: Supporting Multi-Criteria Group Decisions by Visualizing Points of Disagreement.,"['Weichen Liu', 'Sijia Xiao', 'Jacob T. Browne', 'Ming Yang', 'Steven P. Dow']",ACM Trans. Soc. Comput.,2018
41,j,Hardware-software collaboration for dark silicon heterogeneous many-core systems.,"['Lei Yang', 'Weichen Liu', 'Weiwen Jiang', 'Chao Chen', 'Mengquan Li', 'Peng Chen', 'Edwin Hsing-Mean Sha']",Future Gener. Comput. Syst.,2017
42,j,FoToNoC: A Folded Torus-Like Network-on-Chip Based Many-Core Systems-on-Chip in the Dark Silicon Era.,"['Lei Yang', 'Weichen Liu', 'Weiwen Jiang', 'Mengquan Li', 'Peng Chen', 'Edwin Hsing-Mean Sha']",IEEE Trans. Parallel Distributed Syst.,2017
43,j,Through Global Sharing to Improve Network Efficiency for Radio-Frequency Interconnect Based Network-on-Chip.,"['Chunhua Xiao', 'Weichen Liu']",IEEE Access,2016
44,j,Thermal-Aware Task Scheduling for 3D-Network-on-Chip: A Bottom to Top Scheme.,"['Yingnan Cui', 'Wei Zhang', 'Vivek Chaturvedi', 'Weichen Liu', 'Bingsheng He']",J. Circuits Syst. Comput.,2016
45,j,An Efficient Technique of Application Mapping and Scheduling on Real-Time Multiprocessor Systems for Throughput Optimization.,"['Weichen Liu', 'Chunhua Xiao']",ACM Trans. Embed. Comput. Syst.,2016
46,j,Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip.,"['Weichen Liu', 'Wei Zhang', 'Xuan Wang', 'Jiang Xu']",IEEE Trans. Very Large Scale Integr. Syst.,2016
47,j,Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization.,"['Lei Yang', 'Weichen Liu', 'Weiwen Jiang', 'Mengquan Li', 'Juan Yi', 'Edwin Hsing-Mean Sha']",IEEE Trans. Very Large Scale Integr. Syst.,2016
48,j,On-chip sensor networks for soft-error tolerant real-time multiprocessor systems-on-chip.,"['Weichen Liu', 'Xuan Wang', 'Jiang Xu', 'Wei Zhang', 'Yaoyao Ye', 'Xiaowen Wu', 'Mahdi Nikdast', 'Zhehui Wang']",ACM J. Emerg. Technol. Comput. Syst.,2014
49,j,UNION: A Unified Inter/Intrachip Optical Network for Chip Multiprocessors.,"['Xiaowen Wu', 'Yaoyao Ye', 'Jiang Xu', 'Wei Zhang', 'Weichen Liu', 'Mahdi Nikdast', 'Xuan Wang']",IEEE Trans. Very Large Scale Integr. Syst.,2014
50,j,3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip.,"['Yaoyao Ye', 'Jiang Xu', 'Baihan Huang', 'Xiaowen Wu', 'Wei Zhang', 'Xuan Wang', 'Mahdi Nikdast', 'Zhehui Wang', 'Weichen Liu', 'Zhe Wang']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2013
51,j,On-Chip Sensor Network for Efficient Management of Power Gating-Induced Power/Ground Noise in Multiprocessor System on Chip.,"['Weichen Liu', 'Yu Wang', 'Xuan Wang', 'Jiang Xu', 'Huazhong Yang']",IEEE Trans. Parallel Distributed Syst.,2013
52,j,System-Level Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip.,"['Yaoyao Ye', 'Jiang Xu', 'Xiaowen Wu', 'Wei Zhang', 'Xuan Wang', 'Mahdi Nikdast', 'Zhehui Wang', 'Weichen Liu']",IEEE Trans. Very Large Scale Integr. Syst.,2013
53,j,Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip.,"['Yiyuan Xie', 'Mahdi Nikdast', 'Jiang Xu', 'Xiaowen Wu', 'Wei Zhang', 'Yaoyao Ye', 'Xuan Wang', 'Zhehui Wang', 'Weichen Liu']",IEEE Trans. Very Large Scale Integr. Syst.,2013
54,j,A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip.,"['Yaoyao Ye', 'Jiang Xu', 'Xiaowen Wu', 'Wei Zhang', 'Weichen Liu', 'Mahdi Nikdast']",ACM J. Emerg. Technol. Comput. Syst.,2012
55,j,Coroutine-Based Synthesis of Efficient Embedded Software From SystemC Models.,"['Weichen Liu', 'Jiang Xu', 'Jogesh K. Muppala', 'Wei Zhang', 'Xiaowen Wu', 'Yaoyao Ye']",IEEE Embed. Syst. Lett.,2011
56,j,Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems.,"['Weichen Liu', 'Zonghua Gu', 'Jiang Xu', 'Xiaowen Wu', 'Yaoyao Ye']",IEEE Trans. Parallel Distributed Syst.,2011
57,j,Power Gating Aware Task Scheduling in MPSoC.,"['Yu Wang', 'Jiang Xu', 'Yan Xu', 'Weichen Liu', 'Huazhong Yang']",IEEE Trans. Very Large Scale Integr. Syst.,2011
58,j,Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow.,"['Weichen Liu', 'Zonghua Gu', 'Jiang Xu']",IEEE Embed. Syst. Lett.,2009
59,j,Efficient algorithms for 2D area management and online task placement on runtime reconfigurable FPGAs.,"['Zonghua Gu', 'Weichen Liu', 'Jiang Xu', 'Jin Cui', 'Xiuqiang He', 'Qingxu Deng']",Microprocess. Microsystems,2009
60,c,HACScale: Hardware-Aware Compound Scaling for Resource-Efficient DNNs.,"['Hao Kong', 'Di Liu', 'Xiangzhong Luo', 'Weichen Liu', 'Ravi Subramaniam']",ASP-DAC,2022
61,c,You only search once: on lightweight differentiable architecture search for resource-constrained embedded platforms.,"['Xiangzhong Luo', 'Di Liu', 'Hao Kong', 'Shuo Huai', 'Hui Chen', 'Weichen Liu']",DAC,2022
62,c,iMAD: An In-Memory Accelerator for AdderNet with Efficient 8-bit Addition and Subtraction Operations.,"['Shien Zhu', 'Shiqing Li', 'Weichen Liu']",ACM Great Lakes Symposium on VLSI,2022
63,c,The Virtual-Augmented Reality Simulator: Evaluating OST-HMD AR calibration algorithms in VR.,"['Danilo Gasques', 'Weichen Liu', 'Nadir Weibel']",VR Workshops,2022
64,c,ZeroBN: Learning Compact Neural Networks For Latency-Critical Edge Systems.,"['Shuo Huai', 'Lei Zhang', 'Di Liu', 'Weichen Liu', 'Ravi Subramaniam']",DAC,2021
65,c,HSCoNAS: Hardware-Software Co-Design of Efficient DNNs via Neural Architecture Search.,"['Xiangzhong Luo', 'Di Liu', 'Shuo Huai', 'Weichen Liu']",DATE,2021
66,c,Efficient AUTOSAR-Compliant CAN-FD Frame Packing with Observed Optimality.,"['Wenhong Ma', 'Guoqi Xie', 'Renfa Li', 'Weichen Liu', 'Hai Helen Li', 'Wanli Chang']",DATE,2021
67,c,Parallel Multipath Transmission for Burst Traffic Optimization in Point-to-Point NoCs.,"['Hui Chen', 'Zihao Zhang', 'Peng Chen', 'Shien Zhu', 'Weichen Liu']",ACM Great Lakes Symposium on VLSI,2021
68,c,Optimized Data Reuse via Reordering for Sparse Matrix-Vector Multiplication on FPGAs.,"['Shiqing Li', 'Di Liu', 'Weichen Liu']",ICCAD,2021
69,c,Partial order based non-preemptive communication scheduling towards real-time networks-on-chip.,"['Peng Chen', 'Hui Chen', 'Jun Zhou', 'Di Liu', 'Shiqing Li', 'Weichen Liu', 'Wanli Chang', 'Nan Guan']",SAC,2021
70,c,Co-Exploring Neural Architecture and Network-on-Chip Design for Real-Time Artificial Intelligence.,"['Lei Yang', 'Weiwen Jiang', 'Weichen Liu', 'Edwin H.-M. Sha', 'Yiyu Shi', 'Jingtong Hu']",ASP-DAC,2020
71,c,Contention Minimized Bypassing in SMART NoC.,"['Peng Chen', 'Weichen Liu', 'Mengquan Li', 'Lei Yang', 'Nan Guan']",ASP-DAC,2020
72,c,MindReading: An Ultra-Low-Power Photonic Accelerator for EEG-based Human Intention Recognition.,"['Qian Lou', 'Wenyang Liu', 'Weichen Liu', 'Feng Guo', 'Lei Jiang']",ASP-DAC,2020
73,c,Mobi-PMFS: An Efficient and Durable In-Memory File System for Mobile Devices.,"['Chunhua Xiao', 'Fangzhu Lin', 'Xiaoxiang Fu', 'Ting Wu', 'Yuanjun Zhu', 'Weichen Liu']",COMPSAC,2020
74,c,Lightweight Thermal Monitoring in Optical Networks-on-Chip via Router Reuse.,"['Mengquan Li', 'Jun Zhou', 'Weichen Liu']",DATE,2020
75,c,LightBulb: A Photonic-Nonvolatile-Memory-based Accelerator for Binarized Convolutional Neural Networks.,"['Farzaneh Zokaee', 'Qian Lou', 'Nathan Youngblood', 'Weichen Liu', 'Yiyuan Xie', 'Lei Jiang']",DATE,2020
76,c,CalAR: A C++ Engine for Augmented Reality Applications on Android Mobile Devices.,"['Menghe Zhang', 'Karen Lucknavalai', 'Weichen Liu', 'Jürgen P. Schulze']",ERVR,2020
77,c,Load-aware Adaptive Cache Management Scheme for Enterprise-level Stackable Cryptographic File System,"['Chunhua Xiao', 'Yanyue Pan', 'Dandan Xu', 'Weichen Liu', 'Shuting Sun', 'Shi Qiu']",HPCC/DSS/SmartCity,2020
78,c,COSMA: An Efficient Concurrency-Oriented Space Management Scheme for In-memory File Systems.,"['Chunhua Xiao', 'Zipei Feng', 'Ting Wu', 'Lin Zhang', 'Xiaoxiang Fu', 'Weichen Liu']",ICCD,2020
79,c,EdgeNAS: Discovering Efficient Neural Architectures for Edge Systems.,"['Xiangzhong Luo', 'Di Liu', 'Hao Kong', 'Weichen Liu']",ICCD,2020
80,c,Occlusion-Aware GAN for Face De-Occlusion in the Wild.,"['Jiayuan Dong', 'Liyan Zhang', 'Hanwang Zhang', 'Weichen Liu']",ICME,2020
81,c,Person Re-Identification Via Pose-Aware Multi-Semantic Learning.,"['Xiangzhong Luo', 'Luan H. K. Duong', 'Weichen Liu']",ICME,2020
82,c,XOR-Net: An Efficient Computation Pipeline for Binary Neural Network Inference on Edge Devices.,"['Shien Zhu', 'Luan H. K. Duong', 'Weichen Liu']",ICPADS,2020
83,c,Mitigation of Tampering Attacks for MR-Based Thermal Sensing in Optical NoCs.,"['Jun Zhou', 'Mengquan Li', 'Pengxing Guo', 'Weichen Liu']",ISVLSI,2020
84,c,Evaluation of Low-end Virtual Reality Content of Cultural Heritage: A Preliminary Study with Eye Movement.,"['Tzi-Dong Jeremy Ng', 'Weichen Liu', 'Xiao Hu', 'Tzyy-Ping Jung']",JCDL,2020
85,c,Routing in optical network-on-chip: minimizing contention with guaranteed thermal reliability.,"['Mengquan Li', 'Weichen Liu', 'Lei Yang', 'Peng Chen', 'Duo Liu', 'Nan Guan']",ASP-DAC,2019
86,c,Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores.,"['Xu Jiang', 'Nan Guan', 'Weichen Liu', 'Maolin Yang']",DAC,2019
87,c,HolyLight: A Nanophotonic Accelerator for Deep Learning in Data Centers.,"['Weichen Liu', 'Wenyang Liu', 'Yichen Ye', 'Qian Lou', 'Yiyuan Xie', 'Lei Jiang']",DATE,2019
88,c,Analyzing GEDF Scheduling for Parallel Real-Time Tasks with Arbitrary Deadlines.,"['Xu Jiang', 'Nan Guan', 'Di Liu', 'Weichen Liu']",DATE,2019
89,c,Thermal Sensing Using Micro-ring Resonators in Optical Network-on-Chip.,"['Weichen Liu', 'Mengquan Li', 'Wanli Chang', 'Chunhua Xiao', 'Yiyuan Xie', 'Nan Guan', 'Lei Jiang']",DATE,2019
90,c,WDM-MDM Silicon-Based Optical Switching for Data Center Networks.,"['Pengxing Guo', 'Weigang Hou', 'Lei Guo', 'Zhaolong Ning', 'Mohammad S. Obaidat', 'Weichen Liu']",ICC,2019
91,c,Design of a Hierarchical Clos-Benes Optical Network-on-Chip Architecture.,"['Renjie Yao', 'Yaoyao Ye', 'Weichen Liu']",ISVLSI,2019
92,c,Wear-aware Memory Management Scheme for Balancing Lifetime and Performance of Multiple NVM Slots.,"['Chunhua Xiao', 'Linfeng Cheng', 'Lei Zhang', 'Duo Liu', 'Weichen Liu']",MSST,2019
93,c,Suspension-Based Locking Protocols for Parallel Real-Time Tasks.,"['Xu Jiang', 'Nan Guan', 'Yue Tang', 'Weichen Liu', 'Hancong Duan']",RTSS,2019
94,c,Dynamic No-Fly Zone for Drones.,"['Guiyu Tian', 'Chunhua Xiao', 'Weichen Liu']",SmartWorld/SCALCOM/UIC/ATC/CBDCom/IOP/SCI,2019
95,c,Communication optimization for thermal reliable optical network-on-chip: work-in-progress.,"['Mengquan Li', 'Weichen Liu', 'Lei Yang', 'Yiyuan Xie', 'Yaoyao Ye', 'Nan Guan']",CODES+ISSS,2018
96,c,User Experience-Enhanced and Energy-Efficient Task Scheduling on Heterogeneous Multi-Core Mobile Systems.,"['Yanting Huang', 'Weichen Liu', 'Mengquan Li', 'Peng Chen', 'Lei Yang', 'Chunhua Xiao', 'Yaoyao Ye']",ICPADS,2018
97,c,Fine-Grained Task-Level Parallel and Low Power H.264 Decoding in Multi-Core Systems.,"['Wenyang Liu', 'Weichen Liu', 'Mengquan Li', 'Peng Chen', 'Lei Yang', 'Chunhua Xiao', 'Yaoyao Ye']",ICPADS,2018
98,c,TaiJiNet: Towards Partial Binarized Convolutional Neural Network for Embedded Systems.,"['Yingjian Ling', 'Kan Zhong', 'Yunsong Wu', 'Duo Liu', 'Jinting Ren', 'Renping Liu', 'Moming Duan', 'Weichen Liu', 'Liang Liang']",ISVLSI,2018
99,c,Work-in-Progress: Response Time Bounds for Typed DAG Parallel Tasks on Heterogeneous Multi-cores.,"['Meiling Han', 'Nan Guan', 'Jinghao Sun', 'Qingqiang He', 'Qingxu Deng', 'Weichen Liu']",RTSS,2018
100,c,Dark silicon-aware hardware-software collaborated design for heterogeneous many-core systems.,"['Lei Yang', 'Weichen Liu', 'Nan Guan', 'Mengquan Li', 'Peng Chen', 'Edwin Hsing-Mean Sha']",ASP-DAC,2017
101,c,Communication optimization for thermal reliable many-core systems: work-in-progress.,"['Weichen Liu', 'Lei Yang', 'Weiwen Jiang', 'Nan Guan']",CODES+ISSS,2017
102,c,ConsesnsUs: Visualizing Points of Disagreement for Multi-Criteria Collaborative Decision Making.,"['Narges Mahyar', 'Weichen Liu', 'Sijia Xiao', 'Jacob T. Browne', 'Ming Yang', 'Steven P. Dow']",CSCW Companion,2017
103,c,"Task Mapping on SMART NoC: Contention Matters, Not the Distance.","['Lei Yang', 'Weichen Liu', 'Peng Chen', 'Nan Guan', 'Mengquan Li']",DAC,2017
104,c,Efficient drone hijacking detection using onboard motion sensors.,"['Zhiwei Feng', 'Nan Guan', 'Mingsong Lv', 'Weichen Liu', 'Qingxu Deng', 'Xue Liu', 'Wang Yi']",DATE,2017
105,c,Fixed priority scheduling of real-time flows with arbitrary deadlines on smart NoCs: work-in-progress.,"['Weichen Liu', 'Peng Chen', 'Lei Yang', 'Mengquan Li', 'Nan Guan']",EMSOFT Companion,2017
106,c,Combining two local searches with crossover: an efficient hybrid algorithm for the traveling salesman problem.,"['Weichen Liu', 'Thomas Weise', 'Yuezhong Wu', 'Qi Qi']",GECCO,2017
107,c,Quantitative Modeling of Thermo-Optic Effects in Optical Networks-on-Chip.,"['Weichen Liu', 'Peng Wang', 'Mengquan Li', 'Yiyuan Xie', 'Nan Guan']",ACM Great Lakes Symposium on VLSI,2017
108,c,Revisiting GPC and AND Connector in Real-Time Calculus.,"['Yue Tang', 'Nan Guan', 'Weichen Liu', 'Linh Thi Xuan Phan', 'Wang Yi']",RTSS,2017
109,c,ApproxMap: On task allocation and scheduling for resilient applications.,"['Juan Yi', 'Qian Zhang', 'Ye Tian', 'Ting Wang', 'Weichen Liu', 'Edwin Hsing-Mean Sha', 'Qiang Xu']",ASP-DAC,2016
110,c,FoToNoC: A hierarchical management strategy based on folded lorus-like Network-on-Chip for dark silicon many-core systems.,"['Lei Yang', 'Weichen Liu', 'Weiwen Jiang', 'Mengquan Li', 'Juan Yi', 'Edwin Hsing-Mean Sha']",ASP-DAC,2016
111,c,Hybridizing Different Local Search Algorithms with Each Other and Evolutionary Computation: Better Performance on the Traveling Salesman Problem.,"['Yuezhong Wu', 'Thomas Weise', 'Weichen Liu']",GECCO (Companion),2016
112,c,Hybrid Ejection Chain Methods for the Traveling Salesman Problem.,"['Weichen Liu', 'Thomas Weise', 'Yuezhong Wu', 'Raymond Chiong']",BIC-TA,2015
113,c,Efficient SAT-based application mapping and scheduling on multiprocessor systems for throughput maximization.,"['Weichen Liu', 'Zonghua Gu', 'Yaoyao Ye']",CASES,2015
114,c,n,"['Kan Zhong', 'Duo Liu', 'Linbo Long', 'Xiao Zhu', 'Weichen Liu', 'Qingfeng Zhuge', 'Edwin Hsing-Mean Sha']",DATE,2015
115,c,Traffic-Aware Application Mapping for Network-on-Chip Based Multiprocessor System-on-Chip.,"['Lei Yang', 'Weichen Liu', 'Weiwen Jiang', 'Wei Zhang', 'Mengquan Li', 'Juan Yi', 'Duo Liu', 'Edwin Hsing-Mean Sha']",HPCC/CSS/ICESS,2015
116,c,An Efficient Technique for Chip Temperature Optimization of Multiprocessor Systems in the Dark Silicon Era.,"['Mengquan Li', 'Juan Yi', 'Weichen Liu', 'Wei Zhang', 'Lei Yang', 'Edwin Hsing-Mean Sha']",HPCC/CSS/ICESS,2015
117,c,Realistic Task Parallelization of the H.264 Decoding Algorithm for Multiprocessors.,"['Xiaohao Lin', 'Weichen Liu', 'Chunming Xiao', 'Jie Dai', 'Xianlu Luo', 'Dan Zhang', 'Duo Liu', 'Kaijie Wu', 'Qingfeng Zhuge', 'Edwin Hsing-Mean Sha']",HPCC/CSS/ICESS,2015
118,c,User Experience Enhanced Task Scheduling and Processor Frequency Scaling for Energy-Sensitive Mobile Devices.,"['Jie Dai', 'Weichen Liu', 'Xiaohao Lin', 'Yaoyao Ye', 'Chunming Xiao', 'Kaijie Wu', 'Qingfeng Zhuge', 'Edwin Hsing-Mean Sha']",HPCC/CSS/ICESS,2015
119,c,A systematic network-on-chip traffic modeling and generation methodology.,"['Zhe Wang', 'Weichen Liu', 'Jiang Xu', 'Xiaowen Wu', 'Zhehui Wang', 'Bin Li', 'Ravi R. Iyer', 'Ramesh Illikkal']",APCCAS,2014
120,c,Building high-performance smartphones via non-volatile memory: The swap approach.,"['Kan Zhong', 'Tianzheng Wang', 'Xiao Zhu', 'Linbo Long', 'Duo Liu', 'Weichen Liu', 'Zili Shao', 'Edwin Hsing-Mean Sha']",EMSOFT,2014
121,c,Thermal-aware task scheduling for 3D-network-on-chip: A Bottom-to-Top scheme.,"['Yingnan Cui', 'Wei Zhang', 'Vivek Chaturvedi', 'Weichen Liu', 'Bingsheng He']",ISIC,2014
122,c,DR. Swap: energy-efficient paging for smartphones.,"['Kan Zhong', 'Xiao Zhu', 'Tianzheng Wang', 'Dan Zhang', 'Xianlu Luo', 'Duo Liu', 'Weichen Liu', 'Edwin Hsing-Mean Sha']",ISLPED,2014
123,c,A Case Study on the Communication and Computation Behaviors of Real Applications in NoC-Based MPSoCs.,"['Zhe Wang', 'Weichen Liu', 'Jiang Xu', 'Bin Li', 'Ravi R. Iyer', 'Ramesh Illikkal', 'Xiaowen Wu', 'Wai Ho Mow', 'Wenjing Ye']",ISVLSI,2014
124,c,An Improved Thermal Model for Static Optimization of Application Mapping and Scheduling in Multiprocessor System-on-Chip.,"['Juan Yi', 'Weichen Liu', 'Weiwen Jiang', 'Mingwen Qin', 'Lei Yang', 'Duo Liu', 'Chunming Xiao', 'Luelue Du', 'Edwin Hsing-Mean Sha']",ISVLSI,2014
125,c,Enhancing lifetime of NVM-based main memory with bit shifting and flipping.,"['Xianlu Luo', 'Duo Liu', 'Kan Zhong', 'Dan Zhang', 'Yi Lin', 'Jie Dai', 'Weichen Liu']",RTCSA,2014
126,c,Contention-aware task and communication co-scheduling for network-on-chip based Multiprocessor System-on-Chip.,"['Lei Yang', 'Weichen Liu', 'Weiwen Jiang', 'Juan Yi', 'Duo Liu', 'Qingfeng Zhuge']",RTCSA,2014
127,c,A NoC Traffic Suite Based on Real Applications.,"['Weichen Liu', 'Jiang Xu', 'Xiaowen Wu', 'Yaoyao Ye', 'Xuan Wang', 'Wei Zhang', 'Mahdi Nikdast', 'Zhehui Wang']",ISVLSI,2011
128,c,Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip.,"['Yaoyao Ye', 'Jiang Xu', 'Xiaowen Wu', 'Wei Zhang', 'Xuan Wang', 'Mahdi Nikdast', 'Zhehui Wang', 'Weichen Liu']",ISVLSI,2011
129,c,A Hardware-Software Collaborated Method for Soft-Error Tolerant MPSoC.,"['Weichen Liu', 'Jiang Xu', 'Xuan Wang', 'Yu Wang', 'Wei Zhang', 'Yaoyao Ye', 'Xiaowen Wu', 'Mahdi Nikdast', 'Zhehui Wang']",ISVLSI,2011
130,c,Crosstalk noise and bit error rate analysis for optical network-on-chip.,"['Yiyuan Xie', 'Mahdi Nikdast', 'Jiang Xu', 'Wei Zhang', 'Qi Li', 'Xiaowen Wu', 'Yaoyao Ye', 'Xuan Wang', 'Weichen Liu']",DAC,2010
131,c,A Hierarchical Hybrid Optical-Electronic Network-on-Chip.,"['Mo Kwai Hung', 'Yaoyao Ye', 'Xiaowen Wu', 'Wei Zhang', 'Weichen Liu', 'Jiang Xu']",ISVLSI,2010
132,c,UNION: A unified inter/intra-chip optical network for chip multiprocessors.,"['Xiaowen Wu', 'Yaoyao Ye', 'Wei Zhang', 'Weichen Liu', 'Mahdi Nikdast', 'Xuan Wang', 'Jiang Xu']",NANOARCH,2010
133,c,A case study of on-chip sensor network in multiprocessor system-on-chip.,"['Yu Wang', 'Jiang Xu', 'Shengxi Huang', 'Weichen Liu', 'Huazhong Yang']",CASES,2009
134,c,An efficient technique for analysis of minimal buffer requirements of synchronous dataflow graphs with model checking.,"['Weichen Liu', 'Zonghua Gu', 'Jiang Xu', 'Yu Wang', 'Mingxuan Yuan']",CODES+ISSS,2009
135,c,On-line MPSoC Scheduling Considering Power Gating Induced Power/Ground Noise.,"['Yan Xu', 'Weichen Liu', 'Yu Wang', 'Jiang Xu', 'Xiaoming Chen', 'Huazhong Yang']",ISVLSI,2009
136,c,Efficient SAT-Based Mapping and Scheduling of Homogeneous Synchronous Dataflow Graphs for Throughput Optimization.,"['Weichen Liu', 'Mingxuan Yuan', 'Xiuqiang He', 'Zonghua Gu', 'Xue Liu']",RTSS,2008
137,c,Improved Schedulability Analysis of EDF Scheduling on Reconfigurable Hardware Devices.,"['Nan Guan', 'Zonghua Gu', 'Qingxu Deng', 'Weichen Liu', 'Ge Yu']",IPDPS,2007
138,c,An Efficient Algorithm for Online Soft Real-Time Task Placement on Reconfigurable Hardware Devices.,"['Jin Cui', 'Zonghua Gu', 'Weichen Liu', 'Qingxu Deng']",ISORC,2007
139,i,FAT: An In-Memory Accelerator with Fast Addition for Ternary Weight Neural Networks.,"['Shien Zhu', 'Luan H. K. Duong', 'Hui Chen', 'Di Liu', 'Weichen Liu']",CoRR,2022
140,i,You Only Search Once: On Lightweight Differentiable Architecture Search for Resource-Constrained Embedded Platforms.,"['Xiangzhong Luo', 'Di Liu', 'Hao Kong', 'Shuo Huai', 'Hui Chen', 'Weichen Liu']",CoRR,2022
141,i,HSCoNAS: Hardware-Software Co-Design of Efficient DNNs via Neural Architecture Search.,"['Xiangzhong Luo', 'Di Liu', 'Shuo Huai', 'Weichen Liu']",CoRR,2021
142,i,On the Analysis of Parallel Real-Time Tasks with Spin Locks.,"['Xu Jiang', 'Nan Guan', 'He Du', 'Weichen Liu', 'Wang Yi']",CoRR,2020
143,i,Cross-filter compression for CNN inference acceleration.,"['Fuyuan Lyu', 'Shien Zhu', 'Weichen Liu']",CoRR,2020
144,i,ArSMART: An Improved SMART NoC Design Supporting Arbitrary-Turn Transmission.,"['Hui Chen', 'Peng Chen', 'Jun Zhou', 'Luan H. K. Duong', 'Weichen Liu']",CoRR,2020
145,i,Bringing AI To Edge: From Deep Learning's Perspective.,"['Di Liu', 'Hao Kong', 'Xiangzhong Luo', 'Weichen Liu', 'Ravi Subramaniam']",CoRR,2020
146,i,CrowdExpress: A Probabilistic Framework for On-Time Crowdsourced Package Deliveries.,"['Chao Chen', 'Sen Yang', 'Weichen Liu', 'Yasha Wang', 'Bin Guo', 'Daqing Zhang']",CoRR,2018
147,i,Response Time Bounds for Typed DAG Parallel Tasks on Heterogeneous Multi-cores.,"['Meiling Han', 'Nan Guan', 'Jinghao Sun', 'Qingqiang He', 'Qingxu Deng', 'Weichen Liu']",CoRR,2018
