<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_fe1433a7_A8</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8')">rsnoc_z_H_R_U_P_B_fe1433a7_A8</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt"><a href="mod2754.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#Toggle" > 86.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253306"  onclick="showContent('inst_tag_253306')">config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253306_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253306_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2754.html#inst_tag_253306_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253306_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253307"  onclick="showContent('inst_tag_253307')">config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253307_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253307_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2754.html#inst_tag_253307_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253307_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253308"  onclick="showContent('inst_tag_253308')">config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253308_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253308_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2754.html#inst_tag_253308_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253308_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253290"  onclick="showContent('inst_tag_253290')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253290_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253290_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2754.html#inst_tag_253290_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253290_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253291"  onclick="showContent('inst_tag_253291')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253291_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253291_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2754.html#inst_tag_253291_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253291_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253298"  onclick="showContent('inst_tag_253298')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253298_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253298_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2754.html#inst_tag_253298_Toggle" > 31.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253298_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253299"  onclick="showContent('inst_tag_253299')">config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253299_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253299_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2754.html#inst_tag_253299_Toggle" > 31.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253299_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253288"  onclick="showContent('inst_tag_253288')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253288_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253288_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253288_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253288_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253289"  onclick="showContent('inst_tag_253289')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253289_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253289_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253289_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253289_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253292"  onclick="showContent('inst_tag_253292')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253292_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253292_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253292_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253292_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253293"  onclick="showContent('inst_tag_253293')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253293_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253293_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253293_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253293_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253300"  onclick="showContent('inst_tag_253300')">config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253300_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253300_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253300_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253300_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253305"  onclick="showContent('inst_tag_253305')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253305_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253305_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253305_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253305_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253309"  onclick="showContent('inst_tag_253309')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253309_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253309_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253309_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253309_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253310"  onclick="showContent('inst_tag_253310')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253310_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253310_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253310_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253310_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253311"  onclick="showContent('inst_tag_253311')">config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253311_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253311_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253311_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253311_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253294"  onclick="showContent('inst_tag_253294')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253294_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253294_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253294_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253294_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253295"  onclick="showContent('inst_tag_253295')">config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253295_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253295_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253295_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253295_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253296"  onclick="showContent('inst_tag_253296')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253296_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253296_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253296_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253296_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253297"  onclick="showContent('inst_tag_253297')">config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253297_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253297_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253297_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253297_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253301"  onclick="showContent('inst_tag_253301')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253301_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253301_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253301_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253301_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253302"  onclick="showContent('inst_tag_253302')">config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253302_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253302_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253302_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253302_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253303"  onclick="showContent('inst_tag_253303')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253303_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253303_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253303_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253303_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2754.html#inst_tag_253304"  onclick="showContent('inst_tag_253304')">config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></td>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253304_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253304_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253304_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253304_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_253306'>
<hr>
<a name="inst_tag_253306"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_253306" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253306_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253306_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2754.html#inst_tag_253306_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253306_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 18.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.72</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32955" >Iba</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253307'>
<hr>
<a name="inst_tag_253307"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_253307" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253307_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253307_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2754.html#inst_tag_253307_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253307_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 18.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.72</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32956" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253308'>
<hr>
<a name="inst_tag_253308"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_253308" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253308_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253308_Cond" >100.00</a></td>
<td class="s1 cl rt"><a href="mod2754.html#inst_tag_253308_Toggle" > 18.97</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253308_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.74</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s1 cl rt"> 18.97</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.72</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32957" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253290'>
<hr>
<a name="inst_tag_253290"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_253290" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253290_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253290_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2754.html#inst_tag_253290_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253290_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32939" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253291'>
<hr>
<a name="inst_tag_253291"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_253291" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253291_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253291_Cond" >100.00</a></td>
<td class="s2 cl rt"><a href="mod2754.html#inst_tag_253291_Toggle" > 24.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253291_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.03</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s2 cl rt"> 24.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32940" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253298'>
<hr>
<a name="inst_tag_253298"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy35.html#tag_urg_inst_253298" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253298_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253298_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2754.html#inst_tag_253298_Toggle" > 31.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253298_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 31.03</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32947" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253299'>
<hr>
<a name="inst_tag_253299"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy35.html#tag_urg_inst_253299" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253299_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253299_Cond" >100.00</a></td>
<td class="s3 cl rt"><a href="mod2754.html#inst_tag_253299_Toggle" > 31.03</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253299_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.76</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 31.03</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32948" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253288'>
<hr>
<a name="inst_tag_253288"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_253288" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253288_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253288_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253288_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253288_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32937" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253289'>
<hr>
<a name="inst_tag_253289"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_253289" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253289_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253289_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253289_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253289_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32938" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253292'>
<hr>
<a name="inst_tag_253292"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_253292" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253292_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253292_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253292_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253292_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32941" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253293'>
<hr>
<a name="inst_tag_253293"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_253293" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253293_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253293_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253293_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253293_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32942" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253300'>
<hr>
<a name="inst_tag_253300"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_253300" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253300_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253300_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253300_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253300_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32949" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253305'>
<hr>
<a name="inst_tag_253305"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_253305" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253305_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253305_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253305_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253305_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32954" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253309'>
<hr>
<a name="inst_tag_253309"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_253309" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253309_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253309_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253309_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253309_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32958" >Iba</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253310'>
<hr>
<a name="inst_tag_253310"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_253310" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253310_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253310_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253310_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253310_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32959" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253311'>
<hr>
<a name="inst_tag_253311"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy45.html#tag_urg_inst_253311" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253311_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253311_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod2754.html#inst_tag_253311_Toggle" > 79.31</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253311_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.83</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 79.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.37</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.11</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32960" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253294'>
<hr>
<a name="inst_tag_253294"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy42.html#tag_urg_inst_253294" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253294_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253294_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253294_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253294_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32943" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253295'>
<hr>
<a name="inst_tag_253295"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy42.html#tag_urg_inst_253295" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253295_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253295_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253295_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253295_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32944" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253296'>
<hr>
<a name="inst_tag_253296"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy32.html#tag_urg_inst_253296" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253296_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253296_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253296_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253296_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32945" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253297'>
<hr>
<a name="inst_tag_253297"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy32.html#tag_urg_inst_253297" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253297_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253297_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253297_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253297_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32946" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253301'>
<hr>
<a name="inst_tag_253301"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy43.html#tag_urg_inst_253301" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253301_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253301_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253301_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253301_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32950" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253302'>
<hr>
<a name="inst_tag_253302"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy43.html#tag_urg_inst_253302" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253302_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253302_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253302_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253302_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32951" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253303'>
<hr>
<a name="inst_tag_253303"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy29.html#tag_urg_inst_253303" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253303_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253303_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253303_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253303_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32952" >Ica</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_253304'>
<hr>
<a name="inst_tag_253304"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy29.html#tag_urg_inst_253304" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253304_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253304_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod2754.html#inst_tag_253304_Toggle" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod2754.html#inst_tag_253304_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.69</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 96.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.89</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod521.html#inst_tag_32953" >Ioa</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2754.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2754.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2754.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">50</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2754.html" >rsnoc_z_H_R_U_P_B_fe1433a7_A8</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253306'>
<a name="inst_tag_253306_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253306" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253306_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253306" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253306_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253306" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253306_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253306" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253307'>
<a name="inst_tag_253307_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253307" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253307_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253307" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253307_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253307" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253307_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253307" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253308'>
<a name="inst_tag_253308_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253308" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253308_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253308" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253308_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253308" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">2</td>
<td class="rt">13.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">11</td>
<td class="rt">18.97 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">5</td>
<td class="rt">17.24 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">6</td>
<td class="rt">20.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253308_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253308" >config_ss_tb.DUT.flexnoc.arm_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253290'>
<a name="inst_tag_253290_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253290" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253290_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253290" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253290_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253290" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253290_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253290" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253291'>
<a name="inst_tag_253291_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253291" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253291_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253291" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253291_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253291" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">14</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[0]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253291_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253291" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253298'>
<a name="inst_tag_253298_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253298" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253298_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253298" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253298_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253298" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">18</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">18</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253298_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253298" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253299'>
<a name="inst_tag_253299_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253299" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253299_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253299" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253299_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253299" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">18</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">7</td>
<td class="rt">46.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">18</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">9</td>
<td class="rt">31.03 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_0[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253299_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253299" >config_ss_tb.DUT.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253288'>
<a name="inst_tag_253288_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253288" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253288_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253288" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253288_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253288" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253288_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253288" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253289'>
<a name="inst_tag_253289_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253289" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253289_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253289" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253289_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253289" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253289_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253289" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253292'>
<a name="inst_tag_253292_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253292" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253292_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253292" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253292_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253292" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253292_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253292" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253293'>
<a name="inst_tag_253293_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253293" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253293_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253293" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253293_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253293" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253293_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253293" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253300'>
<a name="inst_tag_253300_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253300" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253300_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253300" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253300_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253300" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253300_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253300" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253305'>
<a name="inst_tag_253305_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253305" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253305_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253305" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253305_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253305" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253305_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253305" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253309'>
<a name="inst_tag_253309_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253309" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253309_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253309" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253309_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253309" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253309_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253309" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Iba.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253310'>
<a name="inst_tag_253310_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253310" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253310_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253310" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253310_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253310" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253310_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253310" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253311'>
<a name="inst_tag_253311_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253311" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253311_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253311" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253311_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253311" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">8</td>
<td class="rt">53.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">46</td>
<td class="rt">79.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">24</td>
<td class="rt">82.76 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">22</td>
<td class="rt">75.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253311_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253311" >config_ss_tb.DUT.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253294'>
<a name="inst_tag_253294_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253294" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253294_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253294" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253294_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253294" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253294_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253294" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253295'>
<a name="inst_tag_253295_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253295" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253295_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253295" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253295_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253295" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253295_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253295" >config_ss_tb.DUT.flexnoc.dma_axi_m1_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253296'>
<a name="inst_tag_253296_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253296" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253296_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253296" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253296_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253296" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253296_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253296" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253297'>
<a name="inst_tag_253297_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253297" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253297_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253297" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253297_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253297" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253297_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253297" >config_ss_tb.DUT.flexnoc.gbe_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253301'>
<a name="inst_tag_253301_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253301" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253301_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253301" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253301_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253301" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253301_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253301" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253302'>
<a name="inst_tag_253302_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253302" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253302_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253302" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253302_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253302" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253302_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253302" >config_ss_tb.DUT.flexnoc.dma_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253303'>
<a name="inst_tag_253303_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253303" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253303_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253303" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253303_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253303" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253303_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253303" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ica.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_253304'>
<a name="inst_tag_253304_Line"></a>
<b>Line Coverage for Instance : <a href="mod2754.html#inst_tag_253304" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111607</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111615</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>111622</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
111606                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111607     1/1          		if ( ! Sys_Clk_RstN )
111608     1/1          			Full &lt;= #1.0 ( 1'b0 );
111609     1/1          		else	Full &lt;= #1.0 ( TxVld &amp; ~ TxRdy );
111610                  	assign Sys_Pwr_Idle = ~ Full &amp; 1'b1 == RxRdy;
111611                  	assign Sys_Pwr_WakeUp = 1'b0;
111612                  	assign RxInt_0 = Full ? Reg_0 : Rx_0;
111613                  	assign Tx_0 = RxInt_0;
111614                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
111615     1/1          		if ( ! Sys_Clk_RstN )
111616     1/1          			Reg_0 &lt;= #1.0 ( 8'b0 );
111617     1/1          		else if ( RxVld &amp; RxRdy )
111618     1/1          			Reg_0 &lt;= #1.0 ( Rx_0 );
                        MISSING_ELSE
111619                  	// synopsys translate_off
111620                  	// synthesis translate_off
111621                  	always @( posedge Sys_Clk )
111622     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
111623     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
111624     <font color = "grey">unreachable  </font>				dontStop = 0;
111625     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
111626     <font color = "grey">unreachable  </font>				if (!dontStop) begin
111627     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Bwd Pipe: RxVld must be low when PwrOn is low.&quot; );
111628     <font color = "grey">unreachable  </font>					$stop;
111629                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
111630                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_253304_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2754.html#inst_tag_253304" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       111612
 EXPRESSION (Full ? Reg_0 : Rx_0)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_253304_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2754.html#inst_tag_253304" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">9</td>
<td class="rt">60.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">58</td>
<td class="rt">48</td>
<td class="rt">82.76 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">29</td>
<td class="rt">25</td>
<td class="rt">86.21 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">29</td>
<td class="rt">23</td>
<td class="rt">79.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_253304_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2754.html#inst_tag_253304" >config_ss_tb.DUT.flexnoc.pufcc_axi_m0_I_main.GenericToTransport.Ia.Ioa.ubfe1433a7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">111612</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111607</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111615</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111612     	assign RxInt_0 = Full ? Reg_0 : Rx_0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111607     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111608     			Full <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
111609     		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111615     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
111616     			Reg_0 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
111617     		else if ( RxVld & RxRdy )
           		     <font color = "green">-2-</font>  
111618     			Reg_0 <= #1.0 ( Rx_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_253288">
    <li>
      <a href="#inst_tag_253288_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253288_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253288_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253288_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253289">
    <li>
      <a href="#inst_tag_253289_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253289_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253289_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253289_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253290">
    <li>
      <a href="#inst_tag_253290_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253290_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253290_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253290_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253291">
    <li>
      <a href="#inst_tag_253291_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253291_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253291_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253291_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253292">
    <li>
      <a href="#inst_tag_253292_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253292_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253292_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253292_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253293">
    <li>
      <a href="#inst_tag_253293_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253293_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253293_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253293_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253294">
    <li>
      <a href="#inst_tag_253294_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253294_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253294_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253294_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253295">
    <li>
      <a href="#inst_tag_253295_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253295_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253295_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253295_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253296">
    <li>
      <a href="#inst_tag_253296_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253296_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253296_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253296_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253297">
    <li>
      <a href="#inst_tag_253297_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253297_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253297_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253297_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253298">
    <li>
      <a href="#inst_tag_253298_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253298_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253298_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253298_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253299">
    <li>
      <a href="#inst_tag_253299_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253299_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253299_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253299_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253300">
    <li>
      <a href="#inst_tag_253300_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253300_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253300_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253300_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253301">
    <li>
      <a href="#inst_tag_253301_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253301_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253301_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253301_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253302">
    <li>
      <a href="#inst_tag_253302_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253302_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253302_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253302_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253303">
    <li>
      <a href="#inst_tag_253303_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253303_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253303_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253303_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253304">
    <li>
      <a href="#inst_tag_253304_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253304_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253304_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253304_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253305">
    <li>
      <a href="#inst_tag_253305_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253305_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253305_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253305_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253306">
    <li>
      <a href="#inst_tag_253306_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253306_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253306_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253306_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253307">
    <li>
      <a href="#inst_tag_253307_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253307_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253307_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253307_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253308">
    <li>
      <a href="#inst_tag_253308_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253308_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253308_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253308_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253309">
    <li>
      <a href="#inst_tag_253309_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253309_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253309_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253309_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253310">
    <li>
      <a href="#inst_tag_253310_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253310_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253310_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253310_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_253311">
    <li>
      <a href="#inst_tag_253311_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_253311_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_253311_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_253311_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_fe1433a7_A8">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
