// ==============================================================
// File generated on Sat Apr 25 02:37:19 EDT 2020
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// ctrl_bus
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of in_block
//        bit 31~0 - in_block[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of out_block
//        bit 31~0 - out_block[31:0] (Read/Write)
// 0x1c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XTOP_FDCT_CTRL_BUS_ADDR_IN_BLOCK_DATA  0x10
#define XTOP_FDCT_CTRL_BUS_BITS_IN_BLOCK_DATA  32
#define XTOP_FDCT_CTRL_BUS_ADDR_OUT_BLOCK_DATA 0x18
#define XTOP_FDCT_CTRL_BUS_BITS_OUT_BLOCK_DATA 32

