[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9247       tick       4225385       1642762       1595445       4225385 
      2   9247       tick       6697412       2732768       2715793       6697412 
      3   9247       tick       6675040       2722004       2705321       6675040 
      4   9247       tick       6651496       2716295       2696799       6651496 
      5   9247       tick       6655632       2717021       2697508       6655632 
      6   9247       tick       6671009       2720273       2695744       6671009 
      7   9247       tick       6645796       2714015       2694209       6645796 
      8   9247       tick       6650063       2716044       2694120       6650063 
      9   9247       tick       6667915       2719775       2703408       6667915 
     10   9247       tick       6653805       2714137       2693942       6653805 
     11   9247       tick       6658507       2717546       2697033       6658507 
     12   9247       tick       6663021       2720094       2703744       6663021 
     13   9247       tick       6655157       2717046       2700394       6655157 
     14   9247       tick       6655362       2716665       2697660       6655362 
     15   9247       tick       6639228       2709373       2687301       6639228 
     16   9247       tick       6643287       2711800       2687424       6643287 
     17   9247       tick       6644043       2712286       2691835       6644043 
     18   9247       tick       6621225       2700792       2659398       6621225 
     19   9247       tick       6629151       2704622       2659721       6629151 
     20   9247       exit       2520565       1028667       1008011       2520565 
