From e03af2874d959853d300b97c91a8119e62f7cac7 Mon Sep 17 00:00:00 2001
From: Elaine Zhang <zhangqing@rock-chips.com>
Date: Mon, 30 Mar 2020 15:48:45 +0800
Subject: [PATCH] net: can: rockchip: fix up the bittiming set error

Change-Id: I31d6316f63b73b917e32fcf46543d5f6f4f369d4
Signed-off-by: Elaine Zhang <zhangqing@rock-chips.com>
---
 drivers/net/can/rockchip/rockchip_can.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/net/can/rockchip/rockchip_can.c b/drivers/net/can/rockchip/rockchip_can.c
index 502a5a73ee29..dc3e6b7acfed 100644
--- a/drivers/net/can/rockchip/rockchip_can.c
+++ b/drivers/net/can/rockchip/rockchip_can.c
@@ -161,10 +161,10 @@ static int rockchip_can_set_bittiming(struct net_device *ndev)
 	struct can_bittiming *bt = &rcan->can.bittiming;
 	u32 cfg;
 
-	cfg = (((bt->sjw - 1) & BT_SJW_MASK) << BT_SJW_SHIFT) |
+	cfg = ((bt->sjw - 1) << BT_SJW_SHIFT) |
 	      (((bt->brp >> 1) - 1) << BT_BRP_SHIFT) |
-	      (((bt->phase_seg2 - 1) & BT_TSEG2_MASK) << BT_TSEG2_SHIFT) |
-	      (((bt->prop_seg + bt->phase_seg1 - 1) & BT_TSEG1_MASK));
+	      ((bt->phase_seg2 - 1) << BT_TSEG2_SHIFT) |
+	      ((bt->prop_seg + bt->phase_seg1 - 1));
 	if (rcan->can.ctrlmode & CAN_CTRLMODE_3_SAMPLES)
 		cfg |= MODE_3_SAMPLES;
 
-- 
2.35.3

