tiled_conv_mul_6ns_10ns_15_1_1
tiled_conv_mul_6ns_7ns_12_1_1
tiled_conv_mux_42_16_1_1
tiled_conv_mul_3ns_9ns_11_1_1
tiled_conv_mac_muladd_16s_16s_29ns_29_1_1
tiled_conv_mac_muladd_3ns_6ns_5ns_8_1_1
tiled_conv_mul_mul_16s_16s_29_1_1
tiled_conv_mul_4ns_7ns_10_1_1
tiled_conv_mul_mul_6ns_20ns_25_1_1
tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mac_muladd_5ns_7ns_3s_11_1_1
tiled_conv_mac_muladd_2ns_7ns_6ns_8_1_1
tiled_conv_mac_muladd_8ns_7ns_6ns_13_1_1
tiled_conv_conv_in_buf_V
tiled_conv_conv_wt_buf_V
tiled_conv_conv_out_buf_V
tiled_conv_control_s_axi
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
load_layer_params_from_DRAM
conv_7x7
store_output_tile_to_DRAM
tiled_conv
