============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Sun Mar  9 17:33:43 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.372580s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (29.6%)

RUN-1004 : used memory is 270 MB, reserved memory is 255 MB, peak memory is 283 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7811 instances
RUN-0007 : 5509 luts, 2088 seqs, 51 mslices, 34 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8197 nets
RUN-1001 : 4601 nets have 2 pins
RUN-1001 : 2610 nets have [3 - 5] pins
RUN-1001 : 480 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 247 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     256     
RUN-1001 :   No   |  No   |  Yes  |     284     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     748     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  62   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7809 instances, 5509 luts, 2088 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.99397e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7809.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.48858e+06, overlap = 223.188
PHY-3002 : Step(2): len = 1.16359e+06, overlap = 236.031
PHY-3002 : Step(3): len = 727074, overlap = 305.219
PHY-3002 : Step(4): len = 579809, overlap = 372
PHY-3002 : Step(5): len = 459695, overlap = 417
PHY-3002 : Step(6): len = 426339, overlap = 454.469
PHY-3002 : Step(7): len = 349627, overlap = 496.625
PHY-3002 : Step(8): len = 344219, overlap = 511.156
PHY-3002 : Step(9): len = 260147, overlap = 525.125
PHY-3002 : Step(10): len = 251722, overlap = 527.781
PHY-3002 : Step(11): len = 238930, overlap = 528.656
PHY-3002 : Step(12): len = 232876, overlap = 531.219
PHY-3002 : Step(13): len = 230907, overlap = 533.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0738e-06
PHY-3002 : Step(14): len = 267095, overlap = 522.281
PHY-3002 : Step(15): len = 278470, overlap = 519.469
PHY-3002 : Step(16): len = 245309, overlap = 507.906
PHY-3002 : Step(17): len = 243254, overlap = 515
PHY-3002 : Step(18): len = 238907, overlap = 505.438
PHY-3002 : Step(19): len = 238344, overlap = 497.125
PHY-3002 : Step(20): len = 236830, overlap = 505.094
PHY-3002 : Step(21): len = 231749, overlap = 512.562
PHY-3002 : Step(22): len = 225644, overlap = 501.531
PHY-3002 : Step(23): len = 223773, overlap = 498.844
PHY-3002 : Step(24): len = 218119, overlap = 498.375
PHY-3002 : Step(25): len = 215627, overlap = 503.688
PHY-3002 : Step(26): len = 216436, overlap = 505.469
PHY-3002 : Step(27): len = 212112, overlap = 494.281
PHY-3002 : Step(28): len = 210726, overlap = 492.219
PHY-3002 : Step(29): len = 210065, overlap = 490.656
PHY-3002 : Step(30): len = 205790, overlap = 482.406
PHY-3002 : Step(31): len = 205822, overlap = 485.5
PHY-3002 : Step(32): len = 204055, overlap = 480.125
PHY-3002 : Step(33): len = 202430, overlap = 483.719
PHY-3002 : Step(34): len = 201055, overlap = 483.188
PHY-3002 : Step(35): len = 198163, overlap = 476.312
PHY-3002 : Step(36): len = 198388, overlap = 471.688
PHY-3002 : Step(37): len = 197343, overlap = 471.906
PHY-3002 : Step(38): len = 196180, overlap = 484.812
PHY-3002 : Step(39): len = 195731, overlap = 485.688
PHY-3002 : Step(40): len = 193912, overlap = 490
PHY-3002 : Step(41): len = 193381, overlap = 477.281
PHY-3002 : Step(42): len = 191983, overlap = 477.125
PHY-3002 : Step(43): len = 192130, overlap = 482.438
PHY-3002 : Step(44): len = 191375, overlap = 491.75
PHY-3002 : Step(45): len = 190451, overlap = 489.812
PHY-3002 : Step(46): len = 190073, overlap = 489.375
PHY-3002 : Step(47): len = 189976, overlap = 499.688
PHY-3002 : Step(48): len = 189897, overlap = 497.594
PHY-3002 : Step(49): len = 189275, overlap = 502.188
PHY-3002 : Step(50): len = 189452, overlap = 505.094
PHY-3002 : Step(51): len = 189927, overlap = 498.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.1476e-06
PHY-3002 : Step(52): len = 190936, overlap = 498.875
PHY-3002 : Step(53): len = 191633, overlap = 501
PHY-3002 : Step(54): len = 194901, overlap = 496.594
PHY-3002 : Step(55): len = 196224, overlap = 489.656
PHY-3002 : Step(56): len = 198928, overlap = 486.5
PHY-3002 : Step(57): len = 200907, overlap = 478.875
PHY-3002 : Step(58): len = 202930, overlap = 463.938
PHY-3002 : Step(59): len = 208646, overlap = 455.219
PHY-3002 : Step(60): len = 211569, overlap = 446.062
PHY-3002 : Step(61): len = 211784, overlap = 434.531
PHY-3002 : Step(62): len = 212003, overlap = 433.656
PHY-3002 : Step(63): len = 211256, overlap = 428.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.29519e-06
PHY-3002 : Step(64): len = 216884, overlap = 419.438
PHY-3002 : Step(65): len = 220000, overlap = 416.031
PHY-3002 : Step(66): len = 227061, overlap = 401.062
PHY-3002 : Step(67): len = 234990, overlap = 372.188
PHY-3002 : Step(68): len = 238728, overlap = 371.969
PHY-3002 : Step(69): len = 241280, overlap = 368.625
PHY-3002 : Step(70): len = 245179, overlap = 364.594
PHY-3002 : Step(71): len = 249128, overlap = 342.281
PHY-3002 : Step(72): len = 251513, overlap = 332.938
PHY-3002 : Step(73): len = 255733, overlap = 315.625
PHY-3002 : Step(74): len = 256290, overlap = 303.031
PHY-3002 : Step(75): len = 256477, overlap = 313.906
PHY-3002 : Step(76): len = 256719, overlap = 305.625
PHY-3002 : Step(77): len = 257756, overlap = 300.812
PHY-3002 : Step(78): len = 259236, overlap = 292.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.62899e-05
PHY-3002 : Step(79): len = 263264, overlap = 294.469
PHY-3002 : Step(80): len = 265390, overlap = 287
PHY-3002 : Step(81): len = 269657, overlap = 295.5
PHY-3002 : Step(82): len = 273789, overlap = 295.469
PHY-3002 : Step(83): len = 280471, overlap = 290.812
PHY-3002 : Step(84): len = 286769, overlap = 268.781
PHY-3002 : Step(85): len = 291289, overlap = 274.094
PHY-3002 : Step(86): len = 294578, overlap = 255.594
PHY-3002 : Step(87): len = 298386, overlap = 247.219
PHY-3002 : Step(88): len = 301918, overlap = 242.156
PHY-3002 : Step(89): len = 305445, overlap = 214.5
PHY-3002 : Step(90): len = 304108, overlap = 215.031
PHY-3002 : Step(91): len = 303608, overlap = 224.219
PHY-3002 : Step(92): len = 303598, overlap = 217.562
PHY-3002 : Step(93): len = 303406, overlap = 215.25
PHY-3002 : Step(94): len = 303306, overlap = 219.438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.12944e-05
PHY-3002 : Step(95): len = 304620, overlap = 216.531
PHY-3002 : Step(96): len = 306639, overlap = 217.719
PHY-3002 : Step(97): len = 309706, overlap = 212.406
PHY-3001 : Before Legalized: Len = 309706
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012199s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (128.1%)

PHY-3001 : After Legalized: Len = 353797, Over = 77.4062
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8197.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 439760, over cnt = 1575(4%), over = 10548, worst = 108
PHY-1001 : End global iterations;  0.483691s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (51.7%)

PHY-1001 : Congestion index: top1 = 130.24, top5 = 88.37, top10 = 70.51, top15 = 60.11.
PHY-3001 : End congestion estimation;  0.582861s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (48.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.92049e-06
PHY-3002 : Step(98): len = 321338, overlap = 221
PHY-3002 : Step(99): len = 320026, overlap = 235.125
PHY-3002 : Step(100): len = 299801, overlap = 270.594
PHY-3002 : Step(101): len = 290148, overlap = 288.406
PHY-3002 : Step(102): len = 277751, overlap = 302.406
PHY-3002 : Step(103): len = 266957, overlap = 313.688
PHY-3002 : Step(104): len = 264367, overlap = 317.188
PHY-3002 : Step(105): len = 261222, overlap = 315.125
PHY-3002 : Step(106): len = 257419, overlap = 315.75
PHY-3002 : Step(107): len = 252026, overlap = 316.125
PHY-3002 : Step(108): len = 251320, overlap = 316.375
PHY-3002 : Step(109): len = 249854, overlap = 316.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.84097e-06
PHY-3002 : Step(110): len = 251947, overlap = 312.312
PHY-3002 : Step(111): len = 253430, overlap = 312
PHY-3002 : Step(112): len = 261658, overlap = 307.312
PHY-3002 : Step(113): len = 264311, overlap = 307.562
PHY-3002 : Step(114): len = 265857, overlap = 301.906
PHY-3002 : Step(115): len = 268249, overlap = 300.344
PHY-3002 : Step(116): len = 269912, overlap = 300.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.68195e-06
PHY-3002 : Step(117): len = 279172, overlap = 292.375
PHY-3002 : Step(118): len = 283543, overlap = 286.719
PHY-3002 : Step(119): len = 302769, overlap = 245.438
PHY-3002 : Step(120): len = 314230, overlap = 211.438
PHY-3002 : Step(121): len = 309997, overlap = 212.312
PHY-3002 : Step(122): len = 305860, overlap = 213.906
PHY-3002 : Step(123): len = 305256, overlap = 215.219
PHY-3002 : Step(124): len = 303424, overlap = 216.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.53639e-05
PHY-3002 : Step(125): len = 320886, overlap = 191.188
PHY-3002 : Step(126): len = 342575, overlap = 165.562
PHY-3002 : Step(127): len = 352559, overlap = 149.656
PHY-3002 : Step(128): len = 352156, overlap = 136.031
PHY-3002 : Step(129): len = 350434, overlap = 117.281
PHY-3002 : Step(130): len = 350456, overlap = 112.969
PHY-3002 : Step(131): len = 346333, overlap = 113.5
PHY-3002 : Step(132): len = 346789, overlap = 112.094
PHY-3002 : Step(133): len = 347168, overlap = 113.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.07278e-05
PHY-3002 : Step(134): len = 363655, overlap = 98.625
PHY-3002 : Step(135): len = 376808, overlap = 87.0938
PHY-3002 : Step(136): len = 387865, overlap = 69.0625
PHY-3002 : Step(137): len = 388236, overlap = 55.2812
PHY-3002 : Step(138): len = 389916, overlap = 51.5938
PHY-3002 : Step(139): len = 388074, overlap = 46.75
PHY-3002 : Step(140): len = 385277, overlap = 46.5625
PHY-3002 : Step(141): len = 385204, overlap = 44.3125
PHY-3002 : Step(142): len = 385626, overlap = 42.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.14556e-05
PHY-3002 : Step(143): len = 401681, overlap = 34.7188
PHY-3002 : Step(144): len = 411316, overlap = 27.5
PHY-3002 : Step(145): len = 418835, overlap = 26.5312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000122911
PHY-3002 : Step(146): len = 440092, overlap = 11.0625
PHY-3002 : Step(147): len = 452525, overlap = 4.5625
PHY-3002 : Step(148): len = 451777, overlap = 2.28125
PHY-3002 : Step(149): len = 454737, overlap = 1
PHY-3002 : Step(150): len = 458113, overlap = 1.1875
PHY-3002 : Step(151): len = 453119, overlap = 0.375
PHY-3002 : Step(152): len = 451655, overlap = 1.5625
PHY-3002 : Step(153): len = 451706, overlap = 2
PHY-3002 : Step(154): len = 449569, overlap = 2.59375
PHY-3002 : Step(155): len = 449667, overlap = 2.6875
PHY-3002 : Step(156): len = 448709, overlap = 3.34375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5/8197.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 572536, over cnt = 1615(4%), over = 7092, worst = 36
PHY-1001 : End global iterations;  0.468414s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (56.7%)

PHY-1001 : Congestion index: top1 = 83.04, top5 = 60.40, top10 = 51.45, top15 = 45.92.
PHY-3001 : End congestion estimation;  0.578351s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (56.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.13398e-05
PHY-3002 : Step(157): len = 448022, overlap = 24.375
PHY-3002 : Step(158): len = 446534, overlap = 23.5625
PHY-3002 : Step(159): len = 434850, overlap = 24.6875
PHY-3002 : Step(160): len = 418864, overlap = 27.75
PHY-3002 : Step(161): len = 411549, overlap = 29.9062
PHY-3002 : Step(162): len = 401194, overlap = 29.4375
PHY-3002 : Step(163): len = 393156, overlap = 42.875
PHY-3002 : Step(164): len = 391893, overlap = 43.0625
PHY-3002 : Step(165): len = 388607, overlap = 40.9062
PHY-3002 : Step(166): len = 384328, overlap = 42.6875
PHY-3002 : Step(167): len = 382031, overlap = 43.6875
PHY-3002 : Step(168): len = 380277, overlap = 46.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00012268
PHY-3002 : Step(169): len = 388297, overlap = 33.4062
PHY-3002 : Step(170): len = 396967, overlap = 27.2812
PHY-3002 : Step(171): len = 403459, overlap = 22.9688
PHY-3002 : Step(172): len = 401719, overlap = 20.9688
PHY-3002 : Step(173): len = 400879, overlap = 20.1562
PHY-3002 : Step(174): len = 400684, overlap = 19.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000236292
PHY-3002 : Step(175): len = 408241, overlap = 18.7188
PHY-3002 : Step(176): len = 412803, overlap = 16.9375
PHY-3002 : Step(177): len = 422636, overlap = 15.125
PHY-3002 : Step(178): len = 427068, overlap = 14.2188
PHY-3002 : Step(179): len = 426950, overlap = 15.5938
PHY-3002 : Step(180): len = 426740, overlap = 16.0938
PHY-3002 : Step(181): len = 426395, overlap = 14.6875
PHY-3002 : Step(182): len = 426271, overlap = 12.9688
PHY-3002 : Step(183): len = 426081, overlap = 10.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000472585
PHY-3002 : Step(184): len = 431091, overlap = 9.375
PHY-3002 : Step(185): len = 437878, overlap = 9.25
PHY-3002 : Step(186): len = 445489, overlap = 6.625
PHY-3002 : Step(187): len = 447024, overlap = 5.84375
PHY-3002 : Step(188): len = 447750, overlap = 6.1875
PHY-3002 : Step(189): len = 448828, overlap = 6.40625
PHY-3002 : Step(190): len = 449714, overlap = 5.6875
PHY-3002 : Step(191): len = 450701, overlap = 4.78125
PHY-3002 : Step(192): len = 452425, overlap = 4.75
PHY-3002 : Step(193): len = 453771, overlap = 5
PHY-3002 : Step(194): len = 454399, overlap = 4.875
PHY-3002 : Step(195): len = 454831, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00091279
PHY-3002 : Step(196): len = 457429, overlap = 3.8125
PHY-3002 : Step(197): len = 460056, overlap = 3.46875
PHY-3002 : Step(198): len = 464120, overlap = 3.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 101.84 peak overflow 1.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 176/8197.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 613952, over cnt = 1644(4%), over = 6032, worst = 24
PHY-1001 : End global iterations;  0.501548s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (56.1%)

PHY-1001 : Congestion index: top1 = 68.97, top5 = 54.15, top10 = 46.75, top15 = 42.59.
PHY-1001 : End incremental global routing;  0.610804s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (48.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38892, tnet num: 8195, tinst num: 7809, tnode num: 46397, tedge num: 63347.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.376159s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (41.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.127901s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (42.9%)

OPT-1001 : Current memory(MB): used = 406, reserve = 394, peak = 406.
OPT-1001 : End physical optimization;  1.176217s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (43.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5509 LUT to BLE ...
SYN-4008 : Packed 5509 LUT and 734 SEQ to BLE.
SYN-4003 : Packing 1354 remaining SEQ's ...
SYN-4005 : Packed 1253 SEQ with LUT/SLICE
SYN-4006 : 3525 single LUT's are left
SYN-4006 : 101 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5610/5824 primitive instances ...
PHY-3001 : End packing;  0.373620s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (33.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3362 instances
RUN-1001 : 1616 mslices, 1617 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7637 nets
RUN-1001 : 3679 nets have 2 pins
RUN-1001 : 2869 nets have [3 - 5] pins
RUN-1001 : 563 nets have [6 - 10] pins
RUN-1001 : 274 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 3360 instances, 3233 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 483706, Over = 27.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3763/7637.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 639328, over cnt = 1499(4%), over = 3689, worst = 22
PHY-1002 : len = 655480, over cnt = 838(2%), over = 1762, worst = 12
PHY-1002 : len = 667216, over cnt = 363(1%), over = 724, worst = 12
PHY-1002 : len = 672400, over cnt = 119(0%), over = 244, worst = 9
PHY-1002 : len = 674112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.886298s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (42.3%)

PHY-1001 : Congestion index: top1 = 53.19, top5 = 46.29, top10 = 41.96, top15 = 39.20.
PHY-3001 : End congestion estimation;  1.031967s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (42.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.22213e-05
PHY-3002 : Step(199): len = 465683, overlap = 34.25
PHY-3002 : Step(200): len = 449964, overlap = 51.25
PHY-3002 : Step(201): len = 440829, overlap = 47
PHY-3002 : Step(202): len = 435859, overlap = 49
PHY-3002 : Step(203): len = 431251, overlap = 49.5
PHY-3002 : Step(204): len = 427715, overlap = 54
PHY-3002 : Step(205): len = 423346, overlap = 65.5
PHY-3002 : Step(206): len = 421215, overlap = 64.5
PHY-3002 : Step(207): len = 419107, overlap = 65.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.44425e-05
PHY-3002 : Step(208): len = 433378, overlap = 49
PHY-3002 : Step(209): len = 444672, overlap = 34.5
PHY-3002 : Step(210): len = 444605, overlap = 34.5
PHY-3002 : Step(211): len = 445014, overlap = 31
PHY-3002 : Step(212): len = 446674, overlap = 29.5
PHY-3002 : Step(213): len = 448649, overlap = 30.25
PHY-3002 : Step(214): len = 450215, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000168885
PHY-3002 : Step(215): len = 461878, overlap = 27.75
PHY-3002 : Step(216): len = 474608, overlap = 20.25
PHY-3002 : Step(217): len = 474659, overlap = 22
PHY-3002 : Step(218): len = 476377, overlap = 20
PHY-3002 : Step(219): len = 480857, overlap = 14.5
PHY-3002 : Step(220): len = 485912, overlap = 15.75
PHY-3002 : Step(221): len = 489805, overlap = 15.5
PHY-3002 : Step(222): len = 491963, overlap = 17.25
PHY-3002 : Step(223): len = 493514, overlap = 17.75
PHY-3002 : Step(224): len = 494611, overlap = 14.75
PHY-3002 : Step(225): len = 495106, overlap = 15
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000333199
PHY-3002 : Step(226): len = 501605, overlap = 14.75
PHY-3002 : Step(227): len = 510042, overlap = 15.25
PHY-3002 : Step(228): len = 512911, overlap = 14.25
PHY-3002 : Step(229): len = 514267, overlap = 12.25
PHY-3002 : Step(230): len = 515994, overlap = 10.5
PHY-3002 : Step(231): len = 517593, overlap = 11.25
PHY-3002 : Step(232): len = 518407, overlap = 10.75
PHY-3002 : Step(233): len = 519287, overlap = 10.75
PHY-3002 : Step(234): len = 519513, overlap = 10.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000665672
PHY-3002 : Step(235): len = 524210, overlap = 9
PHY-3002 : Step(236): len = 529414, overlap = 10
PHY-3002 : Step(237): len = 530010, overlap = 9.75
PHY-3002 : Step(238): len = 530336, overlap = 8
PHY-3002 : Step(239): len = 531528, overlap = 8.5
PHY-3002 : Step(240): len = 532945, overlap = 6.75
PHY-3002 : Step(241): len = 533753, overlap = 6.75
PHY-3002 : Step(242): len = 533759, overlap = 6.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00133134
PHY-3002 : Step(243): len = 535123, overlap = 6.25
PHY-3002 : Step(244): len = 538596, overlap = 6.75
PHY-3002 : Step(245): len = 541756, overlap = 5
PHY-3002 : Step(246): len = 543417, overlap = 6
PHY-3002 : Step(247): len = 543650, overlap = 4.75
PHY-3002 : Step(248): len = 542669, overlap = 5.25
PHY-3002 : Step(249): len = 542827, overlap = 4.5
PHY-3002 : Step(250): len = 543265, overlap = 5.25
PHY-3002 : Step(251): len = 543732, overlap = 6
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00244756
PHY-3002 : Step(252): len = 544741, overlap = 6
PHY-3002 : Step(253): len = 546400, overlap = 4
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00396016
PHY-3002 : Step(254): len = 546937, overlap = 4.75
PHY-3002 : Step(255): len = 549131, overlap = 4.75
PHY-3002 : Step(256): len = 550719, overlap = 5.25
PHY-3002 : Step(257): len = 551680, overlap = 5
PHY-3002 : Step(258): len = 552542, overlap = 5.5
PHY-3002 : Step(259): len = 553572, overlap = 5
PHY-3002 : Step(260): len = 553905, overlap = 4.25
PHY-3002 : Step(261): len = 554188, overlap = 3.75
PHY-3001 : Before Legalized: Len = 554188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.821136s wall, 0.031250s user + 0.156250s system = 0.187500s CPU (22.8%)

PHY-3001 : After Legalized: Len = 569357, Over = 0
PHY-3001 : Trial Legalized: Len = 569357
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 32/7637.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 713480, over cnt = 1254(3%), over = 2364, worst = 12
PHY-1002 : len = 724344, over cnt = 618(1%), over = 1016, worst = 11
PHY-1002 : len = 730848, over cnt = 311(0%), over = 483, worst = 10
PHY-1002 : len = 734904, over cnt = 103(0%), over = 147, worst = 8
PHY-1002 : len = 736976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.127663s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (44.3%)

PHY-1001 : Congestion index: top1 = 52.46, top5 = 45.51, top10 = 41.75, top15 = 39.29.
PHY-3001 : End congestion estimation;  1.310547s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (42.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00014644
PHY-3002 : Step(262): len = 535410, overlap = 4
PHY-3002 : Step(263): len = 521710, overlap = 7.5
PHY-3002 : Step(264): len = 514758, overlap = 11.25
PHY-3002 : Step(265): len = 509900, overlap = 12.25
PHY-3002 : Step(266): len = 507443, overlap = 13
PHY-3002 : Step(267): len = 504675, overlap = 13.75
PHY-3002 : Step(268): len = 503097, overlap = 14.75
PHY-3002 : Step(269): len = 500849, overlap = 15.25
PHY-3002 : Step(270): len = 500027, overlap = 14.75
PHY-3002 : Step(271): len = 499512, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000290093
PHY-3002 : Step(272): len = 506961, overlap = 11.75
PHY-3002 : Step(273): len = 513250, overlap = 8.25
PHY-3002 : Step(274): len = 513479, overlap = 8
PHY-3002 : Step(275): len = 513303, overlap = 7.25
PHY-3002 : Step(276): len = 514094, overlap = 7
PHY-3001 : Before Legalized: Len = 514094
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010122s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 523109, Over = 0
PHY-3001 : Legalized: Len = 523109, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.016685s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 2, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 523155, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 415/7637.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 670616, over cnt = 1156(3%), over = 2246, worst = 12
PHY-1002 : len = 680968, over cnt = 573(1%), over = 999, worst = 9
PHY-1002 : len = 690776, over cnt = 184(0%), over = 264, worst = 7
PHY-1002 : len = 693400, over cnt = 38(0%), over = 46, worst = 3
PHY-1002 : len = 694192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.094096s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (34.3%)

PHY-1001 : Congestion index: top1 = 50.60, top5 = 42.47, top10 = 38.81, top15 = 36.44.
PHY-1001 : End incremental global routing;  1.240865s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (35.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37920, tnet num: 7635, tinst num: 3360, tnode num: 44203, tedge num: 63667.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.579839s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (26.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.976389s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (33.2%)

OPT-1001 : Current memory(MB): used = 435, reserve = 424, peak = 435.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.008221s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7204/7637.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 694192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054341s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 50.60, top5 = 42.47, top10 = 38.81, top15 = 36.44.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.008915s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.243039s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (32.7%)

RUN-1003 : finish command "place" in  14.468601s wall, 5.343750s user + 0.687500s system = 6.031250s CPU (41.7%)

RUN-1004 : used memory is 386 MB, reserved memory is 374 MB, peak memory is 441 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.242513s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (47.8%)

RUN-1004 : used memory is 384 MB, reserved memory is 374 MB, peak memory is 515 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3362 instances
RUN-1001 : 1616 mslices, 1617 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7637 nets
RUN-1001 : 3679 nets have 2 pins
RUN-1001 : 2869 nets have [3 - 5] pins
RUN-1001 : 563 nets have [6 - 10] pins
RUN-1001 : 274 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37920, tnet num: 7635, tinst num: 3360, tnode num: 44203, tedge num: 63667.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1616 mslices, 1617 lslices, 41 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7635 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3468 clock pins, and constraint 6262 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 666656, over cnt = 1165(3%), over = 2262, worst = 12
PHY-1002 : len = 677944, over cnt = 561(1%), over = 955, worst = 11
PHY-1002 : len = 684648, over cnt = 201(0%), over = 343, worst = 10
PHY-1002 : len = 689720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.908590s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (48.2%)

PHY-1001 : Congestion index: top1 = 50.13, top5 = 42.36, top10 = 38.62, top15 = 36.24.
PHY-1001 : End global routing;  1.058373s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (48.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 481, reserve = 472, peak = 515.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 743, reserve = 737, peak = 743.
PHY-1001 : End build detailed router design. 2.844163s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (38.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 92984, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.503881s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (21.7%)

PHY-1001 : Current memory(MB): used = 777, reserve = 772, peak = 777.
PHY-1001 : End phase 1; 0.508181s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (21.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.15552e+06, over cnt = 701(0%), over = 706, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 786, reserve = 781, peak = 786.
PHY-1001 : End initial routed; 33.157313s wall, 13.140625s user + 0.156250s system = 13.296875s CPU (40.1%)

PHY-1001 : Current memory(MB): used = 786, reserve = 781, peak = 786.
PHY-1001 : End phase 2; 33.157346s wall, 13.140625s user + 0.156250s system = 13.296875s CPU (40.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.12719e+06, over cnt = 165(0%), over = 165, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.955330s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (47.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.12224e+06, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.536415s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (37.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.12182e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.270025s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (34.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.12171e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.180656s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (34.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.12171e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.222301s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (28.1%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.12171e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.281814s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (11.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.12171e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.328483s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (14.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.1217e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.081996s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.1%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.12171e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.101079s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.9%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.12167e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.139990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.12166e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.118417s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.6%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 2.12166e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 12; 0.110860s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (42.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 188 feed throughs used by 116 nets
PHY-1001 : End commit to database; 1.148721s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (53.0%)

PHY-1001 : Current memory(MB): used = 853, reserve = 851, peak = 853.
PHY-1001 : End phase 3; 5.640292s wall, 2.140625s user + 0.062500s system = 2.203125s CPU (39.1%)

PHY-1003 : Routed, final wirelength = 2.12166e+06
PHY-1001 : Current memory(MB): used = 855, reserve = 853, peak = 855.
PHY-1001 : End export database. 0.021682s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  42.366002s wall, 16.453125s user + 0.296875s system = 16.750000s CPU (39.5%)

RUN-1003 : finish command "route" in  44.320804s wall, 17.265625s user + 0.296875s system = 17.562500s CPU (39.6%)

RUN-1004 : used memory is 764 MB, reserved memory is 764 MB, peak memory is 855 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        41
  #input                    7
  #output                  17
  #inout                   17

Utilization Statistics
#lut                     6065   out of  19600   30.94%
#reg                     2100   out of  19600   10.71%
#le                      6166
  #lut only              4066   out of   6166   65.94%
  #reg only               101   out of   6166    1.64%
  #lut&reg               1999   out of   6166   32.42%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       41   out of    188   21.81%
  #ireg                     5
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1640
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              77
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               mslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    17


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
     beep        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    LED[7]        INOUT        F16        LVCMOS33           8           PULLUP      NONE    
    LED[6]        INOUT        E16        LVCMOS33           8           PULLUP      NONE    
    LED[5]        INOUT        E13        LVCMOS33           8           PULLUP      NONE    
    LED[4]        INOUT        C16        LVCMOS33           8           PULLUP      NONE    
    LED[3]        INOUT        C15        LVCMOS33           8           PULLUP      NONE    
    LED[2]        INOUT        B16        LVCMOS33           8           PULLUP      NONE    
    LED[1]        INOUT        B15        LVCMOS33           8           PULLUP      NONE    
    LED[0]        INOUT        B14        LVCMOS33           8           PULLUP      OREG    
    SW[7]         INOUT        A14        LVCMOS33           8           PULLUP      NONE    
    SW[6]         INOUT        A13        LVCMOS33           8           PULLUP      NONE    
    SW[5]         INOUT        B12        LVCMOS33           8           PULLUP      NONE    
    SW[4]         INOUT        A12        LVCMOS33           8           PULLUP      NONE    
    SW[3]         INOUT        A11        LVCMOS33           8           PULLUP      NONE    
    SW[2]         INOUT        B10        LVCMOS33           8           PULLUP      NONE    
    SW[1]         INOUT        A10        LVCMOS33           8           PULLUP      NONE    
    SW[0]         INOUT         A9        LVCMOS33           8           PULLUP      NONE    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6166   |5980    |85      |2110    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5267   |5189    |65      |1382    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |222    |217     |0       |173     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |10     |10      |0       |8       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |6      |6       |0       |6       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |12     |12      |0       |11      |16      |0       |
|    RAM               |Block_RAM            |0      |0       |0       |0       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |35     |35      |0       |23      |64      |0       |
|    RAM               |Block_RAM            |0      |0       |0       |0       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |208    |186     |0       |183     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |6      |6       |0       |0       |0       |0       |
|    u_seg_sel_decoder |seg_sel_decoder      |5      |5       |0       |0       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |405    |324     |20      |320     |0       |0       |
|    u_key_filter      |key_filter           |91     |79      |11      |66      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |66     |44      |9       |47      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |10     |10      |0       |7       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3638  
    #2          2       1810  
    #3          3       519   
    #4          4       540   
    #5        5-10      602   
    #6        11-50     430   
    #7       51-100      50   
    #8       101-500     1    
    #9        >500       1    
  Average     3.76            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.439090s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (69.5%)

RUN-1004 : used memory is 752 MB, reserved memory is 748 MB, peak memory is 861 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3360
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7637, pip num: 114536
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 188
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3078 valid insts, and 291323 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.850136s wall, 47.968750s user + 0.203125s system = 48.171875s CPU (544.3%)

RUN-1004 : used memory is 782 MB, reserved memory is 788 MB, peak memory is 951 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250309_173343.log"
