{"metadata":{"role":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"},{"text":")","kind":"text"}],"externalID":"s:11VHDLParsing4TypeO8rawValueACSgSS_tcfc","modules":[{"name":"VHDLParsing"}],"title":"init(rawValue:)","symbolKind":"init","roleHeading":"Initializer"},"kind":"symbol","abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"Type"},{"text":" from the given ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code.","type":"text"}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"String","preciseIdentifier":"s:SS"},{"kind":"text","text":")"}]}]},{"kind":"parameters","parameters":[{"content":[{"inlineContent":[{"text":"The ","type":"text"},{"code":"VHDL","type":"codeVoice"},{"text":" code defining the type.","type":"text"}],"type":"paragraph"}],"name":"rawValue"}]}],"sections":[],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type\/init(rawValue:)","interfaceLanguage":"swift"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type"]]},"schemaVersion":{"minor":3,"patch":0,"major":0},"variants":[{"paths":["\/documentation\/vhdlparsing\/type\/init(rawvalue:)"],"traits":[{"interfaceLanguage":"swift"}]}],"references":{"doc://VHDLParsing/documentation/VHDLParsing/Type":{"fragments":[{"kind":"keyword","text":"enum"},{"kind":"text","text":" "},{"kind":"identifier","text":"Type"}],"title":"Type","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"Type"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type","role":"symbol","type":"topic","abstract":[{"type":"text","text":"A type in "},{"code":"VHDL","type":"codeVoice"},{"type":"text","text":"."}],"url":"\/documentation\/vhdlparsing\/type"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/Type/init(rawValue:)":{"role":"symbol","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?("},{"kind":"externalParam","text":"rawValue"},{"text":": ","kind":"text"},{"text":"String","kind":"typeIdentifier","preciseIdentifier":"s:SS"},{"text":")","kind":"text"}],"type":"topic","kind":"symbol","title":"init(rawValue:)","url":"\/documentation\/vhdlparsing\/type\/init(rawvalue:)","abstract":[{"text":"Creates a new ","type":"text"},{"type":"codeVoice","code":"Type"},{"text":" from the given ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":" code.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/Type\/init(rawValue:)"}}}