# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/pink/share/ysyx-2024/verilog_ex/barrel_shifter/vsrc/shift_register.v /home/pink/share/ysyx-2024/verilog_ex/barrel_shifter/vsrc/top.v /home/pink/share/ysyx-2024/verilog_ex/barrel_shifter/csrc/main.cpp /home/pink/share/ysyx-2024/verilog_ex/barrel_shifter/build/auto_bind.cpp /home/pink/share/ysyx-2024/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/pink/share/ysyx-2024/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/pink/share/ysyx-2024/verilog_ex/barrel_shifter/build/top"
T      3020      875  1741926362           0  1741926362           0 "./build/obj_dir/Vtop.cpp"
T      2713      874  1741926362           0  1741926362           0 "./build/obj_dir/Vtop.h"
T      2521      883  1741926362           0  1741926362           0 "./build/obj_dir/Vtop.mk"
T       306      873  1741926362           0  1741926362           0 "./build/obj_dir/Vtop__ConstPool_0.cpp"
T       738      871  1741926362           0  1741926362           0 "./build/obj_dir/Vtop__Syms.cpp"
T       921      872  1741926362           0  1741926362           0 "./build/obj_dir/Vtop__Syms.h"
T      1092      876  1741926362           0  1741926362           0 "./build/obj_dir/Vtop___024root.h"
T       946      880  1741926362           0  1741926362           0 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833      878  1741926362           0  1741926362           0 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      5392      881  1741926362           0  1741926362           0 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6762      879  1741926362           0  1741926362           0 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614      877  1741926362           0  1741926362           0 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       793      884  1741926362           0  1741926362           0 "./build/obj_dir/Vtop__ver.d"
T         0        0  1741926362           0  1741926362           0 "./build/obj_dir/Vtop__verFiles.dat"
T      1642      882  1741926362           0  1741926362           0 "./build/obj_dir/Vtop_classes.mk"
S      1235       41  1741763992           0  1741763992           0 "/home/pink/share/ysyx-2024/verilog_ex/barrel_shifter/vsrc/shift_register.v"
S      2675       42  1741858775           0  1741858775           0 "/home/pink/share/ysyx-2024/verilog_ex/barrel_shifter/vsrc/top.v"
S  20938328  1319054  1737784464   376393045  1737784464   376393045 "/usr/local/bin/verilator_bin"
S      3275  1319124  1737784464   571401153  1737784464   571401153 "/usr/local/share/verilator/include/verilated_std.sv"
