proc main(int32 a0_0, int32 a1_0, int32 a2_0, int32 a3_0, int32 a4_0, int32 a5_0, int32 a6_0, int32 a7_0, int32 a8_0, int32 a9_0) =
{ true && and [a0_0 <=s 110729625@32, a0_0 >=s (-110729625)@32, a1_0 <=s 55364812@32, a1_0 >=s (-55364812)@32, a2_0 <=s 110729625@32, a2_0 >=s (-110729625)@32, a3_0 <=s 55364812@32, a3_0 >=s (-55364812)@32, a4_0 <=s 110729625@32, a4_0 >=s (-110729625)@32, a5_0 <=s 55364812@32, a5_0 >=s (-55364812)@32, a6_0 <=s 110729625@32, a6_0 >=s (-110729625)@32, a7_0 <=s 55364812@32, a7_0 >=s (-55364812)@32, a8_0 <=s 110729625@32, a8_0 >=s (-110729625)@32, a9_0 <=s 55364812@32, a9_0 >=s (-55364812)@32] }
mul f0_2106_1 a0_0 2@int32;
mul f1_2107_1 a1_0 2@int32;
mul f2_2108_1 a2_0 2@int32;
mul f3_2109_1 a3_0 2@int32;
mul f4_2110_1 a4_0 2@int32;
mul f5_2111_1 a5_0 2@int32;
mul f6_2112_1 a6_0 2@int32;
mul f7_2113_1 a7_0 2@int32;
mul f5_38114_1 a5_0 38@int32;
mul f6_19115_1 a6_0 19@int32;
mul f7_38116_1 a7_0 38@int32;
mul f8_19117_1 a8_0 19@int32;
mul f9_38118_1 a9_0 38@int32;
mulj f0f0119_1 a0_0 a0_0;
mulj f0f1_2120_1 f0_2106_1 a1_0;
mulj f0f2_2121_1 f0_2106_1 a2_0;
mulj f0f3_2122_1 f0_2106_1 a3_0;
mulj f0f4_2123_1 f0_2106_1 a4_0;
mulj f0f5_2124_1 f0_2106_1 a5_0;
mulj f0f6_2125_1 f0_2106_1 a6_0;
mulj f0f7_2126_1 f0_2106_1 a7_0;
mulj f0f8_2127_1 f0_2106_1 a8_0;
mulj f0f9_2128_1 f0_2106_1 a9_0;
mulj f1f1_2129_1 a1_0 f1_2107_1;
mulj f1f2_2130_1 a2_0 f1_2107_1;
mulj f1f3_4131_1 f1_2107_1 f3_2109_1;
mulj f1f4_2132_1 a4_0 f1_2107_1;
mulj f1f5_4133_1 f1_2107_1 f5_2111_1;
mulj f1f6_2134_1 a6_0 f1_2107_1;
mulj f1f7_4135_1 f1_2107_1 f7_2113_1;
mulj f1f8_2136_1 a8_0 f1_2107_1;
mulj f1f9_76137_1 f1_2107_1 f9_38118_1;
mulj f2f2138_1 a2_0 a2_0;
mulj f2f3_2139_1 a3_0 f2_2108_1;
mulj f2f4_2140_1 a4_0 f2_2108_1;
mulj f2f5_2141_1 a5_0 f2_2108_1;
mulj f2f6_2142_1 a6_0 f2_2108_1;
mulj f2f7_2143_1 a7_0 f2_2108_1;
mulj f2f8_38144_1 f2_2108_1 f8_19117_1;
mulj f2f9_38145_1 a2_0 f9_38118_1;
mulj f3f3_2146_1 a3_0 f3_2109_1;
mulj f3f4_2147_1 a4_0 f3_2109_1;
mulj f3f5_4148_1 f3_2109_1 f5_2111_1;
mulj f3f6_2149_1 a6_0 f3_2109_1;
mulj f3f7_76150_1 f3_2109_1 f7_38116_1;
mulj f3f8_38151_1 f3_2109_1 f8_19117_1;
mulj f3f9_76152_1 f3_2109_1 f9_38118_1;
mulj f4f4153_1 a4_0 a4_0;
mulj f4f5_2154_1 a5_0 f4_2110_1;
mulj f4f6_38155_1 f4_2110_1 f6_19115_1;
mulj f4f7_38156_1 a4_0 f7_38116_1;
mulj f4f8_38157_1 f8_19117_1 f4_2110_1;
mulj f4f9_38158_1 a4_0 f9_38118_1;
mulj f5f5_38159_1 a5_0 f5_38114_1;
mulj f5f6_38160_1 f5_2111_1 f6_19115_1;
mulj f5f7_76161_1 f5_2111_1 f7_38116_1;
mulj f5f8_38162_1 f5_2111_1 f8_19117_1;
mulj f5f9_76163_1 f5_2111_1 f9_38118_1;
mulj f6f6_19164_1 a6_0 f6_19115_1;
mulj f6f7_38165_1 a6_0 f7_38116_1;
mulj f6f8_38166_1 f8_19117_1 f6_2112_1;
mulj f6f9_38167_1 a6_0 f9_38118_1;
mulj f7f7_38168_1 a7_0 f7_38116_1;
mulj f7f8_38169_1 f7_2113_1 f8_19117_1;
mulj f7f9_76170_1 f7_2113_1 f9_38118_1;
mulj f8f8_19171_1 a8_0 f8_19117_1;
mulj f8f9_38172_1 a8_0 f9_38118_1;
mulj f9f9_38173_1 a9_0 f9_38118_1;
add v237_1 f1f9_76137_1 f2f8_38144_1;
add v25_1 f0f0119_1 v237_1;
add v26_1 v25_1 f3f7_76150_1;
add v27_1 v26_1 f4f6_38155_1;
add h0174_1 v27_1 f5f5_38159_1;
add v28_1 f0f1_2120_1 f2f9_38145_1;
add v29_1 v28_1 f3f8_38151_1;
add v30_1 v29_1 f4f7_38156_1;
add h1175_1 v30_1 f5f6_38160_1;
add v31_1 f0f2_2121_1 f1f1_2129_1;
add v32_1 v31_1 f3f9_76152_1;
add v33_1 v32_1 f4f8_38157_1;
add v34_1 v33_1 f5f7_76161_1;
add h2176_1 v34_1 f6f6_19164_1;
add v35_1 f0f3_2122_1 f1f2_2130_1;
add v36_1 v35_1 f4f9_38158_1;
add v37_1 v36_1 f5f8_38162_1;
add h3177_1 v37_1 f6f7_38165_1;
add v38_1 f0f4_2123_1 f1f3_4131_1;
add v39_1 v38_1 f2f2138_1;
add v40_1 v39_1 f5f9_76163_1;
add v41_1 v40_1 f6f8_38166_1;
add h4178_1 v41_1 f7f7_38168_1;
add v42_1 f0f5_2124_1 f1f4_2132_1;
add v43_1 v42_1 f2f3_2139_1;
add v44_1 v43_1 f6f9_38167_1;
add h5179_1 v44_1 f7f8_38169_1;
add v45_1 f0f6_2125_1 f1f5_4133_1;
add v46_1 v45_1 f2f4_2140_1;
add v47_1 v46_1 f3f3_2146_1;
add v48_1 v47_1 f7f9_76170_1;
add h6180_1 v48_1 f8f8_19171_1;
add v49_1 f0f7_2126_1 f1f6_2134_1;
add v50_1 v49_1 f2f5_2141_1;
add v51_1 v50_1 f3f4_2147_1;
add h7181_1 v51_1 f8f9_38172_1;
add v52_1 f0f8_2127_1 f1f7_4135_1;
add v235_1 v52_1 f4f4153_1;
add v236_1 f2f6_2142_1 v235_1;
add v55_1 f3f5_4148_1 v236_1;
add h8182_1 v55_1 f9f9_38173_1;
add v56_1 f0f9_2128_1 f1f8_2136_1;
add v57_1 v56_1 f2f7_2143_1;
add v58_1 v57_1 f3f6_2149_1;
add h9183_1 v58_1 f4f5_2154_1;
add v59_1 h0174_1 33554432@int64;
split carry0184_1 tmp_to_use_1 v59_1 26;
add h1185_1 h1175_1 carry0184_1;
and v60_1@int64 v59_1 (-67108864)@int64;
assume v60_1 = carry0184_1 * 67108864 && true;
sub h0186_1 h0174_1 v60_1;
add v61_1 h4178_1 33554432@int64;
split carry4187_1 tmp_to_use_2 v61_1 26;
add h5188_1 h5179_1 carry4187_1;
and v62_1@int64 v61_1 (-67108864)@int64;
assume v62_1 = carry4187_1 * 67108864 && true;
sub h4189_1 h4178_1 v62_1;
add v63_1 h1185_1 16777216@int64;
split carry1190_1 tmp_to_use_3 v63_1 25;
add h2191_1 h2176_1 carry1190_1;
and v64_1@int64 v63_1 (-33554432)@int64;
assume v64_1 = carry1190_1 * 33554432 && true;
sub h1192_1 h1185_1 v64_1;
add v65_1 h5188_1 16777216@int64;
split carry5193_1 tmp_to_use_4 v65_1 25;
add h6194_1 h6180_1 carry5193_1;
and v66_1@int64 v65_1 (-33554432)@int64;
assume v66_1 = carry5193_1 * 33554432 && true;
sub h5195_1 h5188_1 v66_1;
add v67_1 h2191_1 33554432@int64;
split carry2196_1 tmp_to_use_5 v67_1 26;
add h3197_1 h3177_1 carry2196_1;
and v68_1@int64 v67_1 (-67108864)@int64;
assume v68_1 = carry2196_1 * 67108864 && true;
sub h2198_1 h2191_1 v68_1;
add v69_1 h6194_1 33554432@int64;
split carry6199_1 tmp_to_use_6 v69_1 26;
add h7200_1 h7181_1 carry6199_1;
and v70_1@int64 v69_1 (-67108864)@int64;
assume v70_1 = carry6199_1 * 67108864 && true;
sub h6201_1 h6194_1 v70_1;
add v71_1 h3197_1 16777216@int64;
split carry3202_1 tmp_to_use_7 v71_1 25;
add h4203_1 h4189_1 carry3202_1;
and v72_1@int64 v71_1 (-33554432)@int64;
assume v72_1 = carry3202_1 * 33554432 && true;
sub h3204_1 h3197_1 v72_1;
add v73_1 h7200_1 16777216@int64;
split carry7205_1 tmp_to_use_8 v73_1 25;
add h8206_1 h8182_1 carry7205_1;
and v74_1@int64 v73_1 (-33554432)@int64;
assume v74_1 = carry7205_1 * 33554432 && true;
sub h7207_1 h7200_1 v74_1;
add v75_1 h4203_1 33554432@int64;
split carry4208_1 tmp_to_use_9 v75_1 26;
add h5209_1 h5195_1 carry4208_1;
and v76_1@int64 v75_1 (-67108864)@int64;
assume v76_1 = carry4208_1 * 67108864 && true;
sub h4210_1 h4203_1 v76_1;
add v77_1 h8206_1 33554432@int64;
split carry8211_1 tmp_to_use_10 v77_1 26;
add h9212_1 h9183_1 carry8211_1;
and v78_1@int64 v77_1 (-67108864)@int64;
assume v78_1 = carry8211_1 * 67108864 && true;
sub h8213_1 h8206_1 v78_1;
add v79_1 h9212_1 16777216@int64;
split carry9214_1 tmp_to_use_11 v79_1 25;
mul v80_1 carry9214_1 19@int64;
add h0215_1 v80_1 h0186_1;
and v81_1@int64 v79_1 (-33554432)@int64;
assume v81_1 = carry9214_1 * 33554432 && true;
sub h9216_1 h9212_1 v81_1;
add v82_1 h0215_1 33554432@int64;
split carry0217_1 tmp_to_use_12 v82_1 26;
add h1218_1 h1192_1 carry0217_1;
and v83_1@int64 v82_1 (-67108864)@int64;
assume v83_1 = carry0217_1 * 67108864 && true;
sub h0219_1 h0215_1 v83_1;
vpc v84_1@int32 h0219_1;
vpc v85_1@int32 h1218_1;
vpc v86_1@int32 h2198_1;
vpc v87_1@int32 h3204_1;
vpc v88_1@int32 h4210_1;
vpc v89_1@int32 h5209_1;
vpc v90_1@int32 h6201_1;
vpc v91_1@int32 h7207_1;
vpc v92_1@int32 h8213_1;
vpc v93_1@int32 h9216_1;
{ v84_1 + (v85_1 * 67108864) + (v86_1 * 2251799813685248) + (v87_1 * 151115727451828646838272) + (v88_1 * 5070602400912917605986812821504) + (v89_1 * 340282366920938463463374607431768211456) + (v90_1 * 11417981541647679048466287755595961091061972992) + (v91_1 * 766247770432944429179173513575154591809369561091801088) + (v92_1 * 25711008708143844408671393477458601640355247900524685364822016) + (v93_1 * 1725436586697640946858688965569256363112777243042596638790631055949824) = (a0_0 + (a1_0 * 67108864) + (a2_0 * 2251799813685248) + (a3_0 * 151115727451828646838272) + (a4_0 * 5070602400912917605986812821504) + (a5_0 * 340282366920938463463374607431768211456) + (a6_0 * 11417981541647679048466287755595961091061972992) + (a7_0 * 766247770432944429179173513575154591809369561091801088) + (a8_0 * 25711008708143844408671393477458601640355247900524685364822016) + (a9_0 * 1725436586697640946858688965569256363112777243042596638790631055949824)) * (a0_0 + (a1_0 * 67108864) + (a2_0 * 2251799813685248) + (a3_0 * 151115727451828646838272) + (a4_0 * 5070602400912917605986812821504) + (a5_0 * 340282366920938463463374607431768211456) + (a6_0 * 11417981541647679048466287755595961091061972992) + (a7_0 * 766247770432944429179173513575154591809369561091801088) + (a8_0 * 25711008708143844408671393477458601640355247900524685364822016) + (a9_0 * 1725436586697640946858688965569256363112777243042596638790631055949824)) (mod 57896044618658097711785492504343953926634992332820282019728792003956564819968 - 19) && and [v60_1 = mul (carry0184_1) (67108864@64), v62_1 = mul (carry4187_1) (67108864@64), v64_1 = mul (carry1190_1) (33554432@64), v66_1 = mul (carry5193_1) (33554432@64), v68_1 = mul (carry2196_1) (67108864@64), v70_1 = mul (carry6199_1) (67108864@64), v72_1 = mul (carry3202_1) (33554432@64), v74_1 = mul (carry7205_1) (33554432@64), v76_1 = mul (carry4208_1) (67108864@64), v78_1 = mul (carry8211_1) (67108864@64), v81_1 = mul (carry9214_1) (33554432@64), v83_1 = mul (carry0217_1) (67108864@64), v84_1 <=s 33889976@32, v84_1 >=s (-33889976)@32, v85_1 <=s 16944988@32, v85_1 >=s (-16944988)@32, v86_1 <=s 33889976@32, v86_1 >=s (-33889976)@32, v87_1 <=s 16944988@32, v87_1 >=s (-16944988)@32, v88_1 <=s 33889976@32, v88_1 >=s (-33889976)@32, v89_1 <=s 16944988@32, v89_1 >=s (-16944988)@32, v90_1 <=s 33889976@32, v90_1 >=s (-33889976)@32, v91_1 <=s 16944988@32, v91_1 >=s (-16944988)@32, v92_1 <=s 33889976@32, v92_1 >=s (-33889976)@32, v93_1 <=s 16944988@32, v93_1 >=s (-16944988)@32] }