vhdtdtfi -lib work E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/ch_fifo_wrap.v -lang verilog -prj capture_2ch -o ch_fifo_wrap.spl -module ch_fifo_wrap -template E:/Xilinx/14.5/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family virtex5 ch_fifo_wrap.spl E:/xillybus_adc_capture/ad9284_2ch_capture/capture_2ch/ch_fifo_wrap.sym 
