!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/;"	extras:pseudo
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/;"	extras:pseudo
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/;"	extras:pseudo
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/;"	extras:pseudo
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/;"	extras:pseudo
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/;"	extras:pseudo
!_TAG_PROC_CWD	g:/test_projects/quartus_prjs/common/rtl/	//;"	extras:pseudo
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//;"	extras:pseudo
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/;"	extras:pseudo
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/;"	extras:pseudo
!_TAG_PROGRAM_VERSION	5.9.0	/c8107978/;"	extras:pseudo
AB_GEN_FOR	ActionBurst.v	/^	for (i=0; i<WIDTH; i=i+1) begin : AB_GEN_FOR$/;"	kind:block	line:79	language:Verilog	scope:module:ActionBurst	roles:def
AB_GEN_FOR	ActionBurst2.v	/^	for (i=0; i<WIDTH; i=i+1) begin : AB_GEN_FOR$/;"	kind:block	line:88	language:Verilog	scope:module:ActionBurst2	roles:def
ALWAYS_CASEZV	basic_characters/basic_character_header.v	/^`define ALWAYS_CASEZV           $/;"	kind:constant	line:24	language:Verilog	roles:def
ActionBurst	ActionBurst.v	/^module ActionBurst(clk,nrst,step_wdth,start,busy,out);$/;"	kind:module	line:29	language:Verilog	roles:def
ActionBurst.AB_GEN_FOR	ActionBurst.v	/^	for (i=0; i<WIDTH; i=i+1) begin : AB_GEN_FOR$/;"	kind:block	line:79	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.PG	ActionBurst.v	/^PulseGen PG($/;"	kind:instance	line:44	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.PgOut	ActionBurst.v	/^wire PgOut;$/;"	kind:net	line:40	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.WIDTH	ActionBurst.v	/^parameter WIDTH = 8;$/;"	kind:constant	line:31	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.busy	ActionBurst.v	/^output reg busy = 0;$/;"	kind:port	line:37	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.clk	ActionBurst.v	/^input wire clk;$/;"	kind:port	line:33	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.i	ActionBurst.v	/^genvar i;$/;"	kind:register	line:77	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.nrst	ActionBurst.v	/^input wire nrst;$/;"	kind:port	line:34	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.out	ActionBurst.v	/^output wire [(WIDTH-1):0] out;$/;"	kind:port	line:38	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.start	ActionBurst.v	/^input wire start;$/;"	kind:port	line:36	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.state	ActionBurst.v	/^reg [31:0] state = 0;$/;"	kind:register	line:41	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.step_wdth	ActionBurst.v	/^input wire [31:0] step_wdth;	\/\/ Module buffers step_wdth in PG instance on the SECOND cycle at/;"	kind:port	line:35	language:Verilog	scope:module:ActionBurst	roles:def	extras:qualified
ActionBurst.v	ActionBurst.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:84	epoch:1625362043
ActionBurst2	ActionBurst2.v	/^module ActionBurst2(clk,nrst,step_wdths,start,busy,out);$/;"	kind:module	line:30	language:Verilog	roles:def
ActionBurst2.AB_GEN_FOR	ActionBurst2.v	/^	for (i=0; i<WIDTH; i=i+1) begin : AB_GEN_FOR$/;"	kind:block	line:88	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.LW_FOR	ActionBurst2.v	/^	for(j=0; j<32; j=j+1) begin : LW_FOR$/;"	kind:block	line:48	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.PG	ActionBurst2.v	/^PulseGen PG($/;"	kind:instance	line:53	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.PgOut	ActionBurst2.v	/^wire PgOut;$/;"	kind:net	line:41	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.WIDTH	ActionBurst2.v	/^parameter WIDTH = 8;$/;"	kind:constant	line:32	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.busy	ActionBurst2.v	/^output reg busy = 0;$/;"	kind:port	line:38	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.clk	ActionBurst2.v	/^input wire clk;$/;"	kind:port	line:34	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.i	ActionBurst2.v	/^genvar i;$/;"	kind:register	line:86	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.j	ActionBurst2.v	/^genvar j;$/;"	kind:register	line:46	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.lw	ActionBurst2.v	/^wire [31:0] lw;$/;"	kind:net	line:44	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.nrst	ActionBurst2.v	/^input wire nrst;$/;"	kind:port	line:35	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.out	ActionBurst2.v	/^output wire [(WIDTH-1):0] out;$/;"	kind:port	line:39	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.start	ActionBurst2.v	/^input wire start;$/;"	kind:port	line:37	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.state	ActionBurst2.v	/^reg [31:0] state = 0;$/;"	kind:register	line:42	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.step_wdths	ActionBurst2.v	/^input wire [(WIDTH*32-1):0] step_wdths;$/;"	kind:port	line:36	language:Verilog	scope:module:ActionBurst2	roles:def	extras:qualified
ActionBurst2.v	ActionBurst2.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:93	epoch:1625362043
BAUD	UartRx.v	/^parameter BAUD = 9600;$/;"	kind:constant	line:37	language:Verilog	scope:module:UartRx	roles:def
BAUD	UartTx.v	/^parameter BAUD = 9600;$/;"	kind:constant	line:39	language:Verilog	scope:module:UartTx	roles:def
BAUD	uart_rx.sv	/^  BAUD = 9600,$/;"	kind:constant	line:34	language:SystemVerilog	scope:module:uart_rx	roles:def
BAUD	uart_tx.sv	/^  BAUD = 9600,$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:uart_tx	roles:def
BAUD_DIVISOR	UartTx.v	/^parameter BAUD_DIVISOR = CLK_HZ \/ BAUD;$/;"	kind:constant	line:40	language:Verilog	scope:module:UartTx	roles:def
BAUD_DIVISOR	uart_tx.sv	/^  bit [15:0] BAUD_DIVISOR = CLK_HZ \/ BAUD$/;"	kind:constant	line:38	language:SystemVerilog	scope:module:uart_tx	roles:def
BAUD_DIVISOR_2	UartRx.v	/^parameter BAUD_DIVISOR_2 = CLK_HZ \/ BAUD \/ 2;$/;"	kind:constant	line:38	language:Verilog	scope:module:UartRx	roles:def
BAUD_DIVISOR_2	uart_rx.sv	/^  bit [15:0] BAUD_DIVISOR_2 = CLK_HZ \/ BAUD \/ 2$/;"	kind:constant	line:35	language:SystemVerilog	scope:module:uart_rx	roles:def
BCD_Counter	BCD_Counter.v	/^module BCD_Counter(Clk, Cin, Rst_n, Cout, q);$/;"	kind:module	line:11	language:Verilog	roles:def
BCD_Counter.Cin	BCD_Counter.v	/^        input Cin;      \/\/计数器进位输入$/;"	kind:port	line:14	language:Verilog	scope:module:BCD_Counter	roles:def	extras:qualified
BCD_Counter.Clk	BCD_Counter.v	/^        input Clk;\/\/计数基准时钟$/;"	kind:port	line:13	language:Verilog	scope:module:BCD_Counter	roles:def	extras:qualified
BCD_Counter.Cout	BCD_Counter.v	/^        output   Cout;  \/\/计数进位输出$/;"	kind:port	line:17	language:Verilog	scope:module:BCD_Counter	roles:def	extras:qualified
BCD_Counter.Rst_n	BCD_Counter.v	/^        input Rst_n;    \/\/系统复位$/;"	kind:port	line:15	language:Verilog	scope:module:BCD_Counter	roles:def	extras:qualified
BCD_Counter.cnt	BCD_Counter.v	/^        reg [3:0]cnt;   \/\/定义计数器寄存器$/;"	kind:register	line:21	language:Verilog	scope:module:BCD_Counter	roles:def	extras:qualified
BCD_Counter.q	BCD_Counter.v	/^        output [3:0]q;  \/\/计数值输出$/;"	kind:port	line:19	language:Verilog	scope:module:BCD_Counter	roles:def	extras:qualified
BCD_Counter.v	BCD_Counter.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:57	epoch:1626007026
BCD_Counter0	BCD_Counter_top.v	/^    BCD_Counter BCD_Counter0($/;"	kind:instance	line:15	language:Verilog	scope:module:BCD_Counter_top	roles:def
BCD_Counter1	BCD_Counter_top.v	/^    BCD_Counter BCD_Counter1($/;"	kind:instance	line:23	language:Verilog	scope:module:BCD_Counter_top	roles:def
BCD_Counter2	BCD_Counter_top.v	/^    BCD_Counter BCD_Counter2($/;"	kind:instance	line:31	language:Verilog	scope:module:BCD_Counter_top	roles:def
BCD_Counter_top	BCD_Counter_top.v	/^module BCD_Counter_top(Clk, Cin, Rst_n, Cout, q);$/;"	kind:module	line:1	language:Verilog	roles:def
BCD_Counter_top.BCD_Counter0	BCD_Counter_top.v	/^    BCD_Counter BCD_Counter0($/;"	kind:instance	line:15	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.BCD_Counter1	BCD_Counter_top.v	/^    BCD_Counter BCD_Counter1($/;"	kind:instance	line:23	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.BCD_Counter2	BCD_Counter_top.v	/^    BCD_Counter BCD_Counter2($/;"	kind:instance	line:31	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.Cin	BCD_Counter_top.v	/^    input Cin;  \/\/计数器进位输入$/;"	kind:port	line:4	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.Clk	BCD_Counter_top.v	/^    input Clk;\/\/计数基准时钟$/;"	kind:port	line:3	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.Cout	BCD_Counter_top.v	/^    output Cout;    \/\/计数进位输出$/;"	kind:port	line:7	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.Cout0	BCD_Counter_top.v	/^    wire          Cout0,Cout1;$/;"	kind:net	line:10	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.Cout1	BCD_Counter_top.v	/^    wire          Cout0,Cout1;$/;"	kind:net	line:10	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.Rst_n	BCD_Counter_top.v	/^    input Rst_n;    \/\/系统复位$/;"	kind:port	line:5	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.q	BCD_Counter_top.v	/^    output [11:0] q; \/\/计数值输出$/;"	kind:port	line:8	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.q0	BCD_Counter_top.v	/^    wire [3:0]    q0,q1,q2;$/;"	kind:net	line:11	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.q1	BCD_Counter_top.v	/^    wire [3:0]    q0,q1,q2;$/;"	kind:net	line:11	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.q2	BCD_Counter_top.v	/^    wire [3:0]    q0,q1,q2;$/;"	kind:net	line:11	language:Verilog	scope:module:BCD_Counter_top	roles:def	extras:qualified
BCD_Counter_top.v	BCD_Counter_top.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:41	epoch:1625362965
BIN_WIDTH	bin2pos.sv	/^  BIN_WIDTH = 8,$/;"	kind:constant	line:26	language:SystemVerilog	scope:module:bin2pos	roles:def
BIN_WIDTH	pos2bin.sv	/^  BIN_WIDTH = 8,$/;"	kind:constant	line:29	language:SystemVerilog	scope:module:pos2bin	roles:def
BYTES	reverse_bytes.sv	/^  BYTES = 8$/;"	kind:constant	line:26	language:SystemVerilog	scope:module:reverse_bytes	roles:def
CD1	digital_sys_test_top.v	/^                  ) CD1 ($/;"	kind:instance	line:20	language:Verilog	scope:module:digital_sys_test	roles:def
CHK_MODE	prbs_gen_chk.sv	/^  CHK_MODE = 0,       \/\/ 0 - module is a gen$/;"	kind:constant	line:46	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
CLK_HZ	UartRx.v	/^parameter CLK_HZ = 200_000_000;$/;"	kind:constant	line:36	language:Verilog	scope:module:UartRx	roles:def
CLK_HZ	UartTx.v	/^parameter CLK_HZ = 200_000_000;$/;"	kind:constant	line:38	language:Verilog	scope:module:UartTx	roles:def
CLK_HZ	pdm_modulator.sv	/^  CLK_HZ = 100_000_000,$/;"	kind:constant	line:34	language:SystemVerilog	scope:module:pdm_modulator	roles:def
CLK_HZ	pwm_modulator.sv	/^  CLK_HZ = 100_000_000,$/;"	kind:constant	line:35	language:SystemVerilog	scope:module:pwm_modulator	roles:def
CLK_HZ	uart_rx.sv	/^  CLK_HZ = 200_000_000,$/;"	kind:constant	line:33	language:SystemVerilog	scope:module:uart_rx	roles:def
CLK_HZ	uart_tx.sv	/^  CLK_HZ = 200_000_000,$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:uart_tx	roles:def
CNTR_W	delay.sv	/^  CNTR_W = $clog2(LENGTH)$/;"	kind:constant	line:58	language:SystemVerilog	scope:module:delay	roles:def
CNTR_WIDTH	delayed_event.sv	/^  CNTR_WIDTH = $clog2(DELAY)$/;"	kind:constant	line:47	language:SystemVerilog	scope:module:delayed_event	roles:def
CNTR_WIDTH	pulse_gen.sv	/^  CNTR_WIDTH = 32$/;"	kind:constant	line:59	language:SystemVerilog	scope:module:pulse_gen	roles:def
CNTR_WIDTH	pulse_stretch.sv	/^localparam CNTR_WIDTH = $clog2(WIDTH) + 1;$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:pulse_stretch	roles:def
CPOL	spi_master.sv	/^  bit CPOL = 0,                  \/\/ Clock polarity for SPI interface$/;"	kind:constant	line:53	language:SystemVerilog	scope:module:spi_master	roles:def
Cin	BCD_Counter.v	/^        input Cin;      \/\/计数器进位输入$/;"	kind:port	line:14	language:Verilog	scope:module:BCD_Counter	roles:def
Cin	BCD_Counter_top.v	/^    input Cin;  \/\/计数器进位输入$/;"	kind:port	line:4	language:Verilog	scope:module:BCD_Counter_top	roles:def
Clk	BCD_Counter.v	/^        input Clk;\/\/计数基准时钟$/;"	kind:port	line:13	language:Verilog	scope:module:BCD_Counter	roles:def
Clk	BCD_Counter_top.v	/^    input Clk;\/\/计数基准时钟$/;"	kind:port	line:3	language:Verilog	scope:module:BCD_Counter_top	roles:def
Cout	BCD_Counter.v	/^        output   Cout;  \/\/计数进位输出$/;"	kind:port	line:17	language:Verilog	scope:module:BCD_Counter	roles:def
Cout	BCD_Counter_top.v	/^    output Cout;    \/\/计数进位输出$/;"	kind:port	line:7	language:Verilog	scope:module:BCD_Counter_top	roles:def
Cout0	BCD_Counter_top.v	/^    wire          Cout0,Cout1;$/;"	kind:net	line:10	language:Verilog	scope:module:BCD_Counter_top	roles:def
Cout1	BCD_Counter_top.v	/^    wire          Cout0,Cout1;$/;"	kind:net	line:10	language:Verilog	scope:module:BCD_Counter_top	roles:def
D1_WIDTH	reverse_dimensions.sv	/^  D1_WIDTH = 8,        \/\/ first dimention width$/;"	kind:constant	line:26	language:SystemVerilog	scope:module:reverse_dimensions	roles:def
D2_WIDTH	reverse_dimensions.sv	/^  D2_WIDTH = 3         \/\/ second dimention width$/;"	kind:constant	line:27	language:SystemVerilog	scope:module:reverse_dimensions	roles:def
DATA	uart_tx_shifter.sv	/^enum int unsigned { STOP, START, DATA } tx_state = STOP;$/;"	kind:constant	line:53	language:SystemVerilog	scope:enum:uart_tx_shifter.tx_state	roles:def
DATA_BITS	uart_rx_shifter.sv	/^  bit [7:0] DATA_BITS = 4,    \/\/ must be >=1$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
DATA_BITS	uart_tx_shifter.sv	/^  bit [7:0] DATA_BITS = 4,    \/\/ must be >=1$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
DATA_W	fifo.sv	/^  DATA_W = 32                     \/\/ data field width$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:fifo	roles:def
DATA_W	lifo.sv	/^  DATA_W = 32                     \/\/ data field width$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:lifo	roles:def
DELAY	delayed_event.sv	/^  DELAY = 32,$/;"	kind:constant	line:46	language:SystemVerilog	scope:module:delayed_event	roles:def
DEPTH	fifo.sv	/^  DEPTH = 4,                      \/\/ max elements count == DEPTH, DEPTH MUST be power of 2$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:fifo	roles:def
DEPTH	lifo.sv	/^  DEPTH = 4,                      \/\/ max elements count == DEPTH, DEPTH MUST be power of 2$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:lifo	roles:def
DEPTH	preview_fifo.sv	/^  DEPTH = 16,                    \/\/ must be at least 8$/;"	kind:constant	line:47	language:SystemVerilog	scope:module:preview_fifo	roles:def
DEPTH_W	fifo.sv	/^  DEPTH_W = $clog2(DEPTH)+1,      \/\/ elements counter width, extra bit to store$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:fifo	roles:def
DEPTH_W	lifo.sv	/^  DEPTH_W = $clog2(DEPTH)+1,      \/\/ elements counter width, extra bit to store$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:lifo	roles:def
ED1	digital_sys_test_top.v	/^                  ) ED1[31:0] ($/;"	kind:instance	line:35	language:Verilog	scope:module:digital_sys_test	roles:def
EDGE_DETECT_DEF	digital_sys_test_top.v	/^`define EDGE_DETECT_DEF$/;"	kind:constant	line:7	language:Verilog	roles:def
FREE_RUNNING_SPI_CLK	spi_master.sv	/^  bit FREE_RUNNING_SPI_CLK = 0,  \/\/ 0 - clk_pin is active only when ncs_pin = 0$/;"	kind:constant	line:60	language:SystemVerilog	scope:module:spi_master	roles:def
IDATA_WIDTH	adder_tree.sv	/^  parameter IDATA_WIDTH = 16,$/;"	kind:constant	line:28	language:SystemVerilog	scope:module:adder_tree	roles:def
INPUTS_NUM	adder_tree.sv	/^  parameter INPUTS_NUM = 125,$/;"	kind:constant	line:27	language:SystemVerilog	scope:module:adder_tree	roles:def
INPUTS_NUM_INT	adder_tree.sv	/^  parameter INPUTS_NUM_INT = 2 ** STAGES_NUM,$/;"	kind:constant	line:31	language:SystemVerilog	scope:module:adder_tree	roles:def
INV_PATTERN	prbs_gen_chk.sv	/^  INV_PATTERN = 1,    \/\/ invert PRBS bit-wise$/;"	kind:constant	line:48	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
LENGTH	delay.sv	/^  LENGTH = 2,                  \/\/ delay\/synchronizer chain length$/;"	kind:constant	line:46	language:SystemVerilog	scope:module:delay	roles:def
LENGTH	dynamic_delay.sv	/^  LENGTH = 63,                        \/\/ maximum delay chain length$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:dynamic_delay	roles:def
LW_FOR	ActionBurst2.v	/^	for(j=0; j<32; j=j+1) begin : LW_FOR$/;"	kind:block	line:48	language:Verilog	scope:module:ActionBurst2	roles:def
MISO_DATA_WIDTH	spi_master.sv	/^  bit [5:0] MISO_DATA_WIDTH = 8, \/\/ data word width in bits$/;"	kind:constant	line:65	language:SystemVerilog	scope:module:spi_master	roles:def
MOD_WIDTH	pdm_modulator.sv	/^  MOD_WIDTH = 8                       \/\/ modulation bitness$/;"	kind:constant	line:39	language:SystemVerilog	scope:module:pdm_modulator	roles:def
MOD_WIDTH	pwm_modulator.sv	/^  MOD_WIDTH = 8                       \/\/ modulation bitness$/;"	kind:constant	line:39	language:SystemVerilog	scope:module:pwm_modulator	roles:def
MOSI_DATA_WIDTH	spi_master.sv	/^  bit [5:0] MOSI_DATA_WIDTH = 8, \/\/ data word width in bits$/;"	kind:constant	line:62	language:SystemVerilog	scope:module:spi_master	roles:def
NDivide	NDivide.v	/^module NDivide(clk,nrst,d_start,d_busy,d_done,x,y,q,r);$/;"	kind:module	line:30	language:Verilog	roles:def
NDivide.XBITS	NDivide.v	/^parameter XBITS = 32;$/;"	kind:constant	line:32	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.YBITS	NDivide.v	/^parameter YBITS = 32;$/;"	kind:constant	line:33	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.clk	NDivide.v	/^input wire clk;$/;"	kind:port	line:35	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.d_busy	NDivide.v	/^output reg d_busy = 0;$/;"	kind:port	line:39	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.d_done	NDivide.v	/^output wire d_done;$/;"	kind:port	line:40	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.d_start	NDivide.v	/^input wire d_start;$/;"	kind:port	line:38	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.i	NDivide.v	/^reg [31:0] i = 0;$/;"	kind:register	line:49	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.nrst	NDivide.v	/^input wire nrst;$/;"	kind:port	line:36	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.q	NDivide.v	/^output reg [(XBITS-1):0] q = 0;$/;"	kind:port	line:44	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.r	NDivide.v	/^output wire [(YBITS-1):0] r;$/;"	kind:port	line:45	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.shift_y	NDivide.v	/^wire [(YBITS+XBITS-1):0] shift_y;$/;"	kind:net	line:51	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.v	NDivide.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:97	epoch:1625362047
NDivide.x	NDivide.v	/^input wire [(XBITS-1):0] x;$/;"	kind:port	line:42	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.x_buf	NDivide.v	/^reg [(XBITS+YBITS-1):0] x_buf = 0;$/;"	kind:register	line:47	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.x_buf_sub_shift_y	NDivide.v	/^wire [(YBITS+XBITS-1):0] x_buf_sub_shift_y;$/;"	kind:net	line:52	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.y	NDivide.v	/^input wire [(YBITS-1):0] y;$/;"	kind:port	line:43	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
NDivide.y_buf	NDivide.v	/^reg [(YBITS-1):0] y_buf = 0;$/;"	kind:register	line:48	language:Verilog	scope:module:NDivide	roles:def	extras:qualified
ODATA_WIDTH	adder_tree.sv	/^  parameter ODATA_WIDTH = IDATA_WIDTH + STAGES_NUM$/;"	kind:constant	line:32	language:SystemVerilog	scope:module:adder_tree	roles:def
PACK_ARRAY_2D	pack_unpack_array.v	/^`define PACK_ARRAY_2D(PK_DIM1,PK_DIM0,PK_SRC,PK_DEST) generate for(pk_i=0; pk_i<(PK_DIM1); pk_i=/;"	kind:constant	line:15	language:Verilog	roles:def
PACK_ARRAY_3D	pack_unpack_array.v	/^`define PACK_ARRAY_3D(PK_DIM2,PK_DIM1,PK_DIM0,PK_SRC,PK_DEST) generate for(pk_i=0; pk_i<(PK_DIM1/;"	kind:constant	line:18	language:Verilog	roles:def
PDM_MAX_PERIOD_HZ	pdm_modulator.sv	/^  PDM_MAX_PERIOD_HZ = CLK_HZ \/ (2**PDM_PERIOD_DIV) * (256+2),$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:pdm_modulator	roles:def
PDM_MIN_PERIOD_HZ	pdm_modulator.sv	/^  PDM_MIN_PERIOD_HZ = CLK_HZ \/ (2**PDM_PERIOD_DIV) * (0+2),    \/\/ two PDM clock cycles$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:pdm_modulator	roles:def
PDM_PERIOD_DIV	pdm_modulator.sv	/^  PDM_PERIOD_DIV = 16,                \/\/ must be > MOD_WIDTH$/;"	kind:constant	line:35	language:SystemVerilog	scope:module:pdm_modulator	roles:def
PG	ActionBurst.v	/^PulseGen PG($/;"	kind:instance	line:44	language:Verilog	scope:module:ActionBurst	roles:def
PG	ActionBurst2.v	/^PulseGen PG($/;"	kind:instance	line:53	language:Verilog	scope:module:ActionBurst2	roles:def
POLY_LEN	prbs_gen_chk.sv	/^  POLY_LEN = 31,      \/\/ generator polynomial length$/;"	kind:constant	line:49	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
POLY_TAP	prbs_gen_chk.sv	/^  POLY_TAP = 28       \/\/ generator polynomial tap$/;"	kind:constant	line:50	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
POS_WIDTH	bin2pos.sv	/^  POS_WIDTH = 2**BIN_WIDTH$/;"	kind:constant	line:27	language:SystemVerilog	scope:module:bin2pos	roles:def
POS_WIDTH	pos2bin.sv	/^  POS_WIDTH = 2**BIN_WIDTH$/;"	kind:constant	line:30	language:SystemVerilog	scope:module:pos2bin	roles:def
PWM_PERIOD_DIV	pwm_modulator.sv	/^  PWM_PERIOD_DIV = 16,                \/\/ must be > MOD_WIDTH$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:pwm_modulator	roles:def
PWM_PERIOD_HZ	pwm_modulator.sv	/^  PWM_PERIOD_HZ = CLK_HZ \/ (2**PWM_PERIOD_DIV),$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:pwm_modulator	roles:def
PgOut	ActionBurst.v	/^wire PgOut;$/;"	kind:net	line:40	language:Verilog	scope:module:ActionBurst	roles:def
PgOut	ActionBurst2.v	/^wire PgOut;$/;"	kind:net	line:41	language:Verilog	scope:module:ActionBurst2	roles:def
READ_MSB_FIRST	spi_master.sv	/^  bit READ_MSB_FIRST = 1         \/\/ 0 - LSB first$/;"	kind:constant	line:66	language:SystemVerilog	scope:module:spi_master	roles:def
READ_SEQ_END	spi_master.sv	/^localparam READ_SEQ_END = READ_SEQ_START+2*MISO_DATA_WIDTH;$/;"	kind:constant	line:98	language:SystemVerilog	scope:module:spi_master	roles:def
READ_SEQ_START	spi_master.sv	/^localparam READ_SEQ_START = WRITE_SEQ_END;$/;"	kind:constant	line:97	language:SystemVerilog	scope:module:spi_master	roles:def
REGISTER_OUTPUTS	delay.sv	/^  REGISTER_OUTPUTS = "FALSE",  \/\/ for block RAM implementations: "TRUE" means that$/;"	kind:constant	line:53	language:SystemVerilog	scope:module:delay	roles:def
REGISTER_OUTPUTS	edge_detect.sv	/^  bit [0:0] REGISTER_OUTPUTS = 1'b0    \/\/ 0 - comb. implementation (default)$/;"	kind:constant	line:34	language:SystemVerilog	scope:module:edge_detect	roles:def
Rst_n	BCD_Counter.v	/^        input Rst_n;    \/\/系统复位$/;"	kind:port	line:15	language:Verilog	scope:module:BCD_Counter	roles:def
Rst_n	BCD_Counter_top.v	/^    input Rst_n;    \/\/系统复位$/;"	kind:port	line:5	language:Verilog	scope:module:BCD_Counter_top	roles:def
SD	UartRx.v	/^StaticDelay SD ($/;"	kind:instance	line:52	language:Verilog	scope:module:UartRx	roles:def
SEL_W	dynamic_delay.sv	/^  SEL_W = $clog2( (LENGTH+1)*WIDTH )  \/\/ output selector width$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:dynamic_delay	roles:def
SR	debounce.v	/^SetReset SR ($/;"	kind:instance	line:56	language:Verilog	scope:module:debounce	roles:def
STAGES_NUM	adder_tree.sv	/^  parameter STAGES_NUM = $clog2(INPUTS_NUM),$/;"	kind:constant	line:30	language:SystemVerilog	scope:module:adder_tree	roles:def
START	uart_tx_shifter.sv	/^enum int unsigned { STOP, START, DATA } tx_state = STOP;$/;"	kind:constant	line:53	language:SystemVerilog	scope:enum:uart_tx_shifter.tx_state	roles:def
START_BITS	uart_rx_shifter.sv	/^  bit [7:0] START_BITS = 1,   \/\/ must be >=1$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
START_BITS	uart_tx_shifter.sv	/^  bit [7:0] START_BITS = 1,   \/\/ must be >=1$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
STOP	uart_tx_shifter.sv	/^enum int unsigned { STOP, START, DATA } tx_state = STOP;$/;"	kind:constant	line:53	language:SystemVerilog	scope:enum:uart_tx_shifter.tx_state	roles:def
STOP_BITS	uart_rx_shifter.sv	/^  bit [7:0] STOP_BITS = 2,    \/\/ must be >=1$/;"	kind:constant	line:38	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
STOP_BITS	uart_tx_shifter.sv	/^  bit [7:0] STOP_BITS = 2     \/\/ must be >=1$/;"	kind:constant	line:38	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
ST_OUT_NUM	adder_tree.sv	/^    localparam ST_OUT_NUM = INPUTS_NUM_INT >> stage;$/;"	kind:constant	line:48	language:SystemVerilog	scope:block:adder_tree.stage_gen	roles:def
ST_WIDTH	adder_tree.sv	/^    localparam ST_WIDTH = IDATA_WIDTH + stage;$/;"	kind:constant	line:49	language:SystemVerilog	scope:block:adder_tree.stage_gen	roles:def
SYNCHRONIZE_RXD	uart_rx_shifter.sv	/^  bit SYNCHRONIZE_RXD = 0     \/\/ its better to synchronize when rxd input$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
TOTAL_BITS	uart_rx_shifter.sv	/^localparam TOTAL_BITS = START_BITS + DATA_BITS + STOP_BITS;$/;"	kind:constant	line:52	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
TYPE	delay.sv	/^  TYPE = "CELLS",              \/\/ "ALTERA_BLOCK_RAM" infers block ram fifo$/;"	kind:constant	line:49	language:SystemVerilog	scope:module:delay	roles:def
UNPACK_ARRAY_2D	pack_unpack_array.v	/^`define UNPACK_ARRAY_2D(PK_DIM1,PK_DIM0,PK_DEST,PK_SRC) generate for(pk_i=0; pk_i<(PK_DIM1); pk_/;"	kind:constant	line:16	language:Verilog	roles:def
UNPACK_ARRAY_3D	pack_unpack_array.v	/^`define UNPACK_ARRAY_3D(PK_DIM2,PK_DIM1,PK_DIM0,PK_DEST,PK_SRC) generate for(pk_i=0; pk_i<(PK_DI/;"	kind:constant	line:19	language:Verilog	roles:def
USED_W	preview_fifo.sv	/^  USED_W = $clog2(DEPTH)$/;"	kind:constant	line:49	language:SystemVerilog	scope:module:preview_fifo	roles:def
USE_CNTR	pulse_stretch.sv	/^  USE_CNTR = 0      \/\/ ==0  - stretcher is implemented on delay line$/;"	kind:constant	line:29	language:SystemVerilog	scope:module:pulse_stretch	roles:def
UartRx	UartRx.v	/^module UartRx(clk, nrst, rx_data, rx_busy, rx_done, rx_err, rxd);$/;"	kind:module	line:34	language:Verilog	roles:def
UartRx.BAUD	UartRx.v	/^parameter BAUD = 9600;$/;"	kind:constant	line:37	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.BAUD_DIVISOR_2	UartRx.v	/^parameter BAUD_DIVISOR_2 = CLK_HZ \/ BAUD \/ 2;$/;"	kind:constant	line:38	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.CLK_HZ	UartRx.v	/^parameter CLK_HZ = 200_000_000;$/;"	kind:constant	line:36	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.SD	UartRx.v	/^StaticDelay SD ($/;"	kind:instance	line:52	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.clk	UartRx.v	/^input wire clk;$/;"	kind:port	line:40	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.nrst	UartRx.v	/^input wire nrst;$/;"	kind:port	line:41	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.rx_busy	UartRx.v	/^output reg rx_busy = 0;$/;"	kind:port	line:46	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.rx_data	UartRx.v	/^output reg [7:0] rx_data = 0;$/;"	kind:port	line:43	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.rx_data_9th_bit	UartRx.v	/^reg rx_data_9th_bit = 0;	\/\/ {rx_data[7:0],rx_data_9th_bit} is actually a shift register$/;"	kind:register	line:44	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.rx_do_sample	UartRx.v	/^wire rx_do_sample = (rx_sample_cntr[15:0] == 0);$/;"	kind:net	line:74	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.rx_done	UartRx.v	/^output wire rx_done;		\/\/ read strobe$/;"	kind:port	line:47	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.rx_err	UartRx.v	/^output wire rx_err;$/;"	kind:port	line:48	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.rx_sample_cntr	UartRx.v	/^reg [15:0] rx_sample_cntr = (BAUD_DIVISOR_2 - 1);$/;"	kind:register	line:73	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.rxd	UartRx.v	/^input wire rxd;$/;"	kind:port	line:49	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.rxd_prev	UartRx.v	/^reg rxd_prev = 0;$/;"	kind:register	line:62	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.start_bit_strobe	UartRx.v	/^wire start_bit_strobe = ~s_rxd & rxd_prev;$/;"	kind:net	line:70	language:Verilog	scope:module:UartRx	roles:def	extras:qualified
UartRx.v	UartRx.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:109	epoch:1625362047
UartRxExtreme	UartRxExtreme.v	/^module UartRxExtreme(clk, rx_data, rx_busy, rx_done, rxd);$/;"	kind:module	line:28	language:Verilog	roles:def
UartRxExtreme.clk	UartRxExtreme.v	/^input wire clk;$/;"	kind:port	line:31	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.rx_busy	UartRxExtreme.v	/^output reg rx_busy = 0;     \/\/ sequence control is done by rx_busy and unique high logic state/;"	kind:port	line:36	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.rx_data	UartRxExtreme.v	/^output reg [7:0] rx_data = 0;$/;"	kind:port	line:33	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.rx_data_9th_bit	UartRxExtreme.v	/^reg rx_data_9th_bit = 0;	\/\/ {rx_data[7:0],rx_data_9th_bit} is actually a shift register$/;"	kind:register	line:34	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.rx_do_sample	UartRxExtreme.v	/^wire rx_do_sample = (rx_sample_cntr[7:0] == 0);$/;"	kind:net	line:62	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.rx_done	UartRxExtreme.v	/^output wire rx_done;$/;"	kind:port	line:37	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.rx_sample_cntr	UartRxExtreme.v	/^reg [7:0] rx_sample_cntr = 0;$/;"	kind:register	line:50	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.rxd	UartRxExtreme.v	/^input wire rxd;$/;"	kind:port	line:38	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.rxd_prev	UartRxExtreme.v	/^reg rxd_prev = 0;$/;"	kind:register	line:42	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.start_bit_strobe	UartRxExtreme.v	/^wire start_bit_strobe = ~rx_busy && (~rxd & rxd_prev);$/;"	kind:net	line:46	language:Verilog	scope:module:UartRxExtreme	roles:def	extras:qualified
UartRxExtreme.v	UartRxExtreme.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:83	epoch:1625362047
UartTx	UartTx.v	/^module UartTx(clk, nrst, tx_data, tx_start, tx_busy, txd);$/;"	kind:module	line:35	language:Verilog	roles:def
UartTx.BAUD	UartTx.v	/^parameter BAUD = 9600;$/;"	kind:constant	line:39	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.BAUD_DIVISOR	UartTx.v	/^parameter BAUD_DIVISOR = CLK_HZ \/ BAUD;$/;"	kind:constant	line:40	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.CLK_HZ	UartTx.v	/^parameter CLK_HZ = 200_000_000;$/;"	kind:constant	line:38	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.clk	UartTx.v	/^input wire clk;$/;"	kind:port	line:42	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.nrst	UartTx.v	/^input wire nrst;$/;"	kind:port	line:43	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.tx_busy	UartTx.v	/^output reg tx_busy = 0;$/;"	kind:port	line:48	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.tx_data	UartTx.v	/^input wire [7:0] tx_data;$/;"	kind:port	line:46	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.tx_do_sample	UartTx.v	/^wire tx_do_sample = (tx_sample_cntr[15:0] == 0);$/;"	kind:net	line:61	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.tx_sample_cntr	UartTx.v	/^reg [15:0] tx_sample_cntr = 0;$/;"	kind:register	line:53	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.tx_shifter	UartTx.v	/^reg [9:0] tx_shifter = 0;$/;"	kind:register	line:52	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.tx_start	UartTx.v	/^input wire tx_start;		\/\/ write strobe$/;"	kind:port	line:47	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.txd	UartTx.v	/^output reg txd = 1;$/;"	kind:port	line:49	language:Verilog	scope:module:UartTx	roles:def	extras:qualified
UartTx.v	UartTx.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:88	epoch:1625362047
UartTxExtreme	UartTxExtreme.v	/^module UartTxExtreme(clk, tx_do_sample, tx_data, tx_start, tx_busy, txd);$/;"	kind:module	line:39	language:Verilog	roles:def
UartTxExtreme.clk	UartTxExtreme.v	/^input wire clk;$/;"	kind:port	line:42	language:Verilog	scope:module:UartTxExtreme	roles:def	extras:qualified
UartTxExtreme.tx_busy	UartTxExtreme.v	/^output wire tx_busy;$/;"	kind:port	line:47	language:Verilog	scope:module:UartTxExtreme	roles:def	extras:qualified
UartTxExtreme.tx_data	UartTxExtreme.v	/^input wire [7:0] tx_data;$/;"	kind:port	line:45	language:Verilog	scope:module:UartTxExtreme	roles:def	extras:qualified
UartTxExtreme.tx_do_sample	UartTxExtreme.v	/^input wire tx_do_sample;$/;"	kind:port	line:43	language:Verilog	scope:module:UartTxExtreme	roles:def	extras:qualified
UartTxExtreme.tx_shifter	UartTxExtreme.v	/^reg [9:0] tx_shifter = 0;$/;"	kind:register	line:51	language:Verilog	scope:module:UartTxExtreme	roles:def	extras:qualified
UartTxExtreme.tx_start	UartTxExtreme.v	/^input wire tx_start;$/;"	kind:port	line:46	language:Verilog	scope:module:UartTxExtreme	roles:def	extras:qualified
UartTxExtreme.txd	UartTxExtreme.v	/^output reg txd = 1;$/;"	kind:port	line:48	language:Verilog	scope:module:UartTxExtreme	roles:def	extras:qualified
UartTxExtreme.v	UartTxExtreme.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:65	epoch:1625362047
WIDTH	ActionBurst.v	/^parameter WIDTH = 8;$/;"	kind:constant	line:31	language:Verilog	scope:module:ActionBurst	roles:def
WIDTH	ActionBurst2.v	/^parameter WIDTH = 8;$/;"	kind:constant	line:32	language:Verilog	scope:module:ActionBurst2	roles:def
WIDTH	bin2gray.sv	/^  WIDTH = 32$/;"	kind:constant	line:23	language:SystemVerilog	scope:module:bin2gray	roles:def
WIDTH	clk_divider.sv	/^                      WIDTH = 32$/;"	kind:constant	line:23	language:SystemVerilog	scope:module:clk_divider	roles:def
WIDTH	debounce.v	/^parameter WIDTH = 1;$/;"	kind:constant	line:35	language:Verilog	scope:module:debounce	roles:def
WIDTH	delay.sv	/^  WIDTH = 1,                   \/\/ signal width$/;"	kind:constant	line:47	language:SystemVerilog	scope:module:delay	roles:def
WIDTH	dynamic_delay.sv	/^  WIDTH = 4,                          \/\/ data width$/;"	kind:constant	line:38	language:SystemVerilog	scope:module:dynamic_delay	roles:def
WIDTH	fast_counter.sv	/^  WIDTH = 8$/;"	kind:constant	line:41	language:SystemVerilog	scope:module:fast_counter	roles:def
WIDTH	gray2bin.sv	/^   WIDTH = 32$/;"	kind:constant	line:23	language:SystemVerilog	scope:module:gray2bin	roles:def
WIDTH	leave_one_hot.sv	/^  WIDTH = 32$/;"	kind:constant	line:27	language:SystemVerilog	scope:module:leave_one_hot	roles:def
WIDTH	prbs_gen_chk.sv	/^  WIDTH = 32,         \/\/ data_in, data_out port width$/;"	kind:constant	line:45	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
WIDTH	preview_fifo.sv	/^  WIDTH = 32,$/;"	kind:constant	line:46	language:SystemVerilog	scope:module:preview_fifo	roles:def
WIDTH	pulse_stretch.sv	/^  WIDTH = 8,$/;"	kind:constant	line:28	language:SystemVerilog	scope:module:pulse_stretch	roles:def
WIDTH	reverse_vector.sv	/^  WIDTH = 8         \/\/ WIDTH must be >=2$/;"	kind:constant	line:25	language:SystemVerilog	scope:module:reverse_vector	roles:def
WRITE_MSB_FIRST	spi_master.sv	/^  bit WRITE_MSB_FIRST = 1,       \/\/ 0 - LSB first$/;"	kind:constant	line:63	language:SystemVerilog	scope:module:spi_master	roles:def
WRITE_SEQ_END	spi_master.sv	/^localparam WRITE_SEQ_END = WRITE_SEQ_START+2*MOSI_DATA_WIDTH;$/;"	kind:constant	line:95	language:SystemVerilog	scope:module:spi_master	roles:def
WRITE_SEQ_START	spi_master.sv	/^localparam WRITE_SEQ_START = 2;$/;"	kind:constant	line:94	language:SystemVerilog	scope:module:spi_master	roles:def
XBITS	NDivide.v	/^parameter XBITS = 32;$/;"	kind:constant	line:32	language:Verilog	scope:module:NDivide	roles:def
YBITS	NDivide.v	/^parameter YBITS = 32;$/;"	kind:constant	line:33	language:Verilog	scope:module:NDivide	roles:def
a	basic_characters/adder100i.v	/^                  input [99:0]  a, b,$/;"	kind:port	line:2	language:Verilog	scope:module:adder100i	roles:def
a	basic_characters/always_if.v	/^                 input       a,$/;"	kind:port	line:3	language:Verilog	scope:module:always_if	roles:def
a	basic_characters/alwaysblock1.v	/^    input a, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/alwaysblock2.v	/^    input a,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/andgate.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/bcdadd100.v	/^                  input [399:0]  a, b,$/;"	kind:port	line:2	language:Verilog	scope:module:bcdadd100	roles:def
a	basic_characters/conditional.v	/^    input [7:0] a, b, c, d,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/module.v	/^module top_module ( input a, input b, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/module_add.v	/^    input [31:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/module_addsub.v	/^    input [31:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/module_cseladd.v	/^    input [31:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/module_fadd.v	/^    input [31:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def
a	basic_characters/module_name.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/module_pos.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/norgate.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/vectorgates.v	/^    input [2:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/wire4.v	/^    input a,b,c,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/wire_decl.v	/^    input a,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
a	basic_characters/xnorgate.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
a	vm80a.v	/^reg   [15:0]   a;$/;"	kind:register	line:92	language:Verilog	scope:module:vm80a_core	roles:def
a327	vm80a.v	/^reg            a327, a357, a358;$/;"	kind:register	line:151	language:Verilog	scope:module:vm80a_core	roles:def
a357	vm80a.v	/^reg            a327, a357, a358;$/;"	kind:register	line:151	language:Verilog	scope:module:vm80a_core	roles:def
a358	vm80a.v	/^reg            a327, a357, a358;$/;"	kind:register	line:151	language:Verilog	scope:module:vm80a_core	roles:def
a398	vm80a.v	/^wire           a398;$/;"	kind:net	line:150	language:Verilog	scope:module:vm80a_core	roles:def
ab2	basic_characters/module_7458.v	/^    wire                    abc1, def1, ab2, cd2;$/;"	kind:net	line:7	language:Verilog	scope:module:module_7458	roles:def
abc1	basic_characters/module_7458.v	/^    wire                    abc1, def1, ab2, cd2;$/;"	kind:net	line:7	language:Verilog	scope:module:module_7458	roles:def
abufena	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def
acc	vm80a.v	/^reg   [7:0]    xr, r, acc;$/;"	kind:register	line:147	language:Verilog	scope:module:vm80a_core	roles:def
acc_sel	vm80a.v	/^wire           imx, acc_sel;$/;"	kind:net	line:131	language:Verilog	scope:module:vm80a_core	roles:def
add1	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:module	line:16	language:Verilog	roles:def
add1.a	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def	extras:qualified
add1.b	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def	extras:qualified
add1.cin	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def	extras:qualified
add1.cout	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def	extras:qualified
add1.sum	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def	extras:qualified
adder	adder_tree.sv	/^genvar stage, adder;$/;"	kind:register	line:44	language:SystemVerilog	scope:module:adder_tree	roles:def
adder	basic_characters/bcdadd100.v	/^        for(i = 4; i < 400; i=i+4) begin : adder$/;"	kind:block	line:13	language:Verilog	scope:module:bcdadd100	roles:def
adder100i	basic_characters/adder100i.v	/^module adder100i( $/;"	kind:module	line:1	language:Verilog	roles:def
adder100i.a	basic_characters/adder100i.v	/^                  input [99:0]  a, b,$/;"	kind:port	line:2	language:Verilog	scope:module:adder100i	roles:def	extras:qualified
adder100i.b	basic_characters/adder100i.v	/^                  input [99:0]  a, b,$/;"	kind:port	line:2	language:Verilog	scope:module:adder100i	roles:def	extras:qualified
adder100i.cin	basic_characters/adder100i.v	/^                  input         cin,$/;"	kind:port	line:3	language:Verilog	scope:module:adder100i	roles:def	extras:qualified
adder100i.cout	basic_characters/adder100i.v	/^                  output [99:0] cout,$/;"	kind:port	line:4	language:Verilog	scope:module:adder100i	roles:def	extras:qualified
adder100i.sum	basic_characters/adder100i.v	/^                  output [99:0] sum );$/;"	kind:port	line:5	language:Verilog	scope:module:adder100i	roles:def	extras:qualified
adder100i.v	basic_characters/adder100i.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:108	epoch:1625387753
adder_gen	adder_tree.sv	/^      for( adder = 0; adder < ST_OUT_NUM; adder++ ) begin: adder_gen$/;"	kind:block	line:67	language:SystemVerilog	scope:block:adder_tree.stage_gen	roles:def
adder_tree	adder_tree.sv	/^module adder_tree #($/;"	kind:module	line:26	language:SystemVerilog	roles:def
adder_tree.IDATA_WIDTH	adder_tree.sv	/^  parameter IDATA_WIDTH = 16,$/;"	kind:constant	line:28	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.INPUTS_NUM	adder_tree.sv	/^  parameter INPUTS_NUM = 125,$/;"	kind:constant	line:27	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.INPUTS_NUM_INT	adder_tree.sv	/^  parameter INPUTS_NUM_INT = 2 ** STAGES_NUM,$/;"	kind:constant	line:31	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.ODATA_WIDTH	adder_tree.sv	/^  parameter ODATA_WIDTH = IDATA_WIDTH + STAGES_NUM$/;"	kind:constant	line:32	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.STAGES_NUM	adder_tree.sv	/^  parameter STAGES_NUM = $clog2(INPUTS_NUM),$/;"	kind:constant	line:30	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.adder	adder_tree.sv	/^genvar stage, adder;$/;"	kind:register	line:44	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.clk	adder_tree.sv	/^  input clk,$/;"	kind:port	line:34	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.data	adder_tree.sv	/^logic [STAGES_NUM:0][INPUTS_NUM_INT-1:0][ODATA_WIDTH-1:0] data;$/;"	kind:register	line:41	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.idata	adder_tree.sv	/^  input logic [INPUTS_NUM-1:0][IDATA_WIDTH-1:0] idata,$/;"	kind:port	line:36	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.nrst	adder_tree.sv	/^  input nrst,$/;"	kind:port	line:35	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.odata	adder_tree.sv	/^  output logic [ODATA_WIDTH-1:0] odata$/;"	kind:port	line:37	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.stage	adder_tree.sv	/^genvar stage, adder;$/;"	kind:register	line:44	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.stage_gen	adder_tree.sv	/^  for( stage = 0; stage <= STAGES_NUM; stage++ ) begin: stage_gen$/;"	kind:block	line:46	language:SystemVerilog	scope:module:adder_tree	roles:def	extras:qualified
adder_tree.stage_gen.ST_OUT_NUM	adder_tree.sv	/^    localparam ST_OUT_NUM = INPUTS_NUM_INT >> stage;$/;"	kind:constant	line:48	language:SystemVerilog	scope:block:adder_tree.stage_gen	roles:def	extras:qualified
adder_tree.stage_gen.ST_WIDTH	adder_tree.sv	/^    localparam ST_WIDTH = IDATA_WIDTH + stage;$/;"	kind:constant	line:49	language:SystemVerilog	scope:block:adder_tree.stage_gen	roles:def	extras:qualified
adder_tree.stage_gen.adder_gen	adder_tree.sv	/^      for( adder = 0; adder < ST_OUT_NUM; adder++ ) begin: adder_gen$/;"	kind:block	line:67	language:SystemVerilog	scope:block:adder_tree.stage_gen	roles:def	extras:qualified
adder_tree.stage_gen.inputs_gen	adder_tree.sv	/^      for( adder = 0; adder < ST_OUT_NUM; adder++ ) begin: inputs_gen$/;"	kind:block	line:53	language:SystemVerilog	scope:block:adder_tree.stage_gen	roles:def	extras:qualified
adder_tree.sv	adder_tree.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:88	epoch:1626008454
after_event	delayed_event.sv	/^  output after_event                  \/\/ event outputs$/;"	kind:port	line:55	language:SystemVerilog	scope:module:delayed_event	roles:def
alu_ald	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def
alu_ard	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def
alu_awr	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def
alu_frd	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def
alu_r00	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def
alu_rld	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def
alu_rwr	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def
alu_srd	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def
alu_xout	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def
alu_xrd	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def
alu_xwr	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def
alu_zrd	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def
always_case	basic_characters/always_case.v	/^module always_case ( $/;"	kind:module	line:2	language:Verilog	roles:def
always_case.data0	basic_characters/always_case.v	/^                     input [3:0]      data0,$/;"	kind:port	line:4	language:Verilog	scope:module:always_case	roles:def	extras:qualified
always_case.data1	basic_characters/always_case.v	/^                     input [3:0]      data1,$/;"	kind:port	line:5	language:Verilog	scope:module:always_case	roles:def	extras:qualified
always_case.data2	basic_characters/always_case.v	/^                     input [3:0]      data2,$/;"	kind:port	line:6	language:Verilog	scope:module:always_case	roles:def	extras:qualified
always_case.data3	basic_characters/always_case.v	/^                     input [3:0]      data3,$/;"	kind:port	line:7	language:Verilog	scope:module:always_case	roles:def	extras:qualified
always_case.data4	basic_characters/always_case.v	/^                     input [3:0]      data4,$/;"	kind:port	line:8	language:Verilog	scope:module:always_case	roles:def	extras:qualified
always_case.data5	basic_characters/always_case.v	/^                     input [3:0]      data5,$/;"	kind:port	line:9	language:Verilog	scope:module:always_case	roles:def	extras:qualified
always_case.out	basic_characters/always_case.v	/^                     output reg [3:0] out   );\/\/$/;"	kind:port	line:10	language:Verilog	scope:module:always_case	roles:def	extras:qualified
always_case.sel	basic_characters/always_case.v	/^                     input [2:0]      sel, $/;"	kind:port	line:3	language:Verilog	scope:module:always_case	roles:def	extras:qualified
always_case.v	basic_characters/always_case.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:24	epoch:1625969744
always_case2v	basic_characters/always_case2v.v	/^module always_case2v ($/;"	kind:module	line:2	language:Verilog	roles:def
always_case2v.in	basic_characters/always_case2v.v	/^                      input [3:0]      in,$/;"	kind:port	line:3	language:Verilog	scope:module:always_case2v	roles:def	extras:qualified
always_case2v.pos	basic_characters/always_case2v.v	/^                      output reg [1:0] pos  );$/;"	kind:port	line:4	language:Verilog	scope:module:always_case2v	roles:def	extras:qualified
always_case2v.v	basic_characters/always_case2v.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:26	epoch:1625393217
always_case_zv	basic_characters/always_case_zv.v	/^module always_case_zv ($/;"	kind:module	line:2	language:Verilog	roles:def
always_case_zv.in	basic_characters/always_case_zv.v	/^                       input [7:0]      in,$/;"	kind:port	line:3	language:Verilog	scope:module:always_case_zv	roles:def	extras:qualified
always_case_zv.pos	basic_characters/always_case_zv.v	/^                       output reg [2:0] pos  );$/;"	kind:port	line:4	language:Verilog	scope:module:always_case_zv	roles:def	extras:qualified
always_case_zv.v	basic_characters/always_case_zv.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:18	epoch:1625393714
always_if	basic_characters/always_if.v	/^module always_if($/;"	kind:module	line:2	language:Verilog	roles:def
always_if.a	basic_characters/always_if.v	/^                 input       a,$/;"	kind:port	line:3	language:Verilog	scope:module:always_if	roles:def	extras:qualified
always_if.b	basic_characters/always_if.v	/^                 input       b,$/;"	kind:port	line:4	language:Verilog	scope:module:always_if	roles:def	extras:qualified
always_if.out_always	basic_characters/always_if.v	/^                 output reg  out_always   ); $/;"	kind:port	line:8	language:Verilog	scope:module:always_if	roles:def	extras:qualified
always_if.out_assign	basic_characters/always_if.v	/^                 output wire out_assign,$/;"	kind:port	line:7	language:Verilog	scope:module:always_if	roles:def	extras:qualified
always_if.sel_b1	basic_characters/always_if.v	/^                 input       sel_b1,$/;"	kind:port	line:5	language:Verilog	scope:module:always_if	roles:def	extras:qualified
always_if.sel_b2	basic_characters/always_if.v	/^                 input       sel_b2,$/;"	kind:port	line:6	language:Verilog	scope:module:always_if	roles:def	extras:qualified
always_if.v	basic_characters/always_if.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:13	epoch:1625394012
always_if2.v	basic_characters/always_if2.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:23	epoch:1625377739
always_if_inst	basic_characters/basic_character_top.v	/^    always_if always_if_inst($/;"	kind:instance	line:49	language:Verilog	scope:module:basic_character_top	roles:def
always_nolatches.v	basic_characters/always_nolatches.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:20	epoch:1625377739
alwaysblock1.v	basic_characters/alwaysblock1.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:12	epoch:1625377739
alwaysblock2.v	basic_characters/alwaysblock2.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:14	epoch:1625377739
andgate.v	basic_characters/andgate.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:6	epoch:1625377737
arrived	basic_characters/always_if2.v	/^    input      arrived,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/adder100i.v	/^                  input [99:0]  a, b,$/;"	kind:port	line:2	language:Verilog	scope:module:adder100i	roles:def
b	basic_characters/always_if.v	/^                 input       b,$/;"	kind:port	line:4	language:Verilog	scope:module:always_if	roles:def
b	basic_characters/alwaysblock1.v	/^    input b,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/alwaysblock2.v	/^    input b,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/andgate.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/bcdadd100.v	/^                  input [399:0]  a, b,$/;"	kind:port	line:2	language:Verilog	scope:module:bcdadd100	roles:def
b	basic_characters/conditional.v	/^    input [7:0] a, b, c, d,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/module.v	/^module top_module ( input a, input b, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/module_add.v	/^    input [31:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/module_addsub.v	/^    input [31:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/module_cseladd.v	/^    input [31:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/module_fadd.v	/^    input [31:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def
b	basic_characters/module_name.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/module_pos.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/norgate.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/vectorgates.v	/^    input [2:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/wire4.v	/^    input a,b,c,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/wire_decl.v	/^    input b,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
b	basic_characters/xnorgate.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
b_xor	basic_characters/module_addsub.v	/^    wire [31:0] b_xor;$/;"	kind:net	line:10	language:Verilog	scope:module:top_module	roles:def
basic_character_header.v	basic_characters/basic_character_header.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:61	epoch:1625393345
basic_character_top	basic_characters/basic_character_top.v	/^module basic_character_top (\/*AUTOARG*\/);$/;"	kind:module	line:3	language:Verilog	roles:def
basic_character_top.always_if_inst	basic_characters/basic_character_top.v	/^    always_if always_if_inst($/;"	kind:instance	line:49	language:Verilog	scope:module:basic_character_top	roles:def	extras:qualified
basic_character_top.v	basic_characters/basic_character_top.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:61	epoch:1625996536
bcdadd100	basic_characters/bcdadd100.v	/^module bcdadd100( $/;"	kind:module	line:1	language:Verilog	roles:def
bcdadd100.a	basic_characters/bcdadd100.v	/^                  input [399:0]  a, b,$/;"	kind:port	line:2	language:Verilog	scope:module:bcdadd100	roles:def	extras:qualified
bcdadd100.adder	basic_characters/bcdadd100.v	/^        for(i = 4; i < 400; i=i+4) begin : adder$/;"	kind:block	line:13	language:Verilog	scope:module:bcdadd100	roles:def	extras:qualified
bcdadd100.adder.fadd	basic_characters/bcdadd100.v	/^            bcd_fadd fadd(.a(a[i+3:i]), .b(b[i+3:i]), .cin(cout_tmp[i-4]), .cout(cout_tmp[i]),.s/;"	kind:instance	line:14	language:Verilog	scope:block:bcdadd100.adder	roles:def	extras:qualified
bcdadd100.b	basic_characters/bcdadd100.v	/^                  input [399:0]  a, b,$/;"	kind:port	line:2	language:Verilog	scope:module:bcdadd100	roles:def	extras:qualified
bcdadd100.cin	basic_characters/bcdadd100.v	/^                  input          cin,$/;"	kind:port	line:3	language:Verilog	scope:module:bcdadd100	roles:def	extras:qualified
bcdadd100.cout	basic_characters/bcdadd100.v	/^                  output         cout,$/;"	kind:port	line:4	language:Verilog	scope:module:bcdadd100	roles:def	extras:qualified
bcdadd100.cout_tmp	basic_characters/bcdadd100.v	/^    wire [399:0] cout_tmp;$/;"	kind:net	line:7	language:Verilog	scope:module:bcdadd100	roles:def	extras:qualified
bcdadd100.fadd	basic_characters/bcdadd100.v	/^    bcd_fadd fadd(.a(a[3:0]), .b(b[3:0]), .cin(cin), .cout(cout_tmp[0]),.sum(sum[3:0]));$/;"	kind:instance	line:8	language:Verilog	scope:module:bcdadd100	roles:def	extras:qualified
bcdadd100.i	basic_characters/bcdadd100.v	/^        genvar i;$/;"	kind:register	line:12	language:Verilog	scope:module:bcdadd100	roles:def	extras:qualified
bcdadd100.sum	basic_characters/bcdadd100.v	/^                  output [399:0] sum );$/;"	kind:port	line:5	language:Verilog	scope:module:bcdadd100	roles:def	extras:qualified
bcdadd100.v	basic_characters/bcdadd100.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:18	epoch:1625996178
before_event	delayed_event.sv	/^  output before_event,                \/\/ event outputs$/;"	kind:port	line:54	language:SystemVerilog	scope:module:delayed_event	roles:def
bin	bin2pos.sv	/^  input [(BIN_WIDTH-1):0] bin,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:bin2pos	roles:def
bin	pos2bin.sv	/^  output logic [(BIN_WIDTH-1):0] bin,$/;"	kind:port	line:33	language:SystemVerilog	scope:module:pos2bin	roles:def
bin2gray	bin2gray.sv	/^module bin2gray #( parameter$/;"	kind:module	line:22	language:SystemVerilog	roles:def
bin2gray.WIDTH	bin2gray.sv	/^  WIDTH = 32$/;"	kind:constant	line:23	language:SystemVerilog	scope:module:bin2gray	roles:def	extras:qualified
bin2gray.bin_in	bin2gray.sv	/^  input [WIDTH-1:0] bin_in,$/;"	kind:port	line:25	language:SystemVerilog	scope:module:bin2gray	roles:def	extras:qualified
bin2gray.gray_out	bin2gray.sv	/^  output logic[WIDTH-1:0] gray_out$/;"	kind:port	line:26	language:SystemVerilog	scope:module:bin2gray	roles:def	extras:qualified
bin2gray.sv	bin2gray.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:34	epoch:1625362050
bin2pos	bin2pos.sv	/^module bin2pos #( parameter$/;"	kind:module	line:25	language:SystemVerilog	roles:def
bin2pos.BIN_WIDTH	bin2pos.sv	/^  BIN_WIDTH = 8,$/;"	kind:constant	line:26	language:SystemVerilog	scope:module:bin2pos	roles:def	extras:qualified
bin2pos.POS_WIDTH	bin2pos.sv	/^  POS_WIDTH = 2**BIN_WIDTH$/;"	kind:constant	line:27	language:SystemVerilog	scope:module:bin2pos	roles:def	extras:qualified
bin2pos.bin	bin2pos.sv	/^  input [(BIN_WIDTH-1):0] bin,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:bin2pos	roles:def	extras:qualified
bin2pos.pos	bin2pos.sv	/^  output logic [(POS_WIDTH-1):0] pos$/;"	kind:port	line:30	language:SystemVerilog	scope:module:bin2pos	roles:def	extras:qualified
bin2pos.sv	bin2pos.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:39	epoch:1625327704
bin_in	bin2gray.sv	/^  input [WIDTH-1:0] bin_in,$/;"	kind:port	line:25	language:SystemVerilog	scope:module:bin2gray	roles:def
bin_out	gray2bin.sv	/^   output [WIDTH-1:0] bin_out$/;"	kind:port	line:26	language:SystemVerilog	scope:module:gray2bin	roles:def
both	edge_detect.sv	/^  output logic both$/;"	kind:port	line:43	language:SystemVerilog	scope:module:edge_detect	roles:def
both_comb	edge_detect.sv	/^logic both_comb;$/;"	kind:register	line:58	language:SystemVerilog	scope:module:edge_detect	roles:def
bufA	encoder.v	/^reg bufA = 0, bufB = 0;		\/\/ previous inputvalues$/;"	kind:register	line:27	language:Verilog	scope:module:encoder	roles:def
bufB	encoder.v	/^reg bufA = 0, bufB = 0;		\/\/ previous inputvalues$/;"	kind:register	line:27	language:Verilog	scope:module:encoder	roles:def
busy	ActionBurst.v	/^output reg busy = 0;$/;"	kind:port	line:37	language:Verilog	scope:module:ActionBurst	roles:def
busy	ActionBurst2.v	/^output reg busy = 0;$/;"	kind:port	line:38	language:Verilog	scope:module:ActionBurst2	roles:def
busy	pdm_modulator.sv	/^  output busy                         \/\/ busy output$/;"	kind:port	line:49	language:SystemVerilog	scope:module:pdm_modulator	roles:def
busy	pulse_gen.sv	/^  output busy$/;"	kind:port	line:72	language:SystemVerilog	scope:module:pulse_gen	roles:def
busy	pwm_modulator.sv	/^  output busy                         \/\/ busy output$/;"	kind:port	line:49	language:SystemVerilog	scope:module:pwm_modulator	roles:def
byte_data	reverse_bytes.sv	/^logic [BYTES-1:0][7:0] byte_data;$/;"	kind:register	line:33	language:SystemVerilog	scope:module:reverse_bytes	roles:def
c	basic_characters/conditional.v	/^    input [7:0] a, b, c, d,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
c	basic_characters/module_name.v	/^    input c,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
c	basic_characters/module_pos.v	/^    input c,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
c	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
c	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
c	basic_characters/wire4.v	/^    input a,b,c,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
c	basic_characters/wire_decl.v	/^    input c,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
c	vm80a.v	/^   input [7:0] c,$/;"	kind:port	line:577	language:Verilog	scope:function:vm80a_core.cmp	roles:def
c	vm80a.v	/^wire  [7:0]    x, s, c;$/;"	kind:net	line:148	language:Verilog	scope:module:vm80a_core	roles:def
cd1	pdm_modulator.sv	/^) cd1 ($/;"	kind:instance	line:57	language:SystemVerilog	scope:module:pdm_modulator	roles:def
cd1	pwm_modulator.sv	/^) cd1 ($/;"	kind:instance	line:57	language:SystemVerilog	scope:module:pwm_modulator	roles:def
cd2	basic_characters/module_7458.v	/^    wire                    abc1, def1, ab2, cd2;$/;"	kind:net	line:7	language:Verilog	scope:module:module_7458	roles:def
cdc_data	cdc_data.sv	/^module cdc_data($/;"	kind:module	line:36	language:SystemVerilog	roles:def
cdc_data.clk	cdc_data.sv	/^  input clk,$/;"	kind:port	line:37	language:SystemVerilog	scope:module:cdc_data	roles:def	extras:qualified
cdc_data.d	cdc_data.sv	/^  input d,$/;"	kind:port	line:39	language:SystemVerilog	scope:module:cdc_data	roles:def	extras:qualified
cdc_data.data_SYNC_ATTR	cdc_data.sv	/^) data_SYNC_ATTR ($/;"	kind:instance	line:48	language:SystemVerilog	scope:module:cdc_data	roles:def	extras:qualified
cdc_data.nrst	cdc_data.sv	/^  input nrst,$/;"	kind:port	line:38	language:SystemVerilog	scope:module:cdc_data	roles:def	extras:qualified
cdc_data.q	cdc_data.sv	/^  output q$/;"	kind:port	line:40	language:SystemVerilog	scope:module:cdc_data	roles:def	extras:qualified
cdc_data.sv	cdc_data.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:58	epoch:1625327721
cdc_strobe	cdc_strobe.sv	/^module cdc_strobe #( parameter$/;"	kind:module	line:40	language:SystemVerilog	roles:def
cdc_strobe.delay_strb1_SYNC_ATTR	cdc_strobe.sv	/^) delay_strb1_SYNC_ATTR ($/;"	kind:instance	line:75	language:SystemVerilog	scope:module:cdc_strobe	roles:def	extras:qualified
cdc_strobe.ed_strb2	cdc_strobe.sv	/^edge_detect ed_strb2 ($/;"	kind:instance	line:84	language:SystemVerilog	scope:module:cdc_strobe	roles:def	extras:qualified
cdc_strobe.strb1_stretched	cdc_strobe.sv	/^logic strb1_stretched;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:cdc_strobe	roles:def	extras:qualified
cdc_strobe.strb2_stretched	cdc_strobe.sv	/^logic strb2_stretched;$/;"	kind:register	line:68	language:SystemVerilog	scope:module:cdc_strobe	roles:def	extras:qualified
cdc_strobe.stretch_strb1	cdc_strobe.sv	/^) stretch_strb1 ($/;"	kind:instance	line:59	language:SystemVerilog	scope:module:cdc_strobe	roles:def	extras:qualified
cdc_strobe.sv	cdc_strobe.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:94	epoch:1625327721
ch	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def
cin	basic_characters/adder100i.v	/^                  input         cin,$/;"	kind:port	line:3	language:Verilog	scope:module:adder100i	roles:def
cin	basic_characters/bcdadd100.v	/^                  input          cin,$/;"	kind:port	line:3	language:Verilog	scope:module:bcdadd100	roles:def
cin	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def
cin1	basic_characters/module_add.v	/^    wire cin1, cout1,cout2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
cin1	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
cin1	basic_characters/module_fadd.v	/^    wire cin1, cout1, cout2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def
cin2	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
cin3	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
cl	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def
clk	ActionBurst.v	/^input wire clk;$/;"	kind:port	line:33	language:Verilog	scope:module:ActionBurst	roles:def
clk	ActionBurst2.v	/^input wire clk;$/;"	kind:port	line:34	language:Verilog	scope:module:ActionBurst2	roles:def
clk	NDivide.v	/^input wire clk;$/;"	kind:port	line:35	language:Verilog	scope:module:NDivide	roles:def
clk	UartRx.v	/^input wire clk;$/;"	kind:port	line:40	language:Verilog	scope:module:UartRx	roles:def
clk	UartRxExtreme.v	/^input wire clk;$/;"	kind:port	line:31	language:Verilog	scope:module:UartRxExtreme	roles:def
clk	UartTx.v	/^input wire clk;$/;"	kind:port	line:42	language:Verilog	scope:module:UartTx	roles:def
clk	UartTxExtreme.v	/^input wire clk;$/;"	kind:port	line:42	language:Verilog	scope:module:UartTxExtreme	roles:def
clk	adder_tree.sv	/^  input clk,$/;"	kind:port	line:34	language:SystemVerilog	scope:module:adder_tree	roles:def
clk	basic_characters/alwaysblock2.v	/^    input clk,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
clk	basic_characters/module_shift.v	/^module top_module ( input clk, input d, output q );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
clk	basic_characters/module_shift8v.v	/^    input clk, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
clk	cdc_data.sv	/^  input clk,$/;"	kind:port	line:37	language:SystemVerilog	scope:module:cdc_data	roles:def
clk	clk_divider.sv	/^  input clk,$/;"	kind:port	line:25	language:SystemVerilog	scope:module:clk_divider	roles:def
clk	debounce.v	/^input wire clk;$/;"	kind:port	line:28	language:Verilog	scope:module:debounce	roles:def
clk	delay.sv	/^  input clk,$/;"	kind:port	line:60	language:SystemVerilog	scope:module:delay	roles:def
clk	delayed_event.sv	/^  input clk,                          \/\/ system clock$/;"	kind:port	line:49	language:SystemVerilog	scope:module:delayed_event	roles:def
clk	digital_sys_test_top.v	/^    input  clk;$/;"	kind:port	line:17	language:Verilog	scope:module:digital_sys_test	roles:def
clk	digital_sys_test_top.v	/^    input  clk;$/;"	kind:port	line:30	language:Verilog	scope:module:digital_sys_test	roles:def
clk	dynamic_delay.sv	/^  input clk,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:dynamic_delay	roles:def
clk	edge_detect.sv	/^  input clk,$/;"	kind:port	line:37	language:SystemVerilog	scope:module:edge_detect	roles:def
clk	encoder.v	/^input wire clk;$/;"	kind:port	line:22	language:Verilog	scope:module:encoder	roles:def
clk	fast_counter.sv	/^  input clk,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:fast_counter	roles:def
clk	fifo.sv	/^  input clk,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:fifo	roles:def
clk	lifo.sv	/^  input clk,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:lifo	roles:def
clk	pdm_modulator.sv	/^  input clk,                          \/\/ system clock$/;"	kind:port	line:41	language:SystemVerilog	scope:module:pdm_modulator	roles:def
clk	prbs_gen_chk.sv	/^  input clk,$/;"	kind:port	line:52	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
clk	preview_fifo.sv	/^  input clk,$/;"	kind:port	line:51	language:SystemVerilog	scope:module:preview_fifo	roles:def
clk	pulse_gen.sv	/^  input clk,                          \/\/ system clock$/;"	kind:port	line:61	language:SystemVerilog	scope:module:pulse_gen	roles:def
clk	pulse_stretch.sv	/^  input clk,$/;"	kind:port	line:32	language:SystemVerilog	scope:module:pulse_stretch	roles:def
clk	pwm_modulator.sv	/^  input clk,                          \/\/ system clock$/;"	kind:port	line:41	language:SystemVerilog	scope:module:pwm_modulator	roles:def
clk	reset_set.sv	/^  input clk,$/;"	kind:port	line:26	language:SystemVerilog	scope:module:reset_set	roles:def
clk	reset_set_comb.sv	/^  input clk,$/;"	kind:port	line:46	language:SystemVerilog	scope:module:reset_set_comb	roles:def
clk	set_reset.sv	/^  input clk,$/;"	kind:port	line:26	language:SystemVerilog	scope:module:set_reset	roles:def
clk	set_reset_comb.sv	/^  input clk,$/;"	kind:port	line:46	language:SystemVerilog	scope:module:set_reset_comb	roles:def
clk	spi_master.sv	/^  input clk,                     \/\/ system clock$/;"	kind:port	line:69	language:SystemVerilog	scope:module:spi_master	roles:def
clk	uart_rx.sv	/^  input clk,$/;"	kind:port	line:37	language:SystemVerilog	scope:module:uart_rx	roles:def
clk	uart_rx_shifter.sv	/^  input clk,                  \/\/ transmitter and receiver should use$/;"	kind:port	line:43	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
clk	uart_tx.sv	/^  input clk,$/;"	kind:port	line:40	language:SystemVerilog	scope:module:uart_tx	roles:def
clk	uart_tx_shifter.sv	/^  input clk,                           \/\/ transmitter and receiver should use$/;"	kind:port	line:40	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
clk	vm80a.v	/^wire           clk, f1, f2;$/;"	kind:net	line:93	language:Verilog	scope:module:vm80a_core	roles:def
clk_divider	clk_divider.sv	/^module clk_divider #( parameter$/;"	kind:module	line:22	language:SystemVerilog	roles:def
clk_divider.WIDTH	clk_divider.sv	/^                      WIDTH = 32$/;"	kind:constant	line:23	language:SystemVerilog	scope:module:clk_divider	roles:def	extras:qualified
clk_divider.clk	clk_divider.sv	/^  input clk,$/;"	kind:port	line:25	language:SystemVerilog	scope:module:clk_divider	roles:def	extras:qualified
clk_divider.ena	clk_divider.sv	/^  input ena,$/;"	kind:port	line:27	language:SystemVerilog	scope:module:clk_divider	roles:def	extras:qualified
clk_divider.nrst	clk_divider.sv	/^  input nrst,$/;"	kind:port	line:26	language:SystemVerilog	scope:module:clk_divider	roles:def	extras:qualified
clk_divider.out	clk_divider.sv	/^  output logic [(WIDTH-1):0] out = 0$/;"	kind:port	line:28	language:SystemVerilog	scope:module:clk_divider	roles:def	extras:qualified
clk_divider.sv	clk_divider.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:40	epoch:1625376108
clk_pin	spi_master.sv	/^  output logic clk_pin,          \/\/ spi master's clock pin$/;"	kind:port	line:83	language:SystemVerilog	scope:module:spi_master	roles:def
clk_pin_before_inversion	spi_master.sv	/^logic clk_pin_before_inversion;                  \/\/ inversion is optional, see CPOL parameter$/;"	kind:register	line:138	language:SystemVerilog	scope:module:spi_master	roles:def
cmp	vm80a.v	/^function cmp$/;"	kind:function	line:574	language:Verilog	scope:module:vm80a_core	roles:def
cnt	BCD_Counter.v	/^        reg [3:0]cnt;   \/\/定义计数器寄存器$/;"	kind:register	line:21	language:Verilog	scope:module:BCD_Counter	roles:def
cnt	fifo.sv	/^  output logic [DATA_W-1:0] cnt = 0,$/;"	kind:port	line:55	language:SystemVerilog	scope:module:fifo	roles:def
cnt	lifo.sv	/^  output logic [DATA_W-1:0] cnt = 0,$/;"	kind:port	line:55	language:SystemVerilog	scope:module:lifo	roles:def
cntr	pulse_stretch.sv	/^      logic [CNTR_WIDTH-1:0] cntr = '0;$/;"	kind:register	line:69	language:SystemVerilog	scope:module:pulse_stretch	roles:def
cntr_edge	delayed_event.sv	/^edge_detect cntr_edge ($/;"	kind:instance	line:74	language:SystemVerilog	scope:module:delayed_event	roles:def
cntr_low	pulse_gen.sv	/^  input [CNTR_WIDTH-1:0] cntr_low,    \/\/ transition to LOW counter value$/;"	kind:port	line:66	language:SystemVerilog	scope:module:pulse_gen	roles:def
cntr_low_buf	pulse_gen.sv	/^logic [CNTR_WIDTH-1:0] cntr_low_buf = '0;$/;"	kind:register	line:98	language:SystemVerilog	scope:module:pulse_gen	roles:def
cntr_max	pulse_gen.sv	/^  input [CNTR_WIDTH-1:0] cntr_max,    \/\/ counter initilization value, should be > 0$/;"	kind:port	line:65	language:SystemVerilog	scope:module:pulse_gen	roles:def
conditional.v	basic_characters/conditional.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:12	epoch:1625377739
core	vm80a.v	/^vm80a_core core$/;"	kind:instance	line:43	language:Verilog	scope:module:vm80a	roles:def
cout	basic_characters/adder100i.v	/^                  output [99:0] cout,$/;"	kind:port	line:4	language:Verilog	scope:module:adder100i	roles:def
cout	basic_characters/bcdadd100.v	/^                  output         cout,$/;"	kind:port	line:4	language:Verilog	scope:module:bcdadd100	roles:def
cout	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def
cout1	basic_characters/module_add.v	/^    wire cin1, cout1,cout2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
cout1	basic_characters/module_addsub.v	/^    wire cout1, cout2;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
cout1	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
cout1	basic_characters/module_fadd.v	/^    wire cin1, cout1, cout2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def
cout2	basic_characters/module_add.v	/^    wire cin1, cout1,cout2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
cout2	basic_characters/module_addsub.v	/^    wire cout1, cout2;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
cout2	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
cout2	basic_characters/module_fadd.v	/^    wire cin1, cout1, cout2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def
cout3	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
cout_tmp	basic_characters/bcdadd100.v	/^    wire [399:0] cout_tmp;$/;"	kind:net	line:7	language:Verilog	scope:module:bcdadd100	roles:def
cpu_overheated	basic_characters/always_if2.v	/^    input      cpu_overheated,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
d	basic_characters/conditional.v	/^    input [7:0] a, b, c, d,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
d	basic_characters/module_name.v	/^    input d,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
d	basic_characters/module_pos.v	/^    input d,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
d	basic_characters/module_shift.v	/^module top_module ( input clk, input d, output q );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
d	basic_characters/module_shift8v.v	/^    input [7:0] d, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
d	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
d	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
d	basic_characters/wire_decl.v	/^    input d,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def
d	cdc_data.sv	/^  input d,$/;"	kind:port	line:39	language:SystemVerilog	scope:module:cdc_data	roles:def
d	vm80a.v	/^wire  [7:0]    d;$/;"	kind:net	line:90	language:Verilog	scope:module:vm80a_core	roles:def
d1	debounce.v	/^reg [(WIDTH-1):0] d1 = 0;$/;"	kind:register	line:37	language:Verilog	scope:module:debounce	roles:def
d2	debounce.v	/^reg [(WIDTH-1):0] d2 = 0;$/;"	kind:register	line:38	language:Verilog	scope:module:debounce	roles:def
d_busy	NDivide.v	/^output reg d_busy = 0;$/;"	kind:port	line:39	language:Verilog	scope:module:NDivide	roles:def
d_done	NDivide.v	/^output wire d_done;$/;"	kind:port	line:40	language:Verilog	scope:module:NDivide	roles:def
d_start	NDivide.v	/^input wire d_start;$/;"	kind:port	line:38	language:Verilog	scope:module:NDivide	roles:def
daa	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def
daa_6x	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def
daa_x6	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def
data	adder_tree.sv	/^logic [STAGES_NUM:0][INPUTS_NUM_INT-1:0][ODATA_WIDTH-1:0] data;$/;"	kind:register	line:41	language:SystemVerilog	scope:module:adder_tree	roles:def
data	delay.sv	/^      logic [LENGTH:1][WIDTH-1:0] data = '0;$/;"	kind:register	line:192	language:SystemVerilog	scope:module:delay	roles:def
data	delay.sv	/^    logic [WIDTH-1:0] data = '0;$/;"	kind:register	line:76	language:SystemVerilog	scope:module:delay	roles:def
data	dynamic_delay.sv	/^logic [(LENGTH+1)-1:0][WIDTH-1:0] data = '0;$/;"	kind:register	line:55	language:SystemVerilog	scope:module:dynamic_delay	roles:def
data	fifo.sv	/^logic [DEPTH-1:0][DATA_W-1:0] data = 0;$/;"	kind:register	line:63	language:SystemVerilog	scope:module:fifo	roles:def
data	lifo.sv	/^logic [DEPTH-1:0][DATA_W-1:0] data = 0;$/;"	kind:register	line:63	language:SystemVerilog	scope:module:lifo	roles:def
data0	basic_characters/always_case.v	/^                     input [3:0]      data0,$/;"	kind:port	line:4	language:Verilog	scope:module:always_case	roles:def
data1	basic_characters/always_case.v	/^                     input [3:0]      data1,$/;"	kind:port	line:5	language:Verilog	scope:module:always_case	roles:def
data2	basic_characters/always_case.v	/^                     input [3:0]      data2,$/;"	kind:port	line:6	language:Verilog	scope:module:always_case	roles:def
data3	basic_characters/always_case.v	/^                     input [3:0]      data3,$/;"	kind:port	line:7	language:Verilog	scope:module:always_case	roles:def
data4	basic_characters/always_case.v	/^                     input [3:0]      data4,$/;"	kind:port	line:8	language:Verilog	scope:module:always_case	roles:def
data5	basic_characters/always_case.v	/^                     input [3:0]      data5,$/;"	kind:port	line:9	language:Verilog	scope:module:always_case	roles:def
data_SYNC_ATTR	cdc_data.sv	/^) data_SYNC_ATTR ($/;"	kind:instance	line:48	language:SystemVerilog	scope:module:cdc_data	roles:def
data_in	prbs_gen_chk.sv	/^  input [(WIDTH-1):0] data_in,     \/\/ CHK_MODE: data to be checked$/;"	kind:port	line:55	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
data_in_i	prbs_gen_chk.sv	/^logic [(WIDTH-1):0] data_in_i;$/;"	kind:register	line:63	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
data_out	prbs_gen_chk.sv	/^  output logic [(WIDTH-1):0] data_out = {WIDTH{1'b1}}$/;"	kind:port	line:57	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
data_valid	uart_rx_shifter.sv	/^logic data_valid;$/;"	kind:register	line:73	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
db	vm80a.v	/^reg   [7:0]    db, di;$/;"	kind:register	line:91	language:Verilog	scope:module:vm80a_core	roles:def
db_ena	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def
db_stb	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def
dbin_ext	vm80a.v	/^wire           dbin_ext;$/;"	kind:net	line:97	language:Verilog	scope:module:vm80a_core	roles:def
dbin_pin	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def
dbinf2	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def
debounce	debounce.v	/^module debounce(clk,nrst,en,in,out);$/;"	kind:module	line:26	language:Verilog	roles:def
debounce.SR	debounce.v	/^SetReset SR ($/;"	kind:instance	line:56	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.WIDTH	debounce.v	/^parameter WIDTH = 1;$/;"	kind:constant	line:35	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.clk	debounce.v	/^input wire clk;$/;"	kind:port	line:28	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.d1	debounce.v	/^reg [(WIDTH-1):0] d1 = 0;$/;"	kind:register	line:37	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.d2	debounce.v	/^reg [(WIDTH-1):0] d2 = 0;$/;"	kind:register	line:38	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.en	debounce.v	/^input wire en;$/;"	kind:port	line:30	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.in	debounce.v	/^input wire [(WIDTH-1):0] in;$/;"	kind:port	line:32	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.n_switch_lo	debounce.v	/^wire [(WIDTH-1):0] n_switch_lo = (d2[(WIDTH-1):0] | d1[(WIDTH-1):0]);$/;"	kind:net	line:54	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.nrst	debounce.v	/^input wire nrst;$/;"	kind:port	line:29	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.out	debounce.v	/^output wire [(WIDTH-1):0] out;   \/\/ also "present state"$/;"	kind:port	line:33	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.switch_hi	debounce.v	/^wire [(WIDTH-1):0] switch_hi = (d2[(WIDTH-1):0] & d1[(WIDTH-1):0]);$/;"	kind:net	line:53	language:Verilog	scope:module:debounce	roles:def	extras:qualified
debounce.v	debounce.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:66	epoch:1625327721
dec	fast_counter.sv	/^  input dec,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:fast_counter	roles:def
dec16	vm80a.v	/^wire           dec16, inc16, iad16;$/;"	kind:net	line:110	language:Verilog	scope:module:vm80a_core	roles:def
def1	basic_characters/module_7458.v	/^    wire                    abc1, def1, ab2, cd2;$/;"	kind:net	line:7	language:Verilog	scope:module:module_7458	roles:def
delay	delay.sv	/^module delay #( parameter$/;"	kind:module	line:45	language:SystemVerilog	roles:def
delay.CNTR_W	delay.sv	/^  CNTR_W = $clog2(LENGTH)$/;"	kind:constant	line:58	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.LENGTH	delay.sv	/^  LENGTH = 2,                  \/\/ delay\/synchronizer chain length$/;"	kind:constant	line:46	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.REGISTER_OUTPUTS	delay.sv	/^  REGISTER_OUTPUTS = "FALSE",  \/\/ for block RAM implementations: "TRUE" means that$/;"	kind:constant	line:53	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.TYPE	delay.sv	/^  TYPE = "CELLS",              \/\/ "ALTERA_BLOCK_RAM" infers block ram fifo$/;"	kind:constant	line:49	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.WIDTH	delay.sv	/^  WIDTH = 1,                   \/\/ signal width$/;"	kind:constant	line:47	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.clk	delay.sv	/^  input clk,$/;"	kind:port	line:60	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.data	delay.sv	/^      logic [LENGTH:1][WIDTH-1:0] data = '0;$/;"	kind:register	line:192	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.data	delay.sv	/^    logic [WIDTH-1:0] data = '0;$/;"	kind:register	line:76	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.delay_cntr	delay.sv	/^      logic [CNTR_W-1:0] delay_cntr = CNTR_W'(LENGTH-1);$/;"	kind:register	line:147	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.ena	delay.sv	/^  input ena,$/;"	kind:port	line:62	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.fifo_out	delay.sv	/^      logic [WIDTH-1:0] fifo_out;$/;"	kind:register	line:146	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.fifo_out	delay.sv	/^      logic [WIDTH-1:0] fifo_out;$/;"	kind:register	line:89	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.fifo_out_ena	delay.sv	/^      logic fifo_out_ena;$/;"	kind:register	line:149	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.fifo_out_ena	delay.sv	/^      logic fifo_out_ena;$/;"	kind:register	line:93	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.full	delay.sv	/^      logic full;$/;"	kind:register	line:90	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.i	delay.sv	/^        integer i;$/;"	kind:register	line:194	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.in	delay.sv	/^  input [WIDTH-1:0] in,$/;"	kind:port	line:64	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.internal_fifo	delay.sv	/^      ) internal_fifo ($/;"	kind:instance	line:110	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.internal_taps	delay.sv	/^      ) internal_taps ($/;"	kind:instance	line:167	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.nrst	delay.sv	/^  input nrst,$/;"	kind:port	line:61	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.out	delay.sv	/^  output [WIDTH-1:0] out$/;"	kind:port	line:65	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.reg_out	delay.sv	/^      logic [WIDTH-1:0] reg_out = '0;$/;"	kind:register	line:128	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.reg_out	delay.sv	/^      logic [WIDTH-1:0] reg_out = '0;$/;"	kind:register	line:177	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay.sv	delay.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:211	epoch:1625327721
delay.usedw	delay.sv	/^      logic [CNTR_W-1:0] usedw;$/;"	kind:register	line:91	language:SystemVerilog	scope:module:delay	roles:def	extras:qualified
delay_cntr	delay.sv	/^      logic [CNTR_W-1:0] delay_cntr = CNTR_W'(LENGTH-1);$/;"	kind:register	line:147	language:SystemVerilog	scope:module:delay	roles:def
delay_strb1_SYNC_ATTR	cdc_strobe.sv	/^) delay_strb1_SYNC_ATTR ($/;"	kind:instance	line:75	language:SystemVerilog	scope:module:cdc_strobe	roles:def
delayed_event	delayed_event.sv	/^module delayed_event #( parameter$/;"	kind:module	line:45	language:SystemVerilog	roles:def
delayed_event.CNTR_WIDTH	delayed_event.sv	/^  CNTR_WIDTH = $clog2(DELAY)$/;"	kind:constant	line:47	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.DELAY	delayed_event.sv	/^  DELAY = 32,$/;"	kind:constant	line:46	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.after_event	delayed_event.sv	/^  output after_event                  \/\/ event outputs$/;"	kind:port	line:55	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.before_event	delayed_event.sv	/^  output before_event,                \/\/ event outputs$/;"	kind:port	line:54	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.clk	delayed_event.sv	/^  input clk,                          \/\/ system clock$/;"	kind:port	line:49	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.cntr_edge	delayed_event.sv	/^edge_detect cntr_edge ($/;"	kind:instance	line:74	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.ena	delayed_event.sv	/^  input ena,                          \/\/ enable$/;"	kind:port	line:51	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.nrst	delayed_event.sv	/^  input nrst,                         \/\/ negative reset$/;"	kind:port	line:50	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.on_event	delayed_event.sv	/^  output on_event,                    \/\/ one clock cycle$/;"	kind:port	line:53	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.seq_cntr	delayed_event.sv	/^logic [CNTR_WIDTH-1:0] seq_cntr = CNTR_WIDTH'(DELAY);$/;"	kind:register	line:59	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.seq_cntr_is_0	delayed_event.sv	/^logic seq_cntr_is_0;$/;"	kind:register	line:61	language:SystemVerilog	scope:module:delayed_event	roles:def	extras:qualified
delayed_event.sv	delayed_event.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:86	epoch:1625327721
di	vm80a.v	/^reg   [7:0]    db, di;$/;"	kind:register	line:91	language:Verilog	scope:module:vm80a_core	roles:def
digital_sys_test	digital_sys_test_top.v	/^module digital_sys_test(\/*AUTOARG*\/$/;"	kind:module	line:9	language:Verilog	roles:def
digital_sys_test.CD1	digital_sys_test_top.v	/^                  ) CD1 ($/;"	kind:instance	line:20	language:Verilog	scope:module:digital_sys_test	roles:def	extras:qualified
digital_sys_test.ED1	digital_sys_test_top.v	/^                  ) ED1[31:0] ($/;"	kind:instance	line:35	language:Verilog	scope:module:digital_sys_test	roles:def	extras:qualified
digital_sys_test.clk	digital_sys_test_top.v	/^    input  clk;$/;"	kind:port	line:17	language:Verilog	scope:module:digital_sys_test	roles:def	extras:qualified
digital_sys_test.clk	digital_sys_test_top.v	/^    input  clk;$/;"	kind:port	line:30	language:Verilog	scope:module:digital_sys_test	roles:def	extras:qualified
digital_sys_test.in	digital_sys_test_top.v	/^    input [31:0] in;$/;"	kind:port	line:31	language:Verilog	scope:module:digital_sys_test	roles:def	extras:qualified
digital_sys_test.out	digital_sys_test_top.v	/^    output [31:0] out;$/;"	kind:port	line:32	language:Verilog	scope:module:digital_sys_test	roles:def	extras:qualified
digital_sys_test_top.v	digital_sys_test_top.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:51	epoch:1625377305
div_clk	pdm_modulator.sv	/^logic [31:0] div_clk;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:pdm_modulator	roles:def
div_clk	pwm_modulator.sv	/^logic [31:0] div_clk;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:pwm_modulator	roles:def
down	basic_characters/always_nolatches.v	/^    output reg down,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
dynamic_delay	dynamic_delay.sv	/^module dynamic_delay #( parameter$/;"	kind:module	line:36	language:SystemVerilog	roles:def
dynamic_delay.LENGTH	dynamic_delay.sv	/^  LENGTH = 63,                        \/\/ maximum delay chain length$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.SEL_W	dynamic_delay.sv	/^  SEL_W = $clog2( (LENGTH+1)*WIDTH )  \/\/ output selector width$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.WIDTH	dynamic_delay.sv	/^  WIDTH = 4,                          \/\/ data width$/;"	kind:constant	line:38	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.clk	dynamic_delay.sv	/^  input clk,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.data	dynamic_delay.sv	/^logic [(LENGTH+1)-1:0][WIDTH-1:0] data = '0;$/;"	kind:register	line:55	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.ena	dynamic_delay.sv	/^  input ena,$/;"	kind:port	line:45	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.i	dynamic_delay.sv	/^integer i;$/;"	kind:register	line:61	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.in	dynamic_delay.sv	/^  input [WIDTH-1:0] in,               \/\/ input data$/;"	kind:port	line:46	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.j	dynamic_delay.sv	/^integer j;$/;"	kind:register	line:75	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.nrst	dynamic_delay.sv	/^  input nrst,$/;"	kind:port	line:44	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.out	dynamic_delay.sv	/^  output logic [WIDTH-1:0] out        \/\/ output data$/;"	kind:port	line:50	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.pack_data	dynamic_delay.sv	/^logic [(LENGTH+1)*WIDTH-1:0] pack_data;$/;"	kind:register	line:58	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.sel	dynamic_delay.sv	/^  input [SEL_W-1:0] sel,              \/\/ output selector$/;"	kind:port	line:49	language:SystemVerilog	scope:module:dynamic_delay	roles:def	extras:qualified
dynamic_delay.sv	dynamic_delay.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:86	epoch:1625327721
e	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
e	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
ed_cmds	spi_master.sv	/^edge_detect ed_cmds [1:0] ($/;"	kind:instance	line:114	language:SystemVerilog	scope:module:spi_master	roles:def
ed_spi_clk	spi_master.sv	/^edge_detect ed_spi_clk ($/;"	kind:instance	line:103	language:SystemVerilog	scope:module:spi_master	roles:def
ed_strb2	cdc_strobe.sv	/^edge_detect ed_strb2 ($/;"	kind:instance	line:84	language:SystemVerilog	scope:module:cdc_strobe	roles:def
edge_detect	edge_detect.sv	/^module edge_detect #( parameter$/;"	kind:module	line:33	language:SystemVerilog	roles:def
edge_detect.REGISTER_OUTPUTS	edge_detect.sv	/^  bit [0:0] REGISTER_OUTPUTS = 1'b0    \/\/ 0 - comb. implementation (default)$/;"	kind:constant	line:34	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.both	edge_detect.sv	/^  output logic both$/;"	kind:port	line:43	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.both_comb	edge_detect.sv	/^logic both_comb;$/;"	kind:register	line:58	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.clk	edge_detect.sv	/^  input clk,$/;"	kind:port	line:37	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.falling	edge_detect.sv	/^  output logic falling,$/;"	kind:port	line:42	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.falling_comb	edge_detect.sv	/^logic falling_comb;$/;"	kind:register	line:57	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.in	edge_detect.sv	/^  input in,$/;"	kind:port	line:40	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.in_d	edge_detect.sv	/^logic in_d = 0;$/;"	kind:register	line:47	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.nrst	edge_detect.sv	/^  input nrst,$/;"	kind:port	line:38	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.rising	edge_detect.sv	/^  output logic rising,$/;"	kind:port	line:41	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.rising_comb	edge_detect.sv	/^logic rising_comb;$/;"	kind:register	line:56	language:SystemVerilog	scope:module:edge_detect	roles:def	extras:qualified
edge_detect.sv	edge_detect.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:93	epoch:1625376642
empty	fifo.sv	/^  output logic empty,$/;"	kind:port	line:56	language:SystemVerilog	scope:module:fifo	roles:def
empty	lifo.sv	/^  output logic empty,$/;"	kind:port	line:56	language:SystemVerilog	scope:module:lifo	roles:def
empty	preview_fifo.sv	/^  output [1:0] empty,            \/\/ when FIFO has just one word -$/;"	kind:port	line:69	language:SystemVerilog	scope:module:preview_fifo	roles:def
en	debounce.v	/^input wire en;$/;"	kind:port	line:30	language:Verilog	scope:module:debounce	roles:def
en	prbs_gen_chk.sv	/^  input en,$/;"	kind:port	line:54	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
ena	clk_divider.sv	/^  input ena,$/;"	kind:port	line:27	language:SystemVerilog	scope:module:clk_divider	roles:def
ena	delay.sv	/^  input ena,$/;"	kind:port	line:62	language:SystemVerilog	scope:module:delay	roles:def
ena	delayed_event.sv	/^  input ena,                          \/\/ enable$/;"	kind:port	line:51	language:SystemVerilog	scope:module:delayed_event	roles:def
ena	dynamic_delay.sv	/^  input ena,$/;"	kind:port	line:45	language:SystemVerilog	scope:module:dynamic_delay	roles:def
encoder	encoder.v	/^module encoder(clk,nrst,incA,incB,plus1,minus1);$/;"	kind:module	line:20	language:Verilog	roles:def
encoder.bufA	encoder.v	/^reg bufA = 0, bufB = 0;		\/\/ previous inputvalues$/;"	kind:register	line:27	language:Verilog	scope:module:encoder	roles:def	extras:qualified
encoder.bufB	encoder.v	/^reg bufA = 0, bufB = 0;		\/\/ previous inputvalues$/;"	kind:register	line:27	language:Verilog	scope:module:encoder	roles:def	extras:qualified
encoder.clk	encoder.v	/^input wire clk;$/;"	kind:port	line:22	language:Verilog	scope:module:encoder	roles:def	extras:qualified
encoder.incA	encoder.v	/^input wire incA, incB;		\/\/ present input values$/;"	kind:port	line:24	language:Verilog	scope:module:encoder	roles:def	extras:qualified
encoder.incB	encoder.v	/^input wire incA, incB;		\/\/ present input values$/;"	kind:port	line:24	language:Verilog	scope:module:encoder	roles:def	extras:qualified
encoder.minus1	encoder.v	/^output reg plus1 = 0, minus1 = 0;$/;"	kind:port	line:25	language:Verilog	scope:module:encoder	roles:def	extras:qualified
encoder.nrst	encoder.v	/^input wire nrst;$/;"	kind:port	line:23	language:Verilog	scope:module:encoder	roles:def	extras:qualified
encoder.plus1	encoder.v	/^output reg plus1 = 0, minus1 = 0;$/;"	kind:port	line:25	language:Verilog	scope:module:encoder	roles:def	extras:qualified
encoder.v	encoder.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:44	epoch:1625327796
eom	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def
err_multi_hot	pos2bin.sv	/^  output logic err_multi_hot  \/\/ multiple active bits in pos[] vector$/;"	kind:port	line:37	language:SystemVerilog	scope:module:pos2bin	roles:def
err_no_hot	pos2bin.sv	/^  output logic err_no_hot,    \/\/ no active bits in pos[] vector$/;"	kind:port	line:36	language:SystemVerilog	scope:module:pos2bin	roles:def
f	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
f1	vm80a.v	/^wire           clk, f1, f2;$/;"	kind:net	line:93	language:Verilog	scope:module:vm80a_core	roles:def
f1_core	vm80a.v	/^reg f1_core, f2_core;$/;"	kind:register	line:31	language:Verilog	scope:module:vm80a	roles:def
f2	vm80a.v	/^wire           clk, f1, f2;$/;"	kind:net	line:93	language:Verilog	scope:module:vm80a_core	roles:def
f2_core	vm80a.v	/^reg f1_core, f2_core;$/;"	kind:register	line:31	language:Verilog	scope:module:vm80a	roles:def
f_rddata	preview_fifo.sv	/^logic [1:0][WIDTH-1:0] f_rddata;$/;"	kind:register	line:88	language:SystemVerilog	scope:module:preview_fifo	roles:def
f_rdreq	preview_fifo.sv	/^logic [1:0] f_rdreq;$/;"	kind:register	line:87	language:SystemVerilog	scope:module:preview_fifo	roles:def
f_usedw	preview_fifo.sv	/^  logic [1:0][USED_W-1:0] f_usedw;$/;"	kind:register	line:227	language:SystemVerilog	scope:module:preview_fifo	roles:def
f_usedw_i	preview_fifo.sv	/^  logic [1:0][USED_W-2:0] f_usedw_i;$/;"	kind:register	line:226	language:SystemVerilog	scope:module:preview_fifo	roles:def
f_wrdata	preview_fifo.sv	/^logic [1:0][WIDTH-1:0] f_wrdata;$/;"	kind:register	line:85	language:SystemVerilog	scope:module:preview_fifo	roles:def
f_wrreq	preview_fifo.sv	/^logic [1:0] f_wrreq;$/;"	kind:register	line:84	language:SystemVerilog	scope:module:preview_fifo	roles:def
fadd	basic_characters/bcdadd100.v	/^            bcd_fadd fadd(.a(a[i+3:i]), .b(b[i+3:i]), .cin(cout_tmp[i-4]), .cout(cout_tmp[i]),.s/;"	kind:instance	line:14	language:Verilog	scope:block:bcdadd100.adder	roles:def
fadd	basic_characters/bcdadd100.v	/^    bcd_fadd fadd(.a(a[3:0]), .b(b[3:0]), .cin(cin), .cout(cout_tmp[0]),.sum(sum[3:0]));$/;"	kind:instance	line:8	language:Verilog	scope:module:bcdadd100	roles:def
fail	fifo.sv	/^  output logic fail$/;"	kind:port	line:59	language:SystemVerilog	scope:module:fifo	roles:def
fail	lifo.sv	/^  output logic fail$/;"	kind:port	line:59	language:SystemVerilog	scope:module:lifo	roles:def
falling	edge_detect.sv	/^  output logic falling,$/;"	kind:port	line:42	language:SystemVerilog	scope:module:edge_detect	roles:def
falling_comb	edge_detect.sv	/^logic falling_comb;$/;"	kind:register	line:57	language:SystemVerilog	scope:module:edge_detect	roles:def
fast_counter	fast_counter.sv	/^module fast_counter #( parameter$/;"	kind:module	line:40	language:SystemVerilog	roles:def
fast_counter.WIDTH	fast_counter.sv	/^  WIDTH = 8$/;"	kind:constant	line:41	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.clk	fast_counter.sv	/^  input clk,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.dec	fast_counter.sv	/^  input dec,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.i	fast_counter.sv	/^integer i,j;$/;"	kind:register	line:70	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.j	fast_counter.sv	/^integer i,j;$/;"	kind:register	line:70	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.lsb_bits	fast_counter.sv	/^logic [5:0][15:0] lsb_bits = lsb_bits_init;$/;"	kind:register	line:64	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.lsb_bits_flat	fast_counter.sv	/^logic [16*6-1:0] lsb_bits_flat;$/;"	kind:register	line:66	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.lsb_bits_init	fast_counter.sv	/^const logic [5:0][15:0] lsb_bits_init = { 16'b0000000000000001,$/;"	kind:register	line:55	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.msb_bits	fast_counter.sv	/^logic [WIDTH-4-1:0] msb_bits = '0;$/;"	kind:register	line:63	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.q	fast_counter.sv	/^  output [WIDTH-1:0] q,$/;"	kind:port	line:50	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.q_is_zero	fast_counter.sv	/^  output q_is_zero$/;"	kind:port	line:51	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.set	fast_counter.sv	/^  input set,$/;"	kind:port	line:45	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.set_val	fast_counter.sv	/^  input [WIDTH-1:0] set_val,$/;"	kind:port	line:46	language:SystemVerilog	scope:module:fast_counter	roles:def	extras:qualified
fast_counter.sv	fast_counter.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:109	epoch:1625327799
fifo	fifo.sv	/^module fifo #( parameter$/;"	kind:module	line:34	language:SystemVerilog	roles:def
fifo.DATA_W	fifo.sv	/^  DATA_W = 32                     \/\/ data field width$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.DEPTH	fifo.sv	/^  DEPTH = 4,                      \/\/ max elements count == DEPTH, DEPTH MUST be power of 2$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.DEPTH_W	fifo.sv	/^  DEPTH_W = $clog2(DEPTH)+1,      \/\/ elements counter width, extra bit to store$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.clk	fifo.sv	/^  input clk,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.cnt	fifo.sv	/^  output logic [DATA_W-1:0] cnt = 0,$/;"	kind:port	line:55	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.data	fifo.sv	/^logic [DEPTH-1:0][DATA_W-1:0] data = 0;$/;"	kind:register	line:63	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.empty	fifo.sv	/^  output logic empty,$/;"	kind:port	line:56	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.fail	fifo.sv	/^  output logic fail$/;"	kind:port	line:59	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.full	fifo.sv	/^  output logic full,$/;"	kind:port	line:57	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.i	fifo.sv	/^integer i;$/;"	kind:register	line:72	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.r_data	fifo.sv	/^  output logic [DATA_W-1:0] r_data,$/;"	kind:port	line:52	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.r_req	fifo.sv	/^  input r_req,$/;"	kind:port	line:51	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.rst	fifo.sv	/^  input rst,                      \/\/ non-inverted reset$/;"	kind:port	line:44	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.sv	fifo.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:125	epoch:1625327799
fifo.w_data	fifo.sv	/^  input [DATA_W-1:0] w_data,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo.w_req	fifo.sv	/^  input w_req,$/;"	kind:port	line:47	language:SystemVerilog	scope:module:fifo	roles:def	extras:qualified
fifo_out	delay.sv	/^      logic [WIDTH-1:0] fifo_out;$/;"	kind:register	line:146	language:SystemVerilog	scope:module:delay	roles:def
fifo_out	delay.sv	/^      logic [WIDTH-1:0] fifo_out;$/;"	kind:register	line:89	language:SystemVerilog	scope:module:delay	roles:def
fifo_out_ena	delay.sv	/^      logic fifo_out_ena;$/;"	kind:register	line:149	language:SystemVerilog	scope:module:delay	roles:def
fifo_out_ena	delay.sv	/^      logic fifo_out_ena;$/;"	kind:register	line:93	language:SystemVerilog	scope:module:delay	roles:def
found_hot	pos2bin.sv	/^logic found_hot;$/;"	kind:register	line:46	language:SystemVerilog	scope:module:pos2bin	roles:def
full	delay.sv	/^      logic full;$/;"	kind:register	line:90	language:SystemVerilog	scope:module:delay	roles:def
full	fifo.sv	/^  output logic full,$/;"	kind:port	line:57	language:SystemVerilog	scope:module:fifo	roles:def
full	lifo.sv	/^  output logic full,$/;"	kind:port	line:57	language:SystemVerilog	scope:module:lifo	roles:def
full	preview_fifo.sv	/^  output [1:0] full,             \/\/ "full" flags, logic is similar to "empty"$/;"	kind:port	line:73	language:SystemVerilog	scope:module:preview_fifo	roles:def
gas_tank_empty	basic_characters/always_if2.v	/^    input      gas_tank_empty,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def
gates100.v	basic_characters/gates100.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:10	epoch:1625377739
gates4.v	basic_characters/gates4.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:12	epoch:1625377737
gen1	prbs_gen_chk.sv	/^  for (i=0; i<WIDTH; i=i+1) begin : gen1$/;"	kind:block	line:76	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
gen1	reverse_vector.sv	/^  for (i = 0; i < (WIDTH\/2) ; i++) begin : gen1$/;"	kind:block	line:35	language:SystemVerilog	scope:module:reverse_vector	roles:def
gen2	reverse_vector.sv	/^  if ( WIDTH%2 ) begin : gen2$/;"	kind:block	line:45	language:SystemVerilog	scope:module:reverse_vector	roles:def
gen_for	leave_one_hot.sv	/^  for( i=1; i<WIDTH; i++ ) begin : gen_for$/;"	kind:block	line:36	language:SystemVerilog	scope:module:leave_one_hot	roles:def
gen_i	reverse_dimensions.sv	/^  for (i = 0; i < D1_WIDTH ; i++) begin : gen_i$/;"	kind:block	line:37	language:SystemVerilog	scope:module:reverse_dimensions	roles:def
gen_j	reverse_dimensions.sv	/^  for (j = 0; j < D2_WIDTH ; j++) begin : gen_j$/;"	kind:block	line:38	language:SystemVerilog	scope:block:reverse_dimensions.gen_i	roles:def
gen_reverse	reverse_bytes.sv	/^  for (i = 0; i < BYTES ; i++) begin : gen_reverse$/;"	kind:block	line:40	language:SystemVerilog	scope:module:reverse_bytes	roles:def
goto	vm80a.v	/^wire           goto, jmpflag;$/;"	kind:net	line:143	language:Verilog	scope:module:vm80a_core	roles:def
gray2bin	gray2bin.sv	/^module gray2bin #( parameter$/;"	kind:module	line:22	language:SystemVerilog	roles:def
gray2bin.WIDTH	gray2bin.sv	/^   WIDTH = 32$/;"	kind:constant	line:23	language:SystemVerilog	scope:module:gray2bin	roles:def	extras:qualified
gray2bin.bin_out	gray2bin.sv	/^   output [WIDTH-1:0] bin_out$/;"	kind:port	line:26	language:SystemVerilog	scope:module:gray2bin	roles:def	extras:qualified
gray2bin.gray_in	gray2bin.sv	/^   input [WIDTH-1:0] gray_in,$/;"	kind:port	line:25	language:SystemVerilog	scope:module:gray2bin	roles:def	extras:qualified
gray2bin.i	gray2bin.sv	/^genvar i;$/;"	kind:register	line:29	language:SystemVerilog	scope:module:gray2bin	roles:def	extras:qualified
gray2bin.sv	gray2bin.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:37	epoch:1625327799
gray_in	gray2bin.sv	/^   input [WIDTH-1:0] gray_in,$/;"	kind:port	line:25	language:SystemVerilog	scope:module:gray2bin	roles:def
gray_out	bin2gray.sv	/^  output logic[WIDTH-1:0] gray_out$/;"	kind:port	line:26	language:SystemVerilog	scope:module:bin2gray	roles:def
h889	vm80a.v	/^wire           hlda, h889;$/;"	kind:net	line:101	language:Verilog	scope:module:vm80a_core	roles:def
hlda	vm80a.v	/^wire           hlda, h889;$/;"	kind:net	line:101	language:Verilog	scope:module:vm80a_core	roles:def
hlda_pin	vm80a.v	/^reg            hold, hlda_pin;$/;"	kind:register	line:100	language:Verilog	scope:module:vm80a_core	roles:def
hold	vm80a.v	/^reg            hold, hlda_pin;$/;"	kind:register	line:100	language:Verilog	scope:module:vm80a_core	roles:def
i	ActionBurst.v	/^genvar i;$/;"	kind:register	line:77	language:Verilog	scope:module:ActionBurst	roles:def
i	ActionBurst2.v	/^genvar i;$/;"	kind:register	line:86	language:Verilog	scope:module:ActionBurst2	roles:def
i	NDivide.v	/^reg [31:0] i = 0;$/;"	kind:register	line:49	language:Verilog	scope:module:NDivide	roles:def
i	basic_characters/bcdadd100.v	/^        genvar i;$/;"	kind:register	line:12	language:Verilog	scope:module:bcdadd100	roles:def
i	delay.sv	/^        integer i;$/;"	kind:register	line:194	language:SystemVerilog	scope:module:delay	roles:def
i	dynamic_delay.sv	/^integer i;$/;"	kind:register	line:61	language:SystemVerilog	scope:module:dynamic_delay	roles:def
i	fast_counter.sv	/^integer i,j;$/;"	kind:register	line:70	language:SystemVerilog	scope:module:fast_counter	roles:def
i	fifo.sv	/^integer i;$/;"	kind:register	line:72	language:SystemVerilog	scope:module:fifo	roles:def
i	gray2bin.sv	/^genvar i;$/;"	kind:register	line:29	language:SystemVerilog	scope:module:gray2bin	roles:def
i	leave_one_hot.sv	/^genvar i;$/;"	kind:register	line:34	language:SystemVerilog	scope:module:leave_one_hot	roles:def
i	pos2bin.sv	/^integer i;$/;"	kind:register	line:44	language:SystemVerilog	scope:module:pos2bin	roles:def
i	prbs_gen_chk.sv	/^genvar i;$/;"	kind:register	line:73	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
i	reverse_bytes.sv	/^genvar i;$/;"	kind:register	line:38	language:SystemVerilog	scope:module:reverse_bytes	roles:def
i	reverse_dimensions.sv	/^genvar i;$/;"	kind:register	line:34	language:SystemVerilog	scope:module:reverse_dimensions	roles:def
i	reverse_vector.sv	/^genvar i;$/;"	kind:register	line:32	language:SystemVerilog	scope:module:reverse_vector	roles:def
i	vm80a.v	/^   input [7:0] i,$/;"	kind:port	line:576	language:Verilog	scope:function:vm80a_core.cmp	roles:def
i	vm80a.v	/^reg   [7:0]    i;$/;"	kind:register	line:129	language:Verilog	scope:module:vm80a_core	roles:def
i03	vm80a.v	/^reg            i25, i14, i03;$/;"	kind:register	line:130	language:Verilog	scope:module:vm80a_core	roles:def
i14	vm80a.v	/^reg            i25, i14, i03;$/;"	kind:register	line:130	language:Verilog	scope:module:vm80a_core	roles:def
i25	vm80a.v	/^reg            i25, i14, i03;$/;"	kind:register	line:130	language:Verilog	scope:module:vm80a_core	roles:def
iad16	vm80a.v	/^wire           dec16, inc16, iad16;$/;"	kind:net	line:110	language:Verilog	scope:module:vm80a_core	roles:def
id0	preview_fifo.sv	/^  input [WIDTH-1:0] id0,         \/\/ preceding data word$/;"	kind:port	line:58	language:SystemVerilog	scope:module:preview_fifo	roles:def
id00	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def
id01	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def
id02	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def
id03	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def
id04	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def
id05	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def
id06	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def
id07	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def
id08	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def
id09	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def
id1	preview_fifo.sv	/^  input [WIDTH-1:0] id1,         \/\/ subsequent data word$/;"	kind:port	line:59	language:SystemVerilog	scope:module:preview_fifo	roles:def
id10	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def
id80	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def
id81	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def
id82	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def
id83	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def
id84	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def
id85	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def
id86	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def
id_11x	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def
id_adc	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def
id_add	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def
id_ana	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def
id_call	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def
id_cma	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def
id_cmc	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def
id_cmp	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def
id_cxx	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def
id_daa	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def
id_dad	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def
id_dcr	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def
id_dcx	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def
id_eidi	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def
id_hlt	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def
id_idm	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def
id_idr	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def
id_in	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def
id_inr	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def
id_inx	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def
id_io	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def
id_jmp	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def
id_jxx	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def
id_lhld	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def
id_lsax	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def
id_lxi	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def
id_mov	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def
id_mvi	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def
id_mvim	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def
id_mvmr	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def
id_mvrm	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def
id_nop	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def
id_op	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def
id_opa	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def
id_opi	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def
id_opm	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def
id_ora	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def
id_out	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def
id_pchl	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def
id_pop	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def
id_popsw	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def
id_pupsw	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def
id_push	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def
id_rar	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def
id_ret	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def
id_rlc	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def
id_rst	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def
id_rxc	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def
id_rxx	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def
id_sbb	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def
id_sha	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def
id_shld	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def
id_sphl	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def
id_stc	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def
id_stlda	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def
id_sub	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def
id_xchg	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def
id_xra	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def
id_xthl	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def
idata	adder_tree.sv	/^  input logic [INPUTS_NUM-1:0][IDATA_WIDTH-1:0] idata,$/;"	kind:port	line:36	language:SystemVerilog	scope:module:adder_tree	roles:def
imx	vm80a.v	/^wire           imx, acc_sel;$/;"	kind:net	line:131	language:Verilog	scope:module:vm80a_core	roles:def
in	basic_characters/always_case2v.v	/^                      input [3:0]      in,$/;"	kind:port	line:3	language:Verilog	scope:module:always_case2v	roles:def
in	basic_characters/always_case_zv.v	/^                       input [7:0]      in,$/;"	kind:port	line:3	language:Verilog	scope:module:always_case_zv	roles:def
in	basic_characters/gates100.v	/^    input [99:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/gates4.v	/^    input [3:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/inverter.v	/^module top_module( input in, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/popcount255.v	/^    input [254:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/reduction.v	/^    input [7:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/vector100r.v	/^    input [99:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/vector2.v	/^    input [31:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/vector4.v	/^    input [7:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/vector7_1.v	/^    input wire [15:0] in,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/vectorr.v	/^    input [7:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
in	basic_characters/wire.v	/^module top_module( input in, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
in	debounce.v	/^input wire [(WIDTH-1):0] in;$/;"	kind:port	line:32	language:Verilog	scope:module:debounce	roles:def
in	delay.sv	/^  input [WIDTH-1:0] in,$/;"	kind:port	line:64	language:SystemVerilog	scope:module:delay	roles:def
in	digital_sys_test_top.v	/^    input [31:0] in;$/;"	kind:port	line:31	language:Verilog	scope:module:digital_sys_test	roles:def
in	dynamic_delay.sv	/^  input [WIDTH-1:0] in,               \/\/ input data$/;"	kind:port	line:46	language:SystemVerilog	scope:module:dynamic_delay	roles:def
in	edge_detect.sv	/^  input in,$/;"	kind:port	line:40	language:SystemVerilog	scope:module:edge_detect	roles:def
in	leave_one_hot.sv	/^  input [WIDTH-1:0] in,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:leave_one_hot	roles:def
in	pulse_stretch.sv	/^  input in,$/;"	kind:port	line:35	language:SystemVerilog	scope:module:pulse_stretch	roles:def
in	reverse_bytes.sv	/^  input [(BYTES*8-1):0] in,$/;"	kind:port	line:28	language:SystemVerilog	scope:module:reverse_bytes	roles:def
in	reverse_dimensions.sv	/^  input [D1_WIDTH-1:0][D2_WIDTH-1:0] in,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:reverse_dimensions	roles:def
in	reverse_vector.sv	/^  input [(WIDTH-1):0] in,$/;"	kind:port	line:27	language:SystemVerilog	scope:module:reverse_vector	roles:def
in_d	edge_detect.sv	/^logic in_d = 0;$/;"	kind:register	line:47	language:SystemVerilog	scope:module:edge_detect	roles:def
inc16	vm80a.v	/^wire           dec16, inc16, iad16;$/;"	kind:net	line:110	language:Verilog	scope:module:vm80a_core	roles:def
incA	encoder.v	/^input wire incA, incB;		\/\/ present input values$/;"	kind:port	line:24	language:Verilog	scope:module:encoder	roles:def
incB	encoder.v	/^input wire incA, incB;		\/\/ present input values$/;"	kind:port	line:24	language:Verilog	scope:module:encoder	roles:def
inputs_gen	adder_tree.sv	/^      for( adder = 0; adder < ST_OUT_NUM; adder++ ) begin: inputs_gen$/;"	kind:block	line:53	language:SystemVerilog	scope:block:adder_tree.stage_gen	roles:def
instance1	basic_characters/module.v	/^    mod_a instance1(.out(out), .in1(a), .in2(b));$/;"	kind:instance	line:2	language:Verilog	scope:module:top_module	roles:def
instance1	basic_characters/module_add.v	/^    add16 instance1(.a(a[15:0]), .b(b[15:0]), .cin(cin1), .cout(cout1), .sum(sum1));$/;"	kind:instance	line:11	language:Verilog	scope:module:top_module	roles:def
instance1	basic_characters/module_addsub.v	/^    add16 instance1(.a(a[15:0]), .b(b_xor[15:0]), .cin(sub), .cout(cout1), .sum(sum1));$/;"	kind:instance	line:19	language:Verilog	scope:module:top_module	roles:def
instance1	basic_characters/module_cseladd.v	/^    add16 instance1(.a(a[15:0]), .b(b[15:0]), .cin(cin1), .cout(cout1), .sum(sum1));$/;"	kind:instance	line:13	language:Verilog	scope:module:top_module	roles:def
instance1	basic_characters/module_fadd.v	/^    add16 instance1(.a(a[15:0]), .b(b[15:0]), .cin(cin1), .cout(cout1), .sum(sum1));$/;"	kind:instance	line:9	language:Verilog	scope:module:top_module	roles:def
instance1	basic_characters/module_name.v	/^    mod_a instance1(.in1(a), .in2(b), .in3(c), .in4(d), .out1(out1), .out2(out2),);$/;"	kind:instance	line:9	language:Verilog	scope:module:top_module	roles:def
instance1	basic_characters/module_pos.v	/^    mod_a instance1(out1, out2, a, b, c, d);$/;"	kind:instance	line:9	language:Verilog	scope:module:top_module	roles:def
instance1	basic_characters/module_shift.v	/^    my_dff instance1(.clk(clk), .d(d), .q(q1));$/;"	kind:instance	line:3	language:Verilog	scope:module:top_module	roles:def
instance1	basic_characters/module_shift8v.v	/^    my_dff8 instance1(.clk(clk), .d(d), .q(q1));$/;"	kind:instance	line:9	language:Verilog	scope:module:top_module	roles:def
instance2	basic_characters/module_add.v	/^    add16 instance2(.a(a[31:16]), .b(b[31:16]), .cin(cout1), .cout(cout2), .sum(sum2));$/;"	kind:instance	line:12	language:Verilog	scope:module:top_module	roles:def
instance2	basic_characters/module_addsub.v	/^    add16 instance2(.a(a[31:16]), .b(b_xor[31:16]), .cin(cout1), .cout(cout2), .sum(sum2));$/;"	kind:instance	line:20	language:Verilog	scope:module:top_module	roles:def
instance2	basic_characters/module_cseladd.v	/^    add16 instance2(.a(a[31:16]), .b(b[31:16]), .cin(cin2), .cout(cout2), .sum(sum2));$/;"	kind:instance	line:14	language:Verilog	scope:module:top_module	roles:def
instance2	basic_characters/module_fadd.v	/^    add16 instance2(.a(a[31:16]), .b(b[31:16]), .cin(cout1), .cout(cout2), .sum(sum2));$/;"	kind:instance	line:10	language:Verilog	scope:module:top_module	roles:def
instance2	basic_characters/module_shift.v	/^    my_dff instance2(.clk(clk), .d(q1), .q(q2));$/;"	kind:instance	line:4	language:Verilog	scope:module:top_module	roles:def
instance2	basic_characters/module_shift8v.v	/^    my_dff8 instance2(.clk(clk), .d(q1), .q(q2));$/;"	kind:instance	line:10	language:Verilog	scope:module:top_module	roles:def
instance3	basic_characters/module_cseladd.v	/^    add16 instance3(.a(a[31:16]), .b(b[31:16]), .cin(cin3), .cout(cout3), .sum(sum3));$/;"	kind:instance	line:15	language:Verilog	scope:module:top_module	roles:def
instance3	basic_characters/module_shift.v	/^    my_dff instance3(.clk(clk), .d(q2), .q(q));$/;"	kind:instance	line:5	language:Verilog	scope:module:top_module	roles:def
instance3	basic_characters/module_shift8v.v	/^    my_dff8 instance3(.clk(clk), .d(q2), .q(q3));$/;"	kind:instance	line:11	language:Verilog	scope:module:top_module	roles:def
inta	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def
inte	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def
internal_fifo	delay.sv	/^      ) internal_fifo ($/;"	kind:instance	line:110	language:SystemVerilog	scope:module:delay	roles:def
internal_fifo0	preview_fifo.sv	/^  ) internal_fifo0 ($/;"	kind:instance	line:239	language:SystemVerilog	scope:module:preview_fifo	roles:def
internal_fifo1	preview_fifo.sv	/^  ) internal_fifo1 ($/;"	kind:instance	line:264	language:SystemVerilog	scope:module:preview_fifo	roles:def
internal_taps	delay.sv	/^      ) internal_taps ($/;"	kind:instance	line:167	language:SystemVerilog	scope:module:delay	roles:def
intr	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def
inverter.v	basic_characters/inverter.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:3	epoch:1625377737
irq	vm80a.v	/^wire           irq;$/;"	kind:net	line:127	language:Verilog	scope:module:vm80a_core	roles:def
j	ActionBurst2.v	/^genvar j;$/;"	kind:register	line:46	language:Verilog	scope:module:ActionBurst2	roles:def
j	dynamic_delay.sv	/^integer j;$/;"	kind:register	line:75	language:SystemVerilog	scope:module:dynamic_delay	roles:def
j	fast_counter.sv	/^integer i,j;$/;"	kind:register	line:70	language:SystemVerilog	scope:module:fast_counter	roles:def
j	reverse_dimensions.sv	/^genvar j;$/;"	kind:register	line:35	language:SystemVerilog	scope:module:reverse_dimensions	roles:def
jmpflag	vm80a.v	/^wire           goto, jmpflag;$/;"	kind:net	line:143	language:Verilog	scope:module:vm80a_core	roles:def
jmptake	vm80a.v	/^reg            jmptake, tree0, tree1, tree2;$/;"	kind:register	line:144	language:Verilog	scope:module:vm80a_core	roles:def
keep_driving	basic_characters/always_if2.v	/^    output reg keep_driving  ); \/\/$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def
leave_one_hot	leave_one_hot.sv	/^module leave_one_hot #( parameter$/;"	kind:module	line:26	language:SystemVerilog	roles:def
leave_one_hot.WIDTH	leave_one_hot.sv	/^  WIDTH = 32$/;"	kind:constant	line:27	language:SystemVerilog	scope:module:leave_one_hot	roles:def	extras:qualified
leave_one_hot.gen_for	leave_one_hot.sv	/^  for( i=1; i<WIDTH; i++ ) begin : gen_for$/;"	kind:block	line:36	language:SystemVerilog	scope:module:leave_one_hot	roles:def	extras:qualified
leave_one_hot.i	leave_one_hot.sv	/^genvar i;$/;"	kind:register	line:34	language:SystemVerilog	scope:module:leave_one_hot	roles:def	extras:qualified
leave_one_hot.in	leave_one_hot.sv	/^  input [WIDTH-1:0] in,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:leave_one_hot	roles:def	extras:qualified
leave_one_hot.out	leave_one_hot.sv	/^  output logic [WIDTH-1:0] out$/;"	kind:port	line:30	language:SystemVerilog	scope:module:leave_one_hot	roles:def	extras:qualified
leave_one_hot.sv	leave_one_hot.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:47	epoch:1625327799
left	basic_characters/always_nolatches.v	/^    output reg left,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
lifo	lifo.sv	/^module lifo #( parameter$/;"	kind:module	line:34	language:SystemVerilog	roles:def
lifo.DATA_W	lifo.sv	/^  DATA_W = 32                     \/\/ data field width$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.DEPTH	lifo.sv	/^  DEPTH = 4,                      \/\/ max elements count == DEPTH, DEPTH MUST be power of 2$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.DEPTH_W	lifo.sv	/^  DEPTH_W = $clog2(DEPTH)+1,      \/\/ elements counter width, extra bit to store$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.clk	lifo.sv	/^  input clk,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.cnt	lifo.sv	/^  output logic [DATA_W-1:0] cnt = 0,$/;"	kind:port	line:55	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.data	lifo.sv	/^logic [DEPTH-1:0][DATA_W-1:0] data = 0;$/;"	kind:register	line:63	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.empty	lifo.sv	/^  output logic empty,$/;"	kind:port	line:56	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.fail	lifo.sv	/^  output logic fail$/;"	kind:port	line:59	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.full	lifo.sv	/^  output logic full,$/;"	kind:port	line:57	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.r_data	lifo.sv	/^  output logic [DATA_W-1:0] r_data,$/;"	kind:port	line:52	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.r_req	lifo.sv	/^  input r_req,$/;"	kind:port	line:51	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.rst	lifo.sv	/^  input rst,                      \/\/ non-inverted reset$/;"	kind:port	line:44	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.sv	lifo.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:114	epoch:1625327799
lifo.w_data	lifo.sv	/^  input [DATA_W-1:0] w_data,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lifo.w_req	lifo.sv	/^  input w_req,$/;"	kind:port	line:47	language:SystemVerilog	scope:module:lifo	roles:def	extras:qualified
lsb_bits	fast_counter.sv	/^logic [5:0][15:0] lsb_bits = lsb_bits_init;$/;"	kind:register	line:64	language:SystemVerilog	scope:module:fast_counter	roles:def
lsb_bits_flat	fast_counter.sv	/^logic [16*6-1:0] lsb_bits_flat;$/;"	kind:register	line:66	language:SystemVerilog	scope:module:fast_counter	roles:def
lsb_bits_init	fast_counter.sv	/^const logic [5:0][15:0] lsb_bits_init = { 16'b0000000000000001,$/;"	kind:register	line:55	language:SystemVerilog	scope:module:fast_counter	roles:def
lw	ActionBurst2.v	/^wire [31:0] lw;$/;"	kind:net	line:44	language:Verilog	scope:module:ActionBurst2	roles:def
m	vm80a.v	/^   input [7:0] m$/;"	kind:port	line:578	language:Verilog	scope:function:vm80a_core.cmp	roles:def
m1	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def
m1f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def
m2	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def
m2f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def
m3	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def
m3f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def
m4	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def
m4f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def
m5	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def
m5f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def
m836	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def
m839	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def
m871	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def
min	basic_characters/conditional.v	/^    output [7:0] min);\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
min_mid	basic_characters/conditional.v	/^    wire [7:0] min_mid, min_mid1, min_mid2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def
min_mid1	basic_characters/conditional.v	/^    wire [7:0] min_mid, min_mid1, min_mid2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def
min_mid2	basic_characters/conditional.v	/^    wire [7:0] min_mid, min_mid1, min_mid2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def
minta	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def
minus1	encoder.v	/^output reg plus1 = 0, minus1 = 0;$/;"	kind:port	line:25	language:Verilog	scope:module:encoder	roles:def
miso_data	spi_master.sv	/^  output logic [MISO_DATA_WIDTH-1:0] miso_data,     \/\/ shifted in data from slave$/;"	kind:port	line:81	language:SystemVerilog	scope:module:spi_master	roles:def
miso_data_buf	spi_master.sv	/^logic [MISO_DATA_WIDTH-1:0] miso_data_buf = 0;   \/\/ buffering miso_data$/;"	kind:register	line:142	language:SystemVerilog	scope:module:spi_master	roles:def
miso_data_buf_rev	spi_master.sv	/^logic [MISO_DATA_WIDTH-1:0] miso_data_buf_rev;$/;"	kind:register	line:266	language:SystemVerilog	scope:module:spi_master	roles:def
miso_pin	spi_master.sv	/^  input miso_pin                 \/\/ spi master's data in$/;"	kind:port	line:88	language:SystemVerilog	scope:module:spi_master	roles:def
mod_setpoint	pdm_modulator.sv	/^  input [MOD_WIDTH-1:0] mod_setpoint, \/\/ modulation setpoint$/;"	kind:port	line:44	language:SystemVerilog	scope:module:pdm_modulator	roles:def
mod_setpoint	pwm_modulator.sv	/^  input [MOD_WIDTH-1:0] mod_setpoint, \/\/ modulation setpoint$/;"	kind:port	line:44	language:SystemVerilog	scope:module:pwm_modulator	roles:def
mod_setpoint_inv	pwm_modulator.sv	/^logic [MOD_WIDTH-1:0] mod_setpoint_inv;$/;"	kind:register	line:66	language:SystemVerilog	scope:module:pwm_modulator	roles:def
module.v	basic_characters/module.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:3	epoch:1625377737
module_7458	basic_characters/module_7458.v	/^module module_7458 ( $/;"	kind:module	line:1	language:Verilog	roles:def
module_7458.ab2	basic_characters/module_7458.v	/^    wire                    abc1, def1, ab2, cd2;$/;"	kind:net	line:7	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.abc1	basic_characters/module_7458.v	/^    wire                    abc1, def1, ab2, cd2;$/;"	kind:net	line:7	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.cd2	basic_characters/module_7458.v	/^    wire                    abc1, def1, ab2, cd2;$/;"	kind:net	line:7	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.def1	basic_characters/module_7458.v	/^    wire                    abc1, def1, ab2, cd2;$/;"	kind:net	line:7	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p1a	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p1b	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p1c	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p1d	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p1e	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p1f	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p1y	basic_characters/module_7458.v	/^                     output p1y,$/;"	kind:port	line:3	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p2a	basic_characters/module_7458.v	/^                     input  p2a, p2b, p2c, p2d,$/;"	kind:port	line:4	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p2b	basic_characters/module_7458.v	/^                     input  p2a, p2b, p2c, p2d,$/;"	kind:port	line:4	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p2c	basic_characters/module_7458.v	/^                     input  p2a, p2b, p2c, p2d,$/;"	kind:port	line:4	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p2d	basic_characters/module_7458.v	/^                     input  p2a, p2b, p2c, p2d,$/;"	kind:port	line:4	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.p2y	basic_characters/module_7458.v	/^                     output p2y );$/;"	kind:port	line:5	language:Verilog	scope:module:module_7458	roles:def	extras:qualified
module_7458.v	basic_characters/module_7458.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:16	epoch:1625379171
module_add.v	basic_characters/module_add.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:16	epoch:1625377737
module_addsub.v	basic_characters/module_addsub.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:24	epoch:1625377739
module_cseladd.v	basic_characters/module_cseladd.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:26	epoch:1625377739
module_fadd.v	basic_characters/module_fadd.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:22	epoch:1625377737
module_name.v	basic_characters/module_name.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:10	epoch:1625377737
module_pos.v	basic_characters/module_pos.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:10	epoch:1625377737
module_shift.v	basic_characters/module_shift.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:6	epoch:1625377737
module_shift8v.v	basic_characters/module_shift8v.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:22	epoch:1625377737
mosi_data	spi_master.sv	/^  input [MOSI_DATA_WIDTH-1:0] mosi_data,            \/\/ data for shifting out from master$/;"	kind:port	line:80	language:SystemVerilog	scope:module:spi_master	roles:def
mosi_data_buf	spi_master.sv	/^logic [MOSI_DATA_WIDTH-1:0] mosi_data_buf = 0;   \/\/ buffering mosi_data$/;"	kind:register	line:141	language:SystemVerilog	scope:module:spi_master	roles:def
mosi_data_rev	spi_master.sv	/^logic [MOSI_DATA_WIDTH-1:0] mosi_data_rev;$/;"	kind:register	line:129	language:SystemVerilog	scope:module:spi_master	roles:def
mosi_pin	spi_master.sv	/^  output logic mosi_pin = 0,     \/\/ spi master's data in$/;"	kind:port	line:85	language:SystemVerilog	scope:module:spi_master	roles:def
ms0	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def
ms1	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def
msb_bits	fast_counter.sv	/^logic [WIDTH-4-1:0] msb_bits = '0;$/;"	kind:register	line:63	language:SystemVerilog	scope:module:fast_counter	roles:def
mstart	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def
mxi	vm80a.v	/^wire  [15:0]   mxi;$/;"	kind:net	line:107	language:Verilog	scope:module:vm80a_core	roles:def
mxo	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def
mxr0	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def
mxr1	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def
mxr2	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def
mxr3	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def
mxr4	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def
mxr5	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def
mxrh	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def
mxrl	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def
mxw16	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def
mxwadr	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def
mxwh	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def
mxwl	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def
n_switch_lo	debounce.v	/^wire [(WIDTH-1):0] n_switch_lo = (d2[(WIDTH-1):0] | d1[(WIDTH-1):0]);$/;"	kind:net	line:54	language:Verilog	scope:module:debounce	roles:def
ncs_pin	spi_master.sv	/^  output logic ncs_pin = 1,      \/\/ spi master's chip select (inversed)$/;"	kind:port	line:84	language:SystemVerilog	scope:module:spi_master	roles:def
norgate.v	basic_characters/norgate.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:6	epoch:1625377737
nq	reset_set.sv	/^  output nq$/;"	kind:port	line:31	language:SystemVerilog	scope:module:reset_set	roles:def
nq	reset_set_comb.sv	/^  output nq$/;"	kind:port	line:51	language:SystemVerilog	scope:module:reset_set_comb	roles:def
nq	set_reset.sv	/^  output nq$/;"	kind:port	line:31	language:SystemVerilog	scope:module:set_reset	roles:def
nq	set_reset_comb.sv	/^  output nq$/;"	kind:port	line:51	language:SystemVerilog	scope:module:set_reset_comb	roles:def
nrst	ActionBurst.v	/^input wire nrst;$/;"	kind:port	line:34	language:Verilog	scope:module:ActionBurst	roles:def
nrst	ActionBurst2.v	/^input wire nrst;$/;"	kind:port	line:35	language:Verilog	scope:module:ActionBurst2	roles:def
nrst	NDivide.v	/^input wire nrst;$/;"	kind:port	line:36	language:Verilog	scope:module:NDivide	roles:def
nrst	UartRx.v	/^input wire nrst;$/;"	kind:port	line:41	language:Verilog	scope:module:UartRx	roles:def
nrst	UartTx.v	/^input wire nrst;$/;"	kind:port	line:43	language:Verilog	scope:module:UartTx	roles:def
nrst	adder_tree.sv	/^  input nrst,$/;"	kind:port	line:35	language:SystemVerilog	scope:module:adder_tree	roles:def
nrst	cdc_data.sv	/^  input nrst,$/;"	kind:port	line:38	language:SystemVerilog	scope:module:cdc_data	roles:def
nrst	clk_divider.sv	/^  input nrst,$/;"	kind:port	line:26	language:SystemVerilog	scope:module:clk_divider	roles:def
nrst	debounce.v	/^input wire nrst;$/;"	kind:port	line:29	language:Verilog	scope:module:debounce	roles:def
nrst	delay.sv	/^  input nrst,$/;"	kind:port	line:61	language:SystemVerilog	scope:module:delay	roles:def
nrst	delayed_event.sv	/^  input nrst,                         \/\/ negative reset$/;"	kind:port	line:50	language:SystemVerilog	scope:module:delayed_event	roles:def
nrst	dynamic_delay.sv	/^  input nrst,$/;"	kind:port	line:44	language:SystemVerilog	scope:module:dynamic_delay	roles:def
nrst	edge_detect.sv	/^  input nrst,$/;"	kind:port	line:38	language:SystemVerilog	scope:module:edge_detect	roles:def
nrst	encoder.v	/^input wire nrst;$/;"	kind:port	line:23	language:Verilog	scope:module:encoder	roles:def
nrst	pdm_modulator.sv	/^  input nrst,                         \/\/ negative reset$/;"	kind:port	line:42	language:SystemVerilog	scope:module:pdm_modulator	roles:def
nrst	prbs_gen_chk.sv	/^  input nrst,$/;"	kind:port	line:53	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
nrst	preview_fifo.sv	/^  input nrst,$/;"	kind:port	line:52	language:SystemVerilog	scope:module:preview_fifo	roles:def
nrst	pulse_gen.sv	/^  input nrst,                         \/\/ negative reset$/;"	kind:port	line:62	language:SystemVerilog	scope:module:pulse_gen	roles:def
nrst	pulse_stretch.sv	/^  input nrst,$/;"	kind:port	line:33	language:SystemVerilog	scope:module:pulse_stretch	roles:def
nrst	pwm_modulator.sv	/^  input nrst,                         \/\/ negative reset$/;"	kind:port	line:42	language:SystemVerilog	scope:module:pwm_modulator	roles:def
nrst	reset_set.sv	/^  input nrst,$/;"	kind:port	line:27	language:SystemVerilog	scope:module:reset_set	roles:def
nrst	reset_set_comb.sv	/^  input nrst,$/;"	kind:port	line:47	language:SystemVerilog	scope:module:reset_set_comb	roles:def
nrst	set_reset.sv	/^  input nrst,$/;"	kind:port	line:27	language:SystemVerilog	scope:module:set_reset	roles:def
nrst	set_reset_comb.sv	/^  input nrst,$/;"	kind:port	line:47	language:SystemVerilog	scope:module:set_reset_comb	roles:def
nrst	spi_master.sv	/^  input nrst,                    \/\/ reset (inversed)$/;"	kind:port	line:70	language:SystemVerilog	scope:module:spi_master	roles:def
nrst	uart_rx.sv	/^  input nrst,$/;"	kind:port	line:38	language:SystemVerilog	scope:module:uart_rx	roles:def
nrst	uart_rx_shifter.sv	/^  input nrst,                 \/\/   the same clock$/;"	kind:port	line:44	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
nrst	uart_tx.sv	/^  input nrst,$/;"	kind:port	line:41	language:SystemVerilog	scope:module:uart_tx	roles:def
nrst	uart_tx_shifter.sv	/^  input nrst,                          \/\/   the same clock$/;"	kind:port	line:41	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
o0	basic_characters/vector0.v	/^    output wire o0  ); \/\/ Module body starts after module declaration$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def
o1	basic_characters/vector0.v	/^    output wire o1,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
o2	basic_characters/vector0.v	/^    output wire o2,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
od0	preview_fifo.sv	/^  output logic [WIDTH-1:0] od0,  \/\/ first data word (preceding)$/;"	kind:port	line:66	language:SystemVerilog	scope:module:preview_fifo	roles:def
od1	preview_fifo.sv	/^  output logic [WIDTH-1:0] od1,  \/\/ seconfd dadta word (subsequent)$/;"	kind:port	line:67	language:SystemVerilog	scope:module:preview_fifo	roles:def
odata	adder_tree.sv	/^  output logic [ODATA_WIDTH-1:0] odata$/;"	kind:port	line:37	language:SystemVerilog	scope:module:adder_tree	roles:def
oe_pin	spi_master.sv	/^  output logic oe_pin = 0,       \/\/ spi master's output enable$/;"	kind:port	line:86	language:SystemVerilog	scope:module:spi_master	roles:def
on_event	delayed_event.sv	/^  output on_event,                    \/\/ one clock cycle$/;"	kind:port	line:53	language:SystemVerilog	scope:module:delayed_event	roles:def
one	basic_characters/step_one_module.v	/^module step_one_module( output one );$/;"	kind:port	line:1	language:Verilog	scope:module:step_one_module	roles:def
out	ActionBurst.v	/^output wire [(WIDTH-1):0] out;$/;"	kind:port	line:38	language:Verilog	scope:module:ActionBurst	roles:def
out	ActionBurst2.v	/^output wire [(WIDTH-1):0] out;$/;"	kind:port	line:39	language:Verilog	scope:module:ActionBurst2	roles:def
out	basic_characters/always_case.v	/^                     output reg [3:0] out   );\/\/$/;"	kind:port	line:10	language:Verilog	scope:module:always_case	roles:def
out	basic_characters/andgate.v	/^    output out );$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/inverter.v	/^module top_module( input in, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/module.v	/^module top_module ( input a, input b, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/norgate.v	/^    output out );$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/popcount255.v	/^    output [7:0] out );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/vector100r.v	/^    output [99:0] out$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/vector2.v	/^    output [31:0] out );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/vector4.v	/^    output [31:0] out );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/vector5.v	/^    output [24:0] out );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/vectorr.v	/^    output [7:0] out$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/wire.v	/^module top_module( input in, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/wire_decl.v	/^    output out,$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def
out	basic_characters/xnorgate.v	/^    output out );$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
out	clk_divider.sv	/^  output logic [(WIDTH-1):0] out = 0$/;"	kind:port	line:28	language:SystemVerilog	scope:module:clk_divider	roles:def
out	debounce.v	/^output wire [(WIDTH-1):0] out;   \/\/ also "present state"$/;"	kind:port	line:33	language:Verilog	scope:module:debounce	roles:def
out	delay.sv	/^  output [WIDTH-1:0] out$/;"	kind:port	line:65	language:SystemVerilog	scope:module:delay	roles:def
out	digital_sys_test_top.v	/^    output [31:0] out;$/;"	kind:port	line:32	language:Verilog	scope:module:digital_sys_test	roles:def
out	dynamic_delay.sv	/^  output logic [WIDTH-1:0] out        \/\/ output data$/;"	kind:port	line:50	language:SystemVerilog	scope:module:dynamic_delay	roles:def
out	leave_one_hot.sv	/^  output logic [WIDTH-1:0] out$/;"	kind:port	line:30	language:SystemVerilog	scope:module:leave_one_hot	roles:def
out	pulse_stretch.sv	/^  output out$/;"	kind:port	line:36	language:SystemVerilog	scope:module:pulse_stretch	roles:def
out	reverse_bytes.sv	/^  output logic [(BYTES*8-1):0] out$/;"	kind:port	line:29	language:SystemVerilog	scope:module:reverse_bytes	roles:def
out	reverse_dimensions.sv	/^  output logic [D2_WIDTH-1:0][D1_WIDTH-1:0] out$/;"	kind:port	line:30	language:SystemVerilog	scope:module:reverse_dimensions	roles:def
out	reverse_vector.sv	/^  output logic [(WIDTH-1):0] out$/;"	kind:port	line:28	language:SystemVerilog	scope:module:reverse_vector	roles:def
out1	basic_characters/module_name.v	/^    output out1,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def
out1	basic_characters/module_pos.v	/^    output out1,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def
out2	basic_characters/module_name.v	/^    output out2$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def
out2	basic_characters/module_pos.v	/^    output out2$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def
out_always	basic_characters/always_if.v	/^                 output reg  out_always   ); $/;"	kind:port	line:8	language:Verilog	scope:module:always_if	roles:def
out_always_comb	basic_characters/alwaysblock2.v	/^    output reg out_always_comb,$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def
out_always_ff	basic_characters/alwaysblock2.v	/^    output reg out_always_ff   );$/;"	kind:port	line:8	language:Verilog	scope:module:top_module	roles:def
out_alwaysblock	basic_characters/alwaysblock1.v	/^    output reg out_alwaysblock$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def
out_and	basic_characters/gates100.v	/^    output out_and,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
out_and	basic_characters/gates4.v	/^    output out_and,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
out_assign	basic_characters/always_if.v	/^                 output wire out_assign,$/;"	kind:port	line:7	language:Verilog	scope:module:always_if	roles:def
out_assign	basic_characters/alwaysblock1.v	/^    output wire out_assign,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
out_assign	basic_characters/alwaysblock2.v	/^    output wire out_assign,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def
out_hi	basic_characters/vector7_1.v	/^    output wire [7:0] out_hi,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
out_lo	basic_characters/vector7_1.v	/^    output wire [7:0] out_lo );$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
out_n	basic_characters/wire_decl.v	/^    output out_n   ); $/;"	kind:port	line:8	language:Verilog	scope:module:top_module	roles:def
out_not	basic_characters/vectorgates.v	/^    output [5:0] out_not$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def
out_or	basic_characters/gates100.v	/^    output out_or,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
out_or	basic_characters/gates4.v	/^    output out_or,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
out_or_bitwise	basic_characters/vectorgates.v	/^    output [2:0] out_or_bitwise,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
out_or_logical	basic_characters/vectorgates.v	/^    output out_or_logical,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
out_xor	basic_characters/gates100.v	/^    output out_xor $/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
out_xor	basic_characters/gates4.v	/^    output out_xor$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
outv	basic_characters/vector0.v	/^    output wire [2:0] outv,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
p1a	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def
p1b	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def
p1c	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def
p1d	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def
p1e	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def
p1f	basic_characters/module_7458.v	/^                     input  p1a, p1b, p1c, p1d, p1e, p1f,$/;"	kind:port	line:2	language:Verilog	scope:module:module_7458	roles:def
p1y	basic_characters/module_7458.v	/^                     output p1y,$/;"	kind:port	line:3	language:Verilog	scope:module:module_7458	roles:def
p2a	basic_characters/module_7458.v	/^                     input  p2a, p2b, p2c, p2d,$/;"	kind:port	line:4	language:Verilog	scope:module:module_7458	roles:def
p2b	basic_characters/module_7458.v	/^                     input  p2a, p2b, p2c, p2d,$/;"	kind:port	line:4	language:Verilog	scope:module:module_7458	roles:def
p2c	basic_characters/module_7458.v	/^                     input  p2a, p2b, p2c, p2d,$/;"	kind:port	line:4	language:Verilog	scope:module:module_7458	roles:def
p2d	basic_characters/module_7458.v	/^                     input  p2a, p2b, p2c, p2d,$/;"	kind:port	line:4	language:Verilog	scope:module:module_7458	roles:def
p2y	basic_characters/module_7458.v	/^                     output p2y );$/;"	kind:port	line:5	language:Verilog	scope:module:module_7458	roles:def
pack_data	dynamic_delay.sv	/^logic [(LENGTH+1)*WIDTH-1:0] pack_data;$/;"	kind:register	line:58	language:SystemVerilog	scope:module:dynamic_delay	roles:def
pack_unpack_array.v	pack_unpack_array.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:91	epoch:1625327799
parity	basic_characters/reduction.v	/^    output parity); $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
pdm_modulator	pdm_modulator.sv	/^module pdm_modulator #( parameter$/;"	kind:module	line:33	language:SystemVerilog	roles:def
pdm_modulator.CLK_HZ	pdm_modulator.sv	/^  CLK_HZ = 100_000_000,$/;"	kind:constant	line:34	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.MOD_WIDTH	pdm_modulator.sv	/^  MOD_WIDTH = 8                       \/\/ modulation bitness$/;"	kind:constant	line:39	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.PDM_MAX_PERIOD_HZ	pdm_modulator.sv	/^  PDM_MAX_PERIOD_HZ = CLK_HZ \/ (2**PDM_PERIOD_DIV) * (256+2),$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.PDM_MIN_PERIOD_HZ	pdm_modulator.sv	/^  PDM_MIN_PERIOD_HZ = CLK_HZ \/ (2**PDM_PERIOD_DIV) * (0+2),    \/\/ two PDM clock cycles$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.PDM_PERIOD_DIV	pdm_modulator.sv	/^  PDM_PERIOD_DIV = 16,                \/\/ must be > MOD_WIDTH$/;"	kind:constant	line:35	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.busy	pdm_modulator.sv	/^  output busy                         \/\/ busy output$/;"	kind:port	line:49	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.cd1	pdm_modulator.sv	/^) cd1 ($/;"	kind:instance	line:57	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.clk	pdm_modulator.sv	/^  input clk,                          \/\/ system clock$/;"	kind:port	line:41	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.div_clk	pdm_modulator.sv	/^logic [31:0] div_clk;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.mod_setpoint	pdm_modulator.sv	/^  input [MOD_WIDTH-1:0] mod_setpoint, \/\/ modulation setpoint$/;"	kind:port	line:44	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.nrst	pdm_modulator.sv	/^  input nrst,                         \/\/ negative reset$/;"	kind:port	line:42	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.pdm_out	pdm_modulator.sv	/^  output pdm_out,                     \/\/ active HIGH output$/;"	kind:port	line:45	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.pg1	pdm_modulator.sv	/^) pg1 ($/;"	kind:instance	line:68	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.start_strobe	pdm_modulator.sv	/^  output start_strobe,                \/\/ period start strobe$/;"	kind:port	line:48	language:SystemVerilog	scope:module:pdm_modulator	roles:def	extras:qualified
pdm_modulator.sv	pdm_modulator.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:84	epoch:1625327799
pdm_out	pdm_modulator.sv	/^  output pdm_out,                     \/\/ active HIGH output$/;"	kind:port	line:45	language:SystemVerilog	scope:module:pdm_modulator	roles:def
pg1	pdm_modulator.sv	/^) pg1 ($/;"	kind:instance	line:68	language:SystemVerilog	scope:module:pdm_modulator	roles:def
pg1	pwm_modulator.sv	/^) pg1 ($/;"	kind:instance	line:73	language:SystemVerilog	scope:module:pwm_modulator	roles:def
pin_a	vm80a.v	/^   output[15:0]   pin_a,         \/\/ address bus outputs$/;"	kind:port	line:15	language:Verilog	scope:module:vm80a	roles:def
pin_a	vm80a.v	/^   output[15:0]   pin_a,         \/\/ address bus outputs$/;"	kind:port	line:72	language:Verilog	scope:module:vm80a_core	roles:def
pin_addr	vm80a.v	/^wire [15:0] pin_addr;$/;"	kind:net	line:30	language:Verilog	scope:module:vm80a	roles:def
pin_aena	vm80a.v	/^   output         pin_aena,      \/\/ address outputs enable$/;"	kind:port	line:75	language:Verilog	scope:module:vm80a_core	roles:def
pin_aena	vm80a.v	/^wire pin_aena, pin_dena;$/;"	kind:net	line:28	language:Verilog	scope:module:vm80a	roles:def
pin_clk	vm80a.v	/^   input          pin_clk,       \/\/ global module clock (no in original 8080)$/;"	kind:port	line:11	language:Verilog	scope:module:vm80a	roles:def
pin_clk	vm80a.v	/^   input          pin_clk,       \/\/ global module clock (no in original 8080)$/;"	kind:port	line:68	language:Verilog	scope:module:vm80a_core	roles:def
pin_d	vm80a.v	/^   inout [7:0]    pin_d,         \/\/$/;"	kind:port	line:16	language:Verilog	scope:module:vm80a	roles:def
pin_dbin	vm80a.v	/^   output         pin_dbin,      \/\/$/;"	kind:port	line:24	language:Verilog	scope:module:vm80a	roles:def
pin_dbin	vm80a.v	/^   output         pin_dbin,      \/\/$/;"	kind:port	line:84	language:Verilog	scope:module:vm80a_core	roles:def
pin_dena	vm80a.v	/^   output         pin_dena,      \/\/ data outputs enable$/;"	kind:port	line:76	language:Verilog	scope:module:vm80a_core	roles:def
pin_dena	vm80a.v	/^wire pin_aena, pin_dena;$/;"	kind:net	line:28	language:Verilog	scope:module:vm80a	roles:def
pin_din	vm80a.v	/^   input [7:0]    pin_din,       \/\/ data bus input$/;"	kind:port	line:74	language:Verilog	scope:module:vm80a_core	roles:def
pin_din	vm80a.v	/^wire [7:0] pin_din, pin_dout;$/;"	kind:net	line:29	language:Verilog	scope:module:vm80a	roles:def
pin_dout	vm80a.v	/^   output[7:0]    pin_dout,      \/\/ data bus output$/;"	kind:port	line:73	language:Verilog	scope:module:vm80a_core	roles:def
pin_dout	vm80a.v	/^wire [7:0] pin_din, pin_dout;$/;"	kind:net	line:29	language:Verilog	scope:module:vm80a	roles:def
pin_f1	vm80a.v	/^   input          pin_f1,        \/\/ clock phase 1 (used as clock enable)$/;"	kind:port	line:12	language:Verilog	scope:module:vm80a	roles:def
pin_f1	vm80a.v	/^   input          pin_f1,        \/\/ clock phase 1 (used as clock enable)$/;"	kind:port	line:69	language:Verilog	scope:module:vm80a_core	roles:def
pin_f2	vm80a.v	/^   input          pin_f2,        \/\/ clock phase 2 (used as clock enable)$/;"	kind:port	line:13	language:Verilog	scope:module:vm80a	roles:def
pin_f2	vm80a.v	/^   input          pin_f2,        \/\/ clock phase 2 (used as clock enable)$/;"	kind:port	line:70	language:Verilog	scope:module:vm80a_core	roles:def
pin_hlda	vm80a.v	/^   output         pin_hlda,      \/\/$/;"	kind:port	line:18	language:Verilog	scope:module:vm80a	roles:def
pin_hlda	vm80a.v	/^   output         pin_hlda,      \/\/$/;"	kind:port	line:78	language:Verilog	scope:module:vm80a_core	roles:def
pin_hold	vm80a.v	/^   input          pin_hold,      \/\/$/;"	kind:port	line:17	language:Verilog	scope:module:vm80a	roles:def
pin_hold	vm80a.v	/^   input          pin_hold,      \/\/$/;"	kind:port	line:77	language:Verilog	scope:module:vm80a_core	roles:def
pin_int	vm80a.v	/^   input          pin_int,       \/\/$/;"	kind:port	line:21	language:Verilog	scope:module:vm80a	roles:def
pin_int	vm80a.v	/^   input          pin_int,       \/\/$/;"	kind:port	line:81	language:Verilog	scope:module:vm80a_core	roles:def
pin_inte	vm80a.v	/^   output         pin_inte,      \/\/$/;"	kind:port	line:22	language:Verilog	scope:module:vm80a	roles:def
pin_inte	vm80a.v	/^   output         pin_inte,      \/\/$/;"	kind:port	line:82	language:Verilog	scope:module:vm80a_core	roles:def
pin_ready	vm80a.v	/^   input          pin_ready,     \/\/$/;"	kind:port	line:19	language:Verilog	scope:module:vm80a	roles:def
pin_ready	vm80a.v	/^   input          pin_ready,     \/\/$/;"	kind:port	line:79	language:Verilog	scope:module:vm80a_core	roles:def
pin_reset	vm80a.v	/^   input          pin_reset,     \/\/ module reset$/;"	kind:port	line:14	language:Verilog	scope:module:vm80a	roles:def
pin_reset	vm80a.v	/^   input          pin_reset,     \/\/ module reset$/;"	kind:port	line:71	language:Verilog	scope:module:vm80a_core	roles:def
pin_sync	vm80a.v	/^   output         pin_sync,      \/\/$/;"	kind:port	line:23	language:Verilog	scope:module:vm80a	roles:def
pin_sync	vm80a.v	/^   output         pin_sync,      \/\/$/;"	kind:port	line:83	language:Verilog	scope:module:vm80a_core	roles:def
pin_wait	vm80a.v	/^   output         pin_wait,      \/\/$/;"	kind:port	line:20	language:Verilog	scope:module:vm80a	roles:def
pin_wait	vm80a.v	/^   output         pin_wait,      \/\/$/;"	kind:port	line:80	language:Verilog	scope:module:vm80a_core	roles:def
pin_wr_n	vm80a.v	/^   output         pin_wr_n$/;"	kind:port	line:25	language:Verilog	scope:module:vm80a	roles:def
pin_wr_n	vm80a.v	/^   output         pin_wr_n$/;"	kind:port	line:85	language:Verilog	scope:module:vm80a_core	roles:def
pk_i	pack_unpack_array.v	/^genvar pk_i;$/;"	kind:register	line:12	language:Verilog	roles:def
pk_j	pack_unpack_array.v	/^genvar pk_j;$/;"	kind:register	line:13	language:Verilog	roles:def
plus1	encoder.v	/^output reg plus1 = 0, minus1 = 0;$/;"	kind:port	line:25	language:Verilog	scope:module:encoder	roles:def
popcount255.v	basic_characters/popcount255.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:15	epoch:1625377739
pos	basic_characters/always_case2v.v	/^                      output reg [1:0] pos  );$/;"	kind:port	line:4	language:Verilog	scope:module:always_case2v	roles:def
pos	basic_characters/always_case_zv.v	/^                       output reg [2:0] pos  );$/;"	kind:port	line:4	language:Verilog	scope:module:always_case_zv	roles:def
pos	bin2pos.sv	/^  output logic [(POS_WIDTH-1):0] pos$/;"	kind:port	line:30	language:SystemVerilog	scope:module:bin2pos	roles:def
pos	pos2bin.sv	/^  input [(POS_WIDTH-1):0] pos,$/;"	kind:port	line:32	language:SystemVerilog	scope:module:pos2bin	roles:def
pos2bin	pos2bin.sv	/^module pos2bin #( parameter$/;"	kind:module	line:28	language:SystemVerilog	roles:def
pos2bin.BIN_WIDTH	pos2bin.sv	/^  BIN_WIDTH = 8,$/;"	kind:constant	line:29	language:SystemVerilog	scope:module:pos2bin	roles:def	extras:qualified
pos2bin.POS_WIDTH	pos2bin.sv	/^  POS_WIDTH = 2**BIN_WIDTH$/;"	kind:constant	line:30	language:SystemVerilog	scope:module:pos2bin	roles:def	extras:qualified
pos2bin.bin	pos2bin.sv	/^  output logic [(BIN_WIDTH-1):0] bin,$/;"	kind:port	line:33	language:SystemVerilog	scope:module:pos2bin	roles:def	extras:qualified
pos2bin.err_multi_hot	pos2bin.sv	/^  output logic err_multi_hot  \/\/ multiple active bits in pos[] vector$/;"	kind:port	line:37	language:SystemVerilog	scope:module:pos2bin	roles:def	extras:qualified
pos2bin.err_no_hot	pos2bin.sv	/^  output logic err_no_hot,    \/\/ no active bits in pos[] vector$/;"	kind:port	line:36	language:SystemVerilog	scope:module:pos2bin	roles:def	extras:qualified
pos2bin.found_hot	pos2bin.sv	/^logic found_hot;$/;"	kind:register	line:46	language:SystemVerilog	scope:module:pos2bin	roles:def	extras:qualified
pos2bin.i	pos2bin.sv	/^integer i;$/;"	kind:register	line:44	language:SystemVerilog	scope:module:pos2bin	roles:def	extras:qualified
pos2bin.pos	pos2bin.sv	/^  input [(POS_WIDTH-1):0] pos,$/;"	kind:port	line:32	language:SystemVerilog	scope:module:pos2bin	roles:def	extras:qualified
pos2bin.sv	pos2bin.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:68	epoch:1625327799
prbs_gen_chk	prbs_gen_chk.sv	/^module prbs_gen_chk #( parameter$/;"	kind:module	line:44	language:SystemVerilog	roles:def
prbs_gen_chk.CHK_MODE	prbs_gen_chk.sv	/^  CHK_MODE = 0,       \/\/ 0 - module is a gen$/;"	kind:constant	line:46	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.INV_PATTERN	prbs_gen_chk.sv	/^  INV_PATTERN = 1,    \/\/ invert PRBS bit-wise$/;"	kind:constant	line:48	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.POLY_LEN	prbs_gen_chk.sv	/^  POLY_LEN = 31,      \/\/ generator polynomial length$/;"	kind:constant	line:49	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.POLY_TAP	prbs_gen_chk.sv	/^  POLY_TAP = 28       \/\/ generator polynomial tap$/;"	kind:constant	line:50	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.WIDTH	prbs_gen_chk.sv	/^  WIDTH = 32,         \/\/ data_in, data_out port width$/;"	kind:constant	line:45	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.clk	prbs_gen_chk.sv	/^  input clk,$/;"	kind:port	line:52	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.data_in	prbs_gen_chk.sv	/^  input [(WIDTH-1):0] data_in,     \/\/ CHK_MODE: data to be checked$/;"	kind:port	line:55	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.data_in_i	prbs_gen_chk.sv	/^logic [(WIDTH-1):0] data_in_i;$/;"	kind:register	line:63	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.data_out	prbs_gen_chk.sv	/^  output logic [(WIDTH-1):0] data_out = {WIDTH{1'b1}}$/;"	kind:port	line:57	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.en	prbs_gen_chk.sv	/^  input en,$/;"	kind:port	line:54	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.gen1	prbs_gen_chk.sv	/^  for (i=0; i<WIDTH; i=i+1) begin : gen1$/;"	kind:block	line:76	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.i	prbs_gen_chk.sv	/^genvar i;$/;"	kind:register	line:73	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.nrst	prbs_gen_chk.sv	/^  input nrst,$/;"	kind:port	line:53	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.prbs_register	prbs_gen_chk.sv	/^logic [(POLY_LEN-1):0] prbs_register = {POLY_LEN{1'b1}};  \/\/ LFSR itself$/;"	kind:register	line:68	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.shift_table	prbs_gen_chk.sv	/^logic [WIDTH:0][(POLY_LEN-1):0] shift_table;$/;"	kind:register	line:69	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_gen_chk.sv	prbs_gen_chk.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:96	epoch:1625327799
prbs_gen_chk.xor_results	prbs_gen_chk.sv	/^logic [(WIDTH-1):0] xor_results;$/;"	kind:register	line:70	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def	extras:qualified
prbs_register	prbs_gen_chk.sv	/^logic [(POLY_LEN-1):0] prbs_register = {POLY_LEN{1'b1}};  \/\/ LFSR itself$/;"	kind:register	line:68	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
preview_fifo	preview_fifo.sv	/^module preview_fifo #( parameter$/;"	kind:module	line:45	language:SystemVerilog	roles:def
preview_fifo.DEPTH	preview_fifo.sv	/^  DEPTH = 16,                    \/\/ must be at least 8$/;"	kind:constant	line:47	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.USED_W	preview_fifo.sv	/^  USED_W = $clog2(DEPTH)$/;"	kind:constant	line:49	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.WIDTH	preview_fifo.sv	/^  WIDTH = 32,$/;"	kind:constant	line:46	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.clk	preview_fifo.sv	/^  input clk,$/;"	kind:port	line:51	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.empty	preview_fifo.sv	/^  output [1:0] empty,            \/\/ when FIFO has just one word -$/;"	kind:port	line:69	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.f_rddata	preview_fifo.sv	/^logic [1:0][WIDTH-1:0] f_rddata;$/;"	kind:register	line:88	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.f_rdreq	preview_fifo.sv	/^logic [1:0] f_rdreq;$/;"	kind:register	line:87	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.f_usedw	preview_fifo.sv	/^  logic [1:0][USED_W-1:0] f_usedw;$/;"	kind:register	line:227	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.f_usedw_i	preview_fifo.sv	/^  logic [1:0][USED_W-2:0] f_usedw_i;$/;"	kind:register	line:226	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.f_wrdata	preview_fifo.sv	/^logic [1:0][WIDTH-1:0] f_wrdata;$/;"	kind:register	line:85	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.f_wrreq	preview_fifo.sv	/^logic [1:0] f_wrreq;$/;"	kind:register	line:84	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.full	preview_fifo.sv	/^  output [1:0] full,             \/\/ "full" flags, logic is similar to "empty"$/;"	kind:port	line:73	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.id0	preview_fifo.sv	/^  input [WIDTH-1:0] id0,         \/\/ preceding data word$/;"	kind:port	line:58	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.id1	preview_fifo.sv	/^  input [WIDTH-1:0] id1,         \/\/ subsequent data word$/;"	kind:port	line:59	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.internal_fifo0	preview_fifo.sv	/^  ) internal_fifo0 ($/;"	kind:instance	line:239	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.internal_fifo1	preview_fifo.sv	/^  ) internal_fifo1 ($/;"	kind:instance	line:264	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.nrst	preview_fifo.sv	/^  input nrst,$/;"	kind:port	line:52	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.od0	preview_fifo.sv	/^  output logic [WIDTH-1:0] od0,  \/\/ first data word (preceding)$/;"	kind:port	line:66	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.od1	preview_fifo.sv	/^  output logic [WIDTH-1:0] od1,  \/\/ seconfd dadta word (subsequent)$/;"	kind:port	line:67	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.r0_valid	preview_fifo.sv	/^logic r0_valid, r1_valid, r2_valid;$/;"	kind:register	line:92	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.r1_valid	preview_fifo.sv	/^logic r0_valid, r1_valid, r2_valid;$/;"	kind:register	line:92	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.r2_valid	preview_fifo.sv	/^logic r0_valid, r1_valid, r2_valid;$/;"	kind:register	line:92	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.rd_ptr	preview_fifo.sv	/^logic rd_ptr = 1'b0;$/;"	kind:register	line:82	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.rdreq	preview_fifo.sv	/^  input [2:0] rdreq,             \/\/ 3'b001 - no read$/;"	kind:port	line:63	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.sv	preview_fifo.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:291	epoch:1625327799
preview_fifo.usedw	preview_fifo.sv	/^  output logic[USED_W:0] usedw   \/\/ word count, attention to the additional$/;"	kind:port	line:74	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.w0_valid	preview_fifo.sv	/^logic w0_valid, w1_valid, w2_valid;$/;"	kind:register	line:91	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.w1_valid	preview_fifo.sv	/^logic w0_valid, w1_valid, w2_valid;$/;"	kind:register	line:91	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.w2_valid	preview_fifo.sv	/^logic w0_valid, w1_valid, w2_valid;$/;"	kind:register	line:91	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.wr_ptr	preview_fifo.sv	/^logic wr_ptr = 1'b0;$/;"	kind:register	line:81	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
preview_fifo.wrreq	preview_fifo.sv	/^  input [2:0] wrreq,             \/\/ 3'b001 - no write$/;"	kind:port	line:55	language:SystemVerilog	scope:module:preview_fifo	roles:def	extras:qualified
psw_ac	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def
psw_c	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def
psw_ld	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def
psw_p	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def
psw_s	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def
psw_wr	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def
psw_z	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def
pulse_gen	pulse_gen.sv	/^module pulse_gen #( parameter$/;"	kind:module	line:58	language:SystemVerilog	roles:def
pulse_gen.CNTR_WIDTH	pulse_gen.sv	/^  CNTR_WIDTH = 32$/;"	kind:constant	line:59	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.busy	pulse_gen.sv	/^  output busy$/;"	kind:port	line:72	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.clk	pulse_gen.sv	/^  input clk,                          \/\/ system clock$/;"	kind:port	line:61	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.cntr_low	pulse_gen.sv	/^  input [CNTR_WIDTH-1:0] cntr_low,    \/\/ transition to LOW counter value$/;"	kind:port	line:66	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.cntr_low_buf	pulse_gen.sv	/^logic [CNTR_WIDTH-1:0] cntr_low_buf = '0;$/;"	kind:register	line:98	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.cntr_max	pulse_gen.sv	/^  input [CNTR_WIDTH-1:0] cntr_max,    \/\/ counter initilization value, should be > 0$/;"	kind:port	line:65	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.nrst	pulse_gen.sv	/^  input nrst,                         \/\/ negative reset$/;"	kind:port	line:62	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.pulse_out	pulse_gen.sv	/^  output logic pulse_out,                   \/\/ active HIGH output$/;"	kind:port	line:68	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.seq_cntr	pulse_gen.sv	/^logic [CNTR_WIDTH-1:0] seq_cntr = '0;$/;"	kind:register	line:76	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.seq_cntr_0	pulse_gen.sv	/^logic seq_cntr_0;$/;"	kind:register	line:78	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.seq_cntr_0_d1	pulse_gen.sv	/^logic seq_cntr_0_d1;$/;"	kind:register	line:82	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.start	pulse_gen.sv	/^  input start,                        \/\/ enables new period start$/;"	kind:port	line:64	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.start_strobe	pulse_gen.sv	/^  output logic start_strobe = 1'b0,$/;"	kind:port	line:71	language:SystemVerilog	scope:module:pulse_gen	roles:def	extras:qualified
pulse_gen.sv	pulse_gen.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:137	epoch:1625327799
pulse_out	pulse_gen.sv	/^  output logic pulse_out,                   \/\/ active HIGH output$/;"	kind:port	line:68	language:SystemVerilog	scope:module:pulse_gen	roles:def
pulse_stretch	pulse_stretch.sv	/^module pulse_stretch #( parameter$/;"	kind:module	line:27	language:SystemVerilog	roles:def
pulse_stretch.CNTR_WIDTH	pulse_stretch.sv	/^localparam CNTR_WIDTH = $clog2(WIDTH) + 1;$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:pulse_stretch	roles:def	extras:qualified
pulse_stretch.USE_CNTR	pulse_stretch.sv	/^  USE_CNTR = 0      \/\/ ==0  - stretcher is implemented on delay line$/;"	kind:constant	line:29	language:SystemVerilog	scope:module:pulse_stretch	roles:def	extras:qualified
pulse_stretch.WIDTH	pulse_stretch.sv	/^  WIDTH = 8,$/;"	kind:constant	line:28	language:SystemVerilog	scope:module:pulse_stretch	roles:def	extras:qualified
pulse_stretch.clk	pulse_stretch.sv	/^  input clk,$/;"	kind:port	line:32	language:SystemVerilog	scope:module:pulse_stretch	roles:def	extras:qualified
pulse_stretch.cntr	pulse_stretch.sv	/^      logic [CNTR_WIDTH-1:0] cntr = '0;$/;"	kind:register	line:69	language:SystemVerilog	scope:module:pulse_stretch	roles:def	extras:qualified
pulse_stretch.in	pulse_stretch.sv	/^  input in,$/;"	kind:port	line:35	language:SystemVerilog	scope:module:pulse_stretch	roles:def	extras:qualified
pulse_stretch.nrst	pulse_stretch.sv	/^  input nrst,$/;"	kind:port	line:33	language:SystemVerilog	scope:module:pulse_stretch	roles:def	extras:qualified
pulse_stretch.out	pulse_stretch.sv	/^  output out$/;"	kind:port	line:36	language:SystemVerilog	scope:module:pulse_stretch	roles:def	extras:qualified
pulse_stretch.shifter	pulse_stretch.sv	/^      logic [WIDTH-1:0] shifter = '0;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:pulse_stretch	roles:def	extras:qualified
pulse_stretch.sv	pulse_stretch.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:92	epoch:1625327799
pwm_modulator	pwm_modulator.sv	/^module pwm_modulator #( parameter$/;"	kind:module	line:34	language:SystemVerilog	roles:def
pwm_modulator.CLK_HZ	pwm_modulator.sv	/^  CLK_HZ = 100_000_000,$/;"	kind:constant	line:35	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.MOD_WIDTH	pwm_modulator.sv	/^  MOD_WIDTH = 8                       \/\/ modulation bitness$/;"	kind:constant	line:39	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.PWM_PERIOD_DIV	pwm_modulator.sv	/^  PWM_PERIOD_DIV = 16,                \/\/ must be > MOD_WIDTH$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.PWM_PERIOD_HZ	pwm_modulator.sv	/^  PWM_PERIOD_HZ = CLK_HZ \/ (2**PWM_PERIOD_DIV),$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.busy	pwm_modulator.sv	/^  output busy                         \/\/ busy output$/;"	kind:port	line:49	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.cd1	pwm_modulator.sv	/^) cd1 ($/;"	kind:instance	line:57	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.clk	pwm_modulator.sv	/^  input clk,                          \/\/ system clock$/;"	kind:port	line:41	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.div_clk	pwm_modulator.sv	/^logic [31:0] div_clk;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.mod_setpoint	pwm_modulator.sv	/^  input [MOD_WIDTH-1:0] mod_setpoint, \/\/ modulation setpoint$/;"	kind:port	line:44	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.mod_setpoint_inv	pwm_modulator.sv	/^logic [MOD_WIDTH-1:0] mod_setpoint_inv;$/;"	kind:register	line:66	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.nrst	pwm_modulator.sv	/^  input nrst,                         \/\/ negative reset$/;"	kind:port	line:42	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.pg1	pwm_modulator.sv	/^) pg1 ($/;"	kind:instance	line:73	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.pwm_out	pwm_modulator.sv	/^  output pwm_out,                     \/\/ active HIGH output$/;"	kind:port	line:45	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.start_strobe	pwm_modulator.sv	/^  output start_strobe,                \/\/ period start strobe$/;"	kind:port	line:48	language:SystemVerilog	scope:module:pwm_modulator	roles:def	extras:qualified
pwm_modulator.sv	pwm_modulator.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:89	epoch:1625327799
pwm_out	pwm_modulator.sv	/^  output pwm_out,                     \/\/ active HIGH output$/;"	kind:port	line:45	language:SystemVerilog	scope:module:pwm_modulator	roles:def
q	BCD_Counter.v	/^        output [3:0]q;  \/\/计数值输出$/;"	kind:port	line:19	language:Verilog	scope:module:BCD_Counter	roles:def
q	BCD_Counter_top.v	/^    output [11:0] q; \/\/计数值输出$/;"	kind:port	line:8	language:Verilog	scope:module:BCD_Counter_top	roles:def
q	NDivide.v	/^output reg [(XBITS-1):0] q = 0;$/;"	kind:port	line:44	language:Verilog	scope:module:NDivide	roles:def
q	basic_characters/module_shift.v	/^module top_module ( input clk, input d, output q );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def
q	basic_characters/module_shift8v.v	/^    output [7:0] q $/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
q	cdc_data.sv	/^  output q$/;"	kind:port	line:40	language:SystemVerilog	scope:module:cdc_data	roles:def
q	fast_counter.sv	/^  output [WIDTH-1:0] q,$/;"	kind:port	line:50	language:SystemVerilog	scope:module:fast_counter	roles:def
q	reset_set.sv	/^  output logic q = 0,   \/\/ aka "present state"$/;"	kind:port	line:30	language:SystemVerilog	scope:module:reset_set	roles:def
q	reset_set_comb.sv	/^  output q,$/;"	kind:port	line:50	language:SystemVerilog	scope:module:reset_set_comb	roles:def
q	set_reset.sv	/^  output logic q = 0,   \/\/ aka "present state"$/;"	kind:port	line:30	language:SystemVerilog	scope:module:set_reset	roles:def
q	set_reset_comb.sv	/^  output q,$/;"	kind:port	line:50	language:SystemVerilog	scope:module:set_reset_comb	roles:def
q0	BCD_Counter_top.v	/^    wire [3:0]    q0,q1,q2;$/;"	kind:net	line:11	language:Verilog	scope:module:BCD_Counter_top	roles:def
q1	BCD_Counter_top.v	/^    wire [3:0]    q0,q1,q2;$/;"	kind:net	line:11	language:Verilog	scope:module:BCD_Counter_top	roles:def
q1	basic_characters/module_shift.v	/^    wire q1, q2;$/;"	kind:net	line:2	language:Verilog	scope:module:top_module	roles:def
q1	basic_characters/module_shift8v.v	/^    wire [7:0] q1, q2, q3;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
q2	BCD_Counter_top.v	/^    wire [3:0]    q0,q1,q2;$/;"	kind:net	line:11	language:Verilog	scope:module:BCD_Counter_top	roles:def
q2	basic_characters/module_shift.v	/^    wire q1, q2;$/;"	kind:net	line:2	language:Verilog	scope:module:top_module	roles:def
q2	basic_characters/module_shift8v.v	/^    wire [7:0] q1, q2, q3;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
q3	basic_characters/module_shift8v.v	/^    wire [7:0] q1, q2, q3;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
q_is_zero	fast_counter.sv	/^  output q_is_zero$/;"	kind:port	line:51	language:SystemVerilog	scope:module:fast_counter	roles:def
q_reg	reset_set_comb.sv	/^logic q_reg = 0;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:reset_set_comb	roles:def
q_reg	set_reset_comb.sv	/^logic q_reg = 0;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:set_reset_comb	roles:def
r	NDivide.v	/^output wire [(YBITS-1):0] r;$/;"	kind:port	line:45	language:Verilog	scope:module:NDivide	roles:def
r	reset_set.sv	/^  input r,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:reset_set	roles:def
r	reset_set_comb.sv	/^  input r,$/;"	kind:port	line:49	language:SystemVerilog	scope:module:reset_set_comb	roles:def
r	set_reset.sv	/^  input r,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:set_reset	roles:def
r	set_reset_comb.sv	/^  input r,$/;"	kind:port	line:49	language:SystemVerilog	scope:module:set_reset_comb	roles:def
r	vm80a.v	/^reg   [7:0]    xr, r, acc;$/;"	kind:register	line:147	language:Verilog	scope:module:vm80a_core	roles:def
r0_valid	preview_fifo.sv	/^logic r0_valid, r1_valid, r2_valid;$/;"	kind:register	line:92	language:SystemVerilog	scope:module:preview_fifo	roles:def
r16_bc	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def
r16_de	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def
r16_hl	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def
r16_pc	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def
r16_sp	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def
r16_wz	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def
r1_valid	preview_fifo.sv	/^logic r0_valid, r1_valid, r2_valid;$/;"	kind:register	line:92	language:SystemVerilog	scope:module:preview_fifo	roles:def
r2_valid	preview_fifo.sv	/^logic r0_valid, r1_valid, r2_valid;$/;"	kind:register	line:92	language:SystemVerilog	scope:module:preview_fifo	roles:def
r_data	fifo.sv	/^  output logic [DATA_W-1:0] r_data,$/;"	kind:port	line:52	language:SystemVerilog	scope:module:fifo	roles:def
r_data	lifo.sv	/^  output logic [DATA_W-1:0] r_data,$/;"	kind:port	line:52	language:SystemVerilog	scope:module:lifo	roles:def
r_req	fifo.sv	/^  input r_req,$/;"	kind:port	line:51	language:SystemVerilog	scope:module:fifo	roles:def
r_req	lifo.sv	/^  input r_req,$/;"	kind:port	line:51	language:SystemVerilog	scope:module:lifo	roles:def
rd_nwr	spi_master.sv	/^logic rd_nwr = 0;                                \/\/ buffering data direction$/;"	kind:register	line:140	language:SystemVerilog	scope:module:spi_master	roles:def
rd_ptr	preview_fifo.sv	/^logic rd_ptr = 1'b0;$/;"	kind:register	line:82	language:SystemVerilog	scope:module:preview_fifo	roles:def
rdreq	preview_fifo.sv	/^  input [2:0] rdreq,             \/\/ 3'b001 - no read$/;"	kind:port	line:63	language:SystemVerilog	scope:module:preview_fifo	roles:def
ready	vm80a.v	/^wire           ready;$/;"	kind:net	line:96	language:Verilog	scope:module:vm80a_core	roles:def
ready_int	vm80a.v	/^wire           ready_int;$/;"	kind:net	line:104	language:Verilog	scope:module:vm80a_core	roles:def
reduction.v	basic_characters/reduction.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:5	epoch:1625377739
reg_out	delay.sv	/^      logic [WIDTH-1:0] reg_out = '0;$/;"	kind:register	line:128	language:SystemVerilog	scope:module:delay	roles:def
reg_out	delay.sv	/^      logic [WIDTH-1:0] reg_out = '0;$/;"	kind:register	line:177	language:SystemVerilog	scope:module:delay	roles:def
reset	vm80a.v	/^reg            reset;$/;"	kind:register	line:95	language:Verilog	scope:module:vm80a_core	roles:def
reset_set	reset_set.sv	/^module reset_set($/;"	kind:module	line:25	language:SystemVerilog	roles:def
reset_set.clk	reset_set.sv	/^  input clk,$/;"	kind:port	line:26	language:SystemVerilog	scope:module:reset_set	roles:def	extras:qualified
reset_set.nq	reset_set.sv	/^  output nq$/;"	kind:port	line:31	language:SystemVerilog	scope:module:reset_set	roles:def	extras:qualified
reset_set.nrst	reset_set.sv	/^  input nrst,$/;"	kind:port	line:27	language:SystemVerilog	scope:module:reset_set	roles:def	extras:qualified
reset_set.q	reset_set.sv	/^  output logic q = 0,   \/\/ aka "present state"$/;"	kind:port	line:30	language:SystemVerilog	scope:module:reset_set	roles:def	extras:qualified
reset_set.r	reset_set.sv	/^  input r,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:reset_set	roles:def	extras:qualified
reset_set.s	reset_set.sv	/^  input s,$/;"	kind:port	line:28	language:SystemVerilog	scope:module:reset_set	roles:def	extras:qualified
reset_set.sv	reset_set.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:45	epoch:1625327799
reset_set_comb	reset_set_comb.sv	/^module reset_set_comb($/;"	kind:module	line:45	language:SystemVerilog	roles:def
reset_set_comb.clk	reset_set_comb.sv	/^  input clk,$/;"	kind:port	line:46	language:SystemVerilog	scope:module:reset_set_comb	roles:def	extras:qualified
reset_set_comb.nq	reset_set_comb.sv	/^  output nq$/;"	kind:port	line:51	language:SystemVerilog	scope:module:reset_set_comb	roles:def	extras:qualified
reset_set_comb.nrst	reset_set_comb.sv	/^  input nrst,$/;"	kind:port	line:47	language:SystemVerilog	scope:module:reset_set_comb	roles:def	extras:qualified
reset_set_comb.q	reset_set_comb.sv	/^  output q,$/;"	kind:port	line:50	language:SystemVerilog	scope:module:reset_set_comb	roles:def	extras:qualified
reset_set_comb.q_reg	reset_set_comb.sv	/^logic q_reg = 0;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:reset_set_comb	roles:def	extras:qualified
reset_set_comb.r	reset_set_comb.sv	/^  input r,$/;"	kind:port	line:49	language:SystemVerilog	scope:module:reset_set_comb	roles:def	extras:qualified
reset_set_comb.s	reset_set_comb.sv	/^  input s,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:reset_set_comb	roles:def	extras:qualified
reset_set_comb.sv	reset_set_comb.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:67	epoch:1625327799
result	basic_characters/module_addsub.v	/^    output [31:0] result$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def
rev_byte_data	reverse_bytes.sv	/^logic [BYTES-1:0][7:0] rev_byte_data;$/;"	kind:register	line:36	language:SystemVerilog	scope:module:reverse_bytes	roles:def
reverse_bytes	reverse_bytes.sv	/^module reverse_bytes #( parameter$/;"	kind:module	line:25	language:SystemVerilog	roles:def
reverse_bytes.BYTES	reverse_bytes.sv	/^  BYTES = 8$/;"	kind:constant	line:26	language:SystemVerilog	scope:module:reverse_bytes	roles:def	extras:qualified
reverse_bytes.byte_data	reverse_bytes.sv	/^logic [BYTES-1:0][7:0] byte_data;$/;"	kind:register	line:33	language:SystemVerilog	scope:module:reverse_bytes	roles:def	extras:qualified
reverse_bytes.gen_reverse	reverse_bytes.sv	/^  for (i = 0; i < BYTES ; i++) begin : gen_reverse$/;"	kind:block	line:40	language:SystemVerilog	scope:module:reverse_bytes	roles:def	extras:qualified
reverse_bytes.i	reverse_bytes.sv	/^genvar i;$/;"	kind:register	line:38	language:SystemVerilog	scope:module:reverse_bytes	roles:def	extras:qualified
reverse_bytes.in	reverse_bytes.sv	/^  input [(BYTES*8-1):0] in,$/;"	kind:port	line:28	language:SystemVerilog	scope:module:reverse_bytes	roles:def	extras:qualified
reverse_bytes.out	reverse_bytes.sv	/^  output logic [(BYTES*8-1):0] out$/;"	kind:port	line:29	language:SystemVerilog	scope:module:reverse_bytes	roles:def	extras:qualified
reverse_bytes.rev_byte_data	reverse_bytes.sv	/^logic [BYTES-1:0][7:0] rev_byte_data;$/;"	kind:register	line:36	language:SystemVerilog	scope:module:reverse_bytes	roles:def	extras:qualified
reverse_bytes.sv	reverse_bytes.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:49	epoch:1625327799
reverse_dimensions	reverse_dimensions.sv	/^module reverse_dimensions #( parameter$/;"	kind:module	line:25	language:SystemVerilog	roles:def
reverse_dimensions.D1_WIDTH	reverse_dimensions.sv	/^  D1_WIDTH = 8,        \/\/ first dimention width$/;"	kind:constant	line:26	language:SystemVerilog	scope:module:reverse_dimensions	roles:def	extras:qualified
reverse_dimensions.D2_WIDTH	reverse_dimensions.sv	/^  D2_WIDTH = 3         \/\/ second dimention width$/;"	kind:constant	line:27	language:SystemVerilog	scope:module:reverse_dimensions	roles:def	extras:qualified
reverse_dimensions.gen_i	reverse_dimensions.sv	/^  for (i = 0; i < D1_WIDTH ; i++) begin : gen_i$/;"	kind:block	line:37	language:SystemVerilog	scope:module:reverse_dimensions	roles:def	extras:qualified
reverse_dimensions.gen_i.gen_j	reverse_dimensions.sv	/^  for (j = 0; j < D2_WIDTH ; j++) begin : gen_j$/;"	kind:block	line:38	language:SystemVerilog	scope:block:reverse_dimensions.gen_i	roles:def	extras:qualified
reverse_dimensions.i	reverse_dimensions.sv	/^genvar i;$/;"	kind:register	line:34	language:SystemVerilog	scope:module:reverse_dimensions	roles:def	extras:qualified
reverse_dimensions.in	reverse_dimensions.sv	/^  input [D1_WIDTH-1:0][D2_WIDTH-1:0] in,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:reverse_dimensions	roles:def	extras:qualified
reverse_dimensions.j	reverse_dimensions.sv	/^genvar j;$/;"	kind:register	line:35	language:SystemVerilog	scope:module:reverse_dimensions	roles:def	extras:qualified
reverse_dimensions.out	reverse_dimensions.sv	/^  output logic [D2_WIDTH-1:0][D1_WIDTH-1:0] out$/;"	kind:port	line:30	language:SystemVerilog	scope:module:reverse_dimensions	roles:def	extras:qualified
reverse_dimensions.sv	reverse_dimensions.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:48	epoch:1625327799
reverse_miso_data	spi_master.sv	/^) reverse_miso_data ($/;"	kind:instance	line:269	language:SystemVerilog	scope:module:spi_master	roles:def
reverse_mosi_data	spi_master.sv	/^) reverse_mosi_data ($/;"	kind:instance	line:132	language:SystemVerilog	scope:module:spi_master	roles:def
reverse_vector	reverse_vector.sv	/^module reverse_vector #( parameter$/;"	kind:module	line:24	language:SystemVerilog	roles:def
reverse_vector.WIDTH	reverse_vector.sv	/^  WIDTH = 8         \/\/ WIDTH must be >=2$/;"	kind:constant	line:25	language:SystemVerilog	scope:module:reverse_vector	roles:def	extras:qualified
reverse_vector.gen1	reverse_vector.sv	/^  for (i = 0; i < (WIDTH\/2) ; i++) begin : gen1$/;"	kind:block	line:35	language:SystemVerilog	scope:module:reverse_vector	roles:def	extras:qualified
reverse_vector.gen2	reverse_vector.sv	/^  if ( WIDTH%2 ) begin : gen2$/;"	kind:block	line:45	language:SystemVerilog	scope:module:reverse_vector	roles:def	extras:qualified
reverse_vector.i	reverse_vector.sv	/^genvar i;$/;"	kind:register	line:32	language:SystemVerilog	scope:module:reverse_vector	roles:def	extras:qualified
reverse_vector.in	reverse_vector.sv	/^  input [(WIDTH-1):0] in,$/;"	kind:port	line:27	language:SystemVerilog	scope:module:reverse_vector	roles:def	extras:qualified
reverse_vector.out	reverse_vector.sv	/^  output logic [(WIDTH-1):0] out$/;"	kind:port	line:28	language:SystemVerilog	scope:module:reverse_vector	roles:def	extras:qualified
reverse_vector.sv	reverse_vector.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:53	epoch:1625327799
right	basic_characters/always_nolatches.v	/^    output reg right,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def
rising	edge_detect.sv	/^  output logic rising,$/;"	kind:port	line:41	language:SystemVerilog	scope:module:edge_detect	roles:def
rising_comb	edge_detect.sv	/^logic rising_comb;$/;"	kind:register	line:56	language:SystemVerilog	scope:module:edge_detect	roles:def
rst	fifo.sv	/^  input rst,                      \/\/ non-inverted reset$/;"	kind:port	line:44	language:SystemVerilog	scope:module:fifo	roles:def
rst	lifo.sv	/^  input rst,                      \/\/ non-inverted reset$/;"	kind:port	line:44	language:SystemVerilog	scope:module:lifo	roles:def
rx_busy	UartRx.v	/^output reg rx_busy = 0;$/;"	kind:port	line:46	language:Verilog	scope:module:UartRx	roles:def
rx_busy	UartRxExtreme.v	/^output reg rx_busy = 0;     \/\/ sequence control is done by rx_busy and unique high logic state/;"	kind:port	line:36	language:Verilog	scope:module:UartRxExtreme	roles:def
rx_busy	uart_rx.sv	/^  output logic rx_busy = 1'b0,$/;"	kind:port	line:41	language:SystemVerilog	scope:module:uart_rx	roles:def
rx_data	UartRx.v	/^output reg [7:0] rx_data = 0;$/;"	kind:port	line:43	language:Verilog	scope:module:UartRx	roles:def
rx_data	UartRxExtreme.v	/^output reg [7:0] rx_data = 0;$/;"	kind:port	line:33	language:Verilog	scope:module:UartRxExtreme	roles:def
rx_data	uart_rx.sv	/^  output logic [7:0] rx_data = '0,$/;"	kind:port	line:40	language:SystemVerilog	scope:module:uart_rx	roles:def
rx_data	uart_rx_shifter.sv	/^  output logic [DATA_BITS-1:0] rx_data = '0,  \/\/ output data$/;"	kind:port	line:46	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
rx_data_9th_bit	UartRx.v	/^reg rx_data_9th_bit = 0;	\/\/ {rx_data[7:0],rx_data_9th_bit} is actually a shift register$/;"	kind:register	line:44	language:Verilog	scope:module:UartRx	roles:def
rx_data_9th_bit	UartRxExtreme.v	/^reg rx_data_9th_bit = 0;	\/\/ {rx_data[7:0],rx_data_9th_bit} is actually a shift register$/;"	kind:register	line:34	language:Verilog	scope:module:UartRxExtreme	roles:def
rx_data_9th_bit	uart_rx.sv	/^logic rx_data_9th_bit = 1'b0;$/;"	kind:register	line:78	language:SystemVerilog	scope:module:uart_rx	roles:def
rx_data_buf	uart_rx_shifter.sv	/^logic [TOTAL_BITS-1:0] rx_data_buf = '1;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
rx_do_sample	UartRx.v	/^wire rx_do_sample = (rx_sample_cntr[15:0] == 0);$/;"	kind:net	line:74	language:Verilog	scope:module:UartRx	roles:def
rx_do_sample	UartRxExtreme.v	/^wire rx_do_sample = (rx_sample_cntr[7:0] == 0);$/;"	kind:net	line:62	language:Verilog	scope:module:UartRxExtreme	roles:def
rx_do_sample	uart_rx.sv	/^logic rx_do_sample;$/;"	kind:register	line:73	language:SystemVerilog	scope:module:uart_rx	roles:def
rx_done	UartRx.v	/^output wire rx_done;		\/\/ read strobe$/;"	kind:port	line:47	language:Verilog	scope:module:UartRx	roles:def
rx_done	UartRxExtreme.v	/^output wire rx_done;$/;"	kind:port	line:37	language:Verilog	scope:module:UartRxExtreme	roles:def
rx_done	uart_rx.sv	/^  output logic rx_done,         \/\/ read strobe$/;"	kind:port	line:42	language:SystemVerilog	scope:module:uart_rx	roles:def
rx_err	UartRx.v	/^output wire rx_err;$/;"	kind:port	line:48	language:Verilog	scope:module:UartRx	roles:def
rx_err	uart_rx.sv	/^  output logic rx_err,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:uart_rx	roles:def
rx_sample_cntr	UartRx.v	/^reg [15:0] rx_sample_cntr = (BAUD_DIVISOR_2 - 1);$/;"	kind:register	line:73	language:Verilog	scope:module:UartRx	roles:def
rx_sample_cntr	UartRxExtreme.v	/^reg [7:0] rx_sample_cntr = 0;$/;"	kind:register	line:50	language:Verilog	scope:module:UartRxExtreme	roles:def
rx_sample_cntr	uart_rx.sv	/^logic [15:0] rx_sample_cntr = (BAUD_DIVISOR_2 - 1'b1);$/;"	kind:register	line:71	language:SystemVerilog	scope:module:uart_rx	roles:def
rx_valid	uart_rx_shifter.sv	/^  output logic rx_valid = '0,                 \/\/ read strobe$/;"	kind:port	line:47	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
rxd	UartRx.v	/^input wire rxd;$/;"	kind:port	line:49	language:Verilog	scope:module:UartRx	roles:def
rxd	UartRxExtreme.v	/^input wire rxd;$/;"	kind:port	line:38	language:Verilog	scope:module:UartRxExtreme	roles:def
rxd	uart_rx.sv	/^  input rxd$/;"	kind:port	line:44	language:SystemVerilog	scope:module:uart_rx	roles:def
rxd	uart_rx_shifter.sv	/^  input rxd$/;"	kind:port	line:49	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
rxd_SYNC_ATTR	uart_rx_shifter.sv	/^) rxd_SYNC_ATTR ($/;"	kind:instance	line:60	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
rxd_fall_detector	uart_rx.sv	/^edge_detect rxd_fall_detector ($/;"	kind:instance	line:63	language:SystemVerilog	scope:module:uart_rx	roles:def
rxd_prev	UartRx.v	/^reg rxd_prev = 0;$/;"	kind:register	line:62	language:Verilog	scope:module:UartRx	roles:def
rxd_prev	UartRxExtreme.v	/^reg rxd_prev = 0;$/;"	kind:register	line:42	language:Verilog	scope:module:UartRxExtreme	roles:def
rxd_s	uart_rx.sv	/^logic rxd_s;$/;"	kind:register	line:49	language:SystemVerilog	scope:module:uart_rx	roles:def
rxd_sync	uart_rx_shifter.sv	/^logic rxd_sync;$/;"	kind:register	line:56	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
rxd_synch	uart_rx.sv	/^) rxd_synch ($/;"	kind:instance	line:53	language:SystemVerilog	scope:module:uart_rx	roles:def
s	reset_set.sv	/^  input s,$/;"	kind:port	line:28	language:SystemVerilog	scope:module:reset_set	roles:def
s	reset_set_comb.sv	/^  input s,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:reset_set_comb	roles:def
s	set_reset.sv	/^  input s,$/;"	kind:port	line:28	language:SystemVerilog	scope:module:set_reset	roles:def
s	set_reset_comb.sv	/^  input s,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:set_reset_comb	roles:def
s	vm80a.v	/^wire  [7:0]    x, s, c;$/;"	kind:net	line:148	language:Verilog	scope:module:vm80a_core	roles:def
scancode	basic_characters/always_nolatches.v	/^    input [15:0] scancode,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
sel	basic_characters/always_case.v	/^                     input [2:0]      sel, $/;"	kind:port	line:3	language:Verilog	scope:module:always_case	roles:def
sel	basic_characters/module_shift8v.v	/^    input [1:0] sel, $/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
sel	dynamic_delay.sv	/^  input [SEL_W-1:0] sel,              \/\/ output selector$/;"	kind:port	line:49	language:SystemVerilog	scope:module:dynamic_delay	roles:def
sel_b1	basic_characters/always_if.v	/^                 input       sel_b1,$/;"	kind:port	line:5	language:Verilog	scope:module:always_if	roles:def
sel_b2	basic_characters/always_if.v	/^                 input       sel_b2,$/;"	kind:port	line:6	language:Verilog	scope:module:always_if	roles:def
seq_cntr	delayed_event.sv	/^logic [CNTR_WIDTH-1:0] seq_cntr = CNTR_WIDTH'(DELAY);$/;"	kind:register	line:59	language:SystemVerilog	scope:module:delayed_event	roles:def
seq_cntr	pulse_gen.sv	/^logic [CNTR_WIDTH-1:0] seq_cntr = '0;$/;"	kind:register	line:76	language:SystemVerilog	scope:module:pulse_gen	roles:def
seq_cntr_0	pulse_gen.sv	/^logic seq_cntr_0;$/;"	kind:register	line:78	language:SystemVerilog	scope:module:pulse_gen	roles:def
seq_cntr_0_d1	pulse_gen.sv	/^logic seq_cntr_0_d1;$/;"	kind:register	line:82	language:SystemVerilog	scope:module:pulse_gen	roles:def
seq_cntr_is_0	delayed_event.sv	/^logic seq_cntr_is_0;$/;"	kind:register	line:61	language:SystemVerilog	scope:module:delayed_event	roles:def
sequence_cntr	spi_master.sv	/^logic [7:0] sequence_cntr = 0;$/;"	kind:register	line:139	language:SystemVerilog	scope:module:spi_master	roles:def
set	fast_counter.sv	/^  input set,$/;"	kind:port	line:45	language:SystemVerilog	scope:module:fast_counter	roles:def
set_reset	set_reset.sv	/^module set_reset($/;"	kind:module	line:25	language:SystemVerilog	roles:def
set_reset.clk	set_reset.sv	/^  input clk,$/;"	kind:port	line:26	language:SystemVerilog	scope:module:set_reset	roles:def	extras:qualified
set_reset.nq	set_reset.sv	/^  output nq$/;"	kind:port	line:31	language:SystemVerilog	scope:module:set_reset	roles:def	extras:qualified
set_reset.nrst	set_reset.sv	/^  input nrst,$/;"	kind:port	line:27	language:SystemVerilog	scope:module:set_reset	roles:def	extras:qualified
set_reset.q	set_reset.sv	/^  output logic q = 0,   \/\/ aka "present state"$/;"	kind:port	line:30	language:SystemVerilog	scope:module:set_reset	roles:def	extras:qualified
set_reset.r	set_reset.sv	/^  input r,$/;"	kind:port	line:29	language:SystemVerilog	scope:module:set_reset	roles:def	extras:qualified
set_reset.s	set_reset.sv	/^  input s,$/;"	kind:port	line:28	language:SystemVerilog	scope:module:set_reset	roles:def	extras:qualified
set_reset.sv	set_reset.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:45	epoch:1625327799
set_reset_comb	set_reset_comb.sv	/^module set_reset_comb($/;"	kind:module	line:45	language:SystemVerilog	roles:def
set_reset_comb.clk	set_reset_comb.sv	/^  input clk,$/;"	kind:port	line:46	language:SystemVerilog	scope:module:set_reset_comb	roles:def	extras:qualified
set_reset_comb.nq	set_reset_comb.sv	/^  output nq$/;"	kind:port	line:51	language:SystemVerilog	scope:module:set_reset_comb	roles:def	extras:qualified
set_reset_comb.nrst	set_reset_comb.sv	/^  input nrst,$/;"	kind:port	line:47	language:SystemVerilog	scope:module:set_reset_comb	roles:def	extras:qualified
set_reset_comb.q	set_reset_comb.sv	/^  output q,$/;"	kind:port	line:50	language:SystemVerilog	scope:module:set_reset_comb	roles:def	extras:qualified
set_reset_comb.q_reg	set_reset_comb.sv	/^logic q_reg = 0;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:set_reset_comb	roles:def	extras:qualified
set_reset_comb.r	set_reset_comb.sv	/^  input r,$/;"	kind:port	line:49	language:SystemVerilog	scope:module:set_reset_comb	roles:def	extras:qualified
set_reset_comb.s	set_reset_comb.sv	/^  input s,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:set_reset_comb	roles:def	extras:qualified
set_reset_comb.sv	set_reset_comb.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:67	epoch:1625327799
set_val	fast_counter.sv	/^  input [WIDTH-1:0] set_val,$/;"	kind:port	line:46	language:SystemVerilog	scope:module:fast_counter	roles:def
shift_table	prbs_gen_chk.sv	/^logic [WIDTH:0][(POLY_LEN-1):0] shift_table;$/;"	kind:register	line:69	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
shift_y	NDivide.v	/^wire [(YBITS+XBITS-1):0] shift_y;$/;"	kind:net	line:51	language:Verilog	scope:module:NDivide	roles:def
shifter	pulse_stretch.sv	/^      logic [WIDTH-1:0] shifter = '0;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:pulse_stretch	roles:def
shut_off_computer	basic_characters/always_if2.v	/^    output reg shut_off_computer,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
spi_busy	spi_master.sv	/^  output logic spi_busy,         \/\/ shifting is active$/;"	kind:port	line:78	language:SystemVerilog	scope:module:spi_master	roles:def
spi_clk	spi_master.sv	/^  input spi_clk,                 \/\/ prescaler clock$/;"	kind:port	line:72	language:SystemVerilog	scope:module:spi_master	roles:def
spi_clk_fall	spi_master.sv	/^logic spi_clk_fall;$/;"	kind:register	line:102	language:SystemVerilog	scope:module:spi_master	roles:def
spi_clk_rise	spi_master.sv	/^logic spi_clk_rise;$/;"	kind:register	line:101	language:SystemVerilog	scope:module:spi_master	roles:def
spi_master	spi_master.sv	/^module spi_master #( parameter$/;"	kind:module	line:51	language:SystemVerilog	roles:def
spi_master.CPOL	spi_master.sv	/^  bit CPOL = 0,                  \/\/ Clock polarity for SPI interface$/;"	kind:constant	line:53	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.FREE_RUNNING_SPI_CLK	spi_master.sv	/^  bit FREE_RUNNING_SPI_CLK = 0,  \/\/ 0 - clk_pin is active only when ncs_pin = 0$/;"	kind:constant	line:60	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.MISO_DATA_WIDTH	spi_master.sv	/^  bit [5:0] MISO_DATA_WIDTH = 8, \/\/ data word width in bits$/;"	kind:constant	line:65	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.MOSI_DATA_WIDTH	spi_master.sv	/^  bit [5:0] MOSI_DATA_WIDTH = 8, \/\/ data word width in bits$/;"	kind:constant	line:62	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.READ_MSB_FIRST	spi_master.sv	/^  bit READ_MSB_FIRST = 1         \/\/ 0 - LSB first$/;"	kind:constant	line:66	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.READ_SEQ_END	spi_master.sv	/^localparam READ_SEQ_END = READ_SEQ_START+2*MISO_DATA_WIDTH;$/;"	kind:constant	line:98	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.READ_SEQ_START	spi_master.sv	/^localparam READ_SEQ_START = WRITE_SEQ_END;$/;"	kind:constant	line:97	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.WRITE_MSB_FIRST	spi_master.sv	/^  bit WRITE_MSB_FIRST = 1,       \/\/ 0 - LSB first$/;"	kind:constant	line:63	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.WRITE_SEQ_END	spi_master.sv	/^localparam WRITE_SEQ_END = WRITE_SEQ_START+2*MOSI_DATA_WIDTH;$/;"	kind:constant	line:95	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.WRITE_SEQ_START	spi_master.sv	/^localparam WRITE_SEQ_START = 2;$/;"	kind:constant	line:94	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.clk	spi_master.sv	/^  input clk,                     \/\/ system clock$/;"	kind:port	line:69	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.clk_pin	spi_master.sv	/^  output logic clk_pin,          \/\/ spi master's clock pin$/;"	kind:port	line:83	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.clk_pin_before_inversion	spi_master.sv	/^logic clk_pin_before_inversion;                  \/\/ inversion is optional, see CPOL parameter$/;"	kind:register	line:138	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.ed_cmds	spi_master.sv	/^edge_detect ed_cmds [1:0] ($/;"	kind:instance	line:114	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.ed_spi_clk	spi_master.sv	/^edge_detect ed_spi_clk ($/;"	kind:instance	line:103	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.miso_data	spi_master.sv	/^  output logic [MISO_DATA_WIDTH-1:0] miso_data,     \/\/ shifted in data from slave$/;"	kind:port	line:81	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.miso_data_buf	spi_master.sv	/^logic [MISO_DATA_WIDTH-1:0] miso_data_buf = 0;   \/\/ buffering miso_data$/;"	kind:register	line:142	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.miso_data_buf_rev	spi_master.sv	/^logic [MISO_DATA_WIDTH-1:0] miso_data_buf_rev;$/;"	kind:register	line:266	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.miso_pin	spi_master.sv	/^  input miso_pin                 \/\/ spi master's data in$/;"	kind:port	line:88	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.mosi_data	spi_master.sv	/^  input [MOSI_DATA_WIDTH-1:0] mosi_data,            \/\/ data for shifting out from master$/;"	kind:port	line:80	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.mosi_data_buf	spi_master.sv	/^logic [MOSI_DATA_WIDTH-1:0] mosi_data_buf = 0;   \/\/ buffering mosi_data$/;"	kind:register	line:141	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.mosi_data_rev	spi_master.sv	/^logic [MOSI_DATA_WIDTH-1:0] mosi_data_rev;$/;"	kind:register	line:129	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.mosi_pin	spi_master.sv	/^  output logic mosi_pin = 0,     \/\/ spi master's data in$/;"	kind:port	line:85	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.ncs_pin	spi_master.sv	/^  output logic ncs_pin = 1,      \/\/ spi master's chip select (inversed)$/;"	kind:port	line:84	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.nrst	spi_master.sv	/^  input nrst,                    \/\/ reset (inversed)$/;"	kind:port	line:70	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.oe_pin	spi_master.sv	/^  output logic oe_pin = 0,       \/\/ spi master's output enable$/;"	kind:port	line:86	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.rd_nwr	spi_master.sv	/^logic rd_nwr = 0;                                \/\/ buffering data direction$/;"	kind:register	line:140	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.reverse_miso_data	spi_master.sv	/^) reverse_miso_data ($/;"	kind:instance	line:269	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.reverse_mosi_data	spi_master.sv	/^) reverse_mosi_data ($/;"	kind:instance	line:132	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.sequence_cntr	spi_master.sv	/^logic [7:0] sequence_cntr = 0;$/;"	kind:register	line:139	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.spi_busy	spi_master.sv	/^  output logic spi_busy,         \/\/ shifting is active$/;"	kind:port	line:78	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.spi_clk	spi_master.sv	/^  input spi_clk,                 \/\/ prescaler clock$/;"	kind:port	line:72	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.spi_clk_fall	spi_master.sv	/^logic spi_clk_fall;$/;"	kind:register	line:102	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.spi_clk_rise	spi_master.sv	/^logic spi_clk_rise;$/;"	kind:register	line:101	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.spi_rd_cmd	spi_master.sv	/^  input spi_rd_cmd,              \/\/ spi read command, shifting begins on rising edge$/;"	kind:port	line:77	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.spi_rd_cmd_rise	spi_master.sv	/^logic spi_rd_cmd_rise;$/;"	kind:register	line:113	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.spi_wr_cmd	spi_master.sv	/^  input spi_wr_cmd,              \/\/ spi write command, shifting begins on rising edge$/;"	kind:port	line:76	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.spi_wr_cmd_rise	spi_master.sv	/^logic spi_wr_cmd_rise;$/;"	kind:register	line:112	language:SystemVerilog	scope:module:spi_master	roles:def	extras:qualified
spi_master.sv	spi_master.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:298	epoch:1625327799
spi_rd_cmd	spi_master.sv	/^  input spi_rd_cmd,              \/\/ spi read command, shifting begins on rising edge$/;"	kind:port	line:77	language:SystemVerilog	scope:module:spi_master	roles:def
spi_rd_cmd_rise	spi_master.sv	/^logic spi_rd_cmd_rise;$/;"	kind:register	line:113	language:SystemVerilog	scope:module:spi_master	roles:def
spi_wr_cmd	spi_master.sv	/^  input spi_wr_cmd,              \/\/ spi write command, shifting begins on rising edge$/;"	kind:port	line:76	language:SystemVerilog	scope:module:spi_master	roles:def
spi_wr_cmd_rise	spi_master.sv	/^logic spi_wr_cmd_rise;$/;"	kind:register	line:112	language:SystemVerilog	scope:module:spi_master	roles:def
stage	adder_tree.sv	/^genvar stage, adder;$/;"	kind:register	line:44	language:SystemVerilog	scope:module:adder_tree	roles:def
stage_gen	adder_tree.sv	/^  for( stage = 0; stage <= STAGES_NUM; stage++ ) begin: stage_gen$/;"	kind:block	line:46	language:SystemVerilog	scope:module:adder_tree	roles:def
start	ActionBurst.v	/^input wire start;$/;"	kind:port	line:36	language:Verilog	scope:module:ActionBurst	roles:def
start	ActionBurst2.v	/^input wire start;$/;"	kind:port	line:37	language:Verilog	scope:module:ActionBurst2	roles:def
start	pulse_gen.sv	/^  input start,                        \/\/ enables new period start$/;"	kind:port	line:64	language:SystemVerilog	scope:module:pulse_gen	roles:def
start	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def
start_bit_strobe	UartRx.v	/^wire start_bit_strobe = ~s_rxd & rxd_prev;$/;"	kind:net	line:70	language:Verilog	scope:module:UartRx	roles:def
start_bit_strobe	UartRxExtreme.v	/^wire start_bit_strobe = ~rx_busy && (~rxd & rxd_prev);$/;"	kind:net	line:46	language:Verilog	scope:module:UartRxExtreme	roles:def
start_bit_strobe	uart_rx.sv	/^logic start_bit_strobe;$/;"	kind:register	line:62	language:SystemVerilog	scope:module:uart_rx	roles:def
start_detected	uart_rx_shifter.sv	/^logic start_detected;$/;"	kind:register	line:69	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
start_strobe	pdm_modulator.sv	/^  output start_strobe,                \/\/ period start strobe$/;"	kind:port	line:48	language:SystemVerilog	scope:module:pdm_modulator	roles:def
start_strobe	pulse_gen.sv	/^  output logic start_strobe = 1'b0,$/;"	kind:port	line:71	language:SystemVerilog	scope:module:pulse_gen	roles:def
start_strobe	pwm_modulator.sv	/^  output start_strobe,                \/\/ period start strobe$/;"	kind:port	line:48	language:SystemVerilog	scope:module:pwm_modulator	roles:def
state	ActionBurst.v	/^reg [31:0] state = 0;$/;"	kind:register	line:41	language:Verilog	scope:module:ActionBurst	roles:def
state	ActionBurst2.v	/^reg [31:0] state = 0;$/;"	kind:register	line:42	language:Verilog	scope:module:ActionBurst2	roles:def
state_cntr	uart_tx_shifter.sv	/^logic [7:0] state_cntr = '0;$/;"	kind:register	line:51	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
step_one_module	basic_characters/step_one_module.v	/^module step_one_module( output one );$/;"	kind:module	line:1	language:Verilog	roles:def
step_one_module.one	basic_characters/step_one_module.v	/^module step_one_module( output one );$/;"	kind:port	line:1	language:Verilog	scope:module:step_one_module	roles:def	extras:qualified
step_one_module.v	basic_characters/step_one_module.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:5	epoch:1625378694
step_wdth	ActionBurst.v	/^input wire [31:0] step_wdth;	\/\/ Module buffers step_wdth in PG instance on the SECOND cycle at/;"	kind:port	line:35	language:Verilog	scope:module:ActionBurst	roles:def
step_wdths	ActionBurst2.v	/^input wire [(WIDTH*32-1):0] step_wdths;$/;"	kind:port	line:36	language:Verilog	scope:module:ActionBurst2	roles:def
stop_detected	uart_rx_shifter.sv	/^logic stop_detected;$/;"	kind:register	line:71	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def
strb1_stretched	cdc_strobe.sv	/^logic strb1_stretched;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:cdc_strobe	roles:def
strb2_stretched	cdc_strobe.sv	/^logic strb2_stretched;$/;"	kind:register	line:68	language:SystemVerilog	scope:module:cdc_strobe	roles:def
stretch_strb1	cdc_strobe.sv	/^) stretch_strb1 ($/;"	kind:instance	line:59	language:SystemVerilog	scope:module:cdc_strobe	roles:def
sub	basic_characters/module_addsub.v	/^    input sub,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
sum	basic_characters/adder100i.v	/^                  output [99:0] sum );$/;"	kind:port	line:5	language:Verilog	scope:module:adder100i	roles:def
sum	basic_characters/bcdadd100.v	/^                  output [399:0] sum );$/;"	kind:port	line:5	language:Verilog	scope:module:bcdadd100	roles:def
sum	basic_characters/module_add.v	/^    output [31:0] sum$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
sum	basic_characters/module_cseladd.v	/^    output [31:0] sum$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
sum	basic_characters/module_fadd.v	/^    output [31:0] sum$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def
sum	basic_characters/module_fadd.v	/^module add1 ( input a, input b, input cin,   output sum, output cout );$/;"	kind:port	line:16	language:Verilog	scope:module:add1	roles:def
sum1	basic_characters/module_add.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
sum1	basic_characters/module_addsub.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:9	language:Verilog	scope:module:top_module	roles:def
sum1	basic_characters/module_cseladd.v	/^    wire [15:0] sum1, sum2, sum3, sum_h;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
sum1	basic_characters/module_fadd.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
sum2	basic_characters/module_add.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
sum2	basic_characters/module_addsub.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:9	language:Verilog	scope:module:top_module	roles:def
sum2	basic_characters/module_cseladd.v	/^    wire [15:0] sum1, sum2, sum3, sum_h;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
sum2	basic_characters/module_fadd.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def
sum3	basic_characters/module_cseladd.v	/^    wire [15:0] sum1, sum2, sum3, sum_h;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
sum_h	basic_characters/module_cseladd.v	/^    wire [15:0] sum1, sum2, sum3, sum_h;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def
switch_hi	debounce.v	/^wire [(WIDTH-1):0] switch_hi = (d2[(WIDTH-1):0] & d1[(WIDTH-1):0]);$/;"	kind:net	line:53	language:Verilog	scope:module:debounce	roles:def
sy_hlta	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def
sy_inp	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def
sy_inta	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def
sy_m1	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def
sy_memr	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def
sy_out	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def
sy_stack	vm80a.v	/^reg            sy_stack;$/;"	kind:register	line:115	language:Verilog	scope:module:vm80a_core	roles:def
sy_wo_n	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def
sync	vm80a.v	/^reg            wr_n, t1124, t1011, sync;$/;"	kind:register	line:103	language:Verilog	scope:module:vm80a_core	roles:def
t1	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def
t1011	vm80a.v	/^reg            wr_n, t1124, t1011, sync;$/;"	kind:register	line:103	language:Verilog	scope:module:vm80a_core	roles:def
t1124	vm80a.v	/^reg            wr_n, t1124, t1011, sync;$/;"	kind:register	line:103	language:Verilog	scope:module:vm80a_core	roles:def
t1375	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def
t1460	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def
t1467	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def
t1497	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def
t1513	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def
t1514	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def
t1519	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def
t1668	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def
t1698	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def
t1780	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def
t1993	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def
t1994	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def
t1f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def
t2	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def
t2046	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def
t2133	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def
t2175	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def
t2222	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def
t2806	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def
t2817	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def
t2819	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def
t2998	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def
t2f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def
t3	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def
t3047	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def
t3144	vm80a.v	/^reg            xchg_dh, xchg_tt, t3144;$/;"	kind:register	line:111	language:Verilog	scope:module:vm80a_core	roles:def
t3335	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def
t3361	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def
t3363	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def
t3403	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def
t382	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def
t383	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def
t3f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def
t4	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def
t404	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def
t4f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def
t5	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def
t5f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def
t712	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def
t735	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def
t773	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def
t789	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def
t851	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def
t887	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def
t953	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def
t976	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def
t980	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def
test_top.v	test_top.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:2	epoch:1625362864
thalt	vm80a.v	/^wire           thalt, twt2;$/;"	kind:net	line:117	language:Verilog	scope:module:vm80a_core	roles:def
tmp_c	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def
top_module	basic_characters/always_if2.v	/^module top_module ($/;"	kind:module	line:2	language:Verilog	roles:def
top_module	basic_characters/always_nolatches.v	/^module top_module ($/;"	kind:module	line:2	language:Verilog	roles:def
top_module	basic_characters/alwaysblock1.v	/^module top_module($/;"	kind:module	line:2	language:Verilog	roles:def
top_module	basic_characters/alwaysblock2.v	/^module top_module($/;"	kind:module	line:2	language:Verilog	roles:def
top_module	basic_characters/andgate.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/conditional.v	/^module top_module ($/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/gates100.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/gates4.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/inverter.v	/^module top_module( input in, output out );$/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/module.v	/^module top_module ( input a, input b, output out );$/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/module_add.v	/^module top_module($/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/module_addsub.v	/^module top_module($/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/module_cseladd.v	/^module top_module($/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/module_fadd.v	/^module top_module ($/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/module_name.v	/^module top_module ( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/module_pos.v	/^module top_module ( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/module_shift.v	/^module top_module ( input clk, input d, output q );$/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/module_shift8v.v	/^module top_module ( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/norgate.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/popcount255.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/reduction.v	/^module top_module ($/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/vector0.v	/^module top_module ( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/vector100r.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/vector2.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/vector3.v	/^module top_module ($/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/vector4.v	/^module top_module ($/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/vector5.v	/^module top_module ($/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/vector7_1.v	/^module top_module( $/;"	kind:module	line:2	language:Verilog	roles:def
top_module	basic_characters/vectorgates.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/vectorr.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/wire.v	/^module top_module( input in, output out );$/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/wire4.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/wire_decl.v	/^module top_module($/;"	kind:module	line:2	language:Verilog	roles:def
top_module	basic_characters/xnorgate.v	/^module top_module( $/;"	kind:module	line:1	language:Verilog	roles:def
top_module	basic_characters/zero.v	/^module top_module($/;"	kind:module	line:1	language:Verilog	roles:def
top_module.a	basic_characters/alwaysblock1.v	/^    input a, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/alwaysblock2.v	/^    input a,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/andgate.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/conditional.v	/^    input [7:0] a, b, c, d,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/module.v	/^module top_module ( input a, input b, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/module_add.v	/^    input [31:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/module_addsub.v	/^    input [31:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/module_cseladd.v	/^    input [31:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/module_fadd.v	/^    input [31:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/module_name.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/module_pos.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/norgate.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/vectorgates.v	/^    input [2:0] a,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/wire4.v	/^    input a,b,c,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/wire_decl.v	/^    input a,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.a	basic_characters/xnorgate.v	/^    input a, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.arrived	basic_characters/always_if2.v	/^    input      arrived,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/alwaysblock1.v	/^    input b,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/alwaysblock2.v	/^    input b,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/andgate.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/conditional.v	/^    input [7:0] a, b, c, d,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/module.v	/^module top_module ( input a, input b, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/module_add.v	/^    input [31:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/module_addsub.v	/^    input [31:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/module_cseladd.v	/^    input [31:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/module_fadd.v	/^    input [31:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/module_name.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/module_pos.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/norgate.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/vectorgates.v	/^    input [2:0] b,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/wire4.v	/^    input a,b,c,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/wire_decl.v	/^    input b,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b	basic_characters/xnorgate.v	/^    input b, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.b_xor	basic_characters/module_addsub.v	/^    wire [31:0] b_xor;$/;"	kind:net	line:10	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.c	basic_characters/conditional.v	/^    input [7:0] a, b, c, d,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.c	basic_characters/module_name.v	/^    input c,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.c	basic_characters/module_pos.v	/^    input c,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.c	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.c	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.c	basic_characters/wire4.v	/^    input a,b,c,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.c	basic_characters/wire_decl.v	/^    input c,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cin1	basic_characters/module_add.v	/^    wire cin1, cout1,cout2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cin1	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cin1	basic_characters/module_fadd.v	/^    wire cin1, cout1, cout2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cin2	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cin3	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.clk	basic_characters/alwaysblock2.v	/^    input clk,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.clk	basic_characters/module_shift.v	/^module top_module ( input clk, input d, output q );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.clk	basic_characters/module_shift8v.v	/^    input clk, $/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cout1	basic_characters/module_add.v	/^    wire cin1, cout1,cout2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cout1	basic_characters/module_addsub.v	/^    wire cout1, cout2;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cout1	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cout1	basic_characters/module_fadd.v	/^    wire cin1, cout1, cout2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cout2	basic_characters/module_add.v	/^    wire cin1, cout1,cout2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cout2	basic_characters/module_addsub.v	/^    wire cout1, cout2;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cout2	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cout2	basic_characters/module_fadd.v	/^    wire cin1, cout1, cout2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cout3	basic_characters/module_cseladd.v	/^    wire cin1, cout1, cin2, cout2, cin3, cout3;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.cpu_overheated	basic_characters/always_if2.v	/^    input      cpu_overheated,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.d	basic_characters/conditional.v	/^    input [7:0] a, b, c, d,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.d	basic_characters/module_name.v	/^    input d,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.d	basic_characters/module_pos.v	/^    input d,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.d	basic_characters/module_shift.v	/^module top_module ( input clk, input d, output q );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.d	basic_characters/module_shift8v.v	/^    input [7:0] d, $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.d	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.d	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.d	basic_characters/wire_decl.v	/^    input d,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.down	basic_characters/always_nolatches.v	/^    output reg down,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.e	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.e	basic_characters/vector5.v	/^    input a, b, c, d, e,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.f	basic_characters/vector3.v	/^    input [4:0] a, b, c, d, e, f,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.gas_tank_empty	basic_characters/always_if2.v	/^    input      gas_tank_empty,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/gates100.v	/^    input [99:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/gates4.v	/^    input [3:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/inverter.v	/^module top_module( input in, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/popcount255.v	/^    input [254:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/reduction.v	/^    input [7:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/vector100r.v	/^    input [99:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/vector2.v	/^    input [31:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/vector4.v	/^    input [7:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/vector7_1.v	/^    input wire [15:0] in,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/vectorr.v	/^    input [7:0] in,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.in	basic_characters/wire.v	/^module top_module( input in, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance1	basic_characters/module.v	/^    mod_a instance1(.out(out), .in1(a), .in2(b));$/;"	kind:instance	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance1	basic_characters/module_add.v	/^    add16 instance1(.a(a[15:0]), .b(b[15:0]), .cin(cin1), .cout(cout1), .sum(sum1));$/;"	kind:instance	line:11	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance1	basic_characters/module_addsub.v	/^    add16 instance1(.a(a[15:0]), .b(b_xor[15:0]), .cin(sub), .cout(cout1), .sum(sum1));$/;"	kind:instance	line:19	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance1	basic_characters/module_cseladd.v	/^    add16 instance1(.a(a[15:0]), .b(b[15:0]), .cin(cin1), .cout(cout1), .sum(sum1));$/;"	kind:instance	line:13	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance1	basic_characters/module_fadd.v	/^    add16 instance1(.a(a[15:0]), .b(b[15:0]), .cin(cin1), .cout(cout1), .sum(sum1));$/;"	kind:instance	line:9	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance1	basic_characters/module_name.v	/^    mod_a instance1(.in1(a), .in2(b), .in3(c), .in4(d), .out1(out1), .out2(out2),);$/;"	kind:instance	line:9	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance1	basic_characters/module_pos.v	/^    mod_a instance1(out1, out2, a, b, c, d);$/;"	kind:instance	line:9	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance1	basic_characters/module_shift.v	/^    my_dff instance1(.clk(clk), .d(d), .q(q1));$/;"	kind:instance	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance1	basic_characters/module_shift8v.v	/^    my_dff8 instance1(.clk(clk), .d(d), .q(q1));$/;"	kind:instance	line:9	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance2	basic_characters/module_add.v	/^    add16 instance2(.a(a[31:16]), .b(b[31:16]), .cin(cout1), .cout(cout2), .sum(sum2));$/;"	kind:instance	line:12	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance2	basic_characters/module_addsub.v	/^    add16 instance2(.a(a[31:16]), .b(b_xor[31:16]), .cin(cout1), .cout(cout2), .sum(sum2));$/;"	kind:instance	line:20	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance2	basic_characters/module_cseladd.v	/^    add16 instance2(.a(a[31:16]), .b(b[31:16]), .cin(cin2), .cout(cout2), .sum(sum2));$/;"	kind:instance	line:14	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance2	basic_characters/module_fadd.v	/^    add16 instance2(.a(a[31:16]), .b(b[31:16]), .cin(cout1), .cout(cout2), .sum(sum2));$/;"	kind:instance	line:10	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance2	basic_characters/module_shift.v	/^    my_dff instance2(.clk(clk), .d(q1), .q(q2));$/;"	kind:instance	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance2	basic_characters/module_shift8v.v	/^    my_dff8 instance2(.clk(clk), .d(q1), .q(q2));$/;"	kind:instance	line:10	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance3	basic_characters/module_cseladd.v	/^    add16 instance3(.a(a[31:16]), .b(b[31:16]), .cin(cin3), .cout(cout3), .sum(sum3));$/;"	kind:instance	line:15	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance3	basic_characters/module_shift.v	/^    my_dff instance3(.clk(clk), .d(q2), .q(q));$/;"	kind:instance	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.instance3	basic_characters/module_shift8v.v	/^    my_dff8 instance3(.clk(clk), .d(q2), .q(q3));$/;"	kind:instance	line:11	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.keep_driving	basic_characters/always_if2.v	/^    output reg keep_driving  ); \/\/$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.left	basic_characters/always_nolatches.v	/^    output reg left,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.min	basic_characters/conditional.v	/^    output [7:0] min);\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.min_mid	basic_characters/conditional.v	/^    wire [7:0] min_mid, min_mid1, min_mid2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.min_mid1	basic_characters/conditional.v	/^    wire [7:0] min_mid, min_mid1, min_mid2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.min_mid2	basic_characters/conditional.v	/^    wire [7:0] min_mid, min_mid1, min_mid2;$/;"	kind:net	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.o0	basic_characters/vector0.v	/^    output wire o0  ); \/\/ Module body starts after module declaration$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.o1	basic_characters/vector0.v	/^    output wire o1,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.o2	basic_characters/vector0.v	/^    output wire o2,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/andgate.v	/^    output out );$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/inverter.v	/^module top_module( input in, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/module.v	/^module top_module ( input a, input b, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/norgate.v	/^    output out );$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/popcount255.v	/^    output [7:0] out );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/vector100r.v	/^    output [99:0] out$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/vector2.v	/^    output [31:0] out );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/vector4.v	/^    output [31:0] out );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/vector5.v	/^    output [24:0] out );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/vectorr.v	/^    output [7:0] out$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/wire.v	/^module top_module( input in, output out );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/wire_decl.v	/^    output out,$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out	basic_characters/xnorgate.v	/^    output out );$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out1	basic_characters/module_name.v	/^    output out1,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out1	basic_characters/module_pos.v	/^    output out1,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out2	basic_characters/module_name.v	/^    output out2$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out2	basic_characters/module_pos.v	/^    output out2$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_always_comb	basic_characters/alwaysblock2.v	/^    output reg out_always_comb,$/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_always_ff	basic_characters/alwaysblock2.v	/^    output reg out_always_ff   );$/;"	kind:port	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_alwaysblock	basic_characters/alwaysblock1.v	/^    output reg out_alwaysblock$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_and	basic_characters/gates100.v	/^    output out_and,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_and	basic_characters/gates4.v	/^    output out_and,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_assign	basic_characters/alwaysblock1.v	/^    output wire out_assign,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_assign	basic_characters/alwaysblock2.v	/^    output wire out_assign,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_hi	basic_characters/vector7_1.v	/^    output wire [7:0] out_hi,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_lo	basic_characters/vector7_1.v	/^    output wire [7:0] out_lo );$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_n	basic_characters/wire_decl.v	/^    output out_n   ); $/;"	kind:port	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_not	basic_characters/vectorgates.v	/^    output [5:0] out_not$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_or	basic_characters/gates100.v	/^    output out_or,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_or	basic_characters/gates4.v	/^    output out_or,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_or_bitwise	basic_characters/vectorgates.v	/^    output [2:0] out_or_bitwise,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_or_logical	basic_characters/vectorgates.v	/^    output out_or_logical,$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_xor	basic_characters/gates100.v	/^    output out_xor $/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.out_xor	basic_characters/gates4.v	/^    output out_xor$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.outv	basic_characters/vector0.v	/^    output wire [2:0] outv,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.parity	basic_characters/reduction.v	/^    output parity); $/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.q	basic_characters/module_shift.v	/^module top_module ( input clk, input d, output q );$/;"	kind:port	line:1	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.q	basic_characters/module_shift8v.v	/^    output [7:0] q $/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.q1	basic_characters/module_shift.v	/^    wire q1, q2;$/;"	kind:net	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.q1	basic_characters/module_shift8v.v	/^    wire [7:0] q1, q2, q3;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.q2	basic_characters/module_shift.v	/^    wire q1, q2;$/;"	kind:net	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.q2	basic_characters/module_shift8v.v	/^    wire [7:0] q1, q2, q3;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.q3	basic_characters/module_shift8v.v	/^    wire [7:0] q1, q2, q3;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.result	basic_characters/module_addsub.v	/^    output [31:0] result$/;"	kind:port	line:5	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.right	basic_characters/always_nolatches.v	/^    output reg right,$/;"	kind:port	line:6	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.scancode	basic_characters/always_nolatches.v	/^    input [15:0] scancode,$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sel	basic_characters/module_shift8v.v	/^    input [1:0] sel, $/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.shut_off_computer	basic_characters/always_if2.v	/^    output reg shut_off_computer,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sub	basic_characters/module_addsub.v	/^    input sub,$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum	basic_characters/module_add.v	/^    output [31:0] sum$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum	basic_characters/module_cseladd.v	/^    output [31:0] sum$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum	basic_characters/module_fadd.v	/^    output [31:0] sum$/;"	kind:port	line:4	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum1	basic_characters/module_add.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum1	basic_characters/module_addsub.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:9	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum1	basic_characters/module_cseladd.v	/^    wire [15:0] sum1, sum2, sum3, sum_h;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum1	basic_characters/module_fadd.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum2	basic_characters/module_add.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum2	basic_characters/module_addsub.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:9	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum2	basic_characters/module_cseladd.v	/^    wire [15:0] sum1, sum2, sum3, sum_h;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum2	basic_characters/module_fadd.v	/^    wire [15:0] sum1, sum2;$/;"	kind:net	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum3	basic_characters/module_cseladd.v	/^    wire [15:0] sum1, sum2, sum3, sum_h;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.sum_h	basic_characters/module_cseladd.v	/^    wire [15:0] sum1, sum2, sum3, sum_h;$/;"	kind:net	line:8	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.up	basic_characters/always_nolatches.v	/^    output reg up  ); $/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.vec	basic_characters/vector0.v	/^    input wire [2:0] vec,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.w	basic_characters/vector3.v	/^    output [7:0] w, x, y, z );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.w	basic_characters/wire4.v	/^    output w,x,y,z );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.wire1	basic_characters/wire_decl.v	/^    wire wire1, wire2, wire3;$/;"	kind:net	line:10	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.wire2	basic_characters/wire_decl.v	/^    wire wire1, wire2, wire3;$/;"	kind:net	line:10	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.wire3	basic_characters/wire_decl.v	/^    wire wire1, wire2, wire3;$/;"	kind:net	line:10	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.x	basic_characters/vector3.v	/^    output [7:0] w, x, y, z );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.x	basic_characters/wire4.v	/^    output w,x,y,z );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.y	basic_characters/vector3.v	/^    output [7:0] w, x, y, z );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.y	basic_characters/wire4.v	/^    output w,x,y,z );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.z	basic_characters/vector3.v	/^    output [7:0] w, x, y, z );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.z	basic_characters/wire4.v	/^    output w,x,y,z );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def	extras:qualified
top_module.zero	basic_characters/zero.v	/^    output zero$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def	extras:qualified
tree0	vm80a.v	/^reg            jmptake, tree0, tree1, tree2;$/;"	kind:register	line:144	language:Verilog	scope:module:vm80a_core	roles:def
tree1	vm80a.v	/^reg            jmptake, tree0, tree1, tree2;$/;"	kind:register	line:144	language:Verilog	scope:module:vm80a_core	roles:def
tree2	vm80a.v	/^reg            jmptake, tree0, tree1, tree2;$/;"	kind:register	line:144	language:Verilog	scope:module:vm80a_core	roles:def
tw	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def
twf1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def
twt2	vm80a.v	/^wire           thalt, twt2;$/;"	kind:net	line:117	language:Verilog	scope:module:vm80a_core	roles:def
tx_busy	UartTx.v	/^output reg tx_busy = 0;$/;"	kind:port	line:48	language:Verilog	scope:module:UartTx	roles:def
tx_busy	UartTxExtreme.v	/^output wire tx_busy;$/;"	kind:port	line:47	language:Verilog	scope:module:UartTxExtreme	roles:def
tx_busy	uart_tx.sv	/^  output logic tx_busy = 1'b0,$/;"	kind:port	line:46	language:SystemVerilog	scope:module:uart_tx	roles:def
tx_busy	uart_tx_shifter.sv	/^  output tx_busy,                      \/\/ tx_busy fall on the last stop bit$/;"	kind:port	line:45	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
tx_data	UartTx.v	/^input wire [7:0] tx_data;$/;"	kind:port	line:46	language:Verilog	scope:module:UartTx	roles:def
tx_data	UartTxExtreme.v	/^input wire [7:0] tx_data;$/;"	kind:port	line:45	language:Verilog	scope:module:UartTxExtreme	roles:def
tx_data	uart_tx.sv	/^  input [7:0] tx_data,$/;"	kind:port	line:44	language:SystemVerilog	scope:module:uart_tx	roles:def
tx_data	uart_tx_shifter.sv	/^  input [DATA_BITS-1:0] tx_data,       \/\/ input data get captured on write strobe$/;"	kind:port	line:43	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
tx_data_buf	uart_tx_shifter.sv	/^logic [DATA_BITS-1:0] tx_data_buf = '0;$/;"	kind:register	line:50	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
tx_do_sample	UartTx.v	/^wire tx_do_sample = (tx_sample_cntr[15:0] == 0);$/;"	kind:net	line:61	language:Verilog	scope:module:UartTx	roles:def
tx_do_sample	UartTxExtreme.v	/^input wire tx_do_sample;$/;"	kind:port	line:43	language:Verilog	scope:module:UartTxExtreme	roles:def
tx_do_sample	uart_tx.sv	/^logic tx_do_sample;$/;"	kind:register	line:60	language:SystemVerilog	scope:module:uart_tx	roles:def
tx_sample_cntr	UartTx.v	/^reg [15:0] tx_sample_cntr = 0;$/;"	kind:register	line:53	language:Verilog	scope:module:UartTx	roles:def
tx_sample_cntr	uart_tx.sv	/^logic [15:0] tx_sample_cntr = '0;$/;"	kind:register	line:51	language:SystemVerilog	scope:module:uart_tx	roles:def
tx_shifter	UartTx.v	/^reg [9:0] tx_shifter = 0;$/;"	kind:register	line:52	language:Verilog	scope:module:UartTx	roles:def
tx_shifter	UartTxExtreme.v	/^reg [9:0] tx_shifter = 0;$/;"	kind:register	line:51	language:Verilog	scope:module:UartTxExtreme	roles:def
tx_shifter	uart_tx.sv	/^logic [9:0] tx_shifter = '0;$/;"	kind:register	line:50	language:SystemVerilog	scope:module:uart_tx	roles:def
tx_start	UartTx.v	/^input wire tx_start;		\/\/ write strobe$/;"	kind:port	line:47	language:Verilog	scope:module:UartTx	roles:def
tx_start	UartTxExtreme.v	/^input wire tx_start;$/;"	kind:port	line:46	language:Verilog	scope:module:UartTxExtreme	roles:def
tx_start	uart_tx.sv	/^  input tx_start,                 \/\/ write strobe$/;"	kind:port	line:45	language:SystemVerilog	scope:module:uart_tx	roles:def
tx_start	uart_tx_shifter.sv	/^  input tx_start,                      \/\/ write strobe itself$/;"	kind:port	line:44	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
tx_state	uart_tx_shifter.sv	/^enum int unsigned { STOP, START, DATA } tx_state = STOP;$/;"	kind:enum	line:53	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
txd	UartTx.v	/^output reg txd = 1;$/;"	kind:port	line:49	language:Verilog	scope:module:UartTx	roles:def
txd	UartTxExtreme.v	/^output reg txd = 1;$/;"	kind:port	line:48	language:Verilog	scope:module:UartTxExtreme	roles:def
txd	uart_tx.sv	/^  output logic txd = 1'b1$/;"	kind:port	line:47	language:SystemVerilog	scope:module:uart_tx	roles:def
txd	uart_tx_shifter.sv	/^  output logic txd = 1'b1$/;"	kind:port	line:47	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def
uart_rx	uart_rx.sv	/^module uart_rx #( parameter$/;"	kind:module	line:32	language:SystemVerilog	roles:def
uart_rx.BAUD	uart_rx.sv	/^  BAUD = 9600,$/;"	kind:constant	line:34	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.BAUD_DIVISOR_2	uart_rx.sv	/^  bit [15:0] BAUD_DIVISOR_2 = CLK_HZ \/ BAUD \/ 2$/;"	kind:constant	line:35	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.CLK_HZ	uart_rx.sv	/^  CLK_HZ = 200_000_000,$/;"	kind:constant	line:33	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.clk	uart_rx.sv	/^  input clk,$/;"	kind:port	line:37	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.nrst	uart_rx.sv	/^  input nrst,$/;"	kind:port	line:38	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rx_busy	uart_rx.sv	/^  output logic rx_busy = 1'b0,$/;"	kind:port	line:41	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rx_data	uart_rx.sv	/^  output logic [7:0] rx_data = '0,$/;"	kind:port	line:40	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rx_data_9th_bit	uart_rx.sv	/^logic rx_data_9th_bit = 1'b0;$/;"	kind:register	line:78	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rx_do_sample	uart_rx.sv	/^logic rx_do_sample;$/;"	kind:register	line:73	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rx_done	uart_rx.sv	/^  output logic rx_done,         \/\/ read strobe$/;"	kind:port	line:42	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rx_err	uart_rx.sv	/^  output logic rx_err,$/;"	kind:port	line:43	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rx_sample_cntr	uart_rx.sv	/^logic [15:0] rx_sample_cntr = (BAUD_DIVISOR_2 - 1'b1);$/;"	kind:register	line:71	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rxd	uart_rx.sv	/^  input rxd$/;"	kind:port	line:44	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rxd_fall_detector	uart_rx.sv	/^edge_detect rxd_fall_detector ($/;"	kind:instance	line:63	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rxd_s	uart_rx.sv	/^logic rxd_s;$/;"	kind:register	line:49	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.rxd_synch	uart_rx.sv	/^) rxd_synch ($/;"	kind:instance	line:53	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.start_bit_strobe	uart_rx.sv	/^logic start_bit_strobe;$/;"	kind:register	line:62	language:SystemVerilog	scope:module:uart_rx	roles:def	extras:qualified
uart_rx.sv	uart_rx.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:124	epoch:1625327799
uart_rx_shifter	uart_rx_shifter.sv	/^module uart_rx_shifter #($/;"	kind:module	line:34	language:SystemVerilog	roles:def
uart_rx_shifter.DATA_BITS	uart_rx_shifter.sv	/^  bit [7:0] DATA_BITS = 4,    \/\/ must be >=1$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.START_BITS	uart_rx_shifter.sv	/^  bit [7:0] START_BITS = 1,   \/\/ must be >=1$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.STOP_BITS	uart_rx_shifter.sv	/^  bit [7:0] STOP_BITS = 2,    \/\/ must be >=1$/;"	kind:constant	line:38	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.SYNCHRONIZE_RXD	uart_rx_shifter.sv	/^  bit SYNCHRONIZE_RXD = 0     \/\/ its better to synchronize when rxd input$/;"	kind:constant	line:40	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.TOTAL_BITS	uart_rx_shifter.sv	/^localparam TOTAL_BITS = START_BITS + DATA_BITS + STOP_BITS;$/;"	kind:constant	line:52	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.clk	uart_rx_shifter.sv	/^  input clk,                  \/\/ transmitter and receiver should use$/;"	kind:port	line:43	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.data_valid	uart_rx_shifter.sv	/^logic data_valid;$/;"	kind:register	line:73	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.nrst	uart_rx_shifter.sv	/^  input nrst,                 \/\/   the same clock$/;"	kind:port	line:44	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.rx_data	uart_rx_shifter.sv	/^  output logic [DATA_BITS-1:0] rx_data = '0,  \/\/ output data$/;"	kind:port	line:46	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.rx_data_buf	uart_rx_shifter.sv	/^logic [TOTAL_BITS-1:0] rx_data_buf = '1;$/;"	kind:register	line:54	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.rx_valid	uart_rx_shifter.sv	/^  output logic rx_valid = '0,                 \/\/ read strobe$/;"	kind:port	line:47	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.rxd	uart_rx_shifter.sv	/^  input rxd$/;"	kind:port	line:49	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.rxd_SYNC_ATTR	uart_rx_shifter.sv	/^) rxd_SYNC_ATTR ($/;"	kind:instance	line:60	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.rxd_sync	uart_rx_shifter.sv	/^logic rxd_sync;$/;"	kind:register	line:56	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.start_detected	uart_rx_shifter.sv	/^logic start_detected;$/;"	kind:register	line:69	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.stop_detected	uart_rx_shifter.sv	/^logic stop_detected;$/;"	kind:register	line:71	language:SystemVerilog	scope:module:uart_rx_shifter	roles:def	extras:qualified
uart_rx_shifter.sv	uart_rx_shifter.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:105	epoch:1625327799
uart_tx	uart_tx.sv	/^module uart_tx #( parameter$/;"	kind:module	line:35	language:SystemVerilog	roles:def
uart_tx.BAUD	uart_tx.sv	/^  BAUD = 9600,$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.BAUD_DIVISOR	uart_tx.sv	/^  bit [15:0] BAUD_DIVISOR = CLK_HZ \/ BAUD$/;"	kind:constant	line:38	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.CLK_HZ	uart_tx.sv	/^  CLK_HZ = 200_000_000,$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.clk	uart_tx.sv	/^  input clk,$/;"	kind:port	line:40	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.nrst	uart_tx.sv	/^  input nrst,$/;"	kind:port	line:41	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.sv	uart_tx.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:93	epoch:1625327799
uart_tx.tx_busy	uart_tx.sv	/^  output logic tx_busy = 1'b0,$/;"	kind:port	line:46	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.tx_data	uart_tx.sv	/^  input [7:0] tx_data,$/;"	kind:port	line:44	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.tx_do_sample	uart_tx.sv	/^logic tx_do_sample;$/;"	kind:register	line:60	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.tx_sample_cntr	uart_tx.sv	/^logic [15:0] tx_sample_cntr = '0;$/;"	kind:register	line:51	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.tx_shifter	uart_tx.sv	/^logic [9:0] tx_shifter = '0;$/;"	kind:register	line:50	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.tx_start	uart_tx.sv	/^  input tx_start,                 \/\/ write strobe$/;"	kind:port	line:45	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx.txd	uart_tx.sv	/^  output logic txd = 1'b1$/;"	kind:port	line:47	language:SystemVerilog	scope:module:uart_tx	roles:def	extras:qualified
uart_tx_shifter	uart_tx_shifter.sv	/^module uart_tx_shifter #($/;"	kind:module	line:34	language:SystemVerilog	roles:def
uart_tx_shifter.DATA_BITS	uart_tx_shifter.sv	/^  bit [7:0] DATA_BITS = 4,    \/\/ must be >=1$/;"	kind:constant	line:37	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.START_BITS	uart_tx_shifter.sv	/^  bit [7:0] START_BITS = 1,   \/\/ must be >=1$/;"	kind:constant	line:36	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.STOP_BITS	uart_tx_shifter.sv	/^  bit [7:0] STOP_BITS = 2     \/\/ must be >=1$/;"	kind:constant	line:38	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.clk	uart_tx_shifter.sv	/^  input clk,                           \/\/ transmitter and receiver should use$/;"	kind:port	line:40	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.nrst	uart_tx_shifter.sv	/^  input nrst,                          \/\/   the same clock$/;"	kind:port	line:41	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.state_cntr	uart_tx_shifter.sv	/^logic [7:0] state_cntr = '0;$/;"	kind:register	line:51	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.sv	uart_tx_shifter.sv	1;"	kind:file	line:1	language:SystemVerilog	roles:def	extras:inputFile	end:122	epoch:1625327799
uart_tx_shifter.tx_busy	uart_tx_shifter.sv	/^  output tx_busy,                      \/\/ tx_busy fall on the last stop bit$/;"	kind:port	line:45	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.tx_data	uart_tx_shifter.sv	/^  input [DATA_BITS-1:0] tx_data,       \/\/ input data get captured on write strobe$/;"	kind:port	line:43	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.tx_data_buf	uart_tx_shifter.sv	/^logic [DATA_BITS-1:0] tx_data_buf = '0;$/;"	kind:register	line:50	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.tx_start	uart_tx_shifter.sv	/^  input tx_start,                      \/\/ write strobe itself$/;"	kind:port	line:44	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.tx_state	uart_tx_shifter.sv	/^enum int unsigned { STOP, START, DATA } tx_state = STOP;$/;"	kind:enum	line:53	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
uart_tx_shifter.tx_state.DATA	uart_tx_shifter.sv	/^enum int unsigned { STOP, START, DATA } tx_state = STOP;$/;"	kind:constant	line:53	language:SystemVerilog	scope:enum:uart_tx_shifter.tx_state	roles:def	extras:qualified
uart_tx_shifter.tx_state.START	uart_tx_shifter.sv	/^enum int unsigned { STOP, START, DATA } tx_state = STOP;$/;"	kind:constant	line:53	language:SystemVerilog	scope:enum:uart_tx_shifter.tx_state	roles:def	extras:qualified
uart_tx_shifter.tx_state.STOP	uart_tx_shifter.sv	/^enum int unsigned { STOP, START, DATA } tx_state = STOP;$/;"	kind:constant	line:53	language:SystemVerilog	scope:enum:uart_tx_shifter.tx_state	roles:def	extras:qualified
uart_tx_shifter.txd	uart_tx_shifter.sv	/^  output logic txd = 1'b1$/;"	kind:port	line:47	language:SystemVerilog	scope:module:uart_tx_shifter	roles:def	extras:qualified
up	basic_characters/always_nolatches.v	/^    output reg up  ); $/;"	kind:port	line:7	language:Verilog	scope:module:top_module	roles:def
usedw	delay.sv	/^      logic [CNTR_W-1:0] usedw;$/;"	kind:register	line:91	language:SystemVerilog	scope:module:delay	roles:def
usedw	preview_fifo.sv	/^  output logic[USED_W:0] usedw   \/\/ word count, attention to the additional$/;"	kind:port	line:74	language:SystemVerilog	scope:module:preview_fifo	roles:def
vec	basic_characters/vector0.v	/^    input wire [2:0] vec,$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
vector0.v	basic_characters/vector0.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:13	epoch:1625377737
vector100r.v	basic_characters/vector100r.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:11	epoch:1625377739
vector2.v	basic_characters/vector2.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:8	epoch:1625377737
vector3.v	basic_characters/vector3.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:9	epoch:1625377737
vector4.v	basic_characters/vector4.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:8	epoch:1625377737
vector5.v	basic_characters/vector5.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:11	epoch:1625377737
vector7_1.v	basic_characters/vector7_1.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:10	epoch:1625377737
vectorgates.v	basic_characters/vectorgates.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:14	epoch:1625377737
vectorr.v	basic_characters/vectorr.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:6	epoch:1625377737
vm80a	vm80a.v	/^module vm80a$/;"	kind:module	line:9	language:Verilog	roles:def
vm80a.core	vm80a.v	/^vm80a_core core$/;"	kind:instance	line:43	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.f1_core	vm80a.v	/^reg f1_core, f2_core;$/;"	kind:register	line:31	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.f2_core	vm80a.v	/^reg f1_core, f2_core;$/;"	kind:register	line:31	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_a	vm80a.v	/^   output[15:0]   pin_a,         \/\/ address bus outputs$/;"	kind:port	line:15	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_addr	vm80a.v	/^wire [15:0] pin_addr;$/;"	kind:net	line:30	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_aena	vm80a.v	/^wire pin_aena, pin_dena;$/;"	kind:net	line:28	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_clk	vm80a.v	/^   input          pin_clk,       \/\/ global module clock (no in original 8080)$/;"	kind:port	line:11	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_d	vm80a.v	/^   inout [7:0]    pin_d,         \/\/$/;"	kind:port	line:16	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_dbin	vm80a.v	/^   output         pin_dbin,      \/\/$/;"	kind:port	line:24	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_dena	vm80a.v	/^wire pin_aena, pin_dena;$/;"	kind:net	line:28	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_din	vm80a.v	/^wire [7:0] pin_din, pin_dout;$/;"	kind:net	line:29	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_dout	vm80a.v	/^wire [7:0] pin_din, pin_dout;$/;"	kind:net	line:29	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_f1	vm80a.v	/^   input          pin_f1,        \/\/ clock phase 1 (used as clock enable)$/;"	kind:port	line:12	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_f2	vm80a.v	/^   input          pin_f2,        \/\/ clock phase 2 (used as clock enable)$/;"	kind:port	line:13	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_hlda	vm80a.v	/^   output         pin_hlda,      \/\/$/;"	kind:port	line:18	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_hold	vm80a.v	/^   input          pin_hold,      \/\/$/;"	kind:port	line:17	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_int	vm80a.v	/^   input          pin_int,       \/\/$/;"	kind:port	line:21	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_inte	vm80a.v	/^   output         pin_inte,      \/\/$/;"	kind:port	line:22	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_ready	vm80a.v	/^   input          pin_ready,     \/\/$/;"	kind:port	line:19	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_reset	vm80a.v	/^   input          pin_reset,     \/\/ module reset$/;"	kind:port	line:14	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_sync	vm80a.v	/^   output         pin_sync,      \/\/$/;"	kind:port	line:23	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_wait	vm80a.v	/^   output         pin_wait,      \/\/$/;"	kind:port	line:20	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.pin_wr_n	vm80a.v	/^   output         pin_wr_n$/;"	kind:port	line:25	language:Verilog	scope:module:vm80a	roles:def	extras:qualified
vm80a.v	vm80a.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:954	epoch:1625327799
vm80a_core	vm80a.v	/^module vm80a_core$/;"	kind:module	line:66	language:Verilog	roles:def
vm80a_core.a	vm80a.v	/^reg   [15:0]   a;$/;"	kind:register	line:92	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.a327	vm80a.v	/^reg            a327, a357, a358;$/;"	kind:register	line:151	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.a357	vm80a.v	/^reg            a327, a357, a358;$/;"	kind:register	line:151	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.a358	vm80a.v	/^reg            a327, a357, a358;$/;"	kind:register	line:151	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.a398	vm80a.v	/^wire           a398;$/;"	kind:net	line:150	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.abufena	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.acc	vm80a.v	/^reg   [7:0]    xr, r, acc;$/;"	kind:register	line:147	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.acc_sel	vm80a.v	/^wire           imx, acc_sel;$/;"	kind:net	line:131	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_ald	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_ard	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_awr	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_frd	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_r00	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_rld	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_rwr	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_srd	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_xout	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_xrd	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_xwr	vm80a.v	/^wire           alu_xout, alu_xwr, alu_xrd, alu_ald, alu_awr, alu_ard,$/;"	kind:net	line:152	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.alu_zrd	vm80a.v	/^               alu_rld, alu_r00, alu_rwr, alu_srd, alu_zrd, alu_frd;$/;"	kind:net	line:153	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.c	vm80a.v	/^wire  [7:0]    x, s, c;$/;"	kind:net	line:148	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.ch	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.cl	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.clk	vm80a.v	/^wire           clk, f1, f2;$/;"	kind:net	line:93	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.cmp	vm80a.v	/^function cmp$/;"	kind:function	line:574	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.cmp.c	vm80a.v	/^   input [7:0] c,$/;"	kind:port	line:577	language:Verilog	scope:function:vm80a_core.cmp	roles:def	extras:qualified
vm80a_core.cmp.i	vm80a.v	/^   input [7:0] i,$/;"	kind:port	line:576	language:Verilog	scope:function:vm80a_core.cmp	roles:def	extras:qualified
vm80a_core.cmp.m	vm80a.v	/^   input [7:0] m$/;"	kind:port	line:578	language:Verilog	scope:function:vm80a_core.cmp	roles:def	extras:qualified
vm80a_core.d	vm80a.v	/^wire  [7:0]    d;$/;"	kind:net	line:90	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.daa	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.daa_6x	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.daa_x6	vm80a.v	/^wire           cl, ch, daa, daa_6x, daa_x6;$/;"	kind:net	line:149	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.db	vm80a.v	/^reg   [7:0]    db, di;$/;"	kind:register	line:91	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.db_ena	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.db_stb	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.dbin_ext	vm80a.v	/^wire           dbin_ext;$/;"	kind:net	line:97	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.dbin_pin	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.dbinf2	vm80a.v	/^reg            abufena, db_ena, db_stb, dbin_pin, dbinf2;$/;"	kind:register	line:94	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.dec16	vm80a.v	/^wire           dec16, inc16, iad16;$/;"	kind:net	line:110	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.di	vm80a.v	/^reg   [7:0]    db, di;$/;"	kind:register	line:91	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.eom	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.f1	vm80a.v	/^wire           clk, f1, f2;$/;"	kind:net	line:93	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.f2	vm80a.v	/^wire           clk, f1, f2;$/;"	kind:net	line:93	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.goto	vm80a.v	/^wire           goto, jmpflag;$/;"	kind:net	line:143	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.h889	vm80a.v	/^wire           hlda, h889;$/;"	kind:net	line:101	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.hlda	vm80a.v	/^wire           hlda, h889;$/;"	kind:net	line:101	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.hlda_pin	vm80a.v	/^reg            hold, hlda_pin;$/;"	kind:register	line:100	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.hold	vm80a.v	/^reg            hold, hlda_pin;$/;"	kind:register	line:100	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.i	vm80a.v	/^reg   [7:0]    i;$/;"	kind:register	line:129	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.i03	vm80a.v	/^reg            i25, i14, i03;$/;"	kind:register	line:130	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.i14	vm80a.v	/^reg            i25, i14, i03;$/;"	kind:register	line:130	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.i25	vm80a.v	/^reg            i25, i14, i03;$/;"	kind:register	line:130	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.iad16	vm80a.v	/^wire           dec16, inc16, iad16;$/;"	kind:net	line:110	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id00	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id01	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id02	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id03	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id04	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id05	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id06	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id07	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id08	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id09	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id10	vm80a.v	/^               id02, id03, id04, id05, id06, id07, id08, id09, id10;$/;"	kind:net	line:142	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id80	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id81	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id82	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id83	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id84	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id85	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id86	vm80a.v	/^wire           id80, id81, id82, id83, id84, id85, id86, id00, id01,$/;"	kind:net	line:141	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_11x	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_adc	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_add	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_ana	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_call	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_cma	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_cmc	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_cmp	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_cxx	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_daa	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_dad	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_dcr	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_dcx	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_eidi	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_hlt	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_idm	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_idr	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_in	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_inr	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_inx	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_io	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_jmp	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_jxx	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_lhld	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_lsax	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_lxi	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_mov	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_mvi	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_mvim	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_mvmr	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_mvrm	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_nop	vm80a.v	/^               id_nop, id_lxi, id_inx, id_inr, id_dcr, id_idr, id_mvi, id_dad,$/;"	kind:net	line:133	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_op	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_opa	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_opi	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_opm	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_ora	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_out	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_pchl	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_pop	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_popsw	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_pupsw	vm80a.v	/^wire           id_op, id_io, id_in, id_popsw, id_pupsw,$/;"	kind:net	line:132	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_push	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_rar	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_ret	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_rlc	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_rst	vm80a.v	/^               id_dcx, id_opa, id_idm, id_hlt, id_mov, id_opm, id_pop, id_rst,$/;"	kind:net	line:134	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_rxc	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_rxx	vm80a.v	/^               id_cxx, id_jxx, id_rxx, id_ret, id_jmp, id_opi, id_out, id_11x,$/;"	kind:net	line:135	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_sbb	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_sha	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_shld	vm80a.v	/^               id_lsax, id_mvim, id_shld, id_lhld, id_mvmr, id_mvrm, id_push,$/;"	kind:net	line:138	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_sphl	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_stc	vm80a.v	/^               id_rlc, id_rxc, id_rar, id_sha, id_daa, id_cma, id_stc, id_cmc,$/;"	kind:net	line:136	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_stlda	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_sub	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_xchg	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_xra	vm80a.v	/^               id_add, id_adc, id_sub, id_sbb, id_ana, id_xra, id_ora, id_cmp,$/;"	kind:net	line:137	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.id_xthl	vm80a.v	/^               id_xthl, id_sphl, id_pchl, id_xchg, id_call, id_eidi, id_stlda;$/;"	kind:net	line:139	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.imx	vm80a.v	/^wire           imx, acc_sel;$/;"	kind:net	line:131	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.inc16	vm80a.v	/^wire           dec16, inc16, iad16;$/;"	kind:net	line:110	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.inta	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.inte	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.intr	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.irq	vm80a.v	/^wire           irq;$/;"	kind:net	line:127	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.jmpflag	vm80a.v	/^wire           goto, jmpflag;$/;"	kind:net	line:143	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.jmptake	vm80a.v	/^reg            jmptake, tree0, tree1, tree2;$/;"	kind:register	line:144	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m1	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m1f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m2	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m2f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m3	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m3f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m4	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m4f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m5	vm80a.v	/^reg            m1, m2, m3, m4, m5;$/;"	kind:register	line:120	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m5f1	vm80a.v	/^reg            m1f1, m2f1, m3f1, m4f1, m5f1;$/;"	kind:register	line:121	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m836	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m839	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.m871	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.minta	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.ms0	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.ms1	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mstart	vm80a.v	/^reg            intr, inta, inte, mstart, minta;$/;"	kind:register	line:126	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxi	vm80a.v	/^wire  [15:0]   mxi;$/;"	kind:net	line:107	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxo	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxr0	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxr1	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxr2	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxr3	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxr4	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxr5	vm80a.v	/^wire           mxr0, mxr1, mxr2, mxr3, mxr4, mxr5;$/;"	kind:net	line:108	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxrh	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxrl	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxw16	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxwadr	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxwh	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.mxwl	vm80a.v	/^wire           mxwh, mxwl, mxrh, mxrl, mxw16, mxwadr;$/;"	kind:net	line:109	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_a	vm80a.v	/^   output[15:0]   pin_a,         \/\/ address bus outputs$/;"	kind:port	line:72	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_aena	vm80a.v	/^   output         pin_aena,      \/\/ address outputs enable$/;"	kind:port	line:75	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_clk	vm80a.v	/^   input          pin_clk,       \/\/ global module clock (no in original 8080)$/;"	kind:port	line:68	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_dbin	vm80a.v	/^   output         pin_dbin,      \/\/$/;"	kind:port	line:84	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_dena	vm80a.v	/^   output         pin_dena,      \/\/ data outputs enable$/;"	kind:port	line:76	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_din	vm80a.v	/^   input [7:0]    pin_din,       \/\/ data bus input$/;"	kind:port	line:74	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_dout	vm80a.v	/^   output[7:0]    pin_dout,      \/\/ data bus output$/;"	kind:port	line:73	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_f1	vm80a.v	/^   input          pin_f1,        \/\/ clock phase 1 (used as clock enable)$/;"	kind:port	line:69	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_f2	vm80a.v	/^   input          pin_f2,        \/\/ clock phase 2 (used as clock enable)$/;"	kind:port	line:70	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_hlda	vm80a.v	/^   output         pin_hlda,      \/\/$/;"	kind:port	line:78	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_hold	vm80a.v	/^   input          pin_hold,      \/\/$/;"	kind:port	line:77	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_int	vm80a.v	/^   input          pin_int,       \/\/$/;"	kind:port	line:81	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_inte	vm80a.v	/^   output         pin_inte,      \/\/$/;"	kind:port	line:82	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_ready	vm80a.v	/^   input          pin_ready,     \/\/$/;"	kind:port	line:79	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_reset	vm80a.v	/^   input          pin_reset,     \/\/ module reset$/;"	kind:port	line:71	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_sync	vm80a.v	/^   output         pin_sync,      \/\/$/;"	kind:port	line:83	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_wait	vm80a.v	/^   output         pin_wait,      \/\/$/;"	kind:port	line:80	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.pin_wr_n	vm80a.v	/^   output         pin_wr_n$/;"	kind:port	line:85	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.psw_ac	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.psw_c	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.psw_ld	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.psw_p	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.psw_s	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.psw_wr	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.psw_z	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.r	vm80a.v	/^reg   [7:0]    xr, r, acc;$/;"	kind:register	line:147	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.r16_bc	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.r16_de	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.r16_hl	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.r16_pc	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.r16_sp	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.r16_wz	vm80a.v	/^reg   [15:0]   r16_pc, r16_hl, r16_de, r16_bc, r16_sp, r16_wz, mxo;$/;"	kind:register	line:106	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.ready	vm80a.v	/^wire           ready;$/;"	kind:net	line:96	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.ready_int	vm80a.v	/^wire           ready_int;$/;"	kind:net	line:104	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.reset	vm80a.v	/^reg            reset;$/;"	kind:register	line:95	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.s	vm80a.v	/^wire  [7:0]    x, s, c;$/;"	kind:net	line:148	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.start	vm80a.v	/^wire           start, ms0, ms1, m836, m839, m871;$/;"	kind:net	line:123	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.sy_hlta	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.sy_inp	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.sy_inta	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.sy_m1	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.sy_memr	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.sy_out	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.sy_stack	vm80a.v	/^reg            sy_stack;$/;"	kind:register	line:115	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.sy_wo_n	vm80a.v	/^wire           sy_inta, sy_wo_n, sy_hlta, sy_out, sy_m1, sy_inp, sy_memr;$/;"	kind:net	line:114	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.sync	vm80a.v	/^reg            wr_n, t1124, t1011, sync;$/;"	kind:register	line:103	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1011	vm80a.v	/^reg            wr_n, t1124, t1011, sync;$/;"	kind:register	line:103	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1124	vm80a.v	/^reg            wr_n, t1124, t1011, sync;$/;"	kind:register	line:103	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1375	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1460	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1467	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1497	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1513	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1514	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1519	vm80a.v	/^wire           t1460, t1467, t1513, t1514, t1519;$/;"	kind:net	line:112	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1668	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1698	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1780	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1993	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1994	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t1f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2046	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2133	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2175	vm80a.v	/^reg            psw_ld, psw_wr, t2046, t2133, t2175;$/;"	kind:register	line:157	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2222	vm80a.v	/^reg            t2222, t1375, t1497, t1698, t1668, t1780, t1993, t1994;$/;"	kind:register	line:156	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2806	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2817	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2819	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2998	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t2f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t3	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t3047	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t3144	vm80a.v	/^reg            xchg_dh, xchg_tt, t3144;$/;"	kind:register	line:111	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t3335	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t3361	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t3363	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t3403	vm80a.v	/^reg            t2806, t2817, t2819, t3047, t2998, t3363, t3403, t3335, t3361;$/;"	kind:register	line:145	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t382	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t383	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t3f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t4	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t404	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t4f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t5	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t5f1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t712	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t735	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t773	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t789	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t851	vm80a.v	/^reg            t851, t404, t382, t383, t712, t735, t773;$/;"	kind:register	line:99	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t887	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t953	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t976	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.t980	vm80a.v	/^reg            eom, t789, t887, t953, t976, t980;$/;"	kind:register	line:124	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.thalt	vm80a.v	/^wire           thalt, twt2;$/;"	kind:net	line:117	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.tmp_c	vm80a.v	/^reg            psw_z, psw_s, psw_p, psw_c, psw_ac, tmp_c;$/;"	kind:register	line:155	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.tree0	vm80a.v	/^reg            jmptake, tree0, tree1, tree2;$/;"	kind:register	line:144	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.tree1	vm80a.v	/^reg            jmptake, tree0, tree1, tree2;$/;"	kind:register	line:144	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.tree2	vm80a.v	/^reg            jmptake, tree0, tree1, tree2;$/;"	kind:register	line:144	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.tw	vm80a.v	/^reg            t1, t2, tw, t3, t4, t5;$/;"	kind:register	line:118	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.twf1	vm80a.v	/^reg            t1f1, t2f1, twf1, t3f1, t4f1, t5f1;$/;"	kind:register	line:119	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.twt2	vm80a.v	/^wire           thalt, twt2;$/;"	kind:net	line:117	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.wr_n	vm80a.v	/^reg            wr_n, t1124, t1011, sync;$/;"	kind:register	line:103	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.x	vm80a.v	/^wire  [7:0]    x, s, c;$/;"	kind:net	line:148	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.xchg_dh	vm80a.v	/^reg            xchg_dh, xchg_tt, t3144;$/;"	kind:register	line:111	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.xchg_tt	vm80a.v	/^reg            xchg_dh, xchg_tt, t3144;$/;"	kind:register	line:111	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
vm80a_core.xr	vm80a.v	/^reg   [7:0]    xr, r, acc;$/;"	kind:register	line:147	language:Verilog	scope:module:vm80a_core	roles:def	extras:qualified
w	basic_characters/vector3.v	/^    output [7:0] w, x, y, z );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
w	basic_characters/wire4.v	/^    output w,x,y,z );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
w0_valid	preview_fifo.sv	/^logic w0_valid, w1_valid, w2_valid;$/;"	kind:register	line:91	language:SystemVerilog	scope:module:preview_fifo	roles:def
w1_valid	preview_fifo.sv	/^logic w0_valid, w1_valid, w2_valid;$/;"	kind:register	line:91	language:SystemVerilog	scope:module:preview_fifo	roles:def
w2_valid	preview_fifo.sv	/^logic w0_valid, w1_valid, w2_valid;$/;"	kind:register	line:91	language:SystemVerilog	scope:module:preview_fifo	roles:def
w_data	fifo.sv	/^  input [DATA_W-1:0] w_data,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:fifo	roles:def
w_data	lifo.sv	/^  input [DATA_W-1:0] w_data,$/;"	kind:port	line:48	language:SystemVerilog	scope:module:lifo	roles:def
w_req	fifo.sv	/^  input w_req,$/;"	kind:port	line:47	language:SystemVerilog	scope:module:fifo	roles:def
w_req	lifo.sv	/^  input w_req,$/;"	kind:port	line:47	language:SystemVerilog	scope:module:lifo	roles:def
wire.v	basic_characters/wire.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:3	epoch:1626008754
wire1	basic_characters/wire_decl.v	/^    wire wire1, wire2, wire3;$/;"	kind:net	line:10	language:Verilog	scope:module:top_module	roles:def
wire2	basic_characters/wire_decl.v	/^    wire wire1, wire2, wire3;$/;"	kind:net	line:10	language:Verilog	scope:module:top_module	roles:def
wire3	basic_characters/wire_decl.v	/^    wire wire1, wire2, wire3;$/;"	kind:net	line:10	language:Verilog	scope:module:top_module	roles:def
wire4.v	basic_characters/wire4.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:8	epoch:1625377737
wire_decl.v	basic_characters/wire_decl.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:17	epoch:1625377737
wr_n	vm80a.v	/^reg            wr_n, t1124, t1011, sync;$/;"	kind:register	line:103	language:Verilog	scope:module:vm80a_core	roles:def
wr_ptr	preview_fifo.sv	/^logic wr_ptr = 1'b0;$/;"	kind:register	line:81	language:SystemVerilog	scope:module:preview_fifo	roles:def
wrreq	preview_fifo.sv	/^  input [2:0] wrreq,             \/\/ 3'b001 - no write$/;"	kind:port	line:55	language:SystemVerilog	scope:module:preview_fifo	roles:def
x	NDivide.v	/^input wire [(XBITS-1):0] x;$/;"	kind:port	line:42	language:Verilog	scope:module:NDivide	roles:def
x	basic_characters/vector3.v	/^    output [7:0] w, x, y, z );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
x	basic_characters/wire4.v	/^    output w,x,y,z );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
x	vm80a.v	/^wire  [7:0]    x, s, c;$/;"	kind:net	line:148	language:Verilog	scope:module:vm80a_core	roles:def
x_buf	NDivide.v	/^reg [(XBITS+YBITS-1):0] x_buf = 0;$/;"	kind:register	line:47	language:Verilog	scope:module:NDivide	roles:def
x_buf_sub_shift_y	NDivide.v	/^wire [(YBITS+XBITS-1):0] x_buf_sub_shift_y;$/;"	kind:net	line:52	language:Verilog	scope:module:NDivide	roles:def
xchg_dh	vm80a.v	/^reg            xchg_dh, xchg_tt, t3144;$/;"	kind:register	line:111	language:Verilog	scope:module:vm80a_core	roles:def
xchg_tt	vm80a.v	/^reg            xchg_dh, xchg_tt, t3144;$/;"	kind:register	line:111	language:Verilog	scope:module:vm80a_core	roles:def
xnorgate.v	basic_characters/xnorgate.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:6	epoch:1625377737
xor_results	prbs_gen_chk.sv	/^logic [(WIDTH-1):0] xor_results;$/;"	kind:register	line:70	language:SystemVerilog	scope:module:prbs_gen_chk	roles:def
xr	vm80a.v	/^reg   [7:0]    xr, r, acc;$/;"	kind:register	line:147	language:Verilog	scope:module:vm80a_core	roles:def
y	NDivide.v	/^input wire [(YBITS-1):0] y;$/;"	kind:port	line:43	language:Verilog	scope:module:NDivide	roles:def
y	basic_characters/vector3.v	/^    output [7:0] w, x, y, z );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
y	basic_characters/wire4.v	/^    output w,x,y,z );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
y_buf	NDivide.v	/^reg [(YBITS-1):0] y_buf = 0;$/;"	kind:register	line:48	language:Verilog	scope:module:NDivide	roles:def
z	basic_characters/vector3.v	/^    output [7:0] w, x, y, z );\/\/$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
z	basic_characters/wire4.v	/^    output w,x,y,z );$/;"	kind:port	line:3	language:Verilog	scope:module:top_module	roles:def
zero	basic_characters/zero.v	/^    output zero$/;"	kind:port	line:2	language:Verilog	scope:module:top_module	roles:def
zero.v	basic_characters/zero.v	1;"	kind:file	line:1	language:Verilog	roles:def	extras:inputFile	end:5	epoch:1625377728
