#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 21:02:17 2024
# Process ID: 37248
# Current directory: D:/NEW/TYUT/FPGA/Code/3_Test/ch15_acz7015_ram_ip
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33684 D:\NEW\TYUT\FPGA\Code\3_Test\ch15_acz7015_ram_ip\ram_ip.xpr
# Log file: D:/NEW/TYUT/FPGA/Code/3_Test/ch15_acz7015_ram_ip/vivado.log
# Journal file: D:/NEW/TYUT/FPGA/Code/3_Test/ch15_acz7015_ram_ip\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/NEW/TYUT/FPGA/Code/3_Test/ch15_acz7015_ram_ip/ram_ip.xpr
INFO: [Project 1-313] Project file moved from 'E:/project/ACZ7015/sample_program/ch15_acz702_ram_ip' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/NEW/TYUT/FPGA/Code/3_Test/ch15_acz7015_ram_ip/ram_ip.ip_user_files', nor could it be found using path 'E:/project/ACZ7015/sample_program/ch15_acz702_ram_ip/ram_ip.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 772.129 ; gain = 157.090
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z015clg485-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 21:33:57 2024...
