#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 19:42:26 2018
# Process ID: 20156
# Current directory: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24728 D:\Computer_Organization\thinpad_top-rev.3\thinpad_top-rev.3\thinpad_top.xpr
# Log file: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/vivado.log
# Journal file: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/var_define.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_control.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/new_pc_controller.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_register.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/sram_controller.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/stall_control.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/uart_controller.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/flash.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/IOHelper.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/my_uart.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 774.801 ; gain = 85.695
update_compile_order -fileset sources_1
add_files -norecurse {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/cp0_reg.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/vga.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/rom.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/SEG7_LUT.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/div.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/hilo_reg.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mmu.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/defines.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/openmips_min_sopc_tb.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/openmpis_min_sopc.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/openmips.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ctrl.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/memory.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/inst_real_rom.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_reg.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/async.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/data_ram.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mmu_memory.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/LLbit_reg.v D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/uart.v}
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/vga.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/SEG7_LUT.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/async.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/uart.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  2 19:46:54 2018] Launched synth_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1/runme.log
[Sun Dec  2 19:46:54 2018] Launched impl_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  2 20:27:47 2018] Launched synth_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tfgg676-2L
INFO: [Project 1-454] Reading design checkpoint 'd:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.dcp' for cell 'clock_gen'
INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clock_gen/inst/clkin1_ibufg, from the path connected to top-level port: clk_50M 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
Parsing XDC File [d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1711.754 ; gain = 518.082
Finished Parsing XDC File [d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xdc] for cell 'clock_gen/inst'
Parsing XDC File [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

open_run: Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 1756.098 ; gain = 920.340
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  2 20:32:46 2018] Launched synth_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec  2 20:42:21 2018] Launched synth_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1/runme.log
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out2 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {openmips0/cp0_count[0]} {openmips0/cp0_count[1]} {openmips0/cp0_count[2]} {openmips0/cp0_count[3]} {openmips0/cp0_count[4]} {openmips0/cp0_count[5]} {openmips0/cp0_count[6]} {openmips0/cp0_count[7]} {openmips0/cp0_count[8]} {openmips0/cp0_count[9]} {openmips0/cp0_count[10]} {openmips0/cp0_count[11]} {openmips0/cp0_count[12]} {openmips0/cp0_count[13]} {openmips0/cp0_count[14]} {openmips0/cp0_count[15]} {openmips0/cp0_count[16]} {openmips0/cp0_count[17]} {openmips0/cp0_count[18]} {openmips0/cp0_count[19]} {openmips0/cp0_count[20]} {openmips0/cp0_count[21]} {openmips0/cp0_count[22]} {openmips0/cp0_count[23]} {openmips0/cp0_count[24]} {openmips0/cp0_count[25]} {openmips0/cp0_count[26]} {openmips0/cp0_count[27]} {openmips0/cp0_count[28]} {openmips0/cp0_count[29]} {openmips0/cp0_count[30]} {openmips0/cp0_count[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {openmips0/cp0_status[0]} {openmips0/cp0_status[1]} {openmips0/cp0_status[2]} {openmips0/cp0_status[3]} {openmips0/cp0_status[4]} {openmips0/cp0_status[5]} {openmips0/cp0_status[6]} {openmips0/cp0_status[7]} {openmips0/cp0_status[8]} {openmips0/cp0_status[9]} {openmips0/cp0_status[10]} {openmips0/cp0_status[11]} {openmips0/cp0_status[12]} {openmips0/cp0_status[13]} {openmips0/cp0_status[14]} {openmips0/cp0_status[15]} {openmips0/cp0_status[16]} {openmips0/cp0_status[17]} {openmips0/cp0_status[18]} {openmips0/cp0_status[19]} {openmips0/cp0_status[20]} {openmips0/cp0_status[21]} {openmips0/cp0_status[22]} {openmips0/cp0_status[23]} {openmips0/cp0_status[24]} {openmips0/cp0_status[25]} {openmips0/cp0_status[26]} {openmips0/cp0_status[27]} {openmips0/cp0_status[28]} {openmips0/cp0_status[29]} {openmips0/cp0_status[30]} {openmips0/cp0_status[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {openmips0/cp0_prid[0]} {openmips0/cp0_prid[1]} {openmips0/cp0_prid[2]} {openmips0/cp0_prid[3]} {openmips0/cp0_prid[4]} {openmips0/cp0_prid[5]} {openmips0/cp0_prid[6]} {openmips0/cp0_prid[7]} {openmips0/cp0_prid[8]} {openmips0/cp0_prid[9]} {openmips0/cp0_prid[10]} {openmips0/cp0_prid[11]} {openmips0/cp0_prid[12]} {openmips0/cp0_prid[13]} {openmips0/cp0_prid[14]} {openmips0/cp0_prid[15]} {openmips0/cp0_prid[16]} {openmips0/cp0_prid[17]} {openmips0/cp0_prid[18]} {openmips0/cp0_prid[19]} {openmips0/cp0_prid[20]} {openmips0/cp0_prid[21]} {openmips0/cp0_prid[22]} {openmips0/cp0_prid[23]} {openmips0/cp0_prid[24]} {openmips0/cp0_prid[25]} {openmips0/cp0_prid[26]} {openmips0/cp0_prid[27]} {openmips0/cp0_prid[28]} {openmips0/cp0_prid[29]} {openmips0/cp0_prid[30]} {openmips0/cp0_prid[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {openmips0/cp0_epc[0]} {openmips0/cp0_epc[1]} {openmips0/cp0_epc[2]} {openmips0/cp0_epc[3]} {openmips0/cp0_epc[4]} {openmips0/cp0_epc[5]} {openmips0/cp0_epc[6]} {openmips0/cp0_epc[7]} {openmips0/cp0_epc[8]} {openmips0/cp0_epc[9]} {openmips0/cp0_epc[10]} {openmips0/cp0_epc[11]} {openmips0/cp0_epc[12]} {openmips0/cp0_epc[13]} {openmips0/cp0_epc[14]} {openmips0/cp0_epc[15]} {openmips0/cp0_epc[16]} {openmips0/cp0_epc[17]} {openmips0/cp0_epc[18]} {openmips0/cp0_epc[19]} {openmips0/cp0_epc[20]} {openmips0/cp0_epc[21]} {openmips0/cp0_epc[22]} {openmips0/cp0_epc[23]} {openmips0/cp0_epc[24]} {openmips0/cp0_epc[25]} {openmips0/cp0_epc[26]} {openmips0/cp0_epc[27]} {openmips0/cp0_epc[28]} {openmips0/cp0_epc[29]} {openmips0/cp0_epc[30]} {openmips0/cp0_epc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {openmips0/cp0_ebase[0]} {openmips0/cp0_ebase[1]} {openmips0/cp0_ebase[2]} {openmips0/cp0_ebase[3]} {openmips0/cp0_ebase[4]} {openmips0/cp0_ebase[5]} {openmips0/cp0_ebase[6]} {openmips0/cp0_ebase[7]} {openmips0/cp0_ebase[8]} {openmips0/cp0_ebase[9]} {openmips0/cp0_ebase[10]} {openmips0/cp0_ebase[11]} {openmips0/cp0_ebase[12]} {openmips0/cp0_ebase[13]} {openmips0/cp0_ebase[14]} {openmips0/cp0_ebase[15]} {openmips0/cp0_ebase[16]} {openmips0/cp0_ebase[17]} {openmips0/cp0_ebase[18]} {openmips0/cp0_ebase[19]} {openmips0/cp0_ebase[20]} {openmips0/cp0_ebase[21]} {openmips0/cp0_ebase[22]} {openmips0/cp0_ebase[23]} {openmips0/cp0_ebase[24]} {openmips0/cp0_ebase[25]} {openmips0/cp0_ebase[26]} {openmips0/cp0_ebase[27]} {openmips0/cp0_ebase[28]} {openmips0/cp0_ebase[29]} {openmips0/cp0_ebase[30]} {openmips0/cp0_ebase[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {openmips0/cp0_cause[0]} {openmips0/cp0_cause[1]} {openmips0/cp0_cause[2]} {openmips0/cp0_cause[3]} {openmips0/cp0_cause[4]} {openmips0/cp0_cause[5]} {openmips0/cp0_cause[6]} {openmips0/cp0_cause[7]} {openmips0/cp0_cause[8]} {openmips0/cp0_cause[9]} {openmips0/cp0_cause[10]} {openmips0/cp0_cause[11]} {openmips0/cp0_cause[12]} {openmips0/cp0_cause[13]} {openmips0/cp0_cause[14]} {openmips0/cp0_cause[15]} {openmips0/cp0_cause[16]} {openmips0/cp0_cause[17]} {openmips0/cp0_cause[18]} {openmips0/cp0_cause[19]} {openmips0/cp0_cause[20]} {openmips0/cp0_cause[21]} {openmips0/cp0_cause[22]} {openmips0/cp0_cause[23]} {openmips0/cp0_cause[24]} {openmips0/cp0_cause[25]} {openmips0/cp0_cause[26]} {openmips0/cp0_cause[27]} {openmips0/cp0_cause[28]} {openmips0/cp0_cause[29]} {openmips0/cp0_cause[30]} {openmips0/cp0_cause[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {openmips0/cp0_compare[0]} {openmips0/cp0_compare[1]} {openmips0/cp0_compare[2]} {openmips0/cp0_compare[3]} {openmips0/cp0_compare[4]} {openmips0/cp0_compare[5]} {openmips0/cp0_compare[6]} {openmips0/cp0_compare[7]} {openmips0/cp0_compare[8]} {openmips0/cp0_compare[9]} {openmips0/cp0_compare[10]} {openmips0/cp0_compare[11]} {openmips0/cp0_compare[12]} {openmips0/cp0_compare[13]} {openmips0/cp0_compare[14]} {openmips0/cp0_compare[15]} {openmips0/cp0_compare[16]} {openmips0/cp0_compare[17]} {openmips0/cp0_compare[18]} {openmips0/cp0_compare[19]} {openmips0/cp0_compare[20]} {openmips0/cp0_compare[21]} {openmips0/cp0_compare[22]} {openmips0/cp0_compare[23]} {openmips0/cp0_compare[24]} {openmips0/cp0_compare[25]} {openmips0/cp0_compare[26]} {openmips0/cp0_compare[27]} {openmips0/cp0_compare[28]} {openmips0/cp0_compare[29]} {openmips0/cp0_compare[30]} {openmips0/cp0_compare[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {openmips0/cp0_badvaddr[0]} {openmips0/cp0_badvaddr[1]} {openmips0/cp0_badvaddr[2]} {openmips0/cp0_badvaddr[3]} {openmips0/cp0_badvaddr[4]} {openmips0/cp0_badvaddr[5]} {openmips0/cp0_badvaddr[6]} {openmips0/cp0_badvaddr[7]} {openmips0/cp0_badvaddr[8]} {openmips0/cp0_badvaddr[9]} {openmips0/cp0_badvaddr[10]} {openmips0/cp0_badvaddr[11]} {openmips0/cp0_badvaddr[12]} {openmips0/cp0_badvaddr[13]} {openmips0/cp0_badvaddr[14]} {openmips0/cp0_badvaddr[15]} {openmips0/cp0_badvaddr[16]} {openmips0/cp0_badvaddr[17]} {openmips0/cp0_badvaddr[18]} {openmips0/cp0_badvaddr[19]} {openmips0/cp0_badvaddr[20]} {openmips0/cp0_badvaddr[21]} {openmips0/cp0_badvaddr[22]} {openmips0/cp0_badvaddr[23]} {openmips0/cp0_badvaddr[24]} {openmips0/cp0_badvaddr[25]} {openmips0/cp0_badvaddr[26]} {openmips0/cp0_badvaddr[27]} {openmips0/cp0_badvaddr[28]} {openmips0/cp0_badvaddr[29]} {openmips0/cp0_badvaddr[30]} {openmips0/cp0_badvaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {openmips0/cp0_config[0]} {openmips0/cp0_config[1]} {openmips0/cp0_config[2]} {openmips0/cp0_config[3]} {openmips0/cp0_config[4]} {openmips0/cp0_config[5]} {openmips0/cp0_config[6]} {openmips0/cp0_config[7]} {openmips0/cp0_config[8]} {openmips0/cp0_config[9]} {openmips0/cp0_config[10]} {openmips0/cp0_config[11]} {openmips0/cp0_config[12]} {openmips0/cp0_config[13]} {openmips0/cp0_config[14]} {openmips0/cp0_config[15]} {openmips0/cp0_config[16]} {openmips0/cp0_config[17]} {openmips0/cp0_config[18]} {openmips0/cp0_config[19]} {openmips0/cp0_config[20]} {openmips0/cp0_config[21]} {openmips0/cp0_config[22]} {openmips0/cp0_config[23]} {openmips0/cp0_config[24]} {openmips0/cp0_config[25]} {openmips0/cp0_config[26]} {openmips0/cp0_config[27]} {openmips0/cp0_config[28]} {openmips0/cp0_config[29]} {openmips0/cp0_config[30]} {openmips0/cp0_config[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
save_constraints -force
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 20:47:06 2018] Launched impl_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  2 20:58:04 2018] Launched impl_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1890.359 ; gain = 2.434
open_hw_target -xvc_url 192.168.8.8:2542
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2554.523 ; gain = 663.082
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7a100t_0 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:06:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:06:40
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0000 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:08:40
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:08:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:13:52
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-02 21:13:57
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:13:57
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:13:57
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:14:08
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:14:08
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:14:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:15:02
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:16:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:16:22
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:16:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:16:50
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq32'h8000_12C4 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:19:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:19:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/vivado_pid20156.debug)
set_property TRIGGER_COMPARE_VALUE eq32'h8000_1334 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:21:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:21:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 21:38:09 2018] Launched synth_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1/runme.log
[Sun Dec  2 21:38:10 2018] Launched impl_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf but preserved for implementation. [d:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example.edf:337]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.395 ; gain = 0.000
Restored from archive | CPU: 3.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 294 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 224 instances
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2873.055 ; gain = 291.953
open_report: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 2912.625 ; gain = 39.293
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 21:54:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 21:54:49
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 22:13:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 22:13:44
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 22:16:07
set_property TRIGGER_COMPARE_VALUE eq32'h8000_18D0 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 22:17:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 22:17:19
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Dec-02 22:18:38
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Dec-02 22:18:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Dec-02 22:21:01
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mmu_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu_memory
WARNING: [VRFC 10-1315] redeclaration of ansi port ext_uart_ready is not allowed [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mmu_memory.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port ext_uart_busy is not allowed [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mmu_memory.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3021.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v:152]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_o [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/openmips.v:547]
WARNING: [VRFC 10-727] function getTime has no return value assignment [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=4000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=4000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=4000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=4...
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mmu_memory
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Dec  2 22:25:02 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Dec  2 22:25:02 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 3021.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):      256302
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):      256302
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3033.844 ; gain = 11.156
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:55 . Memory (MB): peak = 3033.844 ; gain = 12.453
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3037.578 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v:152]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_o [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/openmips.v:547]
WARNING: [VRFC 10-727] function getTime has no return value assignment [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):      256302
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):      256302
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 3045.016 ; gain = 7.438
run all
run: Time (s): cpu = 00:02:21 ; elapsed = 00:03:32 . Memory (MB): peak = 3065.094 ; gain = 18.508
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v:152]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_o [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/openmips.v:547]
WARNING: [VRFC 10-727] function getTime has no return value assignment [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=4000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=4000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=4000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=4...
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mmu_memory
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3069.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):      256302
WARNING: file C:/Users/19081/Desktop/mains.bin could not be opened
Failed to open ExtRAM init file
ExtRAM Init Size(words):           0
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3073.570 ; gain = 4.102
run all
run all
run: Time (s): cpu = 00:03:28 ; elapsed = 00:04:51 . Memory (MB): peak = 3081.008 ; gain = 7.336
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec  2 22:36:37 2018] Launched synth_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_top.mem'
INFO: [SIM-utils-43] Exported 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim/CFImemory64Mb_bottom.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/SEG7_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG7_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module ASSERTION_ERROR
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
WARNING: [VRFC 10-1315] redeclaration of ansi port clk_50M is not allowed [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/clock.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mmu_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu_memory
WARNING: [VRFC 10-1315] redeclaration of ansi port ext_uart_ready is not allowed [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mmu_memory.v:65]
WARNING: [VRFC 10-1315] redeclaration of ansi port ext_uart_busy is not allowed [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/mmu_memory.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3083.438 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1e0777dd008c45fcbaffd6b18f2c35e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/thinpad_top.v:152]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_o [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sources_1/new/openmips.v:547]
WARNING: [VRFC 10-727] function getTime has no return value assignment [D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.srcs/sim_1/new/include/TimingData.h:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=20.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_example_clk_wiz
Compiling module xil_defaultlib.pll_example
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=4000000...
Compiling module xil_defaultlib.async_receiver(ClkFrequency=4000...
Compiling module xil_defaultlib.BaudTickGen(ClkFrequency=4000000...
Compiling module xil_defaultlib.async_transmitter(ClkFrequency=4...
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.mmu_memory
Compiling module xil_defaultlib.SEG7_LUT
Compiling module xil_defaultlib.vga(WIDTH=12,HSIZE=800,HFP=856,H...
Compiling module xil_defaultlib.thinpad_top
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.sram_model
Compiling module xil_defaultlib.DataErrorModule
Compiling module xil_defaultlib.CUIdecoder1_2
Compiling module xil_defaultlib.CUIdecoder_Busy1_1
Compiling module xil_defaultlib.CUIdecoder2_2
Compiling module xil_defaultlib.KernelModule_1
Compiling module xil_defaultlib.ReadModule_1
Compiling module xil_defaultlib.OutputBufferModule_1
Compiling module xil_defaultlib.StatusRegModule_1
Compiling module xil_defaultlib.MemoryModule(FILENAME_MEM="/tmp/...
Compiling module xil_defaultlib.ProgramModule_1
Compiling module xil_defaultlib.BuffEnhancedFactProgramModule_1
Compiling module xil_defaultlib.ProtectRegModule_1
Compiling module xil_defaultlib.EraseModule_1
Compiling module xil_defaultlib.BlankCheckModule_1
Compiling module xil_defaultlib.BlockLockModule_1
Compiling module xil_defaultlib.ProgramBufferModule_1
Compiling module xil_defaultlib.SignatureModule_1
Compiling module xil_defaultlib.CFIqueryModule_1
Compiling module xil_defaultlib.ConfigRegModule_1
Compiling module xil_defaultlib.BurstModule_1
Compiling module xil_defaultlib.BankLib
Compiling module xil_defaultlib.TimingDataModule
Compiling module xil_defaultlib.TimingLibModule_1
Compiling module xil_defaultlib.DebugModule
Compiling module xil_defaultlib.x28fxxxp30(FILENAME_MEM="/tmp/ke...
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3083.438 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[        0 ns]  --- Device is Busy  (start up time) --- 
WARNING: Insufficient data from the input file for $fread
BaseRAM Init Size(words):      256302
WARNING: Insufficient data from the input file for $fread
ExtRAM Init Size(words):      256302
[        0 ns]  ASynchronous Read Mode
[        0 ns]  VDD Voltage is OK
[        0 ns]  VDDQ Voltage is OK
[        0 ns] Inizialize the Memory to default value
WARNING: file /tmp/kernel.elf could not be opened
[        0 ns] Warning: File: /tmp/kernel.elf not found
[       60 ns]  --- Device is Ready (end of start-up time) --- 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 3083.438 ; gain = 0.000
run all
run: Time (s): cpu = 00:05:01 ; elapsed = 00:06:01 . Memory (MB): peak = 3083.438 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 22:50:14 2018] Launched synth_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1/runme.log
[Sun Dec  2 22:50:14 2018] Launched impl_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec  2 22:53:00 2018] Launched synth_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
current_design synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out2 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {openmips0/cp0_count[0]} {openmips0/cp0_count[1]} {openmips0/cp0_count[2]} {openmips0/cp0_count[3]} {openmips0/cp0_count[4]} {openmips0/cp0_count[5]} {openmips0/cp0_count[6]} {openmips0/cp0_count[7]} {openmips0/cp0_count[8]} {openmips0/cp0_count[9]} {openmips0/cp0_count[10]} {openmips0/cp0_count[11]} {openmips0/cp0_count[12]} {openmips0/cp0_count[13]} {openmips0/cp0_count[14]} {openmips0/cp0_count[15]} {openmips0/cp0_count[16]} {openmips0/cp0_count[17]} {openmips0/cp0_count[18]} {openmips0/cp0_count[19]} {openmips0/cp0_count[20]} {openmips0/cp0_count[21]} {openmips0/cp0_count[22]} {openmips0/cp0_count[23]} {openmips0/cp0_count[24]} {openmips0/cp0_count[25]} {openmips0/cp0_count[26]} {openmips0/cp0_count[27]} {openmips0/cp0_count[28]} {openmips0/cp0_count[29]} {openmips0/cp0_count[30]} {openmips0/cp0_count[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {openmips0/cp0_status[0]} {openmips0/cp0_status[1]} {openmips0/cp0_status[2]} {openmips0/cp0_status[3]} {openmips0/cp0_status[4]} {openmips0/cp0_status[5]} {openmips0/cp0_status[6]} {openmips0/cp0_status[7]} {openmips0/cp0_status[8]} {openmips0/cp0_status[9]} {openmips0/cp0_status[10]} {openmips0/cp0_status[11]} {openmips0/cp0_status[12]} {openmips0/cp0_status[13]} {openmips0/cp0_status[14]} {openmips0/cp0_status[15]} {openmips0/cp0_status[16]} {openmips0/cp0_status[17]} {openmips0/cp0_status[18]} {openmips0/cp0_status[19]} {openmips0/cp0_status[20]} {openmips0/cp0_status[21]} {openmips0/cp0_status[22]} {openmips0/cp0_status[23]} {openmips0/cp0_status[24]} {openmips0/cp0_status[25]} {openmips0/cp0_status[26]} {openmips0/cp0_status[27]} {openmips0/cp0_status[28]} {openmips0/cp0_status[29]} {openmips0/cp0_status[30]} {openmips0/cp0_status[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {openmips0/cp0_prid[0]} {openmips0/cp0_prid[1]} {openmips0/cp0_prid[2]} {openmips0/cp0_prid[3]} {openmips0/cp0_prid[4]} {openmips0/cp0_prid[5]} {openmips0/cp0_prid[6]} {openmips0/cp0_prid[7]} {openmips0/cp0_prid[8]} {openmips0/cp0_prid[9]} {openmips0/cp0_prid[10]} {openmips0/cp0_prid[11]} {openmips0/cp0_prid[12]} {openmips0/cp0_prid[13]} {openmips0/cp0_prid[14]} {openmips0/cp0_prid[15]} {openmips0/cp0_prid[16]} {openmips0/cp0_prid[17]} {openmips0/cp0_prid[18]} {openmips0/cp0_prid[19]} {openmips0/cp0_prid[20]} {openmips0/cp0_prid[21]} {openmips0/cp0_prid[22]} {openmips0/cp0_prid[23]} {openmips0/cp0_prid[24]} {openmips0/cp0_prid[25]} {openmips0/cp0_prid[26]} {openmips0/cp0_prid[27]} {openmips0/cp0_prid[28]} {openmips0/cp0_prid[29]} {openmips0/cp0_prid[30]} {openmips0/cp0_prid[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {openmips0/cp0_epc[0]} {openmips0/cp0_epc[1]} {openmips0/cp0_epc[2]} {openmips0/cp0_epc[3]} {openmips0/cp0_epc[4]} {openmips0/cp0_epc[5]} {openmips0/cp0_epc[6]} {openmips0/cp0_epc[7]} {openmips0/cp0_epc[8]} {openmips0/cp0_epc[9]} {openmips0/cp0_epc[10]} {openmips0/cp0_epc[11]} {openmips0/cp0_epc[12]} {openmips0/cp0_epc[13]} {openmips0/cp0_epc[14]} {openmips0/cp0_epc[15]} {openmips0/cp0_epc[16]} {openmips0/cp0_epc[17]} {openmips0/cp0_epc[18]} {openmips0/cp0_epc[19]} {openmips0/cp0_epc[20]} {openmips0/cp0_epc[21]} {openmips0/cp0_epc[22]} {openmips0/cp0_epc[23]} {openmips0/cp0_epc[24]} {openmips0/cp0_epc[25]} {openmips0/cp0_epc[26]} {openmips0/cp0_epc[27]} {openmips0/cp0_epc[28]} {openmips0/cp0_epc[29]} {openmips0/cp0_epc[30]} {openmips0/cp0_epc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {openmips0/cp0_ebase[0]} {openmips0/cp0_ebase[1]} {openmips0/cp0_ebase[2]} {openmips0/cp0_ebase[3]} {openmips0/cp0_ebase[4]} {openmips0/cp0_ebase[5]} {openmips0/cp0_ebase[6]} {openmips0/cp0_ebase[7]} {openmips0/cp0_ebase[8]} {openmips0/cp0_ebase[9]} {openmips0/cp0_ebase[10]} {openmips0/cp0_ebase[11]} {openmips0/cp0_ebase[12]} {openmips0/cp0_ebase[13]} {openmips0/cp0_ebase[14]} {openmips0/cp0_ebase[15]} {openmips0/cp0_ebase[16]} {openmips0/cp0_ebase[17]} {openmips0/cp0_ebase[18]} {openmips0/cp0_ebase[19]} {openmips0/cp0_ebase[20]} {openmips0/cp0_ebase[21]} {openmips0/cp0_ebase[22]} {openmips0/cp0_ebase[23]} {openmips0/cp0_ebase[24]} {openmips0/cp0_ebase[25]} {openmips0/cp0_ebase[26]} {openmips0/cp0_ebase[27]} {openmips0/cp0_ebase[28]} {openmips0/cp0_ebase[29]} {openmips0/cp0_ebase[30]} {openmips0/cp0_ebase[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {openmips0/cp0_cause[0]} {openmips0/cp0_cause[1]} {openmips0/cp0_cause[2]} {openmips0/cp0_cause[3]} {openmips0/cp0_cause[4]} {openmips0/cp0_cause[5]} {openmips0/cp0_cause[6]} {openmips0/cp0_cause[7]} {openmips0/cp0_cause[8]} {openmips0/cp0_cause[9]} {openmips0/cp0_cause[10]} {openmips0/cp0_cause[11]} {openmips0/cp0_cause[12]} {openmips0/cp0_cause[13]} {openmips0/cp0_cause[14]} {openmips0/cp0_cause[15]} {openmips0/cp0_cause[16]} {openmips0/cp0_cause[17]} {openmips0/cp0_cause[18]} {openmips0/cp0_cause[19]} {openmips0/cp0_cause[20]} {openmips0/cp0_cause[21]} {openmips0/cp0_cause[22]} {openmips0/cp0_cause[23]} {openmips0/cp0_cause[24]} {openmips0/cp0_cause[25]} {openmips0/cp0_cause[26]} {openmips0/cp0_cause[27]} {openmips0/cp0_cause[28]} {openmips0/cp0_cause[29]} {openmips0/cp0_cause[30]} {openmips0/cp0_cause[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {openmips0/cp0_compare[0]} {openmips0/cp0_compare[1]} {openmips0/cp0_compare[2]} {openmips0/cp0_compare[3]} {openmips0/cp0_compare[4]} {openmips0/cp0_compare[5]} {openmips0/cp0_compare[6]} {openmips0/cp0_compare[7]} {openmips0/cp0_compare[8]} {openmips0/cp0_compare[9]} {openmips0/cp0_compare[10]} {openmips0/cp0_compare[11]} {openmips0/cp0_compare[12]} {openmips0/cp0_compare[13]} {openmips0/cp0_compare[14]} {openmips0/cp0_compare[15]} {openmips0/cp0_compare[16]} {openmips0/cp0_compare[17]} {openmips0/cp0_compare[18]} {openmips0/cp0_compare[19]} {openmips0/cp0_compare[20]} {openmips0/cp0_compare[21]} {openmips0/cp0_compare[22]} {openmips0/cp0_compare[23]} {openmips0/cp0_compare[24]} {openmips0/cp0_compare[25]} {openmips0/cp0_compare[26]} {openmips0/cp0_compare[27]} {openmips0/cp0_compare[28]} {openmips0/cp0_compare[29]} {openmips0/cp0_compare[30]} {openmips0/cp0_compare[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {openmips0/cp0_badvaddr[0]} {openmips0/cp0_badvaddr[1]} {openmips0/cp0_badvaddr[2]} {openmips0/cp0_badvaddr[3]} {openmips0/cp0_badvaddr[4]} {openmips0/cp0_badvaddr[5]} {openmips0/cp0_badvaddr[6]} {openmips0/cp0_badvaddr[7]} {openmips0/cp0_badvaddr[8]} {openmips0/cp0_badvaddr[9]} {openmips0/cp0_badvaddr[10]} {openmips0/cp0_badvaddr[11]} {openmips0/cp0_badvaddr[12]} {openmips0/cp0_badvaddr[13]} {openmips0/cp0_badvaddr[14]} {openmips0/cp0_badvaddr[15]} {openmips0/cp0_badvaddr[16]} {openmips0/cp0_badvaddr[17]} {openmips0/cp0_badvaddr[18]} {openmips0/cp0_badvaddr[19]} {openmips0/cp0_badvaddr[20]} {openmips0/cp0_badvaddr[21]} {openmips0/cp0_badvaddr[22]} {openmips0/cp0_badvaddr[23]} {openmips0/cp0_badvaddr[24]} {openmips0/cp0_badvaddr[25]} {openmips0/cp0_badvaddr[26]} {openmips0/cp0_badvaddr[27]} {openmips0/cp0_badvaddr[28]} {openmips0/cp0_badvaddr[29]} {openmips0/cp0_badvaddr[30]} {openmips0/cp0_badvaddr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {openmips0/cp0_config[0]} {openmips0/cp0_config[1]} {openmips0/cp0_config[2]} {openmips0/cp0_config[3]} {openmips0/cp0_config[4]} {openmips0/cp0_config[5]} {openmips0/cp0_config[6]} {openmips0/cp0_config[7]} {openmips0/cp0_config[8]} {openmips0/cp0_config[9]} {openmips0/cp0_config[10]} {openmips0/cp0_config[11]} {openmips0/cp0_config[12]} {openmips0/cp0_config[13]} {openmips0/cp0_config[14]} {openmips0/cp0_config[15]} {openmips0/cp0_config[16]} {openmips0/cp0_config[17]} {openmips0/cp0_config[18]} {openmips0/cp0_config[19]} {openmips0/cp0_config[20]} {openmips0/cp0_config[21]} {openmips0/cp0_config[22]} {openmips0/cp0_config[23]} {openmips0/cp0_config[24]} {openmips0/cp0_config[25]} {openmips0/cp0_config[26]} {openmips0/cp0_config[27]} {openmips0/cp0_config[28]} {openmips0/cp0_config[29]} {openmips0/cp0_config[30]} {openmips0/cp0_config[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
save_constraints -force
launch_runs impl_1 -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec  2 22:56:58 2018] Launched impl_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec  2 23:04:07 2018] Launched impl_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-XVC-192.168.8.8:2542" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-XVC-192.168.8.8:2542" may be locked by another hw_server.
open_hw_target -xvc_url 192.168.8.8:2542
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3085.012 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.012 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Dec  3 01:17:17 2018] Launched synth_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/synth_1/runme.log
[Mon Dec  3 01:17:17 2018] Launched impl_1...
Run output will be captured here: D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-XVC-192.168.8.8:2542" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
set_property PROGRAM.FILE {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object openmips0/cp0_prid was not found in the design.
WARNING: Simulation object openmips0/cp0_config was not found in the design.
WARNING: Simulation object mmu_memory_version1/directUart/ext_uart_busy was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/Computer_Organization/thinpad_top-rev.3/thinpad_top-rev.3/thinpad_top.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/192.168.8.8:2542
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3093.098 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 02:02:53 2018...
