# RISCV32I-5-Stage-Pipelined-Processor
This is the implementation of RISCV 32I 5 staged complined processor 
