Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\sdram_pll.v" into library work
Parsing module <sdram_pll>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_bit_ctrl.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\/i2c_master_defines.v" included at line 142.
Parsing module <i2c_master_bit_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_byte_ctrl.v" into library work
Parsing verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\/i2c_master_defines.v" included at line 73.
Parsing module <i2c_master_byte_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\ax_debounce.v" into library work
Parsing module <ax_debounce>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_top.v" into library work
Parsing module <i2c_master_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_fifo_write.v" into library work
Parsing module <frame_fifo_write>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_fifo_read.v" into library work
Parsing module <frame_fifo_read>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\audio_tx.v" into library work
Parsing module <audio_rx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\audio_rx.v" into library work
Parsing module <audio_tx>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\audio_key.v" into library work
Parsing module <audio_key>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\afifo_64i_16o_64.v" into library work
Parsing module <afifo_64i_16o_64>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\afifo_16i_64o_256.v" into library work
Parsing module <afifo_16i_64o_256>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\sdram_core.v" into library work
Parsing module <sdram_core>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\lut_wm8731.v" into library work
Parsing module <lut_wm8731>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_config.v" into library work
Parsing module <i2c_config>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v" into library work
Parsing module <frame_read_write>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\audio_record_play_ctrl.v" into library work
Parsing module <audio_record_play_ctrl>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <IBUFG>.

Elaborating module <sdram_pll>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=1,CLKFBOUT_MULT=8,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=4,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=4,CLKOUT1_PHASE=90.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=20.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\sdram_pll.v" Line 119: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\sdram_pll.v" Line 120: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\sdram_pll.v" Line 121: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\sdram_pll.v" Line 122: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <i2c_config>.

Elaborating module <i2c_master_top>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_top.v" Line 117: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_top.v" Line 146: Result of 32-bit expression is truncated to fit in 4-bit target.

Elaborating module <i2c_master_byte_ctrl>.

Elaborating module <i2c_master_bit_ctrl>.
WARNING:HDLCompiler:413 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_bit_ctrl.v" Line 259: Result of 32-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:1308 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_bit_ctrl.v" Line 407: Found full_case directive in module i2c_master_bit_ctrl. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_byte_ctrl.v" Line 230: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_top.v" Line 276: Assignment to i2c_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_top.v" Line 277: Assignment to i2c_al ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_config.v" Line 149: Assignment to i2c_read_req_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_config.v" Line 155: Assignment to i2c_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_config.v" Line 57: Net <i2c_read_req> does not have a driver.

Elaborating module <lut_wm8731>.

Elaborating module <audio_record_play_ctrl>.

Elaborating module <audio_key>.

Elaborating module <ax_debounce>.

Elaborating module <audio_tx>.

Elaborating module <audio_rx>.

Elaborating module <frame_read_write>.

Elaborating module <afifo_64i_16o_64>.
WARNING:HDLCompiler:1499 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\afifo_64i_16o_64.v" Line 39: Empty module <afifo_64i_16o_64> remains a black box.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v" Line 97: Size mismatch in connection of port <rd_data_count>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <frame_fifo_write(MEM_DATA_BITS=16,ADDR_BITS=24,BUSRT_BITS=10,BURST_SIZE=128)>.

Elaborating module <afifo_16i_64o_256>.
WARNING:HDLCompiler:1499 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\afifo_16i_64o_256.v" Line 39: Empty module <afifo_16i_64o_256> remains a black box.
WARNING:HDLCompiler:189 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v" Line 145: Size mismatch in connection of port <wr_data_count>. Formal port size is 8-bit while actual signal size is 16-bit.

Elaborating module <frame_fifo_read(MEM_DATA_BITS=16,ADDR_BITS=24,BUSRT_BITS=10,BURST_SIZE=128)>.

Elaborating module <sdram_core>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\top.v".
        MEM_DATA_BITS = 16
        ADDR_BITS = 24
        BUSRT_BITS = 10
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\top.v" line 87: Output port <LOCKED> of the instance <sdram_pll_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\top.v" line 97: Output port <error> of the instance <i2c_config_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\top.v" line 97: Output port <done> of the instance <i2c_config_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\top.v" line 138: Output port <read_finish> of the instance <frame_read_write_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\top.v" line 138: Output port <write_finish> of the instance <frame_read_write_m0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <sdram_pll>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\ipcore_dir\sdram_pll.v".
    Summary:
	no macro.
Unit <sdram_pll> synthesized.

Synthesizing Unit <i2c_config>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_config.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_config.v" line 130: Output port <i2c_read_data> of the instance <i2c_master_top_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_config.v" line 130: Output port <i2c_read_req_ack> of the instance <i2c_master_top_m0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <i2c_read_req> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <lut_index>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <i2c_write_req>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <lut_index[9]_GND_6_o_add_6_OUT> created at line 114.
    Found 1-bit tristate buffer for signal <i2c_sda> created at line 53
    Found 1-bit tristate buffer for signal <i2c_scl> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_config> synthesized.

Synthesizing Unit <i2c_master_top>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_top.v".
WARNING:Xst:647 - Input <i2c_slave_dev_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_top.v" line 261: Output port <i2c_busy> of the instance <byte_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_top.v" line 261: Output port <i2c_al> of the instance <byte_controller> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <i2c_read_data>.
    Found 8-bit register for signal <txr>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <error>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <stop>.
    Found 1-bit register for signal <ack_in>.
    Found 1-bit register for signal <write>.
    Found 1-bit register for signal <read>.
INFO:Xst:1799 - State 0110 is never reached in FSM <state>.
INFO:Xst:1799 - State 0111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1000 is never reached in FSM <state>.
INFO:Xst:1799 - State 1001 is never reached in FSM <state>.
INFO:Xst:1799 - State 1010 is never reached in FSM <state>.
INFO:Xst:1799 - State 1111 is never reached in FSM <state>.
INFO:Xst:1799 - State 1101 is never reached in FSM <state>.
INFO:Xst:1799 - State 1110 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 14                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_top> synthesized.

Synthesizing Unit <i2c_master_byte_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_byte_ctrl.v".
        ST_IDLE = 5'b00000
        ST_START = 5'b00001
        ST_READ = 5'b00010
        ST_WRITE = 5'b00100
        ST_ACK = 5'b01000
        ST_STOP = 5'b10000
    Found 3-bit register for signal <dcnt>.
    Found 4-bit register for signal <core_cmd>.
    Found 1-bit register for signal <core_txd>.
    Found 1-bit register for signal <shift>.
    Found 1-bit register for signal <ld>.
    Found 1-bit register for signal <cmd_ack>.
    Found 5-bit register for signal <c_state>.
    Found 1-bit register for signal <ack_out>.
    Found 8-bit register for signal <sr>.
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_i2c_al_OR_229_o (positive)                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <dcnt[2]_GND_10_o_sub_6_OUT> created at line 192.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_byte_ctrl> synthesized.

Synthesizing Unit <i2c_master_bit_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\i2c_master_bit_ctrl.v".
        idle = 18'b000000000000000000
        start_a = 18'b000000000000000001
        start_b = 18'b000000000000000010
        start_c = 18'b000000000000000100
        start_d = 18'b000000000000001000
        start_e = 18'b000000000000010000
        stop_a = 18'b000000000000100000
        stop_b = 18'b000000000001000000
        stop_c = 18'b000000000010000000
        stop_d = 18'b000000000100000000
        rd_a = 18'b000000001000000000
        rd_b = 18'b000000010000000000
        rd_c = 18'b000000100000000000
        rd_d = 18'b000001000000000000
        wr_a = 18'b000010000000000000
        wr_b = 18'b000100000000000000
        wr_c = 18'b001000000000000000
        wr_d = 18'b010000000000000000
    Found 1-bit register for signal <slave_wait>.
    Found 16-bit register for signal <cnt>.
    Found 2-bit register for signal <cSCL>.
    Found 2-bit register for signal <cSDA>.
    Found 14-bit register for signal <filter_cnt>.
    Found 3-bit register for signal <fSCL>.
    Found 3-bit register for signal <fSDA>.
    Found 1-bit register for signal <sSCL>.
    Found 1-bit register for signal <sSDA>.
    Found 1-bit register for signal <dSCL>.
    Found 1-bit register for signal <dSDA>.
    Found 1-bit register for signal <sta_condition>.
    Found 1-bit register for signal <sto_condition>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <cmd_stop>.
    Found 1-bit register for signal <al>.
    Found 1-bit register for signal <dout>.
    Found 18-bit register for signal <c_state>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <scl_oen>.
    Found 1-bit register for signal <sda_oen>.
    Found 1-bit register for signal <sda_chk>.
    Found 1-bit register for signal <dscl_oen>.
    Found 1-bit register for signal <clk_en>.
    Found finite state machine <FSM_3> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 40                                             |
    | Inputs             | 6                                              |
    | Outputs            | 35                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_al_OR_136_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000000000000                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <cnt[15]_GND_11_o_sub_3_OUT> created at line 227.
    Found 14-bit subtractor for signal <GND_11_o_GND_11_o_sub_12_OUT<13:0>> created at line 259.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  57 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <i2c_master_bit_ctrl> synthesized.

Synthesizing Unit <lut_wm8731>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\lut_wm8731.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <lut_wm8731> synthesized.

Synthesizing Unit <audio_record_play_ctrl>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\audio_record_play_ctrl.v".
WARNING:Xst:647 - Input <daclrc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <audio_record_play_ctrl> synthesized.

Synthesizing Unit <audio_key>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\audio_key.v".
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\audio_key.v" line 120: Output port <button_out> of the instance <ax_debounce_m0> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <record_cnt>.
    Found 32-bit register for signal <play_cnt>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <record>.
    Found 1-bit register for signal <play>.
    Found 1-bit register for signal <write_req>.
    Found 1-bit register for signal <read_req>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <record_cnt[31]_GND_15_o_add_5_OUT> created at line 89.
    Found 32-bit adder for signal <play_cnt[31]_GND_15_o_add_9_OUT> created at line 113.
    Found 32-bit comparator equal for signal <play_cnt[31]_record_cnt[31]_equal_9_o> created at line 106
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <audio_key> synthesized.

Synthesizing Unit <ax_debounce>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\ax_debounce.v".
        N = 32
        FREQ = 50
        MAX_TIME = 20
    Found 1-bit register for signal <button_out_d0>.
    Found 1-bit register for signal <button_out>.
    Found 32-bit register for signal <q_reg>.
    Found 1-bit register for signal <DFF2>.
    Found 1-bit register for signal <button_posedge>.
    Found 1-bit register for signal <button_negedge>.
    Found 1-bit register for signal <DFF1>.
    Found 32-bit adder for signal <q_reg[31]_GND_16_o_add_1_OUT> created at line 66.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
Unit <ax_debounce> synthesized.

Synthesizing Unit <audio_tx>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\audio_rx.v".
    Found 32-bit register for signal <left_data_shift>.
    Found 32-bit register for signal <right_data_shift>.
    Found 1-bit register for signal <sck_bclk_d1>.
    Found 1-bit register for signal <ws_lrc_d0>.
    Found 1-bit register for signal <ws_lrc_d1>.
    Found 1-bit register for signal <sdata>.
    Found 1-bit register for signal <read_data_en>.
    Found 1-bit register for signal <sck_bclk_d0>.
    Summary:
	inferred  70 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <audio_tx> synthesized.

Synthesizing Unit <audio_rx>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\audio_tx.v".
    Found 32-bit register for signal <left_data_shift>.
    Found 32-bit register for signal <right_data_shift>.
    Found 32-bit register for signal <left_data>.
    Found 32-bit register for signal <right_data>.
    Found 1-bit register for signal <sck_bclk_d1>.
    Found 1-bit register for signal <ws_lrc_d0>.
    Found 1-bit register for signal <ws_lrc_d1>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <sck_bclk_d0>.
    Summary:
	inferred 133 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <audio_rx> synthesized.

Synthesizing Unit <frame_read_write>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v".
        MEM_DATA_BITS = 16
        READ_DATA_BITS = 64
        WRITE_DATA_BITS = 64
        ADDR_BITS = 24
        BUSRT_BITS = 10
        BURST_SIZE = 128
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v" line 87: Output port <wr_data_count> of the instance <write_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v" line 87: Output port <full> of the instance <write_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v" line 87: Output port <empty> of the instance <write_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v" line 134: Output port <rd_data_count> of the instance <read_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v" line 134: Output port <full> of the instance <read_buf> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_read_write.v" line 134: Output port <empty> of the instance <read_buf> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <frame_read_write> synthesized.

Synthesizing Unit <frame_fifo_write>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_fifo_write.v".
        MEM_DATA_BITS = 16
        ADDR_BITS = 24
        BUSRT_BITS = 10
        BURST_SIZE = 128
WARNING:Xst:647 - Input <wr_burst_data_req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <write_len_d0_dummy> equivalent to <write_len_d0> has been removed
    Found 20-bit register for signal <write_len_d1>.
    Found 24-bit register for signal <write_len_latch>.
    Found 24-bit register for signal <wr_burst_addr>.
    Found 24-bit register for signal <write_cnt>.
    Found 4-bit register for signal <state>.
    Found 10-bit register for signal <wr_burst_len>.
    Found 1-bit register for signal <write_req_d1>.
    Found 1-bit register for signal <write_req_d2>.
    Found 1-bit register for signal <wr_burst_req>.
    Found 1-bit register for signal <fifo_aclr>.
    Found 1-bit register for signal <write_req_ack>.
    Found 1-bit register for signal <write_req_d0>.
    Found 1-bit register for signal <write_len_d0>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <write_cnt[23]_GND_30_o_add_28_OUT> created at line 184.
    Found 24-bit adder for signal <wr_burst_addr[23]_GND_30_o_add_29_OUT> created at line 186.
    Found 16-bit comparator greater for signal <n0024> created at line 168
    Found 24-bit comparator greater for signal <write_cnt[23]_write_len_latch[23]_LessThan_35_o> created at line 198
    WARNING:Xst:2404 -  FFs/Latches <write_len_d0<23:20>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    WARNING:Xst:2404 -  FFs/Latches <write_len_d0<17:0>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    WARNING:Xst:2404 -  FFs/Latches <write_len_d1<23:20>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    WARNING:Xst:2404 -  FFs/Latches <write_addr_index_d0<1:0>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    WARNING:Xst:2404 -  FFs/Latches <write_addr_index_d1<1:0>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <frame_fifo_write> synthesized.

Synthesizing Unit <frame_fifo_read>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\frame_fifo_read.v".
        MEM_DATA_BITS = 16
        ADDR_BITS = 24
        BUSRT_BITS = 10
        FIFO_DEPTH = 256
        BURST_SIZE = 128
    Register <read_len_d0_dummy> equivalent to <read_len_d0> has been removed
    Found 20-bit register for signal <read_len_d1>.
    Found 24-bit register for signal <read_len_latch>.
    Found 24-bit register for signal <rd_burst_addr>.
    Found 24-bit register for signal <read_cnt>.
    Found 4-bit register for signal <state>.
    Found 10-bit register for signal <rd_burst_len>.
    Found 1-bit register for signal <read_req_d1>.
    Found 1-bit register for signal <read_req_d2>.
    Found 1-bit register for signal <rd_burst_req>.
    Found 1-bit register for signal <fifo_aclr>.
    Found 1-bit register for signal <read_req_ack>.
    Found 1-bit register for signal <read_req_d0>.
    Found 1-bit register for signal <read_len_d0>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | mem_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <read_cnt[23]_GND_40_o_add_28_OUT> created at line 187.
    Found 24-bit adder for signal <rd_burst_addr[23]_GND_40_o_add_29_OUT> created at line 189.
    Found 16-bit comparator greater for signal <wr_data_count[15]_GND_40_o_LessThan_23_o> created at line 170
    Found 24-bit comparator greater for signal <read_cnt[23]_read_len_latch[23]_LessThan_35_o> created at line 201
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<23:20>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d0<17:0>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_len_d1<23:20>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_addr_index_d0<1:0>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    WARNING:Xst:2404 -  FFs/Latches <read_addr_index_d1<1:0>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <frame_fifo_read> synthesized.

Synthesizing Unit <sdram_core>.
    Related source file is "E:\BaiduYunDownload\AX309.190502\demo\14_audio_record_play\src\sdram_core.v".
        T_RP = 4
        T_RC = 6
        T_MRD = 6
        T_RCD = 2
        T_WR = 3
        CASn = 3
        SDR_BA_WIDTH = 2
        SDR_ROW_WIDTH = 13
        SDR_COL_WIDTH = 9
        SDR_DQ_WIDTH = 16
        SDR_DQM_WIDTH = 2
        APP_ADDR_WIDTH = 24
        APP_BURST_WIDTH = 10
    Found 13-bit register for signal <sdram_addr_r>.
    Found 15-bit register for signal <cnt_200us>.
    Found 11-bit register for signal <cnt_7p5us>.
    Found 5-bit register for signal <state>.
    Found 10-bit register for signal <cnt_clk_r>.
    Found 16-bit register for signal <sdr_dq_out>.
    Found 16-bit register for signal <sdr_dq_in>.
    Found 1-bit register for signal <wr_burst_data_req_d1>.
    Found 1-bit register for signal <rd_burst_data_valid_d0>.
    Found 1-bit register for signal <rd_burst_data_valid_d1>.
    Found 1-bit register for signal <sdram_ref_req>.
    Found 1-bit register for signal <sdr_dq_oe>.
    Found 1-bit register for signal <wr_burst_data_req_d0>.
    Found 1-bit register for signal <sdram_cas_n>.
    Found 1-bit register for signal <sdram_ras_n>.
    Found 1-bit register for signal <sdram_we_n>.
    Found 2-bit register for signal <sdram_ba_r>.
    Found 1-bit register for signal <read_flag>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 23                                             |
    | Transitions        | 39                                             |
    | Inputs             | 12                                             |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <GND_41_o_GND_41_o_sub_6_OUT> created at line 101.
    Found 11-bit subtractor for signal <GND_41_o_GND_41_o_sub_12_OUT> created at line 104.
    Found 10-bit subtractor for signal <wr_burst_len[9]_GND_41_o_sub_60_OUT> created at line 271.
    Found 11-bit adder for signal <_n0238> created at line 102.
    Found 15-bit adder for signal <cnt_200us[14]_GND_41_o_add_24_OUT> created at line 144.
    Found 11-bit adder for signal <cnt_7p5us[10]_GND_41_o_add_30_OUT> created at line 157.
    Found 10-bit adder for signal <rd_burst_len[9]_GND_41_o_add_63_OUT> created at line 273.
    Found 10-bit adder for signal <cnt_clk_r[9]_GND_41_o_add_66_OUT> created at line 283.
    Found 1-bit tristate buffer for signal <sdram_dq<15>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<14>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<13>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<12>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<11>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<10>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<9>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<8>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<7>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<6>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<5>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<4>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<3>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<2>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<1>> created at line 131
    Found 1-bit tristate buffer for signal <sdram_dq<0>> created at line 131
    Found 32-bit comparator equal for signal <end_rdburst> created at line 101
    Found 32-bit comparator equal for signal <end_twrite> created at line 104
    Found 15-bit comparator greater for signal <cnt_200us[14]_PWR_24_o_LessThan_24_o> created at line 143
    Found 11-bit comparator greater for signal <cnt_7p5us[10]_GND_41_o_LessThan_30_o> created at line 156
    Found 10-bit comparator greater for signal <cnt_clk_r[9]_wr_burst_len[9]_LessThan_61_o> created at line 271
    Found 10-bit comparator lessequal for signal <n0092> created at line 273
    Found 10-bit comparator greater for signal <cnt_clk_r[9]_rd_burst_len[9]_LessThan_65_o> created at line 273
    Found 11-bit comparator equal for signal <end_tread> created at line 102
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  41 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <sdram_core> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 19
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
 14-bit subtractor                                     : 1
 15-bit adder                                          : 1
 16-bit subtractor                                     : 1
 24-bit adder                                          : 4
 3-bit subtractor                                      : 1
 32-bit adder                                          : 3
# Registers                                            : 113
 1-bit register                                        : 75
 10-bit register                                       : 4
 11-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 3
 2-bit register                                        : 3
 20-bit register                                       : 2
 24-bit register                                       : 6
 3-bit register                                        : 3
 32-bit register                                       : 9
 4-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 13
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 2
 24-bit comparator greater                             : 2
 32-bit comparator equal                               : 3
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 40
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 6
 24-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 18
 1-bit tristate buffer                                 : 18
# FSMs                                                 : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/afifo_16i_64o_256.ngc>.
Reading core <ipcore_dir/afifo_64i_16o_64.ngc>.
Loading core <afifo_16i_64o_256> for timing and area information for instance <read_buf>.
Loading core <afifo_64i_16o_64> for timing and area information for instance <write_buf>.
INFO:Xst:2261 - The FF/Latch <write_len_d1_0> in Unit <frame_fifo_write_m0> is equivalent to the following 17 FFs/Latches, which will be removed : <write_len_d1_1> <write_len_d1_2> <write_len_d1_3> <write_len_d1_4> <write_len_d1_5> <write_len_d1_6> <write_len_d1_7> <write_len_d1_8> <write_len_d1_9> <write_len_d1_10> <write_len_d1_11> <write_len_d1_12> <write_len_d1_13> <write_len_d1_14> <write_len_d1_15> <write_len_d1_16> <write_len_d1_17> 
INFO:Xst:2261 - The FF/Latch <write_len_latch_20> in Unit <frame_fifo_write_m0> is equivalent to the following 3 FFs/Latches, which will be removed : <write_len_latch_21> <write_len_latch_22> <write_len_latch_23> 
INFO:Xst:2261 - The FF/Latch <wr_burst_len_0> in Unit <frame_fifo_write_m0> is equivalent to the following 8 FFs/Latches, which will be removed : <wr_burst_len_1> <wr_burst_len_2> <wr_burst_len_3> <wr_burst_len_4> <wr_burst_len_5> <wr_burst_len_6> <wr_burst_len_8> <wr_burst_len_9> 
INFO:Xst:2261 - The FF/Latch <write_len_d1_18> in Unit <frame_fifo_write_m0> is equivalent to the following FF/Latch, which will be removed : <write_len_d1_19> 
INFO:Xst:2261 - The FF/Latch <read_len_d1_0> in Unit <frame_fifo_read_m0> is equivalent to the following 17 FFs/Latches, which will be removed : <read_len_d1_1> <read_len_d1_2> <read_len_d1_3> <read_len_d1_4> <read_len_d1_5> <read_len_d1_6> <read_len_d1_7> <read_len_d1_8> <read_len_d1_9> <read_len_d1_10> <read_len_d1_11> <read_len_d1_12> <read_len_d1_13> <read_len_d1_14> <read_len_d1_15> <read_len_d1_16> <read_len_d1_17> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_20> in Unit <frame_fifo_read_m0> is equivalent to the following 3 FFs/Latches, which will be removed : <read_len_latch_21> <read_len_latch_22> <read_len_latch_23> 
INFO:Xst:2261 - The FF/Latch <rd_burst_len_0> in Unit <frame_fifo_read_m0> is equivalent to the following 8 FFs/Latches, which will be removed : <rd_burst_len_1> <rd_burst_len_2> <rd_burst_len_3> <rd_burst_len_4> <rd_burst_len_5> <rd_burst_len_6> <rd_burst_len_8> <rd_burst_len_9> 
INFO:Xst:2261 - The FF/Latch <read_len_d1_18> in Unit <frame_fifo_read_m0> is equivalent to the following FF/Latch, which will be removed : <read_len_d1_19> 
INFO:Xst:2261 - The FF/Latch <write_len_latch_18> in Unit <frame_fifo_write_m0> is equivalent to the following FF/Latch, which will be removed : <write_len_latch_19> 
INFO:Xst:2261 - The FF/Latch <write_len_latch_0> in Unit <frame_fifo_write_m0> is equivalent to the following 17 FFs/Latches, which will be removed : <write_len_latch_1> <write_len_latch_2> <write_len_latch_3> <write_len_latch_4> <write_len_latch_5> <write_len_latch_6> <write_len_latch_7> <write_len_latch_8> <write_len_latch_9> <write_len_latch_10> <write_len_latch_11> <write_len_latch_12> <write_len_latch_13> <write_len_latch_14> <write_len_latch_15> <write_len_latch_16> <write_len_latch_17> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_18> in Unit <frame_fifo_read_m0> is equivalent to the following FF/Latch, which will be removed : <read_len_latch_19> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_0> in Unit <frame_fifo_read_m0> is equivalent to the following 17 FFs/Latches, which will be removed : <read_len_latch_1> <read_len_latch_2> <read_len_latch_3> <read_len_latch_4> <read_len_latch_5> <read_len_latch_6> <read_len_latch_7> <read_len_latch_8> <read_len_latch_9> <read_len_latch_10> <read_len_latch_11> <read_len_latch_12> <read_len_latch_13> <read_len_latch_14> <read_len_latch_15> <read_len_latch_16> <read_len_latch_17> 
WARNING:Xst:1710 - FF/Latch <wr_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_write_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_write_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_len_latch_20> (without init value) has a constant value of 0 in block <frame_fifo_write_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_len_latch_20> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_write_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_read_m0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <write_len_latch<23:20>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
WARNING:Xst:2404 -  FFs/Latches <wr_burst_len<9:8>> (without init value) have a constant value of 0 in block <frame_fifo_write>.
WARNING:Xst:2404 -  FFs/Latches <read_len_latch<23:20>> (without init value) have a constant value of 0 in block <frame_fifo_read>.
WARNING:Xst:2404 -  FFs/Latches <rd_burst_len<9:8>> (without init value) have a constant value of 0 in block <frame_fifo_read>.

Synthesizing (advanced) Unit <audio_key>.
The following registers are absorbed into counter <record_cnt>: 1 register on signal <record_cnt>.
The following registers are absorbed into counter <play_cnt>: 1 register on signal <play_cnt>.
Unit <audio_key> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_config>.
The following registers are absorbed into counter <lut_index>: 1 register on signal <lut_index>.
Unit <i2c_config> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_bit_ctrl>.
The following registers are absorbed into counter <filter_cnt>: 1 register on signal <filter_cnt>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <i2c_master_bit_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_master_byte_ctrl>.
The following registers are absorbed into counter <dcnt>: 1 register on signal <dcnt>.
Unit <i2c_master_byte_ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_core>.
The following registers are absorbed into counter <cnt_7p5us>: 1 register on signal <cnt_7p5us>.
The following registers are absorbed into counter <cnt_clk_r>: 1 register on signal <cnt_clk_r>.
The following registers are absorbed into counter <cnt_200us>: 1 register on signal <cnt_200us>.
Unit <sdram_core> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 24-bit adder                                          : 4
 32-bit adder                                          : 1
# Counters                                             : 9
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 14-bit down counter                                   : 1
 15-bit up counter                                     : 1
 16-bit down counter                                   : 1
 3-bit down counter                                    : 1
 32-bit up counter                                     : 2
# Registers                                            : 576
 Flip-Flops                                            : 576
# Comparators                                          : 13
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 1
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 1
 15-bit comparator greater                             : 1
 16-bit comparator greater                             : 2
 24-bit comparator greater                             : 2
 32-bit comparator equal                               : 3
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 47
 13-bit 2-to-1 multiplexer                             : 7
 2-bit 2-to-1 multiplexer                              : 6
 24-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 5
 4-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <i2c_read_data_0> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_1> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_2> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_3> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_4> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_5> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_6> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i2c_read_data_7> (without init value) has a constant value of 0 in block <i2c_master_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <write_len_d1_17> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_16> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_15> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_14> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_13> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_12> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_11> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_10> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_9> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_8> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_7> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_6> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_1> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_2> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_3> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_4> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_5> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_len_6> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_1> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_2> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_3> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_4> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_d1_5> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_17> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_16> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_15> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_14> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_13> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_12> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_11> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_10> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_9> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_8> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_7> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_6> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_5> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_4> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_3> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_2> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_1> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <write_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <read_len_d1_17> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_16> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_15> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_14> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_13> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_12> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_11> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_10> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_9> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_8> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_7> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_len_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_d1_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_17> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_16> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_15> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_14> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_13> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_12> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_11> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_10> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_9> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_8> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_7> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <read_len_latch_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <write_len_d1_18> in Unit <frame_fifo_write> is equivalent to the following FF/Latch, which will be removed : <write_len_d1_19> 
INFO:Xst:2261 - The FF/Latch <write_len_latch_18> in Unit <frame_fifo_write> is equivalent to the following FF/Latch, which will be removed : <write_len_latch_19> 
INFO:Xst:2261 - The FF/Latch <read_len_d1_18> in Unit <frame_fifo_read> is equivalent to the following FF/Latch, which will be removed : <read_len_d1_19> 
INFO:Xst:2261 - The FF/Latch <read_len_latch_18> in Unit <frame_fifo_read> is equivalent to the following FF/Latch, which will be removed : <read_len_latch_19> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <audio_record_play_ctrl_m0/audio_key_m0/FSM_4> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 011   | 11
 010   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/FSM_1> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00000001
 0001  | 00000010
 0010  | 00000100
 0101  | 00001000
 0011  | 00010000
 1011  | 00100000
 1100  | 01000000
 0110  | unreached
 0111  | unreached
 1000  | unreached
 1001  | unreached
 1010  | unreached
 1111  | unreached
 0100  | 10000000
 1101  | unreached
 1110  | unreached
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/byte_controller/FSM_2> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 000
 00001 | 001
 00100 | 011
 00010 | 010
 01000 | 110
 10000 | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_3> on signal <c_state[1:18]> with one-hot encoding.
------------------------------------------
 State              | Encoding
------------------------------------------
 000000000000000000 | 000000000000000001
 000000000000000001 | 000000000000000010
 000000000000000010 | 000000000000000100
 000000000000000100 | 000000000000001000
 000000000000001000 | 000000000000010000
 000000000000010000 | 000000000000100000
 000000000000100000 | 000000000001000000
 000000000001000000 | 000000000010000000
 000000000010000000 | 000000000100000000
 000000000100000000 | 000000001000000000
 000000001000000000 | 000000010000000000
 000000010000000000 | 000000100000000000
 000000100000000000 | 000001000000000000
 000001000000000000 | 000010000000000000
 000010000000000000 | 000100000000000000
 000100000000000000 | 001000000000000000
 001000000000000000 | 010000000000000000
 010000000000000000 | 100000000000000000
------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <frame_read_write_m0/frame_fifo_write_m0/FSM_5> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <frame_read_write_m0/frame_fifo_read_m0/FSM_6> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sdram_core_m0/FSM_7> on signal <state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 10101 | 10101
 01100 | 01100
 10000 | 10000
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10011 | 10011
 10001 | 10001
 10010 | 10010
 10100 | 10100
 10110 | 10110
-------------------
WARNING:Xst:1710 - FF/Latch <wr_burst_addr_0> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_1> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_2> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_3> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_4> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_5> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_burst_addr_6> (without init value) has a constant value of 0 in block <frame_fifo_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <write_cnt_0> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_1> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_2> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_3> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_4> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_5> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:2677 - Node <write_cnt_6> of sequential type is unconnected in block <frame_fifo_write>.
WARNING:Xst:1710 - FF/Latch <rd_burst_addr_0> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_1> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_2> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_3> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_4> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_5> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rd_burst_addr_6> (without init value) has a constant value of 0 in block <frame_fifo_read>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <read_cnt_0> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_1> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_2> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_3> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_4> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_5> of sequential type is unconnected in block <frame_fifo_read>.
WARNING:Xst:2677 - Node <read_cnt_6> of sequential type is unconnected in block <frame_fifo_read>.
INFO:Xst:1901 - Instance sdram_pll_m0/pll_base_inst in unit sdram_pll_m0/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
WARNING:Xst:2677 - Node <i2c_config_m0/error> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <audio_key> ...

Optimizing unit <ax_debounce> ...

Optimizing unit <audio_tx> ...

Optimizing unit <audio_rx> ...

Optimizing unit <i2c_master_top> ...

Optimizing unit <i2c_master_byte_ctrl> ...

Optimizing unit <i2c_master_bit_ctrl> ...

Optimizing unit <frame_fifo_write> ...

Optimizing unit <frame_fifo_read> ...
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/error> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/busy> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sta_condition> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_15> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_cnt_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_cnt_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_cnt_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_cnt_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_cnt_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_cnt_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_cnt_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_cnt_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sdram_core_m0/cnt_7p5us_10> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_31> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_30> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_29> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_28> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_27> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_26> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_24> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_23> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_22> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_21> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/ax_debounce_m0/q_reg_20> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/read> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_13> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_req_ack> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_read_write_m0/frame_fifo_write_m0/fifo_aclr> 
INFO:Xst:2261 - The FF/Latch <audio_record_play_ctrl_m0/audio_tx_m0/sck_bclk_d0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <audio_record_play_ctrl_m0/audio_rx_m0/sck_bclk_d0> 
INFO:Xst:2261 - The FF/Latch <audio_record_play_ctrl_m0/audio_tx_m0/sck_bclk_d1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <audio_record_play_ctrl_m0/audio_rx_m0/sck_bclk_d1> 
INFO:Xst:2261 - The FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/state_FSM_FFd1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <audio_record_play_ctrl_m0/audio_key_m0/play> 
INFO:Xst:2261 - The FF/Latch <audio_record_play_ctrl_m0/audio_key_m0/state_FSM_FFd2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <audio_record_play_ctrl_m0/audio_key_m0/record> 
INFO:Xst:2261 - The FF/Latch <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk> 
INFO:Xst:2261 - The FF/Latch <frame_read_write_m0/frame_fifo_read_m0/read_req_ack> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_read_write_m0/frame_fifo_read_m0/fifo_aclr> 
INFO:Xst:2261 - The FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_len_d0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_read_write_m0/frame_fifo_read_m0/read_len_d0> 
INFO:Xst:2261 - The FF/Latch <frame_read_write_m0/frame_fifo_write_m0/write_len_d1_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <frame_read_write_m0/frame_fifo_read_m0/read_len_d1_18> 
INFO:Xst:2261 - The FF/Latch <audio_record_play_ctrl_m0/audio_tx_m0/ws_lrc_d0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <audio_record_play_ctrl_m0/audio_rx_m0/ws_lrc_d0> 
INFO:Xst:2261 - The FF/Latch <audio_record_play_ctrl_m0/audio_tx_m0/ws_lrc_d1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <audio_record_play_ctrl_m0/audio_rx_m0/ws_lrc_d1> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <audio_record_play_ctrl_m0/audio_tx_m0/read_data_en> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <audio_record_play_ctrl_m0/audio_rx_m0/data_valid> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 19.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <frame_read_write_m0/read_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <frame_read_write_m0/write_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <frame_read_write_m0/read_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <frame_read_write_m0/read_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <frame_read_write_m0/write_buf> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <frame_read_write_m0/write_buf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal clk_bufg_BUFG. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.
FlipFlop sdram_core_m0/cnt_clk_r_0 has been replicated 1 time(s)
FlipFlop sdram_core_m0/cnt_clk_r_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 587
 Flip-Flops                                            : 587

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1402
#      GND                         : 5
#      INV                         : 33
#      LUT1                        : 92
#      LUT2                        : 206
#      LUT3                        : 221
#      LUT4                        : 124
#      LUT5                        : 90
#      LUT6                        : 152
#      MUXCY                       : 239
#      MUXF7                       : 6
#      VCC                         : 3
#      XORCY                       : 231
# FlipFlops/Latches                : 823
#      FD                          : 15
#      FDC                         : 280
#      FDCE                        : 397
#      FDP                         : 49
#      FDPE                        : 6
#      FDR                         : 45
#      FDRE                        : 11
#      FDS                         : 5
#      FDSE                        : 15
# RAMS                             : 4
#      RAMB16BWER                  : 4
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 48
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 18
#      OBUF                        : 24
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             823  out of  11440     7%  
 Number of Slice LUTs:                  918  out of   5720    16%  
    Number used as Logic:               918  out of   5720    16%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1142
   Number with an unused Flip Flop:     319  out of   1142    27%  
   Number with an unused LUT:           224  out of   1142    19%  
   Number of fully used LUT-FF pairs:   599  out of   1142    52%  
   Number of unique control sets:        49

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  48  out of    186    25%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of     32    12%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | IBUFG+BUFG             | 523   |
sdram_pll_m0/pll_base_inst/CLKOUT1 | BUFG                   | 308   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.202ns (Maximum Frequency: 138.844MHz)
   Minimum input arrival time before clock: 7.563ns
   Maximum output required time after clock: 5.554ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.539ns (frequency: 180.522MHz)
  Total number of paths / destination ports: 10209 / 1054
-------------------------------------------------------------------------
Delay:               5.539ns (Levels of Logic = 4)
  Source:            audio_record_play_ctrl_m0/audio_key_m0/state_FSM_FFd1 (FF)
  Destination:       frame_read_write_m0/read_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: audio_record_play_ctrl_m0/audio_key_m0/state_FSM_FFd1 to frame_read_write_m0/read_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             73   0.525   1.999  audio_record_play_ctrl_m0/audio_key_m0/state_FSM_FFd1 (audio_record_play_ctrl_m0/audio_key_m0/state_FSM_FFd1)
     LUT2:I1->O            3   0.254   1.221  audio_record_play_ctrl_m0/read_en1 (read_en)
     begin scope: 'frame_read_write_m0/read_buf:rd_en'
     LUT6:I0->O            1   0.254   0.958  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6_SW0 (N6)
     LUT6:I2->O            2   0.254   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o6 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.074          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      5.539ns (1.361ns logic, 4.178ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sdram_pll_m0/pll_base_inst/CLKOUT1'
  Clock period: 7.202ns (frequency: 138.844MHz)
  Total number of paths / destination ports: 11494 / 577
-------------------------------------------------------------------------
Delay:               7.202ns (Levels of Logic = 5)
  Source:            sdram_core_m0/cnt_clk_r_4 (FF)
  Destination:       frame_read_write_m0/read_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      sdram_pll_m0/pll_base_inst/CLKOUT1 rising
  Destination Clock: sdram_pll_m0/pll_base_inst/CLKOUT1 rising

  Data Path: sdram_core_m0/cnt_clk_r_4 to frame_read_write_m0/read_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.525   1.557  sdram_core_m0/cnt_clk_r_4 (sdram_core_m0/cnt_clk_r_4)
     LUT6:I1->O            1   0.254   0.682  sdram_core_m0/rd_burst_data_valid1 (sdram_core_m0/rd_burst_data_valid)
     LUT5:I4->O            1   0.254   0.682  sdram_core_m0/rd_burst_data_valid2 (sdram_core_m0/rd_burst_data_valid1)
     LUT6:I5->O            4   0.254   0.912  sdram_core_m0/rd_burst_data_valid3 (rd_burst_data_valid)
     begin scope: 'frame_read_write_m0/read_buf:wr_en'
     LUT2:I0->O           31   0.250   1.502  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     begin scope: 'frame_read_write_m0/read_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr:WEA<0>'
     RAMB16BWER:WEA3           0.330          ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      7.202ns (1.867ns logic, 5.335ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 416 / 416
-------------------------------------------------------------------------
Offset:              7.070ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            550   0.255   2.578  rst_n_INV_102_o1_INV_0 (rst_n_INV_102_o)
     LUT2:I0->O           32   0.250   1.519  i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o1 (i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o)
     FDR:R                     0.459          i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0
    ----------------------------------------
    Total                      7.070ns (2.292ns logic, 4.778ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sdram_pll_m0/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 198 / 198
-------------------------------------------------------------------------
Offset:              7.563ns (Levels of Logic = 4)
  Source:            rst_n (PAD)
  Destination:       sdram_core_m0/read_flag (FF)
  Destination Clock: sdram_pll_m0/pll_base_inst/CLKOUT1 rising

  Data Path: rst_n to sdram_core_m0/read_flag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            550   0.255   2.925  rst_n_INV_102_o1_INV_0 (rst_n_INV_102_o)
     LUT6:I0->O            2   0.254   0.726  sdram_core_m0/_n0252<4>11 (sdram_core_m0/_n0252<4>1)
     LUT2:I1->O            1   0.254   0.681  sdram_core_m0/_n0252<4>2 (sdram_core_m0/_n0252)
     FDSE:S                    0.459          sdram_core_m0/read_flag
    ----------------------------------------
    Total                      7.563ns (2.550ns logic, 5.013ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sdram_pll_m0/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 50 / 34
-------------------------------------------------------------------------
Offset:              5.554ns (Levels of Logic = 2)
  Source:            sdram_core_m0/sdr_dq_oe (FF)
  Destination:       sdram_dq<15> (PAD)
  Source Clock:      sdram_pll_m0/pll_base_inst/CLKOUT1 rising

  Data Path: sdram_core_m0/sdr_dq_oe to sdram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  sdram_core_m0/sdr_dq_oe (sdram_core_m0/sdr_dq_oe)
     INV:I->O             16   0.255   1.181  sdram_core_m0/sdr_dq_oe_inv1_INV_0 (sdram_core_m0/sdr_dq_oe_inv)
     IOBUF:T->IO               2.912          sdram_dq_15_IOBUF (sdram_dq<15>)
    ----------------------------------------
    Total                      5.554ns (3.692ns logic, 1.862ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 1)
  Source:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen (FF)
  Destination:       wm8731_scl (PAD)
  Source Clock:      clk rising

  Data Path: i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen to wm8731_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             5   0.525   0.840  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen (i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen)
     IOBUF:T->IO               2.912          wm8731_scl_IOBUF (wm8731_scl)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |    5.539|         |         |         |
sdram_pll_m0/pll_base_inst/CLKOUT1|    2.073|         |         |         |
----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sdram_pll_m0/pll_base_inst/CLKOUT1
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
clk                               |    1.324|         |         |         |
sdram_pll_m0/pll_base_inst/CLKOUT1|    7.202|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.55 secs
 
--> 

Total memory usage is 270636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  207 (   0 filtered)
Number of infos    :   69 (   0 filtered)

