{
  "processor": "Matsushita MN1800",
  "manufacturer": "Matsushita",
  "year": 1978,
  "schema_version": "1.0",
  "source": "MN1800 datasheet, Matsushita 8-bit microcomputer documentation",
  "instruction_count": 38,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "8-bit add"},
    {"mnemonic": "ADDI", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "immediate", "flags_affected": "C,Z,N", "notes": "Add immediate"},
    {"mnemonic": "ADDC", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Add with carry"},
    {"mnemonic": "SUB", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Subtract"},
    {"mnemonic": "AND", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical AND"},
    {"mnemonic": "OR", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical OR"},
    {"mnemonic": "XOR", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Exclusive OR"},
    {"mnemonic": "CMP", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Compare"},
    {"mnemonic": "INC", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Increment"},
    {"mnemonic": "DEC", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Decrement"},
    {"mnemonic": "SHL", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Shift left"},
    {"mnemonic": "SHR", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z,N", "notes": "Shift right"},
    {"mnemonic": "ROL", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Rotate left through carry"},
    {"mnemonic": "MOV", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to register"},
    {"mnemonic": "LDI", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate byte"},
    {"mnemonic": "CLR", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "Z", "notes": "Clear register"},
    {"mnemonic": "LD", "bytes": 3, "cycles": 6, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load from memory"},
    {"mnemonic": "ST", "bytes": 3, "cycles": 6, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store to memory"},
    {"mnemonic": "LDX", "bytes": 1, "cycles": 6, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load indexed"},
    {"mnemonic": "STX", "bytes": 1, "cycles": 6, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Store indexed"},
    {"mnemonic": "JMP", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JZ", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "JC", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if carry"},
    {"mnemonic": "JN", "bytes": 3, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if negative"},
    {"mnemonic": "JSR", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "bytes": 1, "cycles": 7, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "PUSH", "bytes": 1, "cycles": 7, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push to stack"},
    {"mnemonic": "POP", "bytes": 1, "cycles": 7, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop from stack"},
    {"mnemonic": "PUSHF", "bytes": 1, "cycles": 8, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Push flags"},
    {"mnemonic": "POPF", "bytes": 1, "cycles": 8, "category": "stack", "addressing_mode": "implied", "flags_affected": "all", "notes": "Pop flags"},
    {"mnemonic": "IN", "bytes": 2, "cycles": 6, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUT", "bytes": 2, "cycles": 6, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port"},
    {"mnemonic": "EI", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "HALT", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "NOP", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
