this is a iic master for eeprom 24c256 byte read/write, although simulation seems work correctly , but fail at real cpld+logic analyzer, can anyone help me
