

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
<<<<<<< HEAD
* Date:           Sun Sep 28 13:51:37 2025
=======
* Date:           Sun Oct 12 22:06:29 2025
>>>>>>> b41ed44 (Initial commit)

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
<<<<<<< HEAD
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
=======
    |ap_clk  |  10.00 ns|  7.183 ns|     2.70 ns|
>>>>>>> b41ed44 (Initial commit)
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
<<<<<<< HEAD
    |  4831846568|  4831846568|  48.318 sec|  48.318 sec|  4831846569|  4831846569|       no|
=======
    |  1627901240|  1627901240|  16.279 sec|  16.279 sec|  1627901241|  1627901241|       no|
>>>>>>> b41ed44 (Initial commit)
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
<<<<<<< HEAD
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |                  |       |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |     Instance     | Module|     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_194  |conv1  |  3117071233|  3117071233|  31.171 sec|  31.171 sec|  3117071233|  3117071233|       no|
        |grp_conv2_fu_206  |conv2  |  1202718817|  1202718817|  12.027 sec|  12.027 sec|  1202718817|  1202718817|       no|
        |grp_conv3_fu_218  |conv3  |   493280161|   493280161|   4.933 sec|   4.933 sec|   493280161|   493280161|       no|
        +------------------+-------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                      |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1     |  12517568|  12517568|    195587|          -|          -|    64|        no|
        | + VITIS_LOOP_19_2    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_20_3  |       765|       765|         3|          -|          -|   255|        no|
        |- VITIS_LOOP_30_4     |   6258784|   6258784|    195587|          -|          -|    32|        no|
        | + VITIS_LOOP_31_5    |    195585|    195585|       767|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_32_6  |       765|       765|         3|          -|          -|   255|        no|
        +----------------------+----------+----------+----------+-----------+-----------+------+----------+
=======
        +---------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |                                                                           |                                                                |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |                                  Instance                                 |                             Module                             |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |grp_conv1_fu_146                                                           |conv1                                                           |  1065369601|  1065369601|  10.654 sec|  10.654 sec|  1065369601|  1065369601|       no|
        |grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158  |srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3  |     4161603|     4161603|   41.616 ms|   41.616 ms|     4161603|     4161603|       no|
        |grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164  |srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6  |     2080803|     2080803|   20.808 ms|   20.808 ms|     2080803|     2080803|       no|
        |grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170  |srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4  |    12484808|    12484808|   0.125 sec|   0.125 sec|    12484808|    12484808|       no|
        |grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183  |srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6  |        2407|        2407|   24.070 us|   24.070 us|        2407|        2407|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |                                   |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_10_1                  |  399513952|  399513952|  12484811|          -|          -|     32|        no|
        |- VITIS_LOOP_14_2_VITIS_LOOP_15_3  |  156775275|  156775275|      2411|          -|          -|  65025|        no|
        +-----------------------------------+-----------+-----------+----------+-----------+-----------+-------+----------+
>>>>>>> b41ed44 (Initial commit)



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
<<<<<<< HEAD
|Expression       |        -|     -|       0|     480|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|    1418|    2022|    -|
|Memory           |    11064|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     401|    -|
|Register         |        -|     -|     262|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |    11064|     5|    1680|    2903|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |     3841|    ~0|      ~0|       2|    0|
=======
|Expression       |        -|     -|       0|     188|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|    1677|    4271|    -|
|Memory           |    11064|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     431|    -|
|Register         |        -|     -|     166|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |    11064|     5|    1843|    4890|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |     3841|    ~0|      ~0|       4|    0|
>>>>>>> b41ed44 (Initial commit)
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
<<<<<<< HEAD
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_conv1_fu_194                    |conv1                           |        0|   0|  386|  632|    0|
    |grp_conv2_fu_206                    |conv2                           |        0|   0|  311|  436|    0|
    |grp_conv3_fu_218                    |conv3                           |        0|   0|  366|  605|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U20  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U19     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U21   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5| 1418| 2022|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
=======
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_conv1_fu_146                                                           |conv1                                                           |        0|   0|  413|  1560|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U37                                         |fadd_32ns_32ns_32_4_full_dsp_1                                  |        0|   2|  227|   214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U39                                            |fcmp_32ns_32ns_1_2_no_dsp_1                                     |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U38                                          |fmul_32ns_32ns_32_3_max_dsp_1                                   |        0|   3|  128|   135|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170  |srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4  |        0|   0|  461|   701|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158  |srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3  |        0|   0|  143|   462|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183  |srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6  |        0|   0|  166|   745|    0|
    |grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164  |srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6  |        0|   0|  139|   454|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                      |                                                                |        0|   5| 1677|  4271|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+-----+------+-----+
>>>>>>> b41ed44 (Initial commit)

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+
    |feat1_U  |feat1_RAM_AUTO_1R1W  |     7374|  0|   0|    0|  4161600|   32|     1|    133171200|
    |feat2_U  |feat2_RAM_AUTO_1R1W  |     3690|  0|   0|    0|  2080800|   32|     1|     66585600|
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+
    |Total    |                     |    11064|  0|   0|    0|  6242400|   64|     2|    199756800|
    +---------+---------------------+---------+---+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
<<<<<<< HEAD
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_276_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln19_fu_324_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln20_fu_354_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln21_1_fu_338_p2   |         +|   0|  0|  29|          22|          22|
    |add_ln21_fu_291_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln30_fu_435_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln31_fu_483_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln32_fu_513_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln33_1_fu_497_p2   |         +|   0|  0|  28|          21|          21|
    |add_ln33_fu_450_p2     |         +|   0|  0|  23|          16|          16|
    |sub_ln21_1_fu_312_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln21_fu_260_p2     |         -|   0|  0|  23|          16|          16|
    |sub_ln33_1_fu_471_p2   |         -|   0|  0|  28|          21|          21|
    |sub_ln33_fu_419_p2     |         -|   0|  0|  22|          15|          15|
    |and_ln21_fu_394_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln33_fu_553_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_270_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln19_fu_318_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln20_fu_348_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln21_1_fu_384_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln21_fu_378_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln30_fu_429_p2    |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln31_fu_477_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln32_fu_507_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln33_1_fu_543_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln33_fu_537_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln21_fu_390_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_549_p2      |        or|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 480|         306|         189|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  65|         15|    1|         15|
    |c_1_fu_112      |   9|          2|    6|         12|
    |c_fu_108        |   9|          2|    7|         14|
    |feat1_address0  |  26|          5|   22|        110|
    |feat1_ce0       |  20|          4|    1|          4|
    |feat1_d0        |  14|          3|   32|         96|
    |feat1_we0       |  14|          3|    1|          3|
    |feat2_address0  |  26|          5|   21|        105|
    |feat2_ce0       |  20|          4|    1|          4|
    |feat2_d0        |  14|          3|   32|         96|
    |feat2_we0       |  14|          3|    1|          3|
    |grp_fu_229_p0   |  14|          3|   32|         96|
    |grp_fu_692_ce   |  20|          4|    1|          4|
    |grp_fu_692_p0   |  20|          4|   32|        128|
    |grp_fu_692_p1   |  20|          4|   32|        128|
    |grp_fu_696_ce   |  20|          4|    1|          4|
    |grp_fu_696_p0   |  20|          4|   32|        128|
    |grp_fu_696_p1   |  20|          4|   32|        128|
    |x_1_reg_183     |   9|          2|    8|         16|
    |x_reg_161       |   9|          2|    8|         16|
    |y_1_reg_172     |   9|          2|    8|         16|
    |y_reg_150       |   9|          2|    8|         16|
    +----------------+----+-----------+-----+-----------+
    |Total           | 401|         84|  319|       1142|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln18_reg_574               |   7|   0|    7|          0|
    |add_ln19_reg_594               |   8|   0|    8|          0|
    |add_ln20_reg_607               |   8|   0|    8|          0|
    |add_ln30_reg_638               |   6|   0|    6|          0|
    |add_ln31_reg_656               |   8|   0|    8|          0|
    |add_ln32_reg_669               |   8|   0|    8|          0|
    |ap_CS_fsm                      |  14|   0|   14|          0|
    |c_1_fu_112                     |   6|   0|    6|          0|
    |c_fu_108                       |   7|   0|    7|          0|
    |empty_reg_643                  |  32|   0|   32|          0|
    |feat1_addr_reg_599             |  22|   0|   22|          0|
    |feat2_addr_reg_661             |  21|   0|   21|          0|
    |grp_conv1_fu_194_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv2_fu_206_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv3_fu_218_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln21_1_reg_622            |   1|   0|    1|          0|
    |icmp_ln21_reg_617              |   1|   0|    1|          0|
    |icmp_ln33_1_reg_684            |   1|   0|    1|          0|
    |icmp_ln33_reg_679              |   1|   0|    1|          0|
    |sext_ln18_reg_566              |  17|   0|   17|          0|
    |sext_ln30_reg_630              |  16|   0|   16|          0|
    |sub_ln21_1_reg_586             |  22|   0|   22|          0|
    |sub_ln33_1_reg_648             |  21|   0|   21|          0|
    |x_1_reg_183                    |   8|   0|    8|          0|
    |x_reg_161                      |   8|   0|    8|          0|
    |y_1_reg_172                    |   8|   0|    8|          0|
    |y_reg_150                      |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 262|   0|  262|          0|
    +-------------------------------+----+----+-----+-----------+
=======
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_213_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln14_1_fu_291_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln14_fu_303_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln15_fu_331_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln33_fu_371_p2       |         +|   0|  0|  16|          16|          16|
    |sub_ln21_fu_258_p2       |         -|   0|  0|  22|          15|          15|
    |sub_ln33_fu_362_p2       |         -|   0|  0|  16|          16|          16|
    |icmp_ln10_fu_207_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln14_fu_285_p2      |      icmp|   0|  0|  23|          16|          10|
    |icmp_ln15_fu_309_p2      |      icmp|   0|  0|  15|           8|           2|
    |select_ln14_1_fu_323_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln14_fu_315_p3    |    select|   0|  0|   8|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 188|         117|          79|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  65|         13|    1|         13|
    |feat1_address0            |  20|          4|   22|         88|
    |feat1_ce0                 |  20|          4|    1|          4|
    |feat1_ce1                 |   9|          2|    1|          2|
    |feat1_d0                  |  14|          3|   32|         96|
    |feat1_we0                 |  14|          3|    1|          3|
    |feat2_address0            |  20|          4|   21|         84|
    |feat2_ce0                 |  20|          4|    1|          4|
    |feat2_ce1                 |   9|          2|    1|          2|
    |feat2_d0                  |  14|          3|   32|         96|
    |feat2_we0                 |  14|          3|    1|          3|
    |grp_fu_479_ce             |  20|          4|    1|          4|
    |grp_fu_479_p0             |  20|          4|   32|        128|
    |grp_fu_479_p1             |  20|          4|   32|        128|
    |grp_fu_483_ce             |  20|          4|    1|          4|
    |grp_fu_483_p0             |  20|          4|   32|        128|
    |grp_fu_483_p1             |  20|          4|   32|        128|
    |grp_fu_487_ce             |  14|          3|    1|          3|
    |grp_fu_487_opcode         |  14|          3|    5|         15|
    |grp_fu_487_p0             |  14|          3|   32|         96|
    |grp_fu_487_p1             |  14|          3|   32|         96|
    |indvar_flatten106_fu_110  |   9|          2|   16|         32|
    |oc_fu_94                  |   9|          2|    6|         12|
    |x_fu_102                  |   9|          2|    8|         16|
    |y_fu_106                  |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 431|         89|  352|       1201|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_1_reg_458                                                                           |  32|   0|   32|          0|
    |acc_reg_453                                                                             |  32|   0|   32|          0|
    |ap_CS_fsm                                                                               |  12|   0|   12|          0|
    |grp_conv1_fu_146_ap_start_reg                                                           |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183_ap_start_reg  |   1|   0|    1|          0|
    |grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten106_fu_110                                                                |  16|   0|   16|          0|
    |oc_1_reg_403                                                                            |   6|   0|    6|          0|
    |oc_fu_94                                                                                |   6|   0|    6|          0|
    |select_ln14_1_reg_472                                                                   |   8|   0|    8|          0|
    |select_ln14_reg_466                                                                     |   8|   0|    8|          0|
    |sub_ln21_reg_443                                                                        |  15|   0|   15|          0|
    |tmp_7_reg_448                                                                           |   5|   0|   11|          6|
    |trunc_ln10_reg_409                                                                      |   5|   0|    5|          0|
    |x_fu_102                                                                                |   8|   0|    8|          0|
    |y_fu_106                                                                                |   8|   0|    8|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 166|   0|  172|          6|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
>>>>>>> b41ed44 (Initial commit)



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          srcnn|  return value|
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
<<<<<<< HEAD
=======
|conv1_biases_address1   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce1        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q1         |   in|   32|   ap_memory|   conv1_biases|         array|
>>>>>>> b41ed44 (Initial commit)
|conv2_weights_address0  |  out|   11|   ap_memory|  conv2_weights|         array|
|conv2_weights_ce0       |  out|    1|   ap_memory|  conv2_weights|         array|
|conv2_weights_q0        |   in|   32|   ap_memory|  conv2_weights|         array|
|conv2_biases_address0   |  out|    5|   ap_memory|   conv2_biases|         array|
|conv2_biases_ce0        |  out|    1|   ap_memory|   conv2_biases|         array|
|conv2_biases_q0         |   in|   32|   ap_memory|   conv2_biases|         array|
|conv3_weights_address0  |  out|   10|   ap_memory|  conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|  conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|  conv3_weights|         array|
|conv3_biases            |   in|   32|     ap_none|   conv3_biases|       pointer|
|output_ftmap_address0   |  out|   16|   ap_memory|   output_ftmap|         array|
|output_ftmap_ce0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_we0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_d0         |  out|   32|   ap_memory|   output_ftmap|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
<<<<<<< HEAD
* Number of FSM states : 14
=======
* Number of FSM states : 12
>>>>>>> b41ed44 (Initial commit)
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
<<<<<<< HEAD
3 --> 8 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 14 10 
10 --> 11 9 
11 --> 12 10 
12 --> 13 
13 --> 11 
14 --> 
=======
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 9 
>>>>>>> b41ed44 (Initial commit)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
<<<<<<< HEAD
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %feat1" [src/srcnn.cpp:17]   --->   Operation 16 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 0, i7 %c" [src/srcnn.cpp:18]   --->   Operation 17 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/srcnn.cpp:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln17 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %feat1" [src/srcnn.cpp:17]   --->   Operation 35 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/srcnn.cpp:18]   --->   Operation 36 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%c_2 = load i7 %c" [src/srcnn.cpp:18]   --->   Operation 37 'load' 'c_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %c_2" [src/srcnn.cpp:21]   --->   Operation 38 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %c_2, i8 0" [src/srcnn.cpp:21]   --->   Operation 39 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i15 %tmp_4" [src/srcnn.cpp:21]   --->   Operation 40 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.84ns)   --->   "%sub_ln21 = sub i16 %zext_ln21_1, i16 %zext_ln21" [src/srcnn.cpp:21]   --->   Operation 41 'sub' 'sub_ln21' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i16 %sub_ln21" [src/srcnn.cpp:18]   --->   Operation 42 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.77ns)   --->   "%icmp_ln18 = icmp_eq  i7 %c_2, i7 64" [src/srcnn.cpp:18]   --->   Operation 43 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.77ns)   --->   "%add_ln18 = add i7 %c_2, i7 1" [src/srcnn.cpp:18]   --->   Operation 44 'add' 'add_ln18' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_2.split, void %for.end25" [src/srcnn.cpp:18]   --->   Operation 45 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln18 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:18]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/srcnn.cpp:18]   --->   Operation 47 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.42ns)   --->   "%br_ln19 = br void %VITIS_LOOP_20_3" [src/srcnn.cpp:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1"   --->   Operation 49 'alloca' 'c_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2" [src/srcnn.cpp:29]   --->   Operation 50 'call' 'call_ln29' <Predicate = (icmp_ln18)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln30 = store i6 0, i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 51 'store' 'store_ln30' <Predicate = (icmp_ln18)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln19, void %for.inc20, i8 0, void %VITIS_LOOP_19_2.split" [src/srcnn.cpp:19]   --->   Operation 52 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i8 %y" [src/srcnn.cpp:21]   --->   Operation 53 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln21 = add i17 %sext_ln18, i17 %zext_ln21_2" [src/srcnn.cpp:21]   --->   Operation 54 'add' 'add_ln21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i17 %add_ln21" [src/srcnn.cpp:21]   --->   Operation 55 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i17 %add_ln21" [src/srcnn.cpp:21]   --->   Operation 56 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln21, i8 0" [src/srcnn.cpp:21]   --->   Operation 57 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.91ns)   --->   "%sub_ln21_1 = sub i22 %p_shl1, i22 %sext_ln21" [src/srcnn.cpp:21]   --->   Operation 58 'sub' 'sub_ln21_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.76ns)   --->   "%icmp_ln19 = icmp_eq  i8 %y, i8 255" [src/srcnn.cpp:19]   --->   Operation 59 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln19 = add i8 %y, i8 1" [src/srcnn.cpp:19]   --->   Operation 60 'add' 'add_ln19' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %VITIS_LOOP_20_3.split, void %for.inc23" [src/srcnn.cpp:19]   --->   Operation 61 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:19]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/srcnn.cpp:19]   --->   Operation 63 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln20 = br void %for.body8" [src/srcnn.cpp:20]   --->   Operation 64 'br' 'br_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln18 = store i7 %add_ln18, i7 %c" [src/srcnn.cpp:18]   --->   Operation 65 'store' 'store_ln18' <Predicate = (icmp_ln19)> <Delay = 0.42>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_2" [src/srcnn.cpp:18]   --->   Operation 66 'br' 'br_ln18' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%x = phi i8 0, void %VITIS_LOOP_20_3.split, i8 %add_ln20, void %for.inc" [src/srcnn.cpp:20]   --->   Operation 67 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i8 %x" [src/srcnn.cpp:21]   --->   Operation 68 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.91ns)   --->   "%add_ln21_1 = add i22 %sub_ln21_1, i22 %zext_ln21_3" [src/srcnn.cpp:21]   --->   Operation 69 'add' 'add_ln21_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i22 %add_ln21_1" [src/srcnn.cpp:21]   --->   Operation 70 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln21_4" [src/srcnn.cpp:21]   --->   Operation 71 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.76ns)   --->   "%icmp_ln20 = icmp_eq  i8 %x, i8 255" [src/srcnn.cpp:20]   --->   Operation 72 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.76ns)   --->   "%add_ln20 = add i8 %x, i8 1" [src/srcnn.cpp:20]   --->   Operation 73 'add' 'add_ln20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.body8.split, void %for.inc20" [src/srcnn.cpp:20]   --->   Operation 74 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/srcnn.cpp:21]   --->   Operation 75 'load' 'feat1_load' <Predicate = (!icmp_ln20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br void %VITIS_LOOP_20_3" [src/srcnn.cpp:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 77 [1/2] (1.23ns)   --->   "%feat1_load = load i22 %feat1_addr" [src/srcnn.cpp:21]   --->   Operation 77 'load' 'feat1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %feat1_load" [src/srcnn.cpp:21]   --->   Operation 78 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln21, i32 23, i32 30" [src/srcnn.cpp:21]   --->   Operation 79 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln21_1 = trunc i32 %bitcast_ln21" [src/srcnn.cpp:21]   --->   Operation 80 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.76ns)   --->   "%icmp_ln21 = icmp_ne  i8 %tmp, i8 255" [src/srcnn.cpp:21]   --->   Operation 81 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.92ns)   --->   "%icmp_ln21_1 = icmp_eq  i23 %trunc_ln21_1, i23 0" [src/srcnn.cpp:21]   --->   Operation 82 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.42ns)   --->   Input mux for Operation 83 '%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0'
ST_6 : Operation 83 [2/2] (2.35ns)   --->   "%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0" [src/srcnn.cpp:21]   --->   Operation 83 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.30>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:20]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/srcnn.cpp:20]   --->   Operation 85 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln21)   --->   "%or_ln21 = or i1 %icmp_ln21_1, i1 %icmp_ln21" [src/srcnn.cpp:21]   --->   Operation 86 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/2] (2.78ns)   --->   "%tmp_1 = fcmp_olt  i32 %feat1_load, i32 0" [src/srcnn.cpp:21]   --->   Operation 87 'fcmp' 'tmp_1' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln21 = and i1 %or_ln21, i1 %tmp_1" [src/srcnn.cpp:21]   --->   Operation 88 'and' 'and_ln21' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %and_ln21, void %for.inc, void %if.then" [src/srcnn.cpp:21]   --->   Operation 89 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.23ns)   --->   "%store_ln22 = store i32 0, i22 %feat1_addr" [src/srcnn.cpp:22]   --->   Operation 90 'store' 'store_ln22' <Predicate = (and_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [src/srcnn.cpp:23]   --->   Operation 91 'br' 'br_ln23' <Predicate = (and_ln21)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body8" [src/srcnn.cpp:20]   --->   Operation 92 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln29 = call void @conv2, i32 %conv2_weights, i32 %conv2_biases, i32 %feat1, i32 %feat2" [src/srcnn.cpp:29]   --->   Operation 93 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_5" [src/srcnn.cpp:30]   --->   Operation 94 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.83>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%c_3 = load i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 95 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %c_3" [src/srcnn.cpp:33]   --->   Operation 96 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %c_3, i8 0" [src/srcnn.cpp:33]   --->   Operation 97 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i14 %tmp_5" [src/srcnn.cpp:33]   --->   Operation 98 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.83ns)   --->   "%sub_ln33 = sub i15 %zext_ln33_1, i15 %zext_ln33" [src/srcnn.cpp:33]   --->   Operation 99 'sub' 'sub_ln33' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i15 %sub_ln33" [src/srcnn.cpp:30]   --->   Operation 100 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.78ns)   --->   "%icmp_ln30 = icmp_eq  i6 %c_3, i6 32" [src/srcnn.cpp:30]   --->   Operation 101 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln30 = add i6 %c_3, i6 1" [src/srcnn.cpp:30]   --->   Operation 102 'add' 'add_ln30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_31_5.split, void %for.end64" [src/srcnn.cpp:30]   --->   Operation 103 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:30]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/srcnn.cpp:30]   --->   Operation 105 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.42ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6" [src/srcnn.cpp:31]   --->   Operation 106 'br' 'br_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.42>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 107 'read' 'conv3_biases_read' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %conv3_biases_read"   --->   Operation 108 'bitcast' 'empty' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (0.00ns)   --->   "%call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2" [src/srcnn.cpp:41]   --->   Operation 109 'call' 'call_ln41' <Predicate = (icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.74>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%y_1 = phi i8 %add_ln31, void %for.inc59, i8 0, void %VITIS_LOOP_31_5.split" [src/srcnn.cpp:31]   --->   Operation 110 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i8 %y_1" [src/srcnn.cpp:33]   --->   Operation 111 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.84ns)   --->   "%add_ln33 = add i16 %sext_ln30, i16 %zext_ln33_2" [src/srcnn.cpp:33]   --->   Operation 112 'add' 'add_ln33' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %add_ln33" [src/srcnn.cpp:33]   --->   Operation 113 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i16 %add_ln33" [src/srcnn.cpp:33]   --->   Operation 114 'trunc' 'trunc_ln33' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln33, i8 0" [src/srcnn.cpp:33]   --->   Operation 115 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.90ns)   --->   "%sub_ln33_1 = sub i21 %p_shl3, i21 %sext_ln33" [src/srcnn.cpp:33]   --->   Operation 116 'sub' 'sub_ln33_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %y_1, i8 255" [src/srcnn.cpp:31]   --->   Operation 117 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.76ns)   --->   "%add_ln31 = add i8 %y_1, i8 1" [src/srcnn.cpp:31]   --->   Operation 118 'add' 'add_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %VITIS_LOOP_32_6.split, void %for.inc62" [src/srcnn.cpp:31]   --->   Operation 119 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:31]   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/srcnn.cpp:31]   --->   Operation 121 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body40" [src/srcnn.cpp:32]   --->   Operation 122 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_10 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln30 = store i6 %add_ln30, i6 %c_1" [src/srcnn.cpp:30]   --->   Operation 123 'store' 'store_ln30' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln30 = br void %VITIS_LOOP_31_5" [src/srcnn.cpp:30]   --->   Operation 124 'br' 'br_ln30' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.14>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%x_1 = phi i8 0, void %VITIS_LOOP_32_6.split, i8 %add_ln32, void %for.inc56" [src/srcnn.cpp:32]   --->   Operation 125 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i8 %x_1" [src/srcnn.cpp:33]   --->   Operation 126 'zext' 'zext_ln33_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.90ns)   --->   "%add_ln33_1 = add i21 %sub_ln33_1, i21 %zext_ln33_3" [src/srcnn.cpp:33]   --->   Operation 127 'add' 'add_ln33_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i21 %add_ln33_1" [src/srcnn.cpp:33]   --->   Operation 128 'zext' 'zext_ln33_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln33_4" [src/srcnn.cpp:33]   --->   Operation 129 'getelementptr' 'feat2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %x_1, i8 255" [src/srcnn.cpp:32]   --->   Operation 130 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %x_1, i8 1" [src/srcnn.cpp:32]   --->   Operation 131 'add' 'add_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body40.split, void %for.inc59" [src/srcnn.cpp:32]   --->   Operation 132 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [2/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/srcnn.cpp:33]   --->   Operation 133 'load' 'feat2_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln31 = br void %VITIS_LOOP_32_6" [src/srcnn.cpp:31]   --->   Operation 134 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 4.01>
ST_12 : Operation 135 [1/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/srcnn.cpp:33]   --->   Operation 135 'load' 'feat2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %feat2_load" [src/srcnn.cpp:33]   --->   Operation 136 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln33, i32 23, i32 30" [src/srcnn.cpp:33]   --->   Operation 137 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %bitcast_ln33" [src/srcnn.cpp:33]   --->   Operation 138 'trunc' 'trunc_ln33_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.76ns)   --->   "%icmp_ln33 = icmp_ne  i8 %tmp_2, i8 255" [src/srcnn.cpp:33]   --->   Operation 139 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.92ns)   --->   "%icmp_ln33_1 = icmp_eq  i23 %trunc_ln33_1, i23 0" [src/srcnn.cpp:33]   --->   Operation 140 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.42ns)   --->   Input mux for Operation 141 '%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0'
ST_12 : Operation 141 [2/2] (2.35ns)   --->   "%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0" [src/srcnn.cpp:33]   --->   Operation 141 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.35> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 4.30>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/srcnn.cpp:32]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:32]   --->   Operation 143 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%or_ln33 = or i1 %icmp_ln33_1, i1 %icmp_ln33" [src/srcnn.cpp:33]   --->   Operation 144 'or' 'or_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %feat2_load, i32 0" [src/srcnn.cpp:33]   --->   Operation 145 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %or_ln33, i1 %tmp_3" [src/srcnn.cpp:33]   --->   Operation 146 'and' 'and_ln33' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %and_ln33, void %for.inc56, void %if.then48" [src/srcnn.cpp:33]   --->   Operation 147 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln34 = store i32 0, i21 %feat2_addr" [src/srcnn.cpp:34]   --->   Operation 148 'store' 'store_ln34' <Predicate = (and_ln33)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc56" [src/srcnn.cpp:35]   --->   Operation 149 'br' 'br_ln35' <Predicate = (and_ln33)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body40" [src/srcnn.cpp:32]   --->   Operation 150 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln41 = call void @conv3, i32 %conv3_weights, i32 %empty, i32 %output_ftmap, i32 %feat2" [src/srcnn.cpp:41]   --->   Operation 151 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [src/srcnn.cpp:42]   --->   Operation 152 'ret' 'ret_ln42' <Predicate = true> <Delay = 0.00>
=======
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%oc = alloca i32 1"   --->   Operation 13 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%acc_5_loc = alloca i64 1"   --->   Operation 14 'alloca' 'acc_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln18 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %feat1" [src/srcnn.cpp:18]   --->   Operation 15 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln10 = store i6 0, i6 %oc" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 16 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln18 = call void @conv1, i32 %input_ftmap, i32 %conv1_weights, i32 %conv1_biases, i32 %feat1" [src/srcnn.cpp:18]   --->   Operation 17 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3, i32 %feat1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/srcnn.cpp:5]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_ftmap"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_weights"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv1_biases"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_weights"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv2_biases"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_weights"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %conv3_biases"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_biases, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_ftmap"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3, i32 %feat1"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_11_2.i" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 37 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%oc_1 = load i6 %oc" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 38 'load' 'oc_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i6 %oc_1" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 39 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln10 = icmp_eq  i6 %oc_1, i6 32" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 40 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln10 = add i6 %oc_1, i6 1" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 41 'add' 'add_ln10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %VITIS_LOOP_11_2.i.split, void %for.inc54.preheader" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 42 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i6 %oc_1" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 43 'zext' 'zext_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%conv2_biases_addr = getelementptr i32 %conv2_biases, i64 0, i64 %zext_ln10" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 44 'getelementptr' 'conv2_biases_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 45 'load' 'conv2_biases_load' <Predicate = (!icmp_ln10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln10 = store i6 %add_ln10, i6 %oc" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 46 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.42>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 47 'alloca' 'x' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 48 'alloca' 'y' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten106 = alloca i32 1"   --->   Operation 49 'alloca' 'indvar_flatten106' <Predicate = (icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6, i32 %feat2"   --->   Operation 50 'call' 'call_ln0' <Predicate = (icmp_ln10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln14 = store i16 0, i16 %indvar_flatten106" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 51 'store' 'store_ln14' <Predicate = (icmp_ln10)> <Delay = 0.42>
ST_5 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln14 = store i8 0, i8 %y" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 52 'store' 'store_ln14' <Predicate = (icmp_ln10)> <Delay = 0.42>
ST_5 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln14 = store i8 0, i8 %x" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 53 'store' 'store_ln14' <Predicate = (icmp_ln10)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.66>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i6 %oc_1" [src/conv2.cpp:21->src/srcnn.cpp:29]   --->   Operation 54 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %oc_1, i8 0" [src/conv2.cpp:21->src/srcnn.cpp:29]   --->   Operation 55 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i14 %tmp_6" [src/conv2.cpp:21->src/srcnn.cpp:29]   --->   Operation 56 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.83ns)   --->   "%sub_ln21 = sub i15 %zext_ln21_5, i15 %zext_ln21" [src/conv2.cpp:21->src/srcnn.cpp:29]   --->   Operation 57 'sub' 'sub_ln21' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln10, i6 0" [src/conv2.cpp:18->src/srcnn.cpp:29]   --->   Operation 58 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/2] (1.23ns)   --->   "%conv2_biases_load = load i5 %conv2_biases_addr" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 59 'load' 'conv2_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%acc = bitcast i32 %conv2_biases_load" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 60 'bitcast' 'acc' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [2/2] (0.42ns)   --->   "%call_ln10 = call void @srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4, i32 %acc, i15 %sub_ln21, i11 %tmp_7, i32 %conv2_weights, i32 %feat1, i32 %feat2" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 61 'call' 'call_ln10' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 62 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 63 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln10 = call void @srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4, i32 %acc, i15 %sub_ln21, i11 %tmp_7, i32 %conv2_weights, i32 %feat1, i32 %feat2" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 64 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_11_2.i" [src/conv2.cpp:10->src/srcnn.cpp:29]   --->   Operation 65 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln0 = call void @srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6, i32 %feat2"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%conv3_biases_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %conv3_biases"   --->   Operation 67 'read' 'conv3_biases_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%acc_1 = bitcast i32 %conv3_biases_read"   --->   Operation 68 'bitcast' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_19_4.i" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 69 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.35>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten106_load = load i16 %indvar_flatten106" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 70 'load' 'indvar_flatten106_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.85ns)   --->   "%icmp_ln14 = icmp_eq  i16 %indvar_flatten106_load, i16 65025" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 71 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.85ns)   --->   "%add_ln14_1 = add i16 %indvar_flatten106_load, i16 1" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 72 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc59.i, void %_Z5conv3PA255_A255_fPA32_A5_A5_fPfS1_.exit" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 73 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/conv3.cpp:15->src/srcnn.cpp:40]   --->   Operation 74 'load' 'x_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 75 'load' 'y_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.76ns)   --->   "%add_ln14 = add i8 %y_load, i8 1" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 76 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.76ns)   --->   "%icmp_ln15 = icmp_eq  i8 %x_load, i8 255" [src/conv3.cpp:15->src/srcnn.cpp:40]   --->   Operation 77 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.39ns)   --->   "%select_ln14 = select i1 %icmp_ln15, i8 0, i8 %x_load" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 78 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.39ns)   --->   "%select_ln14_1 = select i1 %icmp_ln15, i8 %add_ln14, i8 %y_load" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 79 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.76ns)   --->   "%add_ln15 = add i8 %select_ln14, i8 1" [src/conv3.cpp:15->src/srcnn.cpp:40]   --->   Operation 80 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln15 = store i16 %add_ln14_1, i16 %indvar_flatten106" [src/conv3.cpp:15->src/srcnn.cpp:40]   --->   Operation 81 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_9 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %select_ln14_1, i8 %y" [src/conv3.cpp:15->src/srcnn.cpp:40]   --->   Operation 82 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_9 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln15 = store i8 %add_ln15, i8 %x" [src/conv3.cpp:15->src/srcnn.cpp:40]   --->   Operation 83 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [src/srcnn.cpp:41]   --->   Operation 84 'ret' 'ret_ln41' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 6.31>
ST_10 : Operation 85 [2/2] (6.31ns)   --->   "%call_ln14 = call void @srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6, i32 %acc_1, i8 %select_ln14_1, i32 %conv3_weights, i8 %select_ln14, i32 %acc_5_loc, i32 %feat2" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 85 'call' 'call_ln14' <Predicate = true> <Delay = 6.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln14 = call void @srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6, i32 %acc_1, i8 %select_ln14_1, i32 %conv3_weights, i8 %select_ln14, i32 %acc_5_loc, i32 %feat2" [src/conv3.cpp:14->src/srcnn.cpp:40]   --->   Operation 86 'call' 'call_ln14' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 1.92>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_2_VITIS_LOOP_15_3_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65025, i64 65025, i64 65025"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i8 %select_ln14_1" [src/conv3.cpp:33->src/srcnn.cpp:40]   --->   Operation 89 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln14_1, i8 0" [src/conv3.cpp:33->src/srcnn.cpp:40]   --->   Operation 90 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln33 = sub i16 %tmp_s, i16 %zext_ln33" [src/conv3.cpp:33->src/srcnn.cpp:40]   --->   Operation 91 'sub' 'sub_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i8 %select_ln14" [src/conv3.cpp:33->src/srcnn.cpp:40]   --->   Operation 92 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln33 = add i16 %sub_ln33, i16 %zext_ln33_1" [src/conv3.cpp:33->src/srcnn.cpp:40]   --->   Operation 93 'add' 'add_ln33' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i16 %add_ln33" [src/conv3.cpp:33->src/srcnn.cpp:40]   --->   Operation 94 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln33_2" [src/conv3.cpp:33->src/srcnn.cpp:40]   --->   Operation 95 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:15->src/srcnn.cpp:40]   --->   Operation 96 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%acc_5_loc_load = load i32 %acc_5_loc"   --->   Operation 97 'load' 'acc_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %acc_5_loc_load" [src/conv3.cpp:33->src/srcnn.cpp:40]   --->   Operation 98 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (1.23ns)   --->   "%store_ln33 = store i32 %bitcast_ln33, i16 %output_ftmap_addr" [src/conv3.cpp:33->src/srcnn.cpp:40]   --->   Operation 99 'store' 'store_ln33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln15 = br void %VITIS_LOOP_19_4.i" [src/conv3.cpp:15->src/srcnn.cpp:40]   --->   Operation 100 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
>>>>>>> b41ed44 (Initial commit)


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
<<<<<<< HEAD
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
=======
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
>>>>>>> b41ed44 (Initial commit)
Port [ conv2_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv3_biases]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
<<<<<<< HEAD
Port [ feat1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ feat2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
=======
Port [ feat1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ feat2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
>>>>>>> b41ed44 (Initial commit)
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
<<<<<<< HEAD
c                      (alloca           ) [ 011111110000000]
store_ln18             (store            ) [ 000000000000000]
spectopmodule_ln3      (spectopmodule    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000]
call_ln17              (call             ) [ 000000000000000]
br_ln18                (br               ) [ 000000000000000]
c_2                    (load             ) [ 000000000000000]
zext_ln21              (zext             ) [ 000000000000000]
tmp_4                  (bitconcatenate   ) [ 000000000000000]
zext_ln21_1            (zext             ) [ 000000000000000]
sub_ln21               (sub              ) [ 000000000000000]
sext_ln18              (sext             ) [ 000011110000000]
icmp_ln18              (icmp             ) [ 000111110000000]
add_ln18               (add              ) [ 000011110000000]
br_ln18                (br               ) [ 000000000000000]
speclooptripcount_ln18 (speclooptripcount) [ 000000000000000]
specloopname_ln18      (specloopname     ) [ 000000000000000]
br_ln19                (br               ) [ 000111110000000]
c_1                    (alloca           ) [ 000111111111110]
store_ln30             (store            ) [ 000000000000000]
y                      (phi              ) [ 000010000000000]
zext_ln21_2            (zext             ) [ 000000000000000]
add_ln21               (add              ) [ 000000000000000]
sext_ln21              (sext             ) [ 000000000000000]
trunc_ln21             (trunc            ) [ 000000000000000]
p_shl1                 (bitconcatenate   ) [ 000000000000000]
sub_ln21_1             (sub              ) [ 000001110000000]
icmp_ln19              (icmp             ) [ 000111110000000]
add_ln19               (add              ) [ 000111110000000]
br_ln19                (br               ) [ 000000000000000]
speclooptripcount_ln19 (speclooptripcount) [ 000000000000000]
specloopname_ln19      (specloopname     ) [ 000000000000000]
br_ln20                (br               ) [ 000111110000000]
store_ln18             (store            ) [ 000000000000000]
br_ln18                (br               ) [ 000000000000000]
x                      (phi              ) [ 000001000000000]
zext_ln21_3            (zext             ) [ 000000000000000]
add_ln21_1             (add              ) [ 000000000000000]
zext_ln21_4            (zext             ) [ 000000000000000]
feat1_addr             (getelementptr    ) [ 000000110000000]
icmp_ln20              (icmp             ) [ 000111110000000]
add_ln20               (add              ) [ 000111110000000]
br_ln20                (br               ) [ 000000000000000]
br_ln19                (br               ) [ 000111110000000]
feat1_load             (load             ) [ 000000010000000]
bitcast_ln21           (bitcast          ) [ 000000000000000]
tmp                    (partselect       ) [ 000000000000000]
trunc_ln21_1           (trunc            ) [ 000000000000000]
icmp_ln21              (icmp             ) [ 000000010000000]
icmp_ln21_1            (icmp             ) [ 000000010000000]
speclooptripcount_ln20 (speclooptripcount) [ 000000000000000]
specloopname_ln20      (specloopname     ) [ 000000000000000]
or_ln21                (or               ) [ 000000000000000]
tmp_1                  (fcmp             ) [ 000000000000000]
and_ln21               (and              ) [ 000111110000000]
br_ln21                (br               ) [ 000000000000000]
store_ln22             (store            ) [ 000000000000000]
br_ln23                (br               ) [ 000000000000000]
br_ln20                (br               ) [ 000111110000000]
call_ln29              (call             ) [ 000000000000000]
br_ln30                (br               ) [ 000000000000000]
c_3                    (load             ) [ 000000000000000]
zext_ln33              (zext             ) [ 000000000000000]
tmp_5                  (bitconcatenate   ) [ 000000000000000]
zext_ln33_1            (zext             ) [ 000000000000000]
sub_ln33               (sub              ) [ 000000000000000]
sext_ln30              (sext             ) [ 000000000011110]
icmp_ln30              (icmp             ) [ 000000000111110]
add_ln30               (add              ) [ 000000000011110]
br_ln30                (br               ) [ 000000000000000]
speclooptripcount_ln30 (speclooptripcount) [ 000000000000000]
specloopname_ln30      (specloopname     ) [ 000000000000000]
br_ln31                (br               ) [ 000000000111110]
conv3_biases_read      (read             ) [ 000000000000000]
empty                  (bitcast          ) [ 000000000000001]
y_1                    (phi              ) [ 000000000010000]
zext_ln33_2            (zext             ) [ 000000000000000]
add_ln33               (add              ) [ 000000000000000]
sext_ln33              (sext             ) [ 000000000000000]
trunc_ln33             (trunc            ) [ 000000000000000]
p_shl3                 (bitconcatenate   ) [ 000000000000000]
sub_ln33_1             (sub              ) [ 000000000001110]
icmp_ln31              (icmp             ) [ 000000000111110]
add_ln31               (add              ) [ 000000000111110]
br_ln31                (br               ) [ 000000000000000]
speclooptripcount_ln31 (speclooptripcount) [ 000000000000000]
specloopname_ln31      (specloopname     ) [ 000000000000000]
br_ln32                (br               ) [ 000000000111110]
store_ln30             (store            ) [ 000000000000000]
br_ln30                (br               ) [ 000000000000000]
x_1                    (phi              ) [ 000000000001000]
zext_ln33_3            (zext             ) [ 000000000000000]
add_ln33_1             (add              ) [ 000000000000000]
zext_ln33_4            (zext             ) [ 000000000000000]
feat2_addr             (getelementptr    ) [ 000000000000110]
icmp_ln32              (icmp             ) [ 000000000111110]
add_ln32               (add              ) [ 000000000111110]
br_ln32                (br               ) [ 000000000000000]
br_ln31                (br               ) [ 000000000111110]
feat2_load             (load             ) [ 000000000000010]
bitcast_ln33           (bitcast          ) [ 000000000000000]
tmp_2                  (partselect       ) [ 000000000000000]
trunc_ln33_1           (trunc            ) [ 000000000000000]
icmp_ln33              (icmp             ) [ 000000000000010]
icmp_ln33_1            (icmp             ) [ 000000000000010]
speclooptripcount_ln32 (speclooptripcount) [ 000000000000000]
specloopname_ln32      (specloopname     ) [ 000000000000000]
or_ln33                (or               ) [ 000000000000000]
tmp_3                  (fcmp             ) [ 000000000000000]
and_ln33               (and              ) [ 000000000111110]
br_ln33                (br               ) [ 000000000000000]
store_ln34             (store            ) [ 000000000000000]
br_ln35                (br               ) [ 000000000000000]
br_ln32                (br               ) [ 000000000111110]
call_ln41              (call             ) [ 000000000000000]
ret_ln42               (ret              ) [ 000000000000000]
=======
oc                     (alloca           ) [ 0111111100000]
acc_5_loc              (alloca           ) [ 0011111111111]
store_ln10             (store            ) [ 0000000000000]
call_ln18              (call             ) [ 0000000000000]
spectopmodule_ln5      (spectopmodule    ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
call_ln0               (call             ) [ 0000000000000]
br_ln10                (br               ) [ 0000000000000]
oc_1                   (load             ) [ 0000001000000]
trunc_ln10             (trunc            ) [ 0000001000000]
icmp_ln10              (icmp             ) [ 0000011100000]
add_ln10               (add              ) [ 0000000000000]
br_ln10                (br               ) [ 0000000000000]
zext_ln10              (zext             ) [ 0000000000000]
conv2_biases_addr      (getelementptr    ) [ 0000001000000]
store_ln10             (store            ) [ 0000000000000]
x                      (alloca           ) [ 0000011111111]
y                      (alloca           ) [ 0000011111111]
indvar_flatten106      (alloca           ) [ 0000011111111]
store_ln14             (store            ) [ 0000000000000]
store_ln14             (store            ) [ 0000000000000]
store_ln14             (store            ) [ 0000000000000]
zext_ln21              (zext             ) [ 0000000000000]
tmp_6                  (bitconcatenate   ) [ 0000000000000]
zext_ln21_5            (zext             ) [ 0000000000000]
sub_ln21               (sub              ) [ 0000000100000]
tmp_7                  (bitconcatenate   ) [ 0000000100000]
conv2_biases_load      (load             ) [ 0000000000000]
acc                    (bitcast          ) [ 0000000100000]
speclooptripcount_ln10 (speclooptripcount) [ 0000000000000]
specloopname_ln10      (specloopname     ) [ 0000000000000]
call_ln10              (call             ) [ 0000000000000]
br_ln10                (br               ) [ 0000000000000]
call_ln0               (call             ) [ 0000000000000]
conv3_biases_read      (read             ) [ 0000000000000]
acc_1                  (bitcast          ) [ 0000000001111]
br_ln14                (br               ) [ 0000000000000]
indvar_flatten106_load (load             ) [ 0000000000000]
icmp_ln14              (icmp             ) [ 0000000001111]
add_ln14_1             (add              ) [ 0000000000000]
br_ln14                (br               ) [ 0000000000000]
x_load                 (load             ) [ 0000000000000]
y_load                 (load             ) [ 0000000000000]
add_ln14               (add              ) [ 0000000000000]
icmp_ln15              (icmp             ) [ 0000000000000]
select_ln14            (select           ) [ 0000000000111]
select_ln14_1          (select           ) [ 0000000000111]
add_ln15               (add              ) [ 0000000000000]
store_ln15             (store            ) [ 0000000000000]
store_ln15             (store            ) [ 0000000000000]
store_ln15             (store            ) [ 0000000000000]
ret_ln41               (ret              ) [ 0000000000000]
call_ln14              (call             ) [ 0000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 0000000000000]
zext_ln33              (zext             ) [ 0000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000]
sub_ln33               (sub              ) [ 0000000000000]
zext_ln33_1            (zext             ) [ 0000000000000]
add_ln33               (add              ) [ 0000000000000]
zext_ln33_2            (zext             ) [ 0000000000000]
output_ftmap_addr      (getelementptr    ) [ 0000000000000]
specloopname_ln15      (specloopname     ) [ 0000000000000]
acc_5_loc_load         (load             ) [ 0000000000000]
bitcast_ln33           (bitcast          ) [ 0000000000000]
store_ln33             (store            ) [ 0000000000000]
br_ln15                (br               ) [ 0000000000000]
>>>>>>> b41ed44 (Initial commit)
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
=======
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 1 </MemPortTyVec>
>>>>>>> b41ed44 (Initial commit)
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv2_biases">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv3_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv3_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_ftmap">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="feat1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="feat1"/><MemPortTyVec>2 3 </MemPortTyVec>
=======
<StgValue><ssdm name="feat1"/><MemPortTyVec>2 1 </MemPortTyVec>
>>>>>>> b41ed44 (Initial commit)
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="feat2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="feat2"/><MemPortTyVec>2 3 </MemPortTyVec>
=======
<StgValue><ssdm name="feat2"/><MemPortTyVec>2 1 </MemPortTyVec>
>>>>>>> b41ed44 (Initial commit)
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="conv1"/></StgValue>
=======
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="conv1"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<<<<<<< HEAD
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
=======
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<<<<<<< HEAD
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
=======
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="empty"/></StgValue>
=======
<StgValue><ssdm name="empty_2"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="empty_0"/></StgValue>
=======
<StgValue><ssdm name="empty"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
=======
<StgValue><ssdm name="empty_0"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="empty_1"/></StgValue>
=======
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<<<<<<< HEAD
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
=======
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<<<<<<< HEAD
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
=======
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<<<<<<< HEAD
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
=======
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<<<<<<< HEAD
<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
=======
<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<<<<<<< HEAD
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
=======
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="conv2"/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
=======
<StgValue><ssdm name="srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<<<<<<< HEAD
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
=======
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<<<<<<< HEAD
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
=======
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
=======
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="empty_6"/></StgValue>
=======
<StgValue><ssdm name="VITIS_LOOP_14_2_VITIS_LOOP_15_3_str"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<<<<<<< HEAD
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
=======
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<<<<<<< HEAD
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
=======
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<<<<<<< HEAD
<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="c_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv3_biases_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/9 "/>
</bind>
</comp>

<comp id="122" class="1004" name="feat1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="22" slack="0"/>
<pin id="126" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat1_addr/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="22" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="feat1_load/5 store_ln22/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="feat2_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="21" slack="0"/>
<pin id="140" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat2_addr/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="21" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="feat2_load/11 store_ln34/13 "/>
</bind>
</comp>

<comp id="150" class="1005" name="y_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="1"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="y_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="x_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="x_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
=======
<comp id="94" class="1004" name="oc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="acc_5_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_5_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
>>>>>>> b41ed44 (Initial commit)
<opset="x/5 "/>
</bind>
</comp>

<<<<<<< HEAD
<comp id="172" class="1005" name="y_1_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="1"/>
<pin id="174" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="y_1_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/10 "/>
</bind>
</comp>

<comp id="183" class="1005" name="x_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="x_1_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="8" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/11 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_conv1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="32" slack="0"/>
<pin id="199" dir="0" index="4" bw="32" slack="0"/>
<pin id="200" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_conv2_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="32" slack="0"/>
<pin id="211" dir="0" index="4" bw="32" slack="0"/>
<pin id="212" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_conv3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="32" slack="0"/>
<pin id="223" dir="0" index="4" bw="32" slack="0"/>
<pin id="224" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/9 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_1/6 tmp_3/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln18_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="7" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="c_2_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="2"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_2/3 "/>
=======
<comp id="106" class="1004" name="y_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten106_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten106/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv3_biases_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_read/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv2_biases_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_biases_addr/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_biases_load/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="output_ftmap_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="16" slack="0"/>
<pin id="137" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_ftmap_addr/12 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln33_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/12 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_conv1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="0" index="3" bw="32" slack="0"/>
<pin id="151" dir="0" index="4" bw="32" slack="0"/>
<pin id="152" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="15" slack="0"/>
<pin id="174" dir="0" index="3" bw="11" slack="0"/>
<pin id="175" dir="0" index="4" bw="32" slack="0"/>
<pin id="176" dir="0" index="5" bw="32" slack="0"/>
<pin id="177" dir="0" index="6" bw="32" slack="0"/>
<pin id="178" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/6 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="2"/>
<pin id="186" dir="0" index="2" bw="8" slack="1"/>
<pin id="187" dir="0" index="3" bw="32" slack="0"/>
<pin id="188" dir="0" index="4" bw="8" slack="1"/>
<pin id="189" dir="0" index="5" bw="32" slack="7"/>
<pin id="190" dir="0" index="6" bw="32" slack="0"/>
<pin id="191" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln10_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="6" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="oc_1_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="4"/>
<pin id="202" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_1/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln10_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln10_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln10_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln10_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="0" index="1" bw="6" slack="4"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln14_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="16" slack="0"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln14_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln14_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln21_fu_244">
<pin_list>
<<<<<<< HEAD
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_4_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="15" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln21_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="15" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="sub_ln21_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="0"/>
<pin id="262" dir="0" index="1" bw="7" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln18_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln18_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln18_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln30_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln21_2_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln21_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="1"/>
<pin id="293" dir="0" index="1" bw="8" slack="0"/>
<pin id="294" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sext_ln21_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="0"/>
<pin id="298" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln21_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="17" slack="0"/>
<pin id="302" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_shl1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="22" slack="0"/>
<pin id="306" dir="0" index="1" bw="14" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln21_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="22" slack="0"/>
<pin id="314" dir="0" index="1" bw="17" slack="0"/>
<pin id="315" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln19_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln19_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln18_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="0" index="1" bw="7" slack="3"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln21_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_3/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln21_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="22" slack="1"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21_1/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln21_4_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="22" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_4/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln20_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln20_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="bitcast_ln21_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="0" index="2" bw="6" slack="0"/>
<pin id="368" dir="0" index="3" bw="6" slack="0"/>
<pin id="369" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="trunc_ln21_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21_1/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln21_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln21_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="23" slack="0"/>
<pin id="386" dir="0" index="1" bw="23" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21_1/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln21_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="1" slack="1"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="and_ln21_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln21/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="c_3_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="2"/>
<pin id="402" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3/9 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln33_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="0"/>
<pin id="405" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/9 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="0"/>
<pin id="409" dir="0" index="1" bw="6" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln33_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="0"/>
<pin id="417" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sub_ln33_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="14" slack="0"/>
<pin id="421" dir="0" index="1" bw="6" slack="0"/>
<pin id="422" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sext_ln30_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="15" slack="0"/>
<pin id="427" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln30_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="0" index="1" bw="6" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln30_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/9 "/>
</bind>
</comp>

<comp id="441" class="1004" name="empty_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln33_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln33_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="15" slack="1"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/10 "/>
</bind>
</comp>

<comp id="455" class="1004" name="sext_ln33_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln33_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/10 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_shl3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="21" slack="0"/>
<pin id="465" dir="0" index="1" bw="13" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln33_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="21" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33_1/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln31_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="add_ln31_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/10 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln30_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="1"/>
<pin id="491" dir="0" index="1" bw="6" slack="3"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln33_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln33_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="21" slack="1"/>
<pin id="499" dir="0" index="1" bw="8" slack="0"/>
<pin id="500" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/11 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln33_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="21" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/11 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln32_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/11 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln32_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/11 "/>
</bind>
</comp>

<comp id="519" class="1004" name="bitcast_ln33_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
=======
<pin id="245" dir="0" index="0" bw="6" slack="1"/>
<pin id="246" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="6" slack="1"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln21_5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="14" slack="0"/>
<pin id="256" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_5/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="sub_ln21_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="5" slack="1"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="acc_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="acc/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="acc_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="acc_1/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="indvar_flatten106_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="2"/>
<pin id="284" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten106_load/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln14_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/9 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln14_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/9 "/>
</bind>
</comp>

<comp id="297" class="1004" name="x_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="2"/>
<pin id="299" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/9 "/>
</bind>
</comp>

<comp id="300" class="1004" name="y_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="2"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/9 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln14_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln15_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln14_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/9 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln14_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln15_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln15_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="16" slack="2"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln15_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="2"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln15_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="8" slack="2"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/9 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln33_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="3"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/12 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="3"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln33_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln33/12 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln33_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="3"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/12 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln33_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln33_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/12 "/>
</bind>
</comp>

<comp id="382" class="1004" name="acc_5_loc_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="9"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_5_loc_load/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="bitcast_ln33_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln33/12 "/>
</bind>
</comp>

<<<<<<< HEAD
<comp id="523" class="1004" name="tmp_2_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="6" slack="0"/>
<pin id="527" dir="0" index="3" bw="6" slack="0"/>
<pin id="528" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln33_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/12 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln33_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/12 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln33_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="23" slack="0"/>
<pin id="545" dir="0" index="1" bw="23" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/12 "/>
</bind>
</comp>

<comp id="549" class="1004" name="or_ln33_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="1" slack="1"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/13 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln33_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/13 "/>
</bind>
</comp>

<comp id="559" class="1005" name="c_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="566" class="1005" name="sext_ln18_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="17" slack="1"/>
<pin id="568" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln18 "/>
</bind>
</comp>

<comp id="574" class="1005" name="add_ln18_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="1"/>
<pin id="576" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="579" class="1005" name="c_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="0"/>
<pin id="581" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="sub_ln21_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="22" slack="1"/>
<pin id="588" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln21_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="add_ln19_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="599" class="1005" name="feat1_addr_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="22" slack="1"/>
<pin id="601" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="feat1_addr "/>
</bind>
</comp>

<comp id="607" class="1005" name="add_ln20_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="0"/>
<pin id="609" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="612" class="1005" name="feat1_load_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feat1_load "/>
</bind>
</comp>

<comp id="617" class="1005" name="icmp_ln21_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="622" class="1005" name="icmp_ln21_1_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="sext_ln30_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="1"/>
<pin id="632" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="638" class="1005" name="add_ln30_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="1"/>
<pin id="640" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="643" class="1005" name="empty_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="648" class="1005" name="sub_ln33_1_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="21" slack="1"/>
<pin id="650" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln33_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="add_ln31_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="661" class="1005" name="feat2_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="21" slack="1"/>
<pin id="663" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="feat2_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln32_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="674" class="1005" name="feat2_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feat2_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="icmp_ln33_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="684" class="1005" name="icmp_ln33_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="1"/>
<pin id="686" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln33_1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="grp_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="694" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="695" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_6/12 acc_5/11 acc_1/11 "/>
</bind>
</comp>

<comp id="696" class="1004" name="grp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="698" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="699" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/9 mul/8 mul/8 "/>
=======
<comp id="390" class="1005" name="oc_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="6" slack="0"/>
<pin id="392" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="397" class="1005" name="acc_5_loc_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="7"/>
<pin id="399" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="acc_5_loc "/>
</bind>
</comp>

<comp id="403" class="1005" name="oc_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="1"/>
<pin id="405" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="oc_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="trunc_ln10_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="5" slack="1"/>
<pin id="411" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="417" class="1005" name="conv2_biases_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="1"/>
<pin id="419" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv2_biases_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="x_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="429" class="1005" name="y_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="0"/>
<pin id="431" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="436" class="1005" name="indvar_flatten106_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten106 "/>
</bind>
</comp>

<comp id="443" class="1005" name="sub_ln21_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="1"/>
<pin id="445" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln21 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_7_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="1"/>
<pin id="450" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="453" class="1005" name="acc_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="458" class="1005" name="acc_1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="select_ln14_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="472" class="1005" name="select_ln14_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="1"/>
<pin id="474" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="482" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc/6 acc_3/7 acc_2/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="486" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_i/4 mul_i1/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="grp_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="489" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/3 tmp_4/3 "/>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

</comp_list>

<net_list>
<<<<<<< HEAD
<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="98" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="74" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="84" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="84" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="46" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="213"><net_src comp="60" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="225"><net_src comp="100" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="228"><net_src comp="18" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="233"><net_src comp="129" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="84" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="143" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="44" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="241" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="244" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="241" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="241" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="154" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="291" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="46" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="296" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="154" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="66" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="154" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="68" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="337"><net_src comp="165" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="352"><net_src comp="165" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="66" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="165" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="129" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="76" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="80" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="377"><net_src comp="360" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="364" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="66" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="374" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="82" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="398"><net_src comp="390" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="229" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="400" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="46" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="403" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="400" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="90" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="400" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="92" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="116" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="449"><net_src comp="176" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="450" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="102" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="46" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="455" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="176" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="66" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="176" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="496"><net_src comp="187" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="511"><net_src comp="187" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="187" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="68" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="143" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="78" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="536"><net_src comp="519" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="523" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="66" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="533" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="82" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="557"><net_src comp="549" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="229" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="108" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="569"><net_src comp="266" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="577"><net_src comp="276" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="582"><net_src comp="112" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="585"><net_src comp="579" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="589"><net_src comp="312" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="597"><net_src comp="324" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="602"><net_src comp="122" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="610"><net_src comp="354" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="615"><net_src comp="129" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="620"><net_src comp="378" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="625"><net_src comp="384" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="633"><net_src comp="425" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="641"><net_src comp="435" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="646"><net_src comp="441" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="651"><net_src comp="471" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="659"><net_src comp="483" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="664"><net_src comp="136" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="672"><net_src comp="513" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="677"><net_src comp="143" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="682"><net_src comp="537" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="687"><net_src comp="543" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="549" pin=0"/></net>
=======
<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="74" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="170" pin=4"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="170" pin=5"/></net>

<net id="182"><net_src comp="18" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="192"><net_src comp="84" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="183" pin=6"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="200" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="200" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="200" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="228"><net_src comp="213" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="58" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="58" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="58" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="257"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="244" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="264"><net_src comp="258" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="272"><net_src comp="265" pin="3"/><net_sink comp="170" pin=3"/></net>

<net id="276"><net_src comp="127" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="281"><net_src comp="114" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="282" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="78" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="80" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="297" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="82" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="58" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="297" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="309" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="303" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="300" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="315" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="80" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="291" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="323" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="331" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="360"><net_src comp="90" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="352" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="393"><net_src comp="94" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="400"><net_src comp="98" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="183" pin=5"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="406"><net_src comp="200" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="412"><net_src comp="203" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="420"><net_src comp="120" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="425"><net_src comp="102" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="432"><net_src comp="106" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="435"><net_src comp="429" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="439"><net_src comp="110" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="442"><net_src comp="436" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="446"><net_src comp="258" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="451"><net_src comp="265" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="456"><net_src comp="273" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="461"><net_src comp="278" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="469"><net_src comp="315" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="475"><net_src comp="323" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="355" pin=1"/></net>
>>>>>>> b41ed44 (Initial commit)

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
<<<<<<< HEAD
	Port: output_ftmap | {9 14 }
	Port: feat1 | {1 2 7 }
	Port: feat2 | {3 8 13 }
=======
	Port: output_ftmap | {12 }
	Port: feat1 | {1 2 3 4 }
	Port: feat2 | {5 6 7 8 }
>>>>>>> b41ed44 (Initial commit)
 - Input state : 
	Port: srcnn : input_ftmap | {1 2 }
	Port: srcnn : conv1_weights | {1 2 }
	Port: srcnn : conv1_biases | {1 2 }
<<<<<<< HEAD
	Port: srcnn : conv2_weights | {3 8 }
	Port: srcnn : conv2_biases | {3 8 }
	Port: srcnn : conv3_weights | {9 14 }
	Port: srcnn : conv3_biases | {9 }
	Port: srcnn : feat1 | {3 5 6 8 }
	Port: srcnn : feat2 | {9 11 12 14 }
  - Chain level:
	State 1
		store_ln18 : 1
	State 2
	State 3
		zext_ln21 : 1
		tmp_4 : 1
		zext_ln21_1 : 2
		sub_ln21 : 3
		sext_ln18 : 4
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		store_ln30 : 1
	State 4
		zext_ln21_2 : 1
		add_ln21 : 2
		sext_ln21 : 3
		trunc_ln21 : 3
		p_shl1 : 4
		sub_ln21_1 : 5
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
	State 5
		zext_ln21_3 : 1
		add_ln21_1 : 2
		zext_ln21_4 : 3
		feat1_addr : 4
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
		feat1_load : 5
	State 6
		bitcast_ln21 : 1
		tmp : 2
		trunc_ln21_1 : 2
		icmp_ln21 : 3
		icmp_ln21_1 : 3
		tmp_1 : 1
	State 7
		and_ln21 : 1
		br_ln21 : 1
	State 8
	State 9
		zext_ln33 : 1
		tmp_5 : 1
		zext_ln33_1 : 2
		sub_ln33 : 3
		sext_ln30 : 4
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		call_ln41 : 1
	State 10
		zext_ln33_2 : 1
		add_ln33 : 2
		sext_ln33 : 3
		trunc_ln33 : 3
		p_shl3 : 4
		sub_ln33_1 : 5
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
	State 11
		zext_ln33_3 : 1
		add_ln33_1 : 2
		zext_ln33_4 : 3
		feat2_addr : 4
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
		feat2_load : 5
	State 12
		bitcast_ln33 : 1
		tmp_2 : 2
		trunc_ln33_1 : 2
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		tmp_3 : 1
	State 13
		and_ln33 : 1
		br_ln33 : 1
	State 14
=======
	Port: srcnn : conv2_weights | {6 7 }
	Port: srcnn : conv2_biases | {5 6 }
	Port: srcnn : conv3_weights | {10 11 }
	Port: srcnn : conv3_biases | {8 }
	Port: srcnn : feat1 | {3 4 6 7 }
	Port: srcnn : feat2 | {5 8 10 11 }
  - Chain level:
	State 1
		store_ln10 : 1
	State 2
	State 3
	State 4
	State 5
		trunc_ln10 : 1
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		zext_ln10 : 1
		conv2_biases_addr : 2
		conv2_biases_load : 3
		store_ln10 : 2
		store_ln14 : 1
		store_ln14 : 1
		store_ln14 : 1
	State 6
		zext_ln21_5 : 1
		sub_ln21 : 2
		acc : 1
		call_ln10 : 3
	State 7
	State 8
	State 9
		icmp_ln14 : 1
		add_ln14_1 : 1
		br_ln14 : 2
		add_ln14 : 1
		icmp_ln15 : 1
		select_ln14 : 2
		select_ln14_1 : 2
		add_ln15 : 3
		store_ln15 : 2
		store_ln15 : 3
		store_ln15 : 4
	State 10
	State 11
	State 12
		sub_ln33 : 1
		add_ln33 : 2
		zext_ln33_2 : 3
		output_ftmap_addr : 4
		bitcast_ln33 : 1
		store_ln33 : 5
>>>>>>> b41ed44 (Initial commit)


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
<<<<<<< HEAD
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        grp_conv1_fu_194       |    5    |  2.562  |   861   |   906   |
|   call   |        grp_conv2_fu_206       |    5    |  1.708  |   783   |   705   |
|          |        grp_conv3_fu_218       |    5    |  1.281  |   838   |   840   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_692          |    2    |    0    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_696          |    3    |    0    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        add_ln18_fu_276        |    0    |    0    |    0    |    14   |
|          |        add_ln21_fu_291        |    0    |    0    |    0    |    23   |
|          |        add_ln19_fu_324        |    0    |    0    |    0    |    15   |
|          |       add_ln21_1_fu_338       |    0    |    0    |    0    |    29   |
|    add   |        add_ln20_fu_354        |    0    |    0    |    0    |    15   |
|          |        add_ln30_fu_435        |    0    |    0    |    0    |    13   |
|          |        add_ln33_fu_450        |    0    |    0    |    0    |    22   |
|          |        add_ln31_fu_483        |    0    |    0    |    0    |    15   |
|          |       add_ln33_1_fu_497       |    0    |    0    |    0    |    28   |
|          |        add_ln32_fu_513        |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        icmp_ln18_fu_270       |    0    |    0    |    0    |    14   |
|          |        icmp_ln19_fu_318       |    0    |    0    |    0    |    15   |
|          |        icmp_ln20_fu_348       |    0    |    0    |    0    |    15   |
|          |        icmp_ln21_fu_378       |    0    |    0    |    0    |    15   |
|   icmp   |       icmp_ln21_1_fu_384      |    0    |    0    |    0    |    30   |
|          |        icmp_ln30_fu_429       |    0    |    0    |    0    |    13   |
|          |        icmp_ln31_fu_477       |    0    |    0    |    0    |    15   |
|          |        icmp_ln32_fu_507       |    0    |    0    |    0    |    15   |
|          |        icmp_ln33_fu_537       |    0    |    0    |    0    |    15   |
|          |       icmp_ln33_1_fu_543      |    0    |    0    |    0    |    30   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sub_ln21_fu_260        |    0    |    0    |    0    |    22   |
|    sub   |       sub_ln21_1_fu_312       |    0    |    0    |    0    |    29   |
|          |        sub_ln33_fu_419        |    0    |    0    |    0    |    21   |
|          |       sub_ln33_1_fu_471       |    0    |    0    |    0    |    28   |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |         or_ln21_fu_390        |    0    |    0    |    0    |    2    |
|          |         or_ln33_fu_549        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |        and_ln21_fu_394        |    0    |    0    |    0    |    2    |
|          |        and_ln33_fu_553        |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   | conv3_biases_read_read_fu_116 |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_229          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        zext_ln21_fu_244       |    0    |    0    |    0    |    0    |
|          |       zext_ln21_1_fu_256      |    0    |    0    |    0    |    0    |
|          |       zext_ln21_2_fu_287      |    0    |    0    |    0    |    0    |
|          |       zext_ln21_3_fu_334      |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln21_4_fu_343      |    0    |    0    |    0    |    0    |
|          |        zext_ln33_fu_403       |    0    |    0    |    0    |    0    |
|          |       zext_ln33_1_fu_415      |    0    |    0    |    0    |    0    |
|          |       zext_ln33_2_fu_446      |    0    |    0    |    0    |    0    |
|          |       zext_ln33_3_fu_493      |    0    |    0    |    0    |    0    |
|          |       zext_ln33_4_fu_502      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_4_fu_248         |    0    |    0    |    0    |    0    |
|bitconcatenate|         p_shl1_fu_304         |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_407         |    0    |    0    |    0    |    0    |
|          |         p_shl3_fu_463         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sext_ln18_fu_266       |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln21_fu_296       |    0    |    0    |    0    |    0    |
|          |        sext_ln30_fu_425       |    0    |    0    |    0    |    0    |
|          |        sext_ln33_fu_455       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       trunc_ln21_fu_300       |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln21_1_fu_374      |    0    |    0    |    0    |    0    |
|          |       trunc_ln33_fu_459       |    0    |    0    |    0    |    0    |
|          |      trunc_ln33_1_fu_533      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|           tmp_fu_364          |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_523         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    20   |  5.551  |   2837  |   3274  |
|----------|-------------------------------|---------|---------|---------|---------|
=======
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              grp_conv1_fu_146                             |    10   |  3.514  |   1281  |   2036  |
|          | grp_srcnn_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_20_2_VITIS_LOOP_21_3_fu_158 |    0    |  0.854  |   116   |   404   |
|   call   | grp_srcnn_Pipeline_VITIS_LOOP_30_4_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_164 |    0    |  0.854  |   113   |   396   |
|          | grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170 |    5    |  1.708  |   751   |   846   |
|          | grp_srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_fu_183 |    5    |  1.708  |   607   |   965   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                 grp_fu_479                                |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                                 grp_fu_483                                |    3    |    0    |   128   |   135   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              add_ln10_fu_213                              |    0    |    0    |    0    |    13   |
|          |                             add_ln14_1_fu_291                             |    0    |    0    |    0    |    23   |
|    add   |                              add_ln14_fu_303                              |    0    |    0    |    0    |    15   |
|          |                              add_ln15_fu_331                              |    0    |    0    |    0    |    15   |
|          |                              add_ln33_fu_371                              |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              icmp_ln10_fu_207                             |    0    |    0    |    0    |    13   |
|   icmp   |                              icmp_ln14_fu_285                             |    0    |    0    |    0    |    23   |
|          |                              icmp_ln15_fu_309                             |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                              sub_ln21_fu_258                              |    0    |    0    |    0    |    21   |
|          |                              sub_ln33_fu_362                              |    0    |    0    |    0    |    16   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                             select_ln14_fu_315                            |    0    |    0    |    0    |    8    |
|          |                            select_ln14_1_fu_323                           |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                       conv3_biases_read_read_fu_114                       |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                             trunc_ln10_fu_203                             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              zext_ln10_fu_219                             |    0    |    0    |    0    |    0    |
|          |                              zext_ln21_fu_244                             |    0    |    0    |    0    |    0    |
|   zext   |                             zext_ln21_5_fu_254                            |    0    |    0    |    0    |    0    |
|          |                              zext_ln33_fu_352                             |    0    |    0    |    0    |    0    |
|          |                             zext_ln33_1_fu_368                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln33_2_fu_377                            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                tmp_6_fu_247                               |    0    |    0    |    0    |    0    |
|bitconcatenate|                                tmp_7_fu_265                               |    0    |    0    |    0    |    0    |
|          |                                tmp_s_fu_355                               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                                 grp_fu_487                                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    25   |  8.638  |   3223  |   5182  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
>>>>>>> b41ed44 (Initial commit)

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|feat1|  7374  |    0   |    0   |    0   |
|feat2|  3690  |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|  11064 |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
<<<<<<< HEAD
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln18_reg_574 |    7   |
|  add_ln19_reg_594 |    8   |
|  add_ln20_reg_607 |    8   |
|  add_ln30_reg_638 |    6   |
|  add_ln31_reg_656 |    8   |
|  add_ln32_reg_669 |    8   |
|    c_1_reg_579    |    6   |
|     c_reg_559     |    7   |
|   empty_reg_643   |   32   |
| feat1_addr_reg_599|   22   |
| feat1_load_reg_612|   32   |
| feat2_addr_reg_661|   21   |
| feat2_load_reg_674|   32   |
|icmp_ln21_1_reg_622|    1   |
| icmp_ln21_reg_617 |    1   |
|icmp_ln33_1_reg_684|    1   |
| icmp_ln33_reg_679 |    1   |
| sext_ln18_reg_566 |   17   |
| sext_ln30_reg_630 |   16   |
| sub_ln21_1_reg_586|   22   |
| sub_ln33_1_reg_648|   21   |
|    x_1_reg_183    |    8   |
|     x_reg_161     |    8   |
|    y_1_reg_172    |    8   |
|     y_reg_150     |    8   |
+-------------------+--------+
|       Total       |   309  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_129 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_143 |  p0  |   2  |  21  |   42   ||    9    |
|  grp_conv3_fu_218 |  p2  |   2  |  32  |   64   ||    9    |
|     grp_fu_229    |  p0  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  1.806  ||    47   |
|-------------------|------|------|------|--------||---------||---------|
=======
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      acc_1_reg_458      |   32   |
|    acc_5_loc_reg_397    |   32   |
|       acc_reg_453       |   32   |
|conv2_biases_addr_reg_417|    5   |
|indvar_flatten106_reg_436|   16   |
|       oc_1_reg_403      |    6   |
|        oc_reg_390       |    6   |
|  select_ln14_1_reg_472  |    8   |
|   select_ln14_reg_466   |    8   |
|     sub_ln21_reg_443    |   15   |
|      tmp_7_reg_448      |   11   |
|    trunc_ln10_reg_409   |    5   |
|        x_reg_422        |    8   |
|        y_reg_429        |    8   |
+-------------------------+--------+
|          Total          |   192  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             grp_access_fu_127                             |  p0  |   2  |   5  |   10   ||    9    |
| grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170 |  p1  |   2  |  32  |   64   ||    9    |
| grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170 |  p2  |   2  |  15  |   30   ||    9    |
| grp_srcnn_Pipeline_VITIS_LOOP_11_2_VITIS_LOOP_12_3_VITIS_LOOP_15_4_fu_170 |  p3  |   2  |  11  |   22   ||    9    |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                   |      |      |      |   126  ||  1.708  ||    36   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
>>>>>>> b41ed44 (Initial commit)



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
<<<<<<< HEAD
|  Function |    -   |   20   |    5   |  2837  |  3274  |    -   |
|   Memory  |  11064 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   47   |    -   |
|  Register |    -   |    -   |    -   |   309  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  11064 |   20   |    7   |  3146  |  3321  |    0   |
=======
|  Function |    -   |   25   |    8   |  3223  |  5182  |    -   |
|   Memory  |  11064 |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   192  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  11064 |   25   |   10   |  3415  |  5218  |    0   |
>>>>>>> b41ed44 (Initial commit)
+-----------+--------+--------+--------+--------+--------+--------+
