//ASSIGNMENT : COMPLETE MUX41 USING DATAFLOW MODELLING.
//TRY TO IMPLEMENT 8:1 MUX USING DFLOW AND GATE LEVEL

//MUX4x1 using Dataflow

module mux4x1(i,s,y);
input [7:0]i;
input [2:0]s;
output y;

assign y=s[2]?(s[1]?(s[0]?i[7]:i[6]):(s[0]?i[5]:i[4])):(s[1]?(s[0]?i[3]:i[2]):(s[0]?i[1]:i[0]));

endmodule
