@inproceedings{Port2017,
  author = {Port, Oron and Etsion, Yoav},
  booktitle = {Intl.\ Conf.\ on Field Programmable Logic and Applications},
  title = {{DFiant: A Dataflow Hardware Description Language}},
  year = {2017}
}
@article{Vivado2012,
  abstract = {How to use constraints with Vivado},
  author = {Xilinx},
  title = {{Vivado High Level Synthesis User Guide}},
  year = {2015}
}
@inproceedings{nikhil2004bluespec,
  author = {Nikhil, Rishiyur},
  booktitle = {ACM/IEEE Intl.\ Conf.\ on Formal Methods and Models for
  Co-Design},
  title = {{Bluespec System Verilog: efficient, correct RTL from high level specifications}},
  year = {2004}
}
@inproceedings{Bachrach2012,
  author = {Bachrach, Jonathan and Vo, Huy and Richards, Brian and Lee, Yunsup and Waterman, Andrew and Avi{\v{z}}ienis, Rimas and Wawrzynek, John and Asanovi{\'{c}}, Krste},
  booktitle = {ACM/EDAC/IEEE Design Automation Conference (DAC)},
  title = {{Chisel: Constructing Hardware in a Scala Embedded Language}},
  year = {2012}
}
@article{Sutherland2012,
  author = {Sutherland, I},
  journal = {Comm.\ ACM},
  title = {{The tyranny of the clock}},
  volume = {55},
  number = {10},
  pages = {35--36},
  year = {2012}
}
