Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Mar 17 15:46:56 2024
| Host         : AsusROG-Enrique running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/extendedKalmanFilter_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U3/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadd_64ns_64ns_64_13_full_dsp_1_U4/extendedKalmanFilter_dadd_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[52]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.511ns (20.448%)  route 1.988ns (79.552%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.537     0.537    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.259     0.796 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=1, unplaced)         0.416     1.212    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/c_int[5]
                         LUT3 (Prop_lut3_I0_O)        0.123     1.335 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__1/O
                         net (fo=1, unplaced)         0.270     1.605    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
                         LUT5 (Prop_lut5_I4_O)        0.043     1.648 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__15/O
                         net (fo=66, unplaced)        0.331     1.979    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1
                         LUT3 (Prop_lut3_I1_O)        0.043     2.022 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__6/O
                         net (fo=54, unplaced)        0.354     2.376    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD_0
                         LUT2 (Prop_lut2_I1_O)        0.043     2.419 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[55]_i_1__0/O
                         net (fo=4, unplaced)         0.617     3.036    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[55]_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=14649, unset)        0.510     4.510    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDRE (Setup_fdre_C_R)       -0.302     4.173    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_13_full_dsp_1_U1/extendedKalmanFilter_dadddsub_64ns_64ns_64_13_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                          4.173    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  1.137    




