
---------- Begin Simulation Statistics ----------
final_tick                               1295686856500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61024                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702056                       # Number of bytes of host memory used
host_op_rate                                    61202                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23541.84                       # Real time elapsed on the host
host_tick_rate                               55037632                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436605928                       # Number of instructions simulated
sim_ops                                    1440809686                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.295687                       # Number of seconds simulated
sim_ticks                                1295686856500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.422545                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              193929332                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221829886                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         30214415                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        282679311                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25943398                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       26917760                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          974362                       # Number of indirect misses.
system.cpu0.branchPred.lookups              368044089                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188721                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100289                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         15070589                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546746                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42664742                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309769                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      135289333                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316560331                       # Number of instructions committed
system.cpu0.commit.committedOps            1318663908                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2310665922                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570686                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376538                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1702971986     73.70%     73.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    349965866     15.15%     88.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     85877183      3.72%     92.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     84441845      3.65%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     30363794      1.31%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7052869      0.31%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5712775      0.25%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1614862      0.07%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42664742      1.85%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2310665922                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143367                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932091                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171040                       # Number of loads committed
system.cpu0.commit.membars                    4203739                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203745      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742070697     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833028      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271321     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185232     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318663908                       # Class of committed instruction
system.cpu0.commit.refs                     558456581                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316560331                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318663908                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.962831                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.962831                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            464585373                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             15195053                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           185683306                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1480519861                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               839763035                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1013807537                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              15080602                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23331503                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              8019638                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  368044089                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                264956206                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1496775143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12783233                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1528971647                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               60448870                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142422                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         814256432                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         219872730                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.591665                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2341256185                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.653955                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905568                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1267849069     54.15%     54.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               790529499     33.77%     87.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145345653      6.21%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               112464947      4.80%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19716507      0.84%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2719813      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  525187      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     418      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105092      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2341256185                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      242929542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15200965                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345458202                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557289                       # Inst execution rate
system.cpu0.iew.exec_refs                   638715216                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 168074941                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              377377631                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            467565755                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106213                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8661065                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           168899105                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1453878238                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            470640275                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10751141                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1440138650                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2022698                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8623971                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              15080602                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13007983                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       246418                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        27672785                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        83742                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9469                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8439321                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62394715                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15613564                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9469                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       756282                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14444683                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                662128238                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1424068744                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837042                       # average fanout of values written-back
system.cpu0.iew.wb_producers                554228916                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551071                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1424180161                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1761101550                       # number of integer regfile reads
system.cpu0.int_regfile_writes              922253544                       # number of integer regfile writes
system.cpu0.ipc                              0.509468                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509468                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205614      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            792970014     54.65%     54.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848382      0.82%     55.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100458      0.14%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           473554021     32.64%     88.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          166211251     11.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1450889791                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3119057                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002150                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 620232     19.89%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2021996     64.83%     84.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               476824     15.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1449803179                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5246394596                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1424068693                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1589101576                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1447568123                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1450889791                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310115                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      135214327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           239878                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           346                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25137119                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2341256185                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.619706                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.865441                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1331632773     56.88%     56.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          690360958     29.49%     86.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          223782984      9.56%     95.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75792769      3.24%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15949860      0.68%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1534399      0.07%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1576142      0.07%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             354129      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             272171      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2341256185                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.561450                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19117276                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3315679                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           467565755                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          168899105                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2584185727                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7187987                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              405852946                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845205172                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14309693                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               853944259                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15228470                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25421                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1802829046                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1475495577                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          966025789                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1006249059                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              29854634                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              15080602                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             59971126                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               120820613                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1802829002                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        158193                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5825                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30981911                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5808                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3721930254                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2938527504                       # The number of ROB writes
system.cpu0.timesIdled                       23327265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.656821                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20694265                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23880711                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2784764                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30435682                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1088577                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1103770                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           15193                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35064630                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48133                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100001                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1982243                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115478                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3733951                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16096932                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120045597                       # Number of instructions committed
system.cpu1.commit.committedOps             122145778                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    475435597                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.256913                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.010977                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    425059615     89.40%     89.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25421132      5.35%     94.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9025002      1.90%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6855776      1.44%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1746155      0.37%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       929586      0.20%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2047504      0.43%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       616876      0.13%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3733951      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    475435597                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797449                       # Number of function calls committed.
system.cpu1.commit.int_insts                116583213                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172794                       # Number of loads committed
system.cpu1.commit.membars                    4200121                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200121      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76654469     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272795     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018249      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122145778                       # Class of committed instruction
system.cpu1.commit.refs                      41291056                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120045597                       # Number of Instructions Simulated
system.cpu1.committedOps                    122145778                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.995672                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.995672                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            379140184                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               848990                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19654434                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144926986                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26385621                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66567098                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1983783                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2124569                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4733989                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35064630                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 25306318                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    448005687                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               481651                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150694293                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5572608                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073103                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          28018683                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21782842                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.314167                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         478810675                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.319114                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.733558                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               379822311     79.33%     79.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63533591     13.27%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20446446      4.27%     96.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12655590      2.64%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1675102      0.35%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  364668      0.08%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  312741      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           478810675                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         852206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2078288                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30401567                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.277661                       # Inst execution rate
system.cpu1.iew.exec_refs                    45582971                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11543371                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              312107351                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34595139                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100695                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2053123                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12007735                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138200936                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34039600                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1983677                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133183809                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1543115                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7033630                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1983783                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11140518                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       100233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1159068                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        50296                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2019                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14114                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4422345                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       889473                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2019                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       540403                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1537885                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78717079                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131607950                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823908                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64855669                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.274376                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131683328                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168853002                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88662840                       # number of integer regfile writes
system.cpu1.ipc                              0.250271                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.250271                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200229      3.11%      3.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84799836     62.74%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36636764     27.10%     92.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9530508      7.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135167486                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2888703                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021371                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 606493     21.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1843813     63.83%     84.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               438393     15.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133855944                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         752249767                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131607938                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154257643                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131899998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135167486                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300938                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16055157                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           215445                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           257                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7067022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    478810675                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.282298                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.766687                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          395275607     82.55%     82.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54536544     11.39%     93.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16933047      3.54%     97.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5926058      1.24%     98.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3806937      0.80%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             902395      0.19%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             956678      0.20%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             280389      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             193020      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      478810675                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.281797                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13771411                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1451876                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34595139                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12007735                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       479662881                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2111693457                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              338377076                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81676259                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14571280                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30088067                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4358757                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                40455                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181584621                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142650727                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96074264                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66286967                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22384688                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1983783                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             42049700                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14398005                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181584609                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25082                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               642                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29395952                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           641                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   609944109                       # The number of ROB reads
system.cpu1.rob.rob_writes                  279868706                       # The number of ROB writes
system.cpu1.timesIdled                          75539                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5074665                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                28275                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5321578                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14714490                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9850471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      19654092                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       322058                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        49306                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65572793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6376641                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131144817                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6425947                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6249041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4175042                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5628430                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3600871                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3600861                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6249041                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           110                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29503994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29503994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    897596416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               897596416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              545                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9850620                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9850620    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9850620                       # Request fanout histogram
system.membus.respLayer1.occupancy        51754277335                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         38900866159                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       718799200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   782002904.847274                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3987000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1878742000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1292092860500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3593996000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    227085075                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       227085075                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    227085075                       # number of overall hits
system.cpu0.icache.overall_hits::total      227085075                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     37871131                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      37871131                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     37871131                       # number of overall misses
system.cpu0.icache.overall_misses::total     37871131                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 602355915495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 602355915495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 602355915495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 602355915495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    264956206                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    264956206                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    264956206                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    264956206                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.142934                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.142934                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.142934                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.142934                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15905.411314                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15905.411314                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15905.411314                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15905.411314                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3617                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    61.305085                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30571569                       # number of writebacks
system.cpu0.icache.writebacks::total         30571569                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      7299529                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      7299529                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      7299529                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      7299529                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30571602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30571602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30571602                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30571602                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 444176582495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 444176582495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 444176582495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 444176582495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.115384                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115384                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.115384                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115384                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14529.058127                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14529.058127                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14529.058127                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14529.058127                       # average overall mshr miss latency
system.cpu0.icache.replacements              30571569                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    227085075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      227085075                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     37871131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     37871131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 602355915495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 602355915495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    264956206                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    264956206                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.142934                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.142934                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15905.411314                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15905.411314                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      7299529                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      7299529                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30571602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30571602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 444176582495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 444176582495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.115384                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115384                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14529.058127                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14529.058127                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          257655259                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30571569                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.427937                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999959                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        560484013                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       560484013                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    534775548                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       534775548                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    534775548                       # number of overall hits
system.cpu0.dcache.overall_hits::total      534775548                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50220768                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50220768                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50220768                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50220768                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1721365621280                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1721365621280                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1721365621280                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1721365621280                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    584996316                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584996316                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    584996316                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584996316                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.085848                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.085848                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.085848                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.085848                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34275.971671                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34275.971671                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34275.971671                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34275.971671                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13467574                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       606742                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           289803                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6895                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.471479                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.997389                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32295134                       # number of writebacks
system.cpu0.dcache.writebacks::total         32295134                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18834404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18834404                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18834404                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18834404                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31386364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31386364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31386364                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31386364                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 692925967849                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 692925967849                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 692925967849                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 692925967849                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.053652                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053652                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.053652                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.053652                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22077.293434                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22077.293434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22077.293434                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22077.293434                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32295134                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    394071688                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      394071688                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39743250                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39743250                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1108788370500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1108788370500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433814938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433814938                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.091613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.091613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27898.784586                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27898.784586                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12148475                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12148475                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27594775                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27594775                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 529940682000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 529940682000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 19204.384961                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19204.384961                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140703860                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140703860                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10477518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10477518                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 612577250780                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 612577250780                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181378                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181378                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.069304                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.069304                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 58465.874340                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58465.874340                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6685929                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6685929                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3791589                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3791589                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 162985285849                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 162985285849                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025080                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025080                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 42986.010838                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42986.010838                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2202                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11639500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11639500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.440975                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.440975                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6700.921128                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6700.921128                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1721                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1721                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004062                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004062                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 54156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3729                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       722000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       722000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036932                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036932                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5048.951049                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5048.951049                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       580000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       580000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036932                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036932                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4055.944056                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4055.944056                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190616                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190616                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909673                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909673                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92607614500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92607614500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101803.191367                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101803.191367                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909673                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909673                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91697941500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91697941500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100803.191367                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100803.191367                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999346                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          568268270                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32295808                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.595729                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999346                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1206504672                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1206504672                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29975529                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28755327                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               85651                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              447680                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59264187                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29975529                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28755327                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              85651                       # number of overall hits
system.l2.overall_hits::.cpu1.data             447680                       # number of overall hits
system.l2.overall_hits::total                59264187                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            596073                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3539390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2167992                       # number of demand (read+write) misses
system.l2.demand_misses::total                6306645                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           596073                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3539390                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3190                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2167992                       # number of overall misses
system.l2.overall_misses::total               6306645                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  46231460000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 331856658499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    287765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 228614545000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     606990428499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  46231460000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 331856658499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    287765000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 228614545000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    606990428499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30571602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32294717                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           88841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2615672                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65570832                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30571602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32294717                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          88841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2615672                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65570832                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.019498                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.109597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.035907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.828847                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.096181                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.019498                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.109597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.035907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.828847                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.096181                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77560.063952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93760.975337                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90208.463950                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105449.902490                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96246.170269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77560.063952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93760.975337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90208.463950                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105449.902490                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96246.170269                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3827                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        31                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     123.451613                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3162311                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4175042                       # number of writebacks
system.l2.writebacks::total                   4175042                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         195538                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          99830                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              295452                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        195538                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         99830                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             295452                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       596052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3343852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2068162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6011193                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       596052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3343852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2068162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3852010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9863203                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  40269832000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 283159761001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    253469500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 198081817500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 521764880001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  40269832000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 283159761001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    253469500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 198081817500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 336376243082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 858141123083                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.019497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.103542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.035198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.790681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.019497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.103542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.035198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.790681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150421                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67560.937636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84680.709852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81058.362648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95776.741619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86798.890004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67560.937636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84680.709852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81058.362648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95776.741619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87324.862366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87004.305101                       # average overall mshr miss latency
system.l2.replacements                       16203122                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8595872                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8595872                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8595872                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8595872                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56657240                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56657240                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56657240                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56657240                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3852010                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3852010                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 336376243082                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 336376243082                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87324.862366                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87324.862366                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       182000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       243000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.730769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.821429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6740.740741                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3210.526316                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5282.608696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       544000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       376500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       920500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.821429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20148.148148                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19815.789474                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20010.869565                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        38000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        38000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         7600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         2375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        81000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       219500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       300500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20033.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2299209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128325                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2427534                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2401222                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1446889                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3848111                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 221088168999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 155627173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  376715342499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4700431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6275645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.510851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.918535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.613182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92073.189817                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107559.856699                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97896.173603                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       168131                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        84252                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           252383                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2233091                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1362637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3595728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 184820477500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 133006514500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 317826992000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.475082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.865049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.572965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82764.418244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97609.645489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88390.165218                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29975529                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         85651                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30061180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       596073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           599263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  46231460000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    287765000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  46519225000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30571602                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        88841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30660443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.019498                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.035907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019545                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77560.063952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90208.463950                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77627.393982                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       596052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       599179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  40269832000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    253469500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  40523301500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.019497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.035198                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67560.937636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81058.362648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67631.378102                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26456118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       319355                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26775473                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1138168                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       721103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1859271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 110768489500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  72987371500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 183755861000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27594286                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1040458                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28634744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041247                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.693063                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064931                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97321.739409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101216.291570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98832.209506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        27407                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15578                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        42985                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1110761                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       705525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1816286                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  98339283501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  65075303000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 163414586501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.678091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063429                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88533.251979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92236.707416                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89971.836209                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                39                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          108                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           45                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             153                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1093000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1048000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2141000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          129                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           63                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           192                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.837209                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.796875                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 10120.370370                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23288.888889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13993.464052                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           23                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1669499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       472000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2141499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.658915                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.380952                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.567708                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19641.164706                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19646.779817                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999926                       # Cycle average of tags in use
system.l2.tags.total_refs                   134367085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16203204                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.292624                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.803506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.741242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.898404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.061517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.658701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.836555                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.481305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.058457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000961                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.278696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1062796932                       # Number of tag accesses
system.l2.tags.data_accesses               1062796932                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      38147264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     214193152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        200128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     132505152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    245348032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          630393728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     38147264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       200128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      38347392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    267202688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       267202688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         596051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3346768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2070393                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3833563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9849902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4175042                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4175042                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         29441731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        165312437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           154457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        102266340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    189357506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             486532471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     29441731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       154457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29596188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      206224742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            206224742                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      206224742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        29441731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       165312437                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          154457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       102266340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    189357506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            692757213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3732656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    596051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2890586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2054095.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3833263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005944848750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229684                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229684                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20220913                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3513581                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9849902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4175042                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9849902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4175042                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 472780                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                442386                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            509954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            514181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            560741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1025266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            516448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            935113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            526807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            514171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            510395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            508872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           557913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           516829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           530097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           563450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           508684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           578201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            230153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           241314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           243470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233562                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 316660044555                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                46885610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            492481082055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33769.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52519.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5968228                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1736261                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9849902                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4175042                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3402044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1900141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  944038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  813216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  728959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  408017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  306000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  261849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  196175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  130343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  95833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  77221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  52406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  29818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 210968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 228534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 245226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 248776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 256866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 249113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5405257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.223642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.150505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.141429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3865499     71.51%     71.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       677960     12.54%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       264899      4.90%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       208134      3.85%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        98458      1.82%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        29631      0.55%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20903      0.39%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22435      0.42%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217338      4.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5405257                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.826131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.410986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    316.082501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229679    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229684                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204464     89.02%     89.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2421      1.05%     90.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15843      6.90%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4951      2.16%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1465      0.64%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              402      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              118      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229684                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              600135808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                30257920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238888064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               630393728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            267202688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       463.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    486.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1295686838500                       # Total gap between requests
system.mem_ctrls.avgGap                      92384.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     38147264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    184997504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       200128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    131462080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    245328832                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238888064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 29441731.085430674255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 142779486.472316473722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 154457.073478849488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101461305.515681907535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 189342687.833308279514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184371758.346998423338                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       596051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3346768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2070393                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3833563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4175042                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  15827264814                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 149130050193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    122578015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 112259505258                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 215141683775                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31129311345993                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26553.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44559.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39199.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54221.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56120.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7456047.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18863780040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10026333075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         30519508740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9812174940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102280398480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     257088066720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     281048539200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       709638801195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.693139                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 727725595844                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43265820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 524695440656                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19729769220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10486617240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36433142340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9672132780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102280398480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     458745261360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     111231954240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       748579275660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.747063                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 284364370007                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43265820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 968056666493                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11859629522.471910                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60231980471.209869                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     95.51%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 500158103000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   240179829000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1055507027500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     25210891                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        25210891                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     25210891                       # number of overall hits
system.cpu1.icache.overall_hits::total       25210891                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        95427                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         95427                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        95427                       # number of overall misses
system.cpu1.icache.overall_misses::total        95427                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1539372500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1539372500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1539372500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1539372500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     25306318                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     25306318                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     25306318                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     25306318                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003771                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003771                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003771                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003771                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16131.414589                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16131.414589                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16131.414589                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16131.414589                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        88809                       # number of writebacks
system.cpu1.icache.writebacks::total            88809                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6586                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6586                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6586                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6586                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        88841                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        88841                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        88841                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        88841                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1383167500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1383167500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1383167500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1383167500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003511                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003511                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003511                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003511                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15569.022186                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15569.022186                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15569.022186                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15569.022186                       # average overall mshr miss latency
system.cpu1.icache.replacements                 88809                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     25210891                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       25210891                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        95427                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        95427                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1539372500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1539372500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     25306318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     25306318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003771                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003771                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16131.414589                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16131.414589                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6586                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6586                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        88841                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        88841                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1383167500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1383167500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003511                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003511                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15569.022186                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15569.022186                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991354                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24875874                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            88809                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           280.105327                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        348506500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991354                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999730                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         50701477                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        50701477                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32664081                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32664081                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32664081                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32664081                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8783310                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8783310                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8783310                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8783310                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 797867872731                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 797867872731                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 797867872731                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 797867872731                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41447391                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41447391                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41447391                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41447391                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211915                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211915                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211915                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211915                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90839.088309                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90839.088309                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90839.088309                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90839.088309                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7349982                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       538266                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           106205                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6479                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.205612                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.078562                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2615721                       # number of writebacks
system.cpu1.dcache.writebacks::total          2615721                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6938370                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6938370                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6938370                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6938370                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1844940                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1844940                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1844940                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1844940                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 162663230230                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 162663230230                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 162663230230                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 162663230230                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044513                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044513                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044513                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044513                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88167.219655                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88167.219655                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88167.219655                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88167.219655                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2615721                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27270429                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27270429                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5159152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5159152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 394124668000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 394124668000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32429581                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32429581                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76393.304171                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76393.304171                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4118219                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4118219                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1040933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1040933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  78539444000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  78539444000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032098                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032098                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75451.007894                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75451.007894                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5393652                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5393652                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3624158                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3624158                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 403743204731                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 403743204731                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017810                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017810                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.401889                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.401889                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 111403.312088                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 111403.312088                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2820151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2820151                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804007                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804007                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84123786230                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84123786230                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089158                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 104630.663949                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 104630.663949                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6916500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6916500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.343035                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.343035                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41918.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41918.181818                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           50                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2960500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2960500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.103950                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.103950                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        59210                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        59210                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       794500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       794500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.270089                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.270089                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6566.115702                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6566.115702                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       674500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       674500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.267857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.267857                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5620.833333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5620.833333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328178                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771823                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771823                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76577147500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76577147500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100001                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367535                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367535                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99215.943941                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99215.943941                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771823                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771823                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75805324500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75805324500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367535                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367535                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98215.943941                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98215.943941                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.198667                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36607524                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2616652                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.990215                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        348518000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.198667                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943708                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943708                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89713323                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89713323                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1295686856500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59296203                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12770914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     56975361                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12028080                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6623939                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            607                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6276568                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6276567                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30660443                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28635761                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          192                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          192                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     91714772                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96886210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       266491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7848426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             196715899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3913162880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4133750400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11369600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334809152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8393092032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22829537                       # Total snoops (count)
system.tol2bus.snoopTraffic                 267326912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         88400634                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076909                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268532                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81651169     92.36%     92.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6700159      7.58%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  49306      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           88400634                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131143648486                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48446901289                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45888854966                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3926656344                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         133356808                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1367345420000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 641323                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706244                       # Number of bytes of host memory used
host_op_rate                                   643130                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2399.26                       # Real time elapsed on the host
host_tick_rate                               29866915                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538702505                       # Number of instructions simulated
sim_ops                                    1543036784                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.071659                       # Number of seconds simulated
sim_ticks                                 71658563500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.910645                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               27467397                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27769910                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3244138                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         34212566                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             23638                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37012                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13374                       # Number of indirect misses.
system.cpu0.branchPred.lookups               34338860                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6285                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2014                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3211030                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14227149                       # Number of branches committed
system.cpu0.commit.bw_lim_events               639412                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         131677                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44200858                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51839783                       # Number of instructions committed
system.cpu0.commit.committedOps              51903266                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    127815166                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.406081                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.001244                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     97862573     76.57%     76.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19531803     15.28%     91.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5871827      4.59%     96.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1572758      1.23%     97.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1209689      0.95%     98.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       838050      0.66%     99.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       258145      0.20%     99.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        30909      0.02%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       639412      0.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    127815166                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41769                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51783475                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10960266                       # Number of loads committed
system.cpu0.commit.membars                      95326                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        95749      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35703671     68.79%     68.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4347      0.01%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10961880     21.12%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5134188      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51903266                       # Class of committed instruction
system.cpu0.commit.refs                      16096690                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51839783                       # Number of Instructions Simulated
system.cpu0.committedOps                     51903266                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.751670                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.751670                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             40243084                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                33815                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            24445748                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             106735672                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12592388                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 77776842                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3212191                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                60844                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1136469                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   34338860                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8652101                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    121241349                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                67275                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          433                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     120040561                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6490598                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.240728                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10473747                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          27491035                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.841528                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         134960974                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.894393                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.784404                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                41348512     30.64%     30.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                71963452     53.32%     83.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                17405572     12.90%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3821688      2.83%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   84797      0.06%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13869      0.01%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  254477      0.19%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15720      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   52887      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           134960974                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1835                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7685008                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3639375                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22215735                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.585107                       # Inst execution rate
system.cpu0.iew.exec_refs                    27773456                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8169766                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               25394624                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             19709484                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             78555                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2089675                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10314221                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           96054720                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             19603690                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2349972                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             83463170                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 88348                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3584649                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3212191                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3854141                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68736                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5183                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          258                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8749218                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5177797                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           258                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1636448                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2002927                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42292058                       # num instructions consuming a value
system.cpu0.iew.wb_count                     78459746                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.745462                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31527121                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.550031                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      80012655                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               121779381                       # number of integer regfile reads
system.cpu0.int_regfile_writes               49590712                       # number of integer regfile writes
system.cpu0.ipc                              0.363416                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.363416                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            96702      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             57281050     66.75%     66.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5328      0.01%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1375      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                850      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            19828380     23.11%     89.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8598152     10.02%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            417      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           226      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              85813142                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2251                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4459                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2138                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2321                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     466764                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005439                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 391434     83.86%     83.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     83.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    137      0.03%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 47851     10.25%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27232      5.83%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               79      0.02%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              86180953                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         307352724                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     78457608                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        140204083                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  95821621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 85813142                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             233099                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44151456                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           303161                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        101422                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     24684117                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    134960974                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.635837                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.921425                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           75296881     55.79%     55.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           42795281     31.71%     87.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11614462      8.61%     96.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2642073      1.96%     98.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1837680      1.36%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             274189      0.20%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             382924      0.28%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              96363      0.07%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              21121      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      134960974                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.601581                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            91653                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4640                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            19709484                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10314221                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3185                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       142645982                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      671152                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30222149                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32500804                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                597678                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15853096                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1795929                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 7663                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            153138615                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102221217                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           62280879                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 74922984                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                873458                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3212191                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              4000279                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                29780079                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1889                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       153136726                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6750275                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             77903                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2704221                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         78031                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   223267944                       # The number of ROB reads
system.cpu0.rob.rob_writes                  199354302                       # The number of ROB writes
system.cpu0.timesIdled                          76501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  953                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.355318                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26250899                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            26421232                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2359166                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29713324                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14555                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17007                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2452                       # Number of indirect misses.
system.cpu1.branchPred.lookups               29796647                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          746                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1580                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2344109                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14051274                       # Number of branches committed
system.cpu1.commit.bw_lim_events               987608                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         137349                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37230453                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50256794                       # Number of instructions committed
system.cpu1.commit.committedOps              50323832                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116336702                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.432571                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.114503                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     89231572     76.70%     76.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17749129     15.26%     91.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4323870      3.72%     95.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1944866      1.67%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       652026      0.56%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1150481      0.99%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       249058      0.21%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        48092      0.04%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       987608      0.85%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116336702                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11251                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50206933                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10804923                       # Number of loads committed
system.cpu1.commit.membars                     100732                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       100732      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35194350     69.94%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10806503     21.47%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4221827      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50323832                       # Class of committed instruction
system.cpu1.commit.refs                      15028330                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50256794                       # Number of Instructions Simulated
system.cpu1.committedOps                     50323832                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.464160                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.464160                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             38006075                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                15600                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            23725745                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              95444670                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11741086                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69112815                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2344621                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                30997                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1046843                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   29796647                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 10332423                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    109093632                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                62638                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     106197308                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4719356                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.240605                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10798120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          26265454                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.857531                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         122251440                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.871854                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.759952                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                38948012     31.86%     31.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63424302     51.88%     83.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                17228897     14.09%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2410447      1.97%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   48668      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8697      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  104361      0.09%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   16814      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   61242      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           122251440                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1589319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2669867                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                20776902                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.624611                       # Inst execution rate
system.cpu1.iew.exec_refs                    25079556                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6744484                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               24050206                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             18304544                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             70509                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1276323                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8023787                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           87502399                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             18335072                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1805108                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             77352289                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 94678                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3229457                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2344621                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3479908                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        73105                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              82                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      7499621                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3800380                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       966054                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1703813                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 40218715                       # num instructions consuming a value
system.cpu1.iew.wb_count                     73275215                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.736775                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 29632130                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.591689                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      74533999                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112827532                       # number of integer regfile reads
system.cpu1.int_regfile_writes               46958089                       # number of integer regfile writes
system.cpu1.ipc                              0.405818                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.405818                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           101240      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             53633228     67.76%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 336      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            18524653     23.40%     91.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6897660      8.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              79157397                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     545512                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006891                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 481739     88.31%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     88.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 62059     11.38%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1714      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              79601669                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         281394053                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     73275215                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124680972                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  87276328                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 79157397                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             226071                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37178567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           282307                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         88722                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19589337                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    122251440                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.647497                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.961793                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           68558171     56.08%     56.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38084145     31.15%     87.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10447444      8.55%     95.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2117886      1.73%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2158615      1.77%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             266819      0.22%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             492517      0.40%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             105695      0.09%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              20148      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      122251440                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.639187                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           115295                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           14608                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            18304544                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8023787                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    508                       # number of misc regfile reads
system.cpu1.numCycles                       123840759                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    19379635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               28270444                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             31990656                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                409062                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14126344                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1896732                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 7154                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            137078515                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91919884                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           57604688                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67151871                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                348838                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2344621                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              3351365                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                25614032                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       137078515                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7006795                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             71387                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2364581                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         71770                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   202900922                       # The number of ROB reads
system.cpu1.rob.rob_writes                  181023562                       # The number of ROB writes
system.cpu1.timesIdled                          15731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2115587                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2681                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2142965                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3817271                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3456749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6886829                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38546                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24707                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2124642                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1623779                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4249511                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1648486                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3050403                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       925232                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2504935                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1832                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1517                       # Transaction distribution
system.membus.trans_dist::ReadExReq            401712                       # Transaction distribution
system.membus.trans_dist::ReadExResp           401691                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3050404                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1196                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10338923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10338923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    280148928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               280148928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2797                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3456661                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3456661    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3456661                       # Request fanout histogram
system.membus.respLayer1.occupancy        17842523097                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11171509480                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    71658563500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    71658563500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 68                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9870382.352941                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15691829.312821                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        42000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     65026500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    71322970500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    335593000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8575782                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8575782                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8575782                       # number of overall hits
system.cpu0.icache.overall_hits::total        8575782                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76318                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76318                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76318                       # number of overall misses
system.cpu0.icache.overall_misses::total        76318                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5741367497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5741367497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5741367497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5741367497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8652100                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8652100                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8652100                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8652100                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008821                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008821                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008821                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008821                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75229.532967                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75229.532967                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75229.532967                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75229.532967                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10474                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              164                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.865854                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70840                       # number of writebacks
system.cpu0.icache.writebacks::total            70840                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5477                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5477                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5477                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5477                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70841                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70841                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70841                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70841                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5331324497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5331324497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5331324497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5331324497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008188                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008188                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008188                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008188                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75257.612075                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75257.612075                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75257.612075                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75257.612075                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70840                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8575782                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8575782                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76318                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76318                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5741367497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5741367497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8652100                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8652100                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008821                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008821                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75229.532967                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75229.532967                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5477                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5477                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70841                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70841                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5331324497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5331324497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008188                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008188                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75257.612075                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75257.612075                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8648039                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            70872                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           122.023352                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17375040                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17375040                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14757620                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14757620                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14757620                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14757620                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9586203                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9586203                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      9586203                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9586203                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 666797356244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 666797356244                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 666797356244                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 666797356244                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24343823                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24343823                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24343823                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24343823                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.393784                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.393784                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.393784                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.393784                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 69558.025867                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69558.025867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 69558.025867                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69558.025867                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3559790                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1755579                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            56784                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          23334                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.690018                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.236950                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1044765                       # number of writebacks
system.cpu0.dcache.writebacks::total          1044765                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8539452                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8539452                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8539452                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8539452                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1046751                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1046751                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1046751                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1046751                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  84087752417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  84087752417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  84087752417                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  84087752417                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042999                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042999                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042999                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042999                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80332.144337                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80332.144337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80332.144337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80332.144337                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1044765                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12167326                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12167326                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7075047                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7075047                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 499736538000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 499736538000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     19242373                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19242373                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.367681                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.367681                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 70633.670419                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 70633.670419                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6284753                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6284753                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       790294                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       790294                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  61885629500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  61885629500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041071                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041071                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78307.097738                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78307.097738                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2590294                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2590294                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2511156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2511156                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 167060818244                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 167060818244                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5101450                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5101450                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.492244                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.492244                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66527.455182                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66527.455182                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2254699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2254699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256457                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22202122917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22202122917                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050271                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050271                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86572.497210                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86572.497210                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32689                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32689                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          678                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          678                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     24240000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     24240000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        33367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33367                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.020319                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020319                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35752.212389                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35752.212389                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          599                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          599                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           79                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1580000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1580000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002368                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        20000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        32062                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        32062                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          896                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          896                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8715000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8715000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32958                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32958                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.027186                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027186                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9726.562500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9726.562500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          895                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          895                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7820000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7820000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.027156                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.027156                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8737.430168                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8737.430168                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1365                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1365                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          649                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          649                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      8388500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      8388500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2014                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2014                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.322244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.322244                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12925.269646                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12925.269646                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          649                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          649                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      7739500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      7739500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.322244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.322244                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11925.269646                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11925.269646                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.972365                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15872698                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1046426                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.168486                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.972365                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999136                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999136                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         49870718                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        49870718                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              249683                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2697                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              246098                       # number of demand (read+write) hits
system.l2.demand_hits::total                   506319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7841                       # number of overall hits
system.l2.overall_hits::.cpu0.data             249683                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2697                       # number of overall hits
system.l2.overall_hits::.cpu1.data             246098                       # number of overall hits
system.l2.overall_hits::total                  506319                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62999                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            790381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            744893                       # number of demand (read+write) misses
system.l2.demand_misses::total                1610480                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62999                       # number of overall misses
system.l2.overall_misses::.cpu0.data           790381                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12207                       # number of overall misses
system.l2.overall_misses::.cpu1.data           744893                       # number of overall misses
system.l2.overall_misses::total               1610480                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5131195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  79686322997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1039097500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  74990597499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     160847212996                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5131195000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  79686322997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1039097500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  74990597499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    160847212996                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1040064                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14904                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          990991                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2116799                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1040064                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14904                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         990991                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2116799                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.889314                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.759935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.819042                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.751665                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.760809                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.889314                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.759935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.819042                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.751665                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.760809                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81448.832521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100820.139903                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85123.085115                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100672.979205                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99875.324745                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81448.832521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100820.139903                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85123.085115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100672.979205                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99875.324745                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               1145                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        18                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      63.611111                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1421484                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              925234                       # number of writebacks
system.l2.writebacks::total                    925234                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            169                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          21791                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            209                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21630                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               43799                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           169                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         21791                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           209                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21630                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              43799                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       768590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       723263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1566681                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       768590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       723263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1885596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3452277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4492014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  70639183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    908058501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  66817168000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 142856423501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4492014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  70639183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    908058501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  66817168000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 148407159557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 291263583058                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.886928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.738983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.805019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.729838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.740118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.886928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.738983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.805019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.729838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.630895                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71494.731816                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91907.496845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75684.155776                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92382.947835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91184.116933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71494.731816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91907.496845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75684.155776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92382.947835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78705.703426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84368.543734                       # average overall mshr miss latency
system.l2.replacements                        5076402                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934076                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934076                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1154590                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1154590                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1154591                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1154591                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1885596                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1885596                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 148407159557                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 148407159557                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78705.703426                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78705.703426                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              31                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              97                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  128                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           162                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                257                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       598000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       634000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1232000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          126                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          259                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              385                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.753968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.625483                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.667532                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6294.736842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3913.580247                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4793.774319                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1897000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3271500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5168500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.753968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.621622                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.664935                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19968.421053                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20319.875776                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20189.453125                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          168                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          105                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              273                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       601500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       660500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          192                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          110                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            302                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.903974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3580.357143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   561.904762                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2419.413919                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          166                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          105                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          271                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3318000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2069000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5387000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.864583                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.954545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.897351                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19987.951807                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19704.761905                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19878.228782                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            33380                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24425                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57805                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         218622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         196012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              414634                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  21342471497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  19106362000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40448833497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       252002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            472439                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.867541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.889197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.877646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97622.707216                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97475.470890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97553.103453                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9812                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3350                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            13162                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       208810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       192662                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         401472                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  18464814499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16960989000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35425803499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.828605                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.874000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.849786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88428.784536                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88034.947213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88239.786334                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62999                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5131195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1039097500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6170292500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14904                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          85744                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.889314                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.819042                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877099                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81448.832521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85123.085115                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82045.215807                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          169                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          209                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           378                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4492014000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    908058501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5400072501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.886928                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.805019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71494.731816                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75684.155776                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72166.468448                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       216303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       221673                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            437976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       571759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       548881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1120640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  58343851500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  55884235499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 114228086999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       788062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       770554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.725525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.718997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102042.733914                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101814.847843                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101931.117039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        11979                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        18280                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        30259                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       559780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       530601                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1090381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52174368501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  49856179000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 102030547501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.710325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.688597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.699583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93205.131482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93961.713227                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93573.299150                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1997                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2031                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1754                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           80                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1834                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     44797500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       283500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     45081000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3751                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          114                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3865                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.467609                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.701754                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.474515                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 25540.193843                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3543.750000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24580.697928                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          648                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          651                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1106                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           77                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1183                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     21493487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1471500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     22964987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.294855                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.675439                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.306080                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19433.532550                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19110.389610                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19412.499577                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998417                       # Cycle average of tags in use
system.l2.tags.total_refs                     6049543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5079135                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.191058                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.485068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.195297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.795763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.233357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.766313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    51.522619                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.163829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.012434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.805041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999975                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38759215                       # Number of tag accesses
system.l2.tags.data_accesses                 38759215                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4021120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      49202368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        767872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      46291008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    120651648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          220934016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4021120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       767872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4788992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59214848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59214848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         768787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         723297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1885182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3452094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       925232                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             925232                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         56114996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        686622304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10715705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        645994083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1683701739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3083148827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     56114996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10715705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         66830701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      826347126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            826347126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      826347126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        56114996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       686622304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10715705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       645994083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1683701739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3909495953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    922806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    763739.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    720995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1885117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000105275250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54898                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54898                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6784046                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             872468                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3452095                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     925233                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3452095                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   925233                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7415                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2427                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            206045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            217457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            211991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            208692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            231926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            220231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            219772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            210655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            215988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            212005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           230260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           218852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           213710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           208693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           208589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           209814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56572                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 102401420677                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17223400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            166989170677                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29727.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48477.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2797345                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  837282                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3452095                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               925233                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  640723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  600777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  532171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  491896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  462817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  284618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  156955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   97235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   69886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   47737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  28828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  13475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  52079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  59401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  62220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  69143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       732861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.407028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   210.846767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.452610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       294948     40.25%     40.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        76944     10.50%     50.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        55687      7.60%     58.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       110258     15.04%     73.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10368      1.41%     74.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7286      0.99%     75.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6278      0.86%     76.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5195      0.71%     77.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       165897     22.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       732861                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.745546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.024772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.992221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            753      1.37%      1.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         15714     28.62%     30.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          9931     18.09%     48.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          6208     11.31%     59.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          4997      9.10%     68.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          4443      8.09%     76.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         4349      7.92%     84.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         4089      7.45%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         2677      4.88%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159         1195      2.18%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          320      0.58%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           80      0.15%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           26      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           17      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           20      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           19      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           25      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           13      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54898                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54898                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.809538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.738448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.646106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41306     75.24%     75.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1506      2.74%     77.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3792      6.91%     84.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3202      5.83%     90.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2221      4.05%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1481      2.70%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              792      1.44%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              356      0.65%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              107      0.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               63      0.11%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               33      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               20      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54898                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              220459520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  474560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59059840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               220934080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59214912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3076.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       824.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3083.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    826.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   71658559000                       # Total gap between requests
system.mem_ctrls.avgGap                      16370.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4021184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     48879296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       767872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     46143680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    120647488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59059840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 56115889.066070944071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 682113813.236013412476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10715704.620564995334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 643938110.760481595993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1683643686.214837551117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 824183979.071810483932                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       768787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       723297                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1885182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       925233                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1894991305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  38863240107                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    410583286                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36901904443                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  88918451536                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1793836465641                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30160.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50551.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34220.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51019.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47167.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1938794.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2583758940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1373300445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12265884540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2421892080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5656531920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30825700320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1558403520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56685471765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        791.049513                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3598845464                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2392780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  65666938036                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2648882880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1407907050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12329130660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2395176120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5656531920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29354798220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2797057920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56589484770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        789.710008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6561663934                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2392780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62704119566                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                640                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          321                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    30337520.249221                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   53597956.064096                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          321    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    319683500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            321                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    61920219500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9738344000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     10316818                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10316818                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     10316818                       # number of overall hits
system.cpu1.icache.overall_hits::total       10316818                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15605                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15605                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15605                       # number of overall misses
system.cpu1.icache.overall_misses::total        15605                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1155789500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1155789500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1155789500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1155789500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     10332423                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10332423                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     10332423                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10332423                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001510                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001510                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001510                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001510                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74065.331624                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74065.331624                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74065.331624                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74065.331624                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          539                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           77                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14904                       # number of writebacks
system.cpu1.icache.writebacks::total            14904                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          701                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          701                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          701                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          701                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14904                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14904                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14904                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14904                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1092474000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1092474000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1092474000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1092474000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001442                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001442                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001442                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001442                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73300.724638                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73300.724638                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73300.724638                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73300.724638                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14904                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     10316818                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10316818                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15605                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15605                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1155789500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1155789500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     10332423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10332423                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001510                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001510                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74065.331624                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74065.331624                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          701                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          701                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14904                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14904                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1092474000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1092474000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001442                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73300.724638                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73300.724638                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           10755580                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14936                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           720.111141                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         20679750                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        20679750                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12615648                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12615648                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12615648                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12615648                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9461271                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9461271                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9461271                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9461271                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 652082877010                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 652082877010                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 652082877010                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 652082877010                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22076919                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22076919                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22076919                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22076919                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.428559                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.428559                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.428559                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.428559                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68921.276751                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68921.276751                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68921.276751                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68921.276751                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2777207                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2715338                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39965                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          39177                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.490980                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.309493                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       990431                       # number of writebacks
system.cpu1.dcache.writebacks::total           990431                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8468386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8468386                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8468386                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8468386                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       992885                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       992885                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       992885                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       992885                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  79172234942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  79172234942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  79172234942                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  79172234942                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044974                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044974                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044974                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044974                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79739.582068                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79739.582068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79739.582068                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79739.582068                       # average overall mshr miss latency
system.cpu1.dcache.replacements                990431                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10751281                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10751281                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      7138340                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7138340                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 494451691500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 494451691500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     17889621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17889621                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.399021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.399021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69267.041287                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69267.041287                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6366407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6366407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       771933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       771933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  59461665000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  59461665000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.043150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77029.567333                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77029.567333                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1864367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1864367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2322931                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2322931                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 157631185510                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 157631185510                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4187298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4187298                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.554757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.554757                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67858.746347                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67858.746347                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2101979                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2101979                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220952                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220952                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19710569942                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19710569942                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052767                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052767                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89207.474664                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89207.474664                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        34208                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        34208                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          444                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          444                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     28121500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     28121500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        34652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        34652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012813                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012813                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 63336.711712                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 63336.711712                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          212                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          212                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          232                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          232                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14924500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14924500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006695                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006695                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 64329.741379                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64329.741379                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        33867                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        33867                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          656                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          656                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5627000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5627000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        34523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        34523                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.019002                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.019002                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8577.743902                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8577.743902                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          655                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          655                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4974000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4974000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.018973                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018973                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7593.893130                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7593.893130                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        43500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        43500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        41500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          915                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            915                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          665                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          665                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6891500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6891500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1580                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1580                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.420886                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.420886                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10363.157895                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10363.157895                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          665                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          665                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6226500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6226500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.420886                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.420886                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9363.157895                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9363.157895                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.716251                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13681540                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           992996                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.778041                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.716251                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991133                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991133                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45288315                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45288315                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  71658563500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1648283                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1859310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1186863                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4151168                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3313909                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1915                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3463                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           472954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          472955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         85744                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1562539                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3865                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3865                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       212520                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3137276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2976350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6370858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9067520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133429120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1907712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126810944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271215296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8397527                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59499136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10518882                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.163043                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.375710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8828558     83.93%     83.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1665617     15.83%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24707      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10518882                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4245699490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1567600461                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106357804                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1490768615                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22475261                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
