INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'dcm' already exists in the project. Output products
   for this core may be overwritten.
Resolving generics for 'dcm'...
WARNING:sim - A core named 'dcm' already exists in the project. Output products
   for this core may be overwritten.
Applying external generics to 'dcm'...
Delivering associated files for 'dcm'...
WARNING:sim - Component clk_wiz_v3_5 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'dcm'...
Delivered 3 files into directory
C:/Users/georges/Documents/GitHub/MQP/MT9V034-vga/ipcore_dir/tmp/_cg/dcm
Delivered 1 file into directory
C:/Users/georges/Documents/GitHub/MQP/MT9V034-vga/ipcore_dir/tmp/_cg/dcm
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'dcm'...
Generating ISE project...
XCO file found: dcm.xco
XMDF file found: dcm_xmdf.tcl
Adding
C:/Users/georges/Documents/GitHub/MQP/MT9V034-vga/ipcore_dir/tmp/_cg/dcm/example
_design/dcm_exdes.ucf -view all -origin_type created
Adding
C:/Users/georges/Documents/GitHub/MQP/MT9V034-vga/ipcore_dir/tmp/_cg/dcm/example
_design/dcm_exdes.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/georges/Documents/GitHub/MQP/MT9V034-vga/ipcore_dir/tmp/_cg/dcm/exa
   mple_design/dcm_exdes.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/georges/Documents/GitHub/MQP/MT9V034-vga/ipcore_dir/tmp/_cg/dcm.asy
-view all -origin_type imported
Adding
C:/Users/georges/Documents/GitHub/MQP/MT9V034-vga/ipcore_dir/tmp/_cg/dcm.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/georges/Documents/GitHub/MQP/MT9V034-vga/ipcore_dir/tmp/_cg/dcm.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/georges/Documents/GitHub/MQP/MT9V034-vga/ipcore_dir/tmp/_cg/dcm.veo
-view all -origin_type imported
WARNING: This core does not have a top level called "/dcm"
WARNING: Top level has been set to "/dcm_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'dcm'.
