

================================================================
== Vitis HLS Report for 'store_op'
================================================================
* Date:           Thu May 16 16:22:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.835 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- s_operation  |       50|       50|         2|          1|          1|    50|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     79|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln82_fu_74_p2          |         +|   0|  0|  14|           6|           1|
    |ap_condition_92            |       and|   0|  0|   2|           1|           1|
    |icmp_ln82_fu_68_p2         |      icmp|   0|  0|  14|           6|           5|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  34|          15|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ALU_operation_blk_n      |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    6|         12|
    |i_fu_36                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   15|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_3_reg_96               |  6|   0|    6|          0|
    |i_fu_36                  |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|           store_op|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|           store_op|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|           store_op|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|           store_op|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|           store_op|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|           store_op|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|           store_op|  return value|
|ALU_operation_dout            |   in|   32|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_num_data_valid  |   in|    3|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_fifo_cap        |   in|    3|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_empty_n         |   in|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_read            |  out|    1|     ap_fifo|      ALU_operation|       pointer|
|ALU_operation_MEM_address0    |  out|    6|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_ce0         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_we0         |  out|    1|   ap_memory|  ALU_operation_MEM|         array|
|ALU_operation_MEM_d0          |  out|   32|   ap_memory|  ALU_operation_MEM|         array|
+------------------------------+-----+-----+------------+-------------------+--------------+

