<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SHUBv3_MLC_DatalogFusion_GUI: Core/Src/system_stm32wlxx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript">var page_layout=1;</script>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="side-nav" class="ui-resizable side-nav-resizable"><!-- do not remove this div, it is closed by doxygen! -->
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SHUBv3_MLC_DatalogFusion_GUI<span id="projectnumber">&#160;0.2.6</span>
   </div>
   <div id="projectbrief">ISCA Lab, HMU</div>
  </td>
 </tr>
   <tr><td colspan="2">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td></tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('system__stm32wlxx_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">system_stm32wlxx.c</div></div>
</div><!--header-->
<div class="contents">
<a href="system__stm32wlxx_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#include &quot;<a class="code" href="stm32wlxx_8h.html">stm32wlxx.h</a>&quot;</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span> </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group__stm32WLxx__System__Private__Includes.html#gaeafcff4f57440c60e64812dddd13e7cb">   88</a></span><span class="preprocessor">  #define HSE_VALUE    (32000000UL) </span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#if !defined  (MSI_VALUE)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__stm32WLxx__System__Private__Includes.html#ga90e2a73d7fe4a7425c6e31fef5ce7263">   92</a></span><span class="preprocessor">   #define MSI_VALUE    (4000000UL) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#endif </span><span class="comment">/* MSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__stm32WLxx__System__Private__Includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">   96</a></span><span class="preprocessor">  #define HSI_VALUE    (16000000UL) </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group__stm32WLxx__System__Private__Includes.html#ga4872023e65449c0506aac3ea6bec99e9">  100</a></span><span class="preprocessor"> #define LSI_VALUE  (32000UL)       </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group__stm32WLxx__System__Private__Includes.html#ga7bbb9d19e5189a6ccd0fb6fa6177d20d">  104</a></span><span class="preprocessor">  #define LSE_VALUE    (32768UL)    </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">/* Note: Following vector table addresses must be defined in line with linker</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">         configuration. */</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">/* #define USER_VECT_TAB_ADDRESS */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#if defined(USER_VECT_TAB_ADDRESS)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#ifdef CORE_CM0PLUS</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* #define VECT_TAB_SRAM */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#if defined(VECT_TAB_SRAM)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define VECT_TAB_BASE_ADDRESS   SRAM2_BASE      </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define VECT_TAB_OFFSET         0x00008000U     </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define VECT_TAB_BASE_ADDRESS   FLASH_BASE      </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define VECT_TAB_OFFSET         0x00020000U        </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#else </span><span class="comment">/* CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">/* #define VECT_TAB_SRAM */</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#if defined(VECT_TAB_SRAM)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define VECT_TAB_BASE_ADDRESS   SRAM1_BASE      </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define VECT_TAB_OFFSET         0x00000000U     </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define VECT_TAB_BASE_ADDRESS   FLASH_BASE      </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define VECT_TAB_OFFSET         0x00000000U     </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="comment">/* The SystemCoreClock variable is updated in three ways:</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">      1) from within HAL_Init()</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">      2) by calling CMSIS function SystemCoreClockUpdate()</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">  */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">  183</a></span>  uint32_t <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>  = 4000000UL; <span class="comment">/*CPU1: M4 on MSI clock after startup (4MHz)*/</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="group__STM32WLxx__System__Private__Variables.html#ga094c87a4ec51afe55595514d0b40e6fa">  185</a></span>  <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#ga094c87a4ec51afe55595514d0b40e6fa">AHBPrescTable</a>[16UL] = {1UL, 3UL, 5UL, 1UL, 1UL, 6UL, 10UL, 32UL, 2UL, 4UL, 8UL, 16UL, 64UL, 128UL, 256UL, 512UL};</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group__STM32WLxx__System__Private__Variables.html#gaedf64a04048e826a42c4eac37c2ecda0">  187</a></span>  <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaedf64a04048e826a42c4eac37c2ecda0">APBPrescTable</a>[8UL]  = {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL};</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="foldopen" id="foldopen00189" data-start="{" data-end="};">
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="group__STM32WLxx__System__Private__Variables.html#ga97fd1cc016516302e2915d3154b980b5">  189</a></span>  <span class="keyword">const</span> uint32_t <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#ga97fd1cc016516302e2915d3154b980b5">MSIRangeTable</a>[16UL] = {100000UL, 200000UL, 400000UL, 800000UL, 1000000UL, 2000000UL, \</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    4000000UL, 8000000UL, 16000000UL, 24000000UL, 32000000UL, 48000000UL, 0UL, 0UL, 0UL, 0UL}; <span class="comment">/* 0UL values are incorrect cases */</span></div>
</div>
<div class="foldopen" id="foldopen00211" data-start="{" data-end="}">
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="group__STM32WLxx__System__Private__Functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">  211</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__STM32WLxx__System__Private__Functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#if defined(USER_VECT_TAB_ADDRESS)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  <span class="comment">/* Configure the Vector Table location add offset address ------------------*/</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPACR |= ((3UL &lt;&lt; (10UL*2UL))|(3UL &lt;&lt; (11UL*2UL)));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>}</div>
</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="foldopen" id="foldopen00266" data-start="{" data-end="}">
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="group__STM32WLxx__System__Private__Functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  266</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__STM32WLxx__System__Private__Functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>{</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span> <span class="comment">/* Get MSI Range frequency--------------------------------------------------*/</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>   <span class="comment">/* Get MSI Range frequency--------------------------------------------------*/</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>   <span class="keywordflow">if</span>((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a>) == 0U)</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>   { <span class="comment">/* MSISRANGE from RCC_CSR applies */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>     msirange = (<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a>) &gt;&gt; 8U;</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>   }</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>   <span class="keywordflow">else</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>   { <span class="comment">/* MSIRANGE from RCC_CR applies */</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>     msirange = (<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a>) &gt;&gt; 4U;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>   }</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>   <span class="comment">/*MSI frequency range in HZ*/</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>   msirange = <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#ga97fd1cc016516302e2915d3154b980b5">MSIRangeTable</a>[msirange];</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="comment">/*SystemCoreClock=HAL_RCC_GetSysClockFreq();*/</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="keywordflow">switch</span> (<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  {</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>    <span class="keywordflow">case</span> 0x00:   <span class="comment">/* MSI used as system clock source */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>      <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = msirange;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <span class="keywordflow">case</span> 0x04:  <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>      <span class="comment">/* HSI used as system clock source */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>        <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="group__stm32WLxx__System__Private__Includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <span class="keywordflow">case</span> 0x08:  <span class="comment">/* HSE used as system clock source */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>      <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_define" href="group__stm32WLxx__System__Private__Includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    <span class="keywordflow">case</span> 0x0C: <span class="comment">/* PLL used as system clock  source */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>      <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">         SYSCLK = PLL_VCO / PLLR</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">         */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>      pllsource = (<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>      pllm = ((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a>) + 1UL ;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>      <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>      {</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>        <span class="keywordflow">case</span> 0x02:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>          pllvco = (<a class="code hl_define" href="group__stm32WLxx__System__Private__Includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / pllm);</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span> </div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>        <span class="keywordflow">case</span> 0x03:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>          pllvco = (<a class="code hl_define" href="group__stm32WLxx__System__Private__Includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / pllm);</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>        <span class="keywordflow">default</span>:    <span class="comment">/* MSI used as PLL clock source */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>          pllvco = (msirange / pllm);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>      }</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>      pllvco = pllvco * ((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>);</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>      pllr = (((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a>) + 1UL);</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>      <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = pllvco/pllr;</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>      <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = msirange;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  }</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="comment">/* Compute HCLK clock frequency --------------------------------------------*/</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp;  defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="comment">/* Get HCLK2 prescaler */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  tmp = <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#ga094c87a4ec51afe55595514d0b40e6fa">AHBPrescTable</a>[((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;EXTCFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaab185561cca7116d708122dc099de224">RCC_EXTCFGR_C2HPRE</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga258ae27313c07b5ff721021762967633">RCC_EXTCFGR_C2HPRE_Pos</a>)];</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="comment">/* Get HCLK1 prescaler */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  tmp = <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#ga094c87a4ec51afe55595514d0b40e6fa">AHBPrescTable</a>[((<a class="code hl_define" href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a>)];</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span> </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="comment">/* Core clock frequency */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>  <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_variable" href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / tmp;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>}</div>
</div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition</b> <a href="core__armv81mml_8h_source.html#l02044">core_armv81mml.h:2044</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga054a1764497165e83c364efc148f42f0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a></div><div class="ttdeci">#define RCC_CSR_MSISRANGE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07383">stm32wl55xx.h:7383</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga07ad83eab3b62a51d110572d0a78c833"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a></div><div class="ttdeci">#define RCC_CR_MSIRANGE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06618">stm32wl55xx.h:6618</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06703">stm32wl55xx.h:6703</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2447eb7ab6388f0446e7550df8f50d90"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2447eb7ab6388f0446e7550df8f50d90">RCC_CFGR_HPRE_Pos</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06708">stm32wl55xx.h:6708</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga258ae27313c07b5ff721021762967633"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga258ae27313c07b5ff721021762967633">RCC_EXTCFGR_C2HPRE_Pos</a></div><div class="ttdeci">#define RCC_EXTCFGR_C2HPRE_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07433">stm32wl55xx.h:7433</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga49933766dd383651a6757d47f76649de"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a></div><div class="ttdeci">#define RCC_CR_MSIRGSEL</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06613">stm32wl55xx.h:6613</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06785">stm32wl55xx.h:6785</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga681f0ec251dffb419df8fa23137fe810"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga681f0ec251dffb419df8fa23137fe810">RCC_PLLCFGR_PLLM_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06776">stm32wl55xx.h:6776</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6a5d83613de06413fea907a5a4df341b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6a5d83613de06413fea907a5a4df341b">RCC_PLLCFGR_PLLR_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06819">stm32wl55xx.h:6819</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga78a5913e3fc53a740fe874ece04b2d84"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_Pos</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06783">stm32wl55xx.h:6783</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06772">stm32wl55xx.h:6772</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06778">stm32wl55xx.h:6778</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaab185561cca7116d708122dc099de224"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaab185561cca7116d708122dc099de224">RCC_EXTCFGR_C2HPRE</a></div><div class="ttdeci">#define RCC_EXTCFGR_C2HPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l07435">stm32wl55xx.h:7435</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf94ebe400d76dd3d34e78244a8ceb050"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06821">stm32wl55xx.h:6821</a></div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l06710">stm32wl55xx.h:6710</a></div></div>
<div class="ttc" id="agroup__Peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group__Peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> <a href="stm32wl55xx_8h_source.html#l01159">stm32wl55xx.h:1159</a></div></div>
<div class="ttc" id="agroup__STM32WLxx__System__Private__Functions_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="group__STM32WLxx__System__Private__Functions.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system.</div><div class="ttdef"><b>Definition</b> <a href="#l00211">system_stm32wlxx.c:211</a></div></div>
<div class="ttc" id="agroup__STM32WLxx__System__Private__Functions_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="group__STM32WLxx__System__Private__Functions.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition</b> <a href="#l00266">system_stm32wlxx.c:266</a></div></div>
<div class="ttc" id="agroup__STM32WLxx__System__Private__Variables_html_ga094c87a4ec51afe55595514d0b40e6fa"><div class="ttname"><a href="group__STM32WLxx__System__Private__Variables.html#ga094c87a4ec51afe55595514d0b40e6fa">AHBPrescTable</a></div><div class="ttdeci">const uint32_t AHBPrescTable[16UL]</div><div class="ttdef"><b>Definition</b> <a href="#l00185">system_stm32wlxx.c:185</a></div></div>
<div class="ttc" id="agroup__STM32WLxx__System__Private__Variables_html_ga97fd1cc016516302e2915d3154b980b5"><div class="ttname"><a href="group__STM32WLxx__System__Private__Variables.html#ga97fd1cc016516302e2915d3154b980b5">MSIRangeTable</a></div><div class="ttdeci">const uint32_t MSIRangeTable[16UL]</div><div class="ttdef"><b>Definition</b> <a href="#l00189">system_stm32wlxx.c:189</a></div></div>
<div class="ttc" id="agroup__STM32WLxx__System__Private__Variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group__STM32WLxx__System__Private__Variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition</b> <a href="#l00183">system_stm32wlxx.c:183</a></div></div>
<div class="ttc" id="agroup__STM32WLxx__System__Private__Variables_html_gaedf64a04048e826a42c4eac37c2ecda0"><div class="ttname"><a href="group__STM32WLxx__System__Private__Variables.html#gaedf64a04048e826a42c4eac37c2ecda0">APBPrescTable</a></div><div class="ttdeci">const uint32_t APBPrescTable[8UL]</div><div class="ttdef"><b>Definition</b> <a href="#l00187">system_stm32wlxx.c:187</a></div></div>
<div class="ttc" id="agroup__stm32WLxx__System__Private__Includes_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group__stm32WLxx__System__Private__Includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition</b> <a href="#l00096">system_stm32wlxx.c:96</a></div></div>
<div class="ttc" id="agroup__stm32WLxx__System__Private__Includes_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group__stm32WLxx__System__Private__Includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition</b> <a href="#l00088">system_stm32wlxx.c:88</a></div></div>
<div class="ttc" id="astm32wlxx_8h_html"><div class="ttname"><a href="stm32wlxx_8h.html">stm32wlxx.h</a></div><div class="ttdoc">CMSIS STM32WLxx Device Peripheral Access Layer Header File.</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_c6310732a22f63c0c2fc5595561e68f1.html">Core</a></li><li class="navelem"><a class="el" href="dir_b596f468b52957496e4f78b80e029268.html">Src</a></li><li class="navelem"><a class="el" href="system__stm32wlxx_8c.html">system_stm32wlxx.c</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
