// Seed: 3371023987
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input id_3,
    output id_4,
    output tri0 id_5,
    output logic id_6,
    input id_7,
    output logic id_8,
    input id_9,
    input id_10,
    output logic id_11,
    output logic id_12
);
  type_22(
      1, id_2
  );
  assign id_12 = 1;
  assign id_8  = {1, (id_9 ? (id_10 && id_7) : id_1), 1};
  logic id_13;
  logic id_14;
  logic id_15;
  assign id_5[1] = 1 - id_2;
  logic id_16 = 1'b0;
endmodule
