
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {pe_border.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/pe_border.sv
Opening include file ireg_border.sv
Opening include file wreg.sv
Opening include file mul_border.sv
Opening include file sobol16.sv
Opening include file acc.sv
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine wreg line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 81 in file
	'sobol16.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine sobol16 line 20 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sobol16 line 49 in file
		'sobol16.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sobolSeq_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine acc line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pe_border line 96 in file
		'/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/pe_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     en_i_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_w_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     en_o_d_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_i_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_w_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     clr_o_d_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mac_done_d_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Loaded 6 designs.
Current design is 'ireg_border'.
ireg_border wreg sobol16 mul_border acc pe_border
set current_design pe_border
pe_border
link

  Linking design 'pe_border'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  pe_border                   /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/pe_border.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (5 designs)               /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/ireg_border.db, etc

Information: Building the design 'ireg_border' instantiated from design 'pe_border' with
	the parameters "WIDTH=16". (HDL-193)
Warning:  ireg_border.sv:38: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine ireg_border_WIDTH16 line 20 in file
		'ireg_border.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     o_data_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ireg_border_WIDTH16)
Information: Building the design 'wreg' instantiated from design 'pe_border' with
	the parameters "WIDTH=16". (HDL-193)

Inferred memory devices in process
	in routine wreg_WIDTH16 line 18 in file
		'wreg.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   o_data_abs_reg    | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|   o_data_sign_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (wreg_WIDTH16)
Information: Building the design 'mul_border' instantiated from design 'pe_border' with
	the parameters "WIDTH=16". (HDL-193)
Presto compilation completed successfully. (mul_border_WIDTH16)
Information: Building the design 'acc' instantiated from design 'pe_border' with
	the parameters "WIDTH=24". (HDL-193)

Inferred memory devices in process
	in routine acc_WIDTH24 line 26 in file
		'acc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum_o_reg      | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH24)
1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n mac_done en_i clr_i en_w clr_w en_o clr_o ifm[15] ifm[14] ifm[13] ifm[12] ifm[11] ifm[10] ifm[9] ifm[8] ifm[7] ifm[6] ifm[5] ifm[4] ifm[3] ifm[2] ifm[1] ifm[0] wght_sign wght_abs[14] wght_abs[13] wght_abs[12] wght_abs[11] wght_abs[10] wght_abs[9] wght_abs[8] wght_abs[7] wght_abs[6] wght_abs[5] wght_abs[4] wght_abs[3] wght_abs[2] wght_abs[1] wght_abs[0] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{mac_done en_i clr_i en_w clr_w en_o clr_o ifm[15] ifm[14] ifm[13] ifm[12] ifm[11] ifm[10] ifm[9] ifm[8] ifm[7] ifm[6] ifm[5] ifm[4] ifm[3] ifm[2] ifm[1] ifm[0] wght_sign wght_abs[14] wght_abs[13] wght_abs[12] wght_abs[11] wght_abs[10] wght_abs[9] wght_abs[8] wght_abs[7] wght_abs[6] wght_abs[5] wght_abs[4] wght_abs[3] wght_abs[2] wght_abs[1] wght_abs[0] ofm[23] ofm[22] ofm[21] ofm[20] ofm[19] ofm[18] ofm[17] ofm[16] ofm[15] ofm[14] ofm[13] ofm[12] ofm[11] ofm[10] ofm[9] ofm[8] ofm[7] ofm[6] ofm[5] ofm[4] ofm[3] ofm[2] ofm[1] ofm[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'pe_border'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_border has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'acc_WIDTH24'
  Processing 'sobol16_0'
  Processing 'mul_border_WIDTH16'
  Processing 'wreg_WIDTH16'
  Processing 'ireg_border_WIDTH16'
  Processing 'pe_border'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'acc_WIDTH24_DW01_add_0'
  Processing 'mul_border_WIDTH16_DW01_cmp2_0'
  Processing 'mul_border_WIDTH16_DW01_cmp2_1'
  Processing 'sobol16_1_DW01_add_0_DW01_add_1'
  Processing 'sobol16_0_DW01_add_0_DW01_add_2'
  Processing 'ireg_border_WIDTH16_DW01_sub_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    2605.7      0.66      14.9       0.1                          
    0:00:05    2604.5      0.66      14.9       0.1                          
    0:00:05    2604.5      0.66      14.9       0.1                          
    0:00:05    2604.2      0.66      14.9       0.1                          
    0:00:05    2604.2      0.66      14.9       0.1                          
    0:00:05    2475.1      0.60      10.5       0.1                          
    0:00:06    2470.0      0.44       7.0       0.1                          
    0:00:06    2476.6      0.38       4.8       0.1                          
    0:00:06    2489.8      0.32       3.7       0.1                          
    0:00:06    2493.4      0.31       3.6       0.1                          
    0:00:06    2493.4      0.29       3.0       0.1                          
    0:00:06    2497.0      0.23       2.1       0.1                          
    0:00:06    2498.7      0.24       2.2       0.1                          
    0:00:06    2500.8      0.24       2.3       0.1                          
    0:00:06    2500.8      0.24       2.3       0.1                          
    0:00:06    2500.8      0.24       2.3       0.1                          
    0:00:06    2500.8      0.24       2.3       0.1                          
    0:00:06    2500.8      0.24       2.3       0.1                          
    0:00:06    2503.8      0.25       2.3       0.0                          
    0:00:06    2503.8      0.25       2.3       0.0                          
    0:00:06    2503.8      0.25       2.3       0.0                          
    0:00:06    2503.8      0.25       2.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06    2503.8      0.25       2.3       0.0                          
    0:00:06    2508.9      0.22       2.0       0.0 U_acc/sum_o_reg[15]/D    
    0:00:06    2550.1      0.20       1.8       0.0 U_acc/sum_o_reg[23]/D    
    0:00:06    2577.8      0.17       1.5       0.0 U_acc/sum_o_reg[23]/D    
    0:00:06    2578.0      0.16       1.3       0.0 U_acc/sum_o_reg[15]/D    
    0:00:06    2587.4      0.15       1.2       0.0 U_acc/sum_o_reg[23]/D    
    0:00:06    2597.1      0.14       1.0       0.0 U_acc/sum_o_reg[11]/D    
    0:00:06    2600.1      0.13       0.9       0.0 U_acc/sum_o_reg[15]/D    
    0:00:06    2583.9      0.12       0.8       0.0 U_acc/sum_o_reg[15]/D    
    0:00:06    2583.9      0.12       0.8       0.0 U_acc/sum_o_reg[15]/D    
    0:00:06    2590.5      0.11       0.7       0.0 U_acc/sum_o_reg[15]/D    
    0:00:06    2599.6      0.10       0.6       0.0 U_acc/sum_o_reg[23]/D    
    0:00:06    2599.6      0.09       0.5       0.0 U_acc/sum_o_reg[23]/D    
    0:00:07    2599.6      0.09       0.5       0.0 U_acc/sum_o_reg[23]/D    
    0:00:07    2603.5      0.08       0.4       0.0 U_acc/sum_o_reg[22]/D    
    0:00:07    2603.5      0.08       0.4       0.0 U_acc/sum_o_reg[23]/D    
    0:00:07    2610.6      0.08       0.4       0.0 U_acc/sum_o_reg[23]/D    
    0:00:07    2610.6      0.08       0.3       0.0 U_acc/sum_o_reg[23]/D    
    0:00:07    2613.9      0.06       0.2       0.0 U_acc/sum_o_reg[22]/D    
    0:00:07    2620.2      0.06       0.2       0.0 U_acc/sum_o_reg[23]/D    
    0:00:07    2622.3      0.05       0.2       0.0 U_acc/sum_o_reg[15]/D    
    0:00:07    2632.9      0.02       0.1       0.0 U_acc/sum_o_reg[15]/D    
    0:00:07    2633.2      0.02       0.1       0.0 U_acc/sum_o_reg[15]/D    
    0:00:07    2657.8      0.02       0.0       0.0 U_acc/sum_o_reg[15]/D    
    0:00:07    2656.1      0.00       0.0       0.0 U_acc/sum_o_reg[15]/D    
    0:00:07    2656.1      0.00       0.0       0.0                          
    0:00:08    2654.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08    2654.8      0.00       0.0       0.0                          
    0:00:08    2654.8      0.00       0.0       0.0                          
    0:00:08    2574.0      0.00       0.0       0.0                          
    0:00:08    2550.8      0.00       0.0       0.0                          
    0:00:08    2548.8      0.00       0.0       0.0                          
    0:00:08    2548.8      0.00       0.0       0.0                          
    0:00:08    2548.8      0.00       0.0       0.0                          
    0:00:08    2548.8      0.00       0.0       0.0                          
    0:00:08    2549.1      0.00       0.0       0.0                          
    0:00:08    2513.7      0.03       0.0       0.0                          
    0:00:08    2512.7      0.03       0.1       0.0                          
    0:00:08    2512.2      0.03       0.1       0.0                          
    0:00:08    2512.2      0.03       0.1       0.0                          
    0:00:08    2512.2      0.03       0.1       0.0                          
    0:00:08    2512.2      0.03       0.1       0.0                          
    0:00:08    2512.2      0.03       0.1       0.0                          
    0:00:08    2512.2      0.03       0.1       0.0                          
    0:00:08    2520.3      0.01       0.0       0.0                          
    0:00:08    2520.6      0.00       0.0       0.0                          
    0:00:08    2520.6      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Tue Mar 23 12:06:47 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     2

Cells                                                               2
    Connected to power or ground (LINT-32)                          2
--------------------------------------------------------------------------------

Warning: In design 'acc_WIDTH24_DW01_add_2', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'acc_WIDTH24_DW01_add_2', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mul_border_WIDTH16', a pin on submodule 'U_sobol_I' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'enable' is connected to logic 1. 
Warning: In design 'acc_WIDTH24', a pin on submodule 'add_34' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design pe_border has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pe_border'
Information: The register 'U_mul_border/U_sobol_W/sobolSeq_reg[0]' will be removed. (OPT-1207)
Information: The register 'U_mul_border/U_sobol_I/sobolSeq_reg[0]' will be removed. (OPT-1207)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:10    2637.5      0.56       5.5       0.1                                0.00  
    0:00:10    2633.7      0.57       5.7       0.1                                0.00  
    0:00:10    2633.7      0.57       5.7       0.1                                0.00  
    0:00:10    2632.4      0.57       5.7       0.1                                0.00  
    0:00:10    2632.4      0.57       5.7       0.1                                0.00  
    0:00:11    2483.7      0.57       5.0       0.0                                0.00  
    0:00:11    2484.0      0.53       4.6       0.0                                0.00  
    0:00:11    2486.0      0.46       3.6       0.0                                0.00  
    0:00:11    2487.8      0.44       3.4       0.0                                0.00  
    0:00:11    2491.9      0.42       3.3       0.0                                0.00  
    0:00:11    2499.0      0.39       3.1       0.0                                0.00  
    0:00:11    2503.6      0.38       3.2       0.0                                0.00  
    0:00:11    2507.9      0.36       3.0       0.0                                0.00  
    0:00:11    2507.9      0.36       3.0       0.0                                0.00  
    0:00:11    2507.9      0.36       3.0       0.0                                0.00  
    0:00:11    2507.9      0.36       3.0       0.0                                0.00  
    0:00:11    2507.9      0.36       3.0       0.0                                0.00  
    0:00:11    2507.9      0.36       3.0       0.0                                0.00  
    0:00:11    2507.9      0.36       3.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:11    2507.9      0.36       3.0       0.0                                0.00  
    0:00:11    2518.8      0.31       2.5       0.0 U_acc/sum_o_reg[18]/D          0.00  
    0:00:11    2562.0      0.28       2.2       0.0 U_acc/sum_o_reg[18]/D          0.00  
    0:00:11    2570.2      0.26       2.1       0.0 U_acc/sum_o_reg[18]/D          0.00  
    0:00:11    2591.5      0.24       1.8       0.0 U_acc/sum_o_reg[18]/D          0.00  
    0:00:11    2597.1      0.23       1.8       0.0 U_acc/sum_o_reg[18]/D          0.00  
    0:00:11    2617.4      0.23       1.6       0.0 U_acc/sum_o_reg[18]/D          0.00  
    0:00:11    2627.1      0.21       1.8       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:11    2629.9      0.20       1.7       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:11    2624.8      0.19       1.6       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:12    2620.0      0.18       1.5       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:12    2617.7      0.18       1.5       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:12    2617.2      0.17       1.4       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:12    2613.1      0.16       1.2       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:12    2611.8      0.14       1.1       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:12    2611.8      0.14       1.0       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:12    2611.8      0.13       1.0       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:12    2611.6      0.13       1.0       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:13    2625.3      0.12       0.8       0.0                                0.00  
    0:00:13    2628.9      0.10       0.7       0.0 U_acc/sum_o_reg[18]/D          0.00  
    0:00:13    2633.4      0.10       0.7       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:13    2637.3      0.09       0.6       0.0 U_acc/sum_o_reg[23]/D          0.00  
    0:00:13    2637.5      0.09       0.5       0.0 U_acc/sum_o_reg[18]/D          0.00  
    0:00:13    2642.3      0.08       0.5       0.0 U_acc/sum_o_reg[18]/D          0.00  
    0:00:13    2643.9      0.08       0.4       0.0 U_acc/sum_o_reg[19]/D          0.00  
    0:00:13    2656.3      0.05       0.3       0.0                                0.00  
    0:00:14    2655.0      0.05       0.3       0.1                                0.00  
    0:00:14    2652.2      0.02       0.1       0.1 U_acc/sum_o_reg[18]/D          0.00  
    0:00:14    2652.2      0.02       0.1       0.1 U_acc/sum_o_reg[18]/D          0.00  
    0:00:15    2717.3      0.02       0.1       0.1                                0.00  
    0:00:15    2717.3      0.02       0.1       0.1 U_acc/sum_o_reg[18]/D          0.00  
    0:00:15    2717.6      0.02       0.1       0.1 U_acc/sum_o_reg[18]/D          0.00  
    0:00:15    2716.8      0.02       0.1       0.1 U_acc/sum_o_reg[18]/D          0.00  
    0:00:16    2721.6      0.02       0.1       0.1                                0.00  
    0:00:17    2720.1      0.01       0.0       0.1 U_acc/sum_o_reg[18]/D          0.00  
    0:00:19    2679.2      0.00       0.0       0.1 U_acc/sum_o_reg[18]/D          0.00  
    0:00:19    2678.7      0.00       0.0       0.1 U_acc/sum_o_reg[18]/D          0.00  
    0:00:19    2681.7      0.00       0.0       0.1 U_acc/sum_o_reg[18]/D          0.00  
    0:00:19    2681.7      0.00       0.0       0.1                                0.00  
    0:00:20    2549.3      0.00       0.0       0.1                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:20    2549.3      0.00       0.0       0.1                               -0.03  
    0:00:20    2548.3      0.00       0.0       0.0                               -0.03  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:20    2548.3      0.00       0.0       0.0                               -0.03  
    0:00:20    2548.3      0.00       0.0       0.0                               -0.03  
    0:00:20    2496.2      0.01       0.0       0.0                               -0.03  
    0:00:20    2473.3      0.01       0.0       0.0                               -0.03  
    0:00:20    2472.1      0.01       0.0       0.0                               -0.03  
    0:00:20    2470.8      0.01       0.0       0.0                               -0.03  
    0:00:20    2469.5      0.01       0.0       0.0                               -0.03  
    0:00:20    2469.5      0.01       0.0       0.0                               -0.03  
    0:00:20    2469.3      0.00       0.0       0.0                               -0.03  
    0:00:20    2452.5      0.00       0.0       0.0                               -0.03  
    0:00:20    2442.3      0.01       0.0       0.0                               -0.03  
    0:00:20    2439.5      0.01       0.0       0.0                               -0.03  
    0:00:20    2439.5      0.01       0.0       0.0                               -0.03  
    0:00:20    2439.5      0.01       0.0       0.0                               -0.03  
    0:00:20    2439.5      0.01       0.0       0.0                               -0.03  
    0:00:20    2439.5      0.01       0.0       0.0                               -0.03  
    0:00:20    2439.5      0.01       0.0       0.0                               -0.03  
    0:00:20    2439.5      0.01       0.0       0.0                               -0.03  
    0:00:20    2437.0      0.01       0.0       0.0                               -0.03  
    0:00:20    2430.6      0.01       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > pe_border_area.txt
report_power > pe_border_power.txt
report_timing -delay min > pe_border_min_delay.txt
report_timing -delay max > pe_border_max_delay.txt
#### write out final netlist ######
write -format verilog pe_border -output pe_border.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/unaryrate/pe_border.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit
Memory usage for this session 145 Mbytes.
Memory usage for this session including child processes 145 Mbytes.
CPU usage for this session 20 seconds ( 0.01 hours ).
Elapsed time for this session 22 seconds ( 0.01 hours ).

Thank you...
