// Seed: 4145138740
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6, id_7;
  initial id_3 <= id_2;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial
    wait (1)
      if (1) id_6 <= 1 - 1 ? 1 : id_2;
      else;
  integer id_8;
  module_0(
      id_3, id_2, id_6, id_1, id_7
  );
endmodule
