Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/altera/13.1/lab/qrs_lab2/hardware/ --output-directory=E:/altera/13.1/lab/qrs_lab2/hardware/hardware/ --report-file=bsf:E:/altera/13.1/lab/qrs_lab2/hardware/system_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=E:/altera/13.1/lab/qrs_lab2/hardware/system_qsys.qsys
Progress: Loading hardware/system_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_rom
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding new_number [altera_avalon_pio 13.1]
Progress: Parameterizing module new_number
Progress: Adding green_LEDs [altera_avalon_pio 13.1]
Progress: Parameterizing module green_LEDs
Progress: Adding red_LEDs [altera_avalon_pio 13.1]
Progress: Parameterizing module red_LEDs
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: system_qsys.new_number: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: system_qsys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/altera/13.1/lab/qrs_lab2/hardware/ --output-directory=E:/altera/13.1/lab/qrs_lab2/hardware/hardware/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/altera/13.1/lab/qrs_lab2/hardware/system_qsys.html --report-file=sopcinfo:E:/altera/13.1/lab/qrs_lab2/hardware/system_qsys.sopcinfo --report-file=cmp:E:/altera/13.1/lab/qrs_lab2/hardware/system_qsys.cmp --report-file=qip:E:/altera/13.1/lab/qrs_lab2/hardware/hardware/synthesis/system_qsys.qip --report-file=svd --report-file=regmap:E:/altera/13.1/lab/qrs_lab2/hardware/hardware/synthesis/system_qsys.regmap --report-file=debuginfo:E:/altera/13.1/lab/qrs_lab2/hardware/hardware/synthesis/system_qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=E:/altera/13.1/lab/qrs_lab2/hardware/system_qsys.qsys --language=VERILOG
Progress: Loading hardware/system_qsys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_rom [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_rom
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_ram
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding new_number [altera_avalon_pio 13.1]
Progress: Parameterizing module new_number
Progress: Adding green_LEDs [altera_avalon_pio 13.1]
Progress: Parameterizing module green_LEDs
Progress: Adding red_LEDs [altera_avalon_pio 13.1]
Progress: Parameterizing module red_LEDs
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: system_qsys.new_number: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: system_qsys.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver
Info: system_qsys: Generating system_qsys "system_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 35 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 9 modules, 35 connections
Info: merlin_translator_transform: After transform: 19 modules, 75 connections
Info: merlin_domain_transform: After transform: 38 modules, 202 connections
Info: merlin_router_transform: After transform: 48 modules, 242 connections
Info: merlin_traffic_limiter_transform: After transform: 50 modules, 252 connections
Info: merlin_network_to_switch_transform: After transform: 69 modules, 304 connections
Info: limiter_update_transform: After transform: 69 modules, 306 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 71 modules, 376 connections
Info: merlin_hierarchy_transform: After transform: 10 modules, 37 connections
Info: merlin_mm_transform: After transform: 10 modules, 37 connections
Info: merlin_interrupt_mapper_transform: After transform: 11 modules, 41 connections
Info: reset_adaptation_transform: After transform: 13 modules, 42 connections
Info: nios2_qsys_0: Starting RTL generation for module 'system_qsys_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec E:/altera/13.1/quartus/bin/eperlcmd.exe -I E:/altera/13.1/quartus/bin/perl/lib -I E:/altera/13.1/quartus/sopc_builder/bin/europa -I E:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.1/quartus/sopc_builder/bin -I E:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=system_qsys_nios2_qsys_0 --dir=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0001_nios2_qsys_0_gen/ --quartus_dir=E:/altera/13.1/quartus --verilog --config=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0001_nios2_qsys_0_gen//system_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Couldn't query license setup in Quartus directory E:/altera/13.1/quartus
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Couldn't query license setup in Quartus directory E:/altera/13.1/quartus
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2020.03.14 16:27:07 (*)     Testbench
Info: nios2_qsys_0: # 2020.03.14 16:27:08 (*)     Instruction decoding
Info: nios2_qsys_0: # 2020.03.14 16:27:08 (*)       Instruction fields
Info: nios2_qsys_0: # 2020.03.14 16:27:08 (*)       Instruction decodes
Info: nios2_qsys_0: # 2020.03.14 16:27:08 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2020.03.14 16:27:08 (*)       Instruction controls
Info: nios2_qsys_0: # 2020.03.14 16:27:08 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2020.03.14 16:27:09 (*)     Pipeline backend
Info: nios2_qsys_0: # 2020.03.14 16:27:11 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2020.03.14 16:27:14 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2020.03.14 16:27:15 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'system_qsys_nios2_qsys_0'
Info: nios2_qsys_0: "system_qsys" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_rom: Starting RTL generation for module 'system_qsys_onchip_rom'
Info: onchip_rom:   Generation command is [exec E:/altera/13.1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.1/quartus/bin/perl/lib -I E:/altera/13.1/quartus/sopc_builder/bin/europa -I E:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.1/quartus/sopc_builder/bin -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_qsys_onchip_rom --dir=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0002_onchip_rom_gen/ --quartus_dir=E:/altera/13.1/quartus --verilog --config=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0002_onchip_rom_gen//system_qsys_onchip_rom_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_rom: Done RTL generation for module 'system_qsys_onchip_rom'
Info: onchip_rom: "system_qsys" instantiated altera_avalon_onchip_memory2 "onchip_rom"
Info: onchip_ram: Starting RTL generation for module 'system_qsys_onchip_ram'
Info: onchip_ram:   Generation command is [exec E:/altera/13.1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.1/quartus/bin/perl/lib -I E:/altera/13.1/quartus/sopc_builder/bin/europa -I E:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.1/quartus/sopc_builder/bin -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_qsys_onchip_ram --dir=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0003_onchip_ram_gen/ --quartus_dir=E:/altera/13.1/quartus --verilog --config=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0003_onchip_ram_gen//system_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'system_qsys_onchip_ram'
Info: onchip_ram: "system_qsys" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: jtag_uart_0: Starting RTL generation for module 'system_qsys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec E:/altera/13.1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.1/quartus/bin/perl/lib -I E:/altera/13.1/quartus/sopc_builder/bin/europa -I E:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.1/quartus/sopc_builder/bin -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_qsys_jtag_uart_0 --dir=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0004_jtag_uart_0_gen/ --quartus_dir=E:/altera/13.1/quartus --verilog --config=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0004_jtag_uart_0_gen//system_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_qsys_jtag_uart_0'
Info: jtag_uart_0: "system_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "system_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: new_number: Starting RTL generation for module 'system_qsys_new_number'
Info: new_number:   Generation command is [exec E:/altera/13.1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.1/quartus/bin/perl/lib -I E:/altera/13.1/quartus/sopc_builder/bin/europa -I E:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.1/quartus/sopc_builder/bin -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_new_number --dir=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0006_new_number_gen/ --quartus_dir=E:/altera/13.1/quartus --verilog --config=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0006_new_number_gen//system_qsys_new_number_component_configuration.pl  --do_build_sim=0  ]
Info: new_number: Done RTL generation for module 'system_qsys_new_number'
Info: new_number: "system_qsys" instantiated altera_avalon_pio "new_number"
Info: green_LEDs: Starting RTL generation for module 'system_qsys_green_LEDs'
Info: green_LEDs:   Generation command is [exec E:/altera/13.1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.1/quartus/bin/perl/lib -I E:/altera/13.1/quartus/sopc_builder/bin/europa -I E:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.1/quartus/sopc_builder/bin -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_green_LEDs --dir=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0007_green_LEDs_gen/ --quartus_dir=E:/altera/13.1/quartus --verilog --config=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0007_green_LEDs_gen//system_qsys_green_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: green_LEDs: Done RTL generation for module 'system_qsys_green_LEDs'
Info: green_LEDs: "system_qsys" instantiated altera_avalon_pio "green_LEDs"
Info: red_LEDs: Starting RTL generation for module 'system_qsys_red_LEDs'
Info: red_LEDs:   Generation command is [exec E:/altera/13.1/quartus/bin/perl/bin/perl.exe -I E:/altera/13.1/quartus/bin/perl/lib -I E:/altera/13.1/quartus/sopc_builder/bin/europa -I E:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I E:/altera/13.1/quartus/sopc_builder/bin -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_qsys_red_LEDs --dir=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0008_red_LEDs_gen/ --quartus_dir=E:/altera/13.1/quartus --verilog --config=C:/Users/lenovo.000/AppData/Local/Temp/alt8335_5995597083837175938.dir/0008_red_LEDs_gen//system_qsys_red_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: red_LEDs: Done RTL generation for module 'system_qsys_red_LEDs'
Info: red_LEDs: "system_qsys" instantiated altera_avalon_pio "red_LEDs"
Info: pipeline_bridge_swap_transform: After transform: 62 modules, 213 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 62 modules, 213 connections
Info: mm_interconnect_0: "system_qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "system_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system_qsys" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file E:/altera/13.1/lab/qrs_lab2/hardware/hardware/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file E:/altera/13.1/lab/qrs_lab2/hardware/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/altera/13.1/lab/qrs_lab2/hardware/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/altera/13.1/lab/qrs_lab2/hardware/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: system_qsys: Done "system_qsys" with 30 modules, 52 files, 1437097 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
