# ias0600_vhdl
alpha branch contains lab 1 - 5 of the coursework
<p>I added a parameterized full subtractor and 7-seg display for the multiplier as bonus act
<p>tried to add a divider based on the subtractor, but not quite sure how to go about it.
<p>need some more research on this
