// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write,
        p_kernel_val_1_V_0_read,
        p_kernel_val_1_V_2_read,
        p_kernel_val_2_V_0_read,
        p_kernel_val_2_V_2_read
);

parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st10_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv11_43A = 11'b10000111010;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv11_438 = 11'b10000111000;
parameter    ap_const_lv11_437 = 11'b10000110111;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv12_438 = 12'b10000111000;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_86E = 12'b100001101110;
parameter    ap_const_lv12_FFE = 12'b111111111110;
parameter    ap_const_lv12_FFD = 12'b111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv11_782 = 11'b11110000010;
parameter    ap_const_lv12_780 = 12'b11110000000;
parameter    ap_const_lv13_EFE = 13'b111011111110;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv8_FF = 8'b11111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;
input  [3:0] p_kernel_val_1_V_0_read;
input  [2:0] p_kernel_val_1_V_2_read;
input  [1:0] p_kernel_val_2_V_0_read;
input  [1:0] p_kernel_val_2_V_2_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_22;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg   [0:0] exitcond_reg_2451;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2451_pp0_iter1;
reg   [0:0] or_cond_i_i_reg_2460;
reg   [0:0] ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1;
reg   [0:0] icmp_reg_2400;
reg   [0:0] tmp_5_reg_2391;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg   [0:0] or_cond_i_reg_2487;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [10:0] p_027_0_i_reg_542;
wire   [1:0] tmp_3_fu_553_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_119;
wire  signed [9:0] OP2_V_0_2_cast_fu_565_p1;
reg  signed [9:0] OP2_V_0_2_cast_reg_2354;
wire   [0:0] tmp_4_fu_559_p2;
wire  signed [9:0] OP2_V_0_2_2_cast_fu_568_p1;
reg  signed [9:0] OP2_V_0_2_2_cast_reg_2361;
wire   [9:0] tmp_s_fu_571_p1;
reg   [9:0] tmp_s_reg_2368;
wire  signed [9:0] tmp_6_fu_574_p1;
reg  signed [9:0] tmp_6_reg_2375;
wire   [0:0] exitcond1_fu_581_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_140;
wire   [10:0] i_V_fu_587_p2;
reg   [10:0] i_V_reg_2386;
wire   [0:0] tmp_5_fu_593_p2;
wire   [0:0] tmp_82_not_fu_599_p2;
reg   [0:0] tmp_82_not_reg_2395;
wire   [0:0] icmp_fu_615_p2;
wire   [0:0] tmp_7_fu_621_p2;
reg   [0:0] tmp_7_reg_2405;
wire   [0:0] tmp_128_0_1_fu_627_p2;
reg   [0:0] tmp_128_0_1_reg_2409;
wire   [0:0] tmp_8_fu_633_p2;
reg   [0:0] tmp_8_reg_2413;
wire   [1:0] row_assign_s_fu_789_p2;
reg   [1:0] row_assign_s_reg_2426;
wire   [1:0] row_assign_10_0_1_t_fu_821_p2;
reg   [1:0] row_assign_10_0_1_t_reg_2431;
wire   [1:0] row_assign_10_0_2_t_fu_853_p2;
reg   [1:0] row_assign_10_0_2_t_reg_2438;
wire   [1:0] row_assign_10_1_0_t_fu_889_p2;
reg   [1:0] row_assign_10_1_0_t_reg_2445;
wire   [0:0] exitcond_fu_899_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_170;
reg    ap_sig_186;
reg    ap_sig_196;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2451_pp0_iter2;
reg   [0:0] ap_reg_ppstg_exitcond_reg_2451_pp0_iter3;
wire   [10:0] j_V_fu_905_p2;
wire   [0:0] or_cond_i_i_fu_957_p2;
wire   [13:0] x_fu_1035_p3;
reg   [13:0] x_reg_2464;
wire   [1:0] tmp_91_fu_1043_p1;
reg   [1:0] tmp_91_reg_2469;
reg   [1:0] ap_reg_ppstg_tmp_91_reg_2469_pp0_iter1;
wire   [0:0] brmerge_fu_1047_p2;
reg   [0:0] brmerge_reg_2474;
reg   [0:0] ap_reg_ppstg_brmerge_reg_2474_pp0_iter1;
wire   [0:0] or_cond_i_fu_1052_p2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter1;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter2;
reg   [0:0] ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter3;
reg   [10:0] k_buf_0_val_3_addr_reg_2491;
reg   [10:0] k_buf_0_val_4_addr_reg_2497;
reg   [10:0] k_buf_0_val_5_addr_reg_2503;
reg   [10:0] k_buf_1_val_3_addr_reg_2509;
reg   [10:0] k_buf_1_val_4_addr_reg_2515;
reg   [10:0] k_buf_1_val_5_addr_reg_2521;
reg   [10:0] k_buf_2_val_3_addr_reg_2527;
reg   [10:0] k_buf_2_val_4_addr_reg_2533;
reg   [10:0] k_buf_2_val_5_addr_reg_2539;
wire   [7:0] src_kernel_win_0_val_0_0_fu_1212_p3;
reg   [7:0] src_kernel_win_0_val_0_0_reg_2545;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_2545_pp0_iter3;
wire   [7:0] src_kernel_win_0_val_1_0_fu_1230_p3;
reg   [7:0] src_kernel_win_0_val_1_0_reg_2551;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_2551_pp0_iter3;
wire   [7:0] src_kernel_win_0_val_2_0_fu_1248_p3;
reg   [7:0] src_kernel_win_0_val_2_0_reg_2557;
wire   [7:0] src_kernel_win_1_val_0_0_fu_1380_p3;
reg   [7:0] src_kernel_win_1_val_0_0_reg_2563;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_2563_pp0_iter3;
wire   [7:0] src_kernel_win_1_val_1_0_fu_1398_p3;
reg   [7:0] src_kernel_win_1_val_1_0_reg_2569;
reg   [7:0] ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_2569_pp0_iter3;
wire   [7:0] src_kernel_win_1_val_2_0_fu_1416_p3;
reg   [7:0] src_kernel_win_1_val_2_0_reg_2575;
wire   [7:0] src_kernel_win_2_val_0_0_fu_1530_p3;
reg   [7:0] src_kernel_win_2_val_0_0_reg_2581;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_0_0_reg_2581_pp0_iter3;
wire   [7:0] src_kernel_win_2_val_1_0_fu_1548_p3;
reg   [7:0] src_kernel_win_2_val_1_0_reg_2587;
reg   [7:0] ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_2587_pp0_iter3;
wire   [7:0] src_kernel_win_2_val_2_0_fu_1566_p3;
reg   [7:0] src_kernel_win_2_val_2_0_reg_2593;
wire   [8:0] p_Val2_5_0_0_2_fu_1583_p2;
reg  signed [8:0] p_Val2_5_0_0_2_reg_2599;
wire   [9:0] tmp_172_0_1_2_cast_cast_cast_fu_1592_p2;
reg   [9:0] tmp_172_0_1_2_cast_cast_cast_reg_2604;
wire   [8:0] p_Val2_5_1_0_2_fu_1607_p2;
reg  signed [8:0] p_Val2_5_1_0_2_reg_2609;
wire   [9:0] tmp_172_1_1_2_cast_cast_cast_fu_1616_p2;
reg   [9:0] tmp_172_1_1_2_cast_cast_cast_reg_2614;
wire   [8:0] p_Val2_5_2_0_2_fu_1631_p2;
reg  signed [8:0] p_Val2_5_2_0_2_reg_2619;
wire   [9:0] tmp_172_2_1_2_cast_cast_cast_fu_1640_p2;
reg   [9:0] tmp_172_2_1_2_cast_cast_cast_reg_2624;
wire  signed [11:0] grp_fu_2095_p3;
reg  signed [11:0] p_Val2_9_reg_2629;
reg   [0:0] isneg_reg_2634;
reg   [3:0] tmp_28_reg_2640;
wire  signed [11:0] grp_fu_2086_p3;
reg  signed [11:0] p_Val2_15_reg_2645;
reg   [0:0] isneg_1_reg_2650;
reg   [3:0] tmp_37_reg_2656;
wire  signed [11:0] grp_fu_2077_p3;
reg  signed [11:0] p_Val2_s_reg_2661;
reg   [0:0] isneg_2_reg_2666;
reg   [3:0] tmp_46_reg_2672;
wire   [10:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [10:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [10:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [10:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [10:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [10:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [10:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
wire   [7:0] k_buf_2_val_3_q0;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [10:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
wire   [7:0] k_buf_2_val_4_q0;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [10:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_2_reg_520;
reg   [10:0] p_014_0_i_reg_531;
reg    ap_sig_cseq_ST_st10_fsm_4;
reg    ap_sig_434;
wire   [63:0] tmp_19_fu_1060_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_172;
reg   [7:0] src_kernel_win_0_val_0_1_1_fu_176;
reg   [7:0] src_kernel_win_0_val_1_1_fu_180;
reg   [7:0] src_kernel_win_0_val_1_1_1_fu_184;
reg   [7:0] src_kernel_win_0_val_2_1_fu_188;
reg   [7:0] src_kernel_win_0_val_2_1_1_fu_192;
reg   [7:0] src_kernel_win_1_val_0_1_fu_196;
reg   [7:0] src_kernel_win_1_val_0_1_1_fu_200;
reg   [7:0] src_kernel_win_1_val_1_1_fu_204;
reg   [7:0] src_kernel_win_1_val_1_1_1_fu_208;
reg   [7:0] src_kernel_win_1_val_2_1_fu_212;
reg   [7:0] src_kernel_win_1_val_2_1_1_fu_216;
reg   [7:0] src_kernel_win_2_val_0_1_fu_220;
reg   [7:0] src_kernel_win_2_val_0_1_1_fu_224;
reg   [7:0] src_kernel_win_2_val_1_1_fu_228;
reg   [7:0] src_kernel_win_2_val_1_1_1_fu_232;
reg   [7:0] src_kernel_win_2_val_2_1_fu_236;
reg   [7:0] src_kernel_win_2_val_2_1_1_fu_240;
reg   [7:0] right_border_buf_0_val_0_1_fu_244;
wire   [7:0] col_buf_0_val_0_0_fu_1117_p3;
reg   [7:0] right_border_buf_0_val_0_1_1_fu_248;
reg   [7:0] right_border_buf_2_val_2_1_fu_252;
reg   [7:0] right_border_buf_0_val_1_1_fu_256;
wire   [7:0] col_buf_0_val_1_0_fu_1136_p3;
reg   [7:0] right_border_buf_0_val_1_1_1_fu_260;
reg   [7:0] right_border_buf_2_val_2_1_1_fu_264;
wire   [7:0] col_buf_2_val_2_0_fu_1482_p3;
reg   [7:0] right_border_buf_0_val_2_1_fu_268;
wire   [7:0] col_buf_0_val_2_0_fu_1155_p3;
reg   [7:0] right_border_buf_0_val_2_1_1_fu_272;
reg   [7:0] right_border_buf_2_val_1_1_fu_276;
reg   [7:0] right_border_buf_1_val_0_1_fu_280;
wire   [7:0] col_buf_1_val_0_0_fu_1285_p3;
reg   [7:0] right_border_buf_1_val_0_1_1_fu_284;
reg   [7:0] right_border_buf_2_val_1_1_1_fu_288;
wire   [7:0] col_buf_2_val_1_0_fu_1463_p3;
reg   [7:0] right_border_buf_1_val_1_1_fu_292;
wire   [7:0] col_buf_1_val_1_0_fu_1304_p3;
reg   [7:0] right_border_buf_1_val_1_1_1_fu_296;
reg   [7:0] right_border_buf_2_val_0_1_fu_300;
reg   [7:0] right_border_buf_1_val_2_1_fu_304;
wire   [7:0] col_buf_1_val_2_0_fu_1323_p3;
reg   [7:0] right_border_buf_1_val_2_1_1_fu_308;
reg   [7:0] right_border_buf_2_val_0_1_1_fu_312;
wire   [7:0] col_buf_2_val_0_0_fu_1444_p3;
wire   [9:0] tmp_64_fu_605_p4;
wire   [11:0] p_014_0_i_cast_fu_577_p1;
wire   [11:0] tmp_9_fu_639_p2;
wire   [0:0] tmp_65_fu_645_p3;
wire   [0:0] tmp_10_fu_659_p2;
wire   [0:0] rev_fu_653_p2;
wire   [0:0] tmp_66_fu_671_p3;
wire   [11:0] p_assign_7_fu_679_p2;
wire   [11:0] p_p2_i424_i_fu_685_p3;
wire   [11:0] p_assign_6_0_1_fu_705_p2;
wire   [11:0] p_assign_6_0_2_fu_731_p2;
wire   [11:0] p_assign_8_fu_699_p2;
wire   [0:0] tmp_11_fu_693_p2;
wire   [1:0] tmp_75_fu_765_p1;
wire   [1:0] tmp_76_fu_769_p1;
wire   [0:0] or_cond_i423_i_fu_665_p2;
wire   [1:0] tmp_74_fu_761_p1;
wire   [1:0] tmp_77_fu_773_p3;
wire   [1:0] tmp_78_fu_781_p3;
wire   [1:0] tmp_69_fu_727_p1;
wire   [0:0] tmp_68_fu_719_p3;
wire   [1:0] tmp_80_fu_799_p2;
wire   [1:0] tmp_79_fu_795_p1;
wire   [0:0] tmp_67_fu_711_p3;
wire   [1:0] tmp_81_fu_805_p3;
wire   [1:0] tmp_12_fu_813_p3;
wire   [1:0] tmp_72_fu_753_p1;
wire   [0:0] tmp_71_fu_745_p3;
wire   [1:0] tmp_83_fu_831_p2;
wire   [1:0] tmp_82_fu_827_p1;
wire   [0:0] tmp_70_fu_737_p3;
wire   [1:0] tmp_84_fu_837_p3;
wire   [1:0] tmp_13_fu_845_p3;
wire   [1:0] tmp_73_fu_757_p1;
wire   [1:0] tmp_86_fu_863_p1;
wire   [1:0] tmp_87_fu_867_p2;
wire   [1:0] tmp_85_fu_859_p1;
wire   [1:0] tmp_14_fu_873_p3;
wire   [1:0] tmp_15_fu_881_p3;
wire   [9:0] tmp_88_fu_911_p4;
wire   [11:0] p_027_0_i_cast_fu_895_p1;
wire   [11:0] ImagLoc_x_fu_927_p2;
wire   [0:0] tmp_89_fu_937_p3;
wire   [0:0] tmp_17_fu_951_p2;
wire   [0:0] rev1_fu_945_p2;
wire   [0:0] tmp_90_fu_963_p3;
wire   [11:0] p_assign_1_fu_971_p2;
wire   [11:0] p_p2_i_i_fu_977_p3;
wire  signed [12:0] p_p2_i_i_cast_cast_fu_989_p1;
wire   [12:0] p_assign_2_fu_999_p2;
wire  signed [13:0] ImagLoc_x_cast_fu_933_p1;
wire   [13:0] p_assign_2_cast_fu_1005_p1;
wire   [0:0] tmp_21_not_fu_1017_p2;
wire   [0:0] tmp_18_fu_993_p2;
wire   [0:0] sel_tmp1_fu_1023_p2;
wire   [0:0] sel_tmp2_fu_1029_p2;
wire  signed [13:0] p_p2_i_i_cast_fu_985_p1;
wire   [13:0] sel_tmp_fu_1009_p3;
wire   [0:0] icmp1_fu_921_p2;
wire  signed [31:0] x_cast_fu_1057_p1;
wire   [1:0] col_assign_3_0_t_fu_1100_p2;
wire   [7:0] tmp_20_fu_1105_p5;
wire   [7:0] tmp_21_fu_1124_p5;
wire   [7:0] tmp_22_fu_1143_p5;
wire   [7:0] tmp_23_fu_1201_p5;
wire   [7:0] tmp_24_fu_1219_p5;
wire   [7:0] tmp_25_fu_1237_p5;
wire   [7:0] tmp_29_fu_1273_p5;
wire   [7:0] tmp_30_fu_1292_p5;
wire   [7:0] tmp_31_fu_1311_p5;
wire   [7:0] tmp_32_fu_1369_p5;
wire   [7:0] tmp_33_fu_1387_p5;
wire   [7:0] tmp_34_fu_1405_p5;
wire   [7:0] tmp_38_fu_1432_p5;
wire   [7:0] tmp_39_fu_1451_p5;
wire   [7:0] tmp_40_fu_1470_p5;
wire   [7:0] tmp_41_fu_1519_p5;
wire   [7:0] tmp_42_fu_1537_p5;
wire   [7:0] tmp_43_fu_1555_p5;
wire   [8:0] tmp_172_0_0_cast_fu_1576_p1;
wire   [8:0] OP1_V_0_0_2_cast_fu_1580_p1;
wire  signed [2:0] tmp_172_0_1_2_cast_cast_cast_fu_1592_p0;
wire   [7:0] tmp_172_0_1_2_cast_cast_cast_fu_1592_p1;
wire   [8:0] tmp_172_1_0_cast_fu_1600_p1;
wire   [8:0] OP1_V_1_0_2_cast_fu_1604_p1;
wire  signed [2:0] tmp_172_1_1_2_cast_cast_cast_fu_1616_p0;
wire   [7:0] tmp_172_1_1_2_cast_cast_cast_fu_1616_p1;
wire   [8:0] tmp_172_2_0_cast_fu_1624_p1;
wire   [8:0] OP1_V_2_0_2_cast_fu_1628_p1;
wire  signed [2:0] tmp_172_2_1_2_cast_cast_cast_fu_1640_p0;
wire   [7:0] tmp_172_2_1_2_cast_cast_cast_fu_1640_p1;
wire   [9:0] grp_fu_2062_p3;
wire  signed [9:0] grp_fu_2069_p3;
wire  signed [10:0] tmp_cast_fu_1698_p1;
wire  signed [10:0] tmp1_cast_fu_1701_p1;
wire  signed [10:0] p_Val2_5_0_2_1_fu_1704_p2;
wire   [9:0] grp_fu_2032_p3;
wire  signed [9:0] grp_fu_2039_p3;
wire  signed [10:0] tmp2_cast_fu_1750_p1;
wire  signed [10:0] tmp3_cast_fu_1753_p1;
wire  signed [10:0] p_Val2_5_1_2_1_fu_1756_p2;
wire   [9:0] grp_fu_2055_p3;
wire  signed [9:0] grp_fu_2047_p3;
wire  signed [10:0] tmp4_cast_fu_1802_p1;
wire  signed [10:0] tmp5_cast_fu_1805_p1;
wire  signed [10:0] p_Val2_5_2_2_1_fu_1808_p2;
wire   [0:0] not_i_i_i_fu_1917_p2;
wire   [0:0] tmp_i_i_fu_1912_p2;
wire   [0:0] overflow_fu_1922_p2;
wire   [0:0] tmp_i_i_111_fu_1936_p2;
wire   [7:0] p_mux_i_i_cast_fu_1928_p3;
wire   [7:0] p_Val2_10_fu_1909_p1;
wire   [0:0] not_i_i_i5_fu_1958_p2;
wire   [0:0] tmp_i_i4_fu_1953_p2;
wire   [0:0] overflow_1_fu_1963_p2;
wire   [0:0] tmp_i_i8_fu_1977_p2;
wire   [7:0] p_mux_i_i7_cast_fu_1969_p3;
wire   [7:0] p_Val2_16_fu_1950_p1;
wire   [0:0] not_i_i_i1_fu_1999_p2;
wire   [0:0] tmp_i_i1_fu_1994_p2;
wire   [0:0] overflow_2_fu_2004_p2;
wire   [0:0] tmp_i_i1_112_fu_2018_p2;
wire   [7:0] p_mux_i_i16_cast_fu_2010_p3;
wire   [7:0] p_Val2_18_fu_1991_p1;
wire   [3:0] grp_fu_2032_p0;
wire   [7:0] grp_fu_2032_p1;
wire  signed [1:0] grp_fu_2039_p0;
wire   [7:0] grp_fu_2039_p1;
wire  signed [1:0] grp_fu_2047_p0;
wire   [7:0] grp_fu_2047_p1;
wire   [3:0] grp_fu_2055_p0;
wire   [7:0] grp_fu_2055_p1;
wire   [3:0] grp_fu_2062_p0;
wire   [7:0] grp_fu_2062_p1;
wire  signed [1:0] grp_fu_2069_p0;
wire   [7:0] grp_fu_2069_p1;
wire  signed [1:0] grp_fu_2077_p0;
wire   [7:0] grp_fu_2077_p1;
wire  signed [1:0] grp_fu_2086_p0;
wire   [7:0] grp_fu_2086_p1;
wire  signed [1:0] grp_fu_2095_p0;
wire   [7:0] grp_fu_2095_p1;
reg   [4:0] ap_NS_fsm;
wire   [9:0] grp_fu_2032_p10;
wire   [9:0] grp_fu_2039_p10;
wire   [9:0] grp_fu_2047_p10;
wire   [9:0] grp_fu_2055_p10;
wire   [9:0] grp_fu_2062_p10;
wire   [9:0] grp_fu_2069_p10;
wire   [9:0] grp_fu_2077_p10;
wire   [9:0] grp_fu_2086_p10;
wire   [9:0] grp_fu_2095_p10;
wire   [9:0] tmp_172_0_1_2_cast_cast_cast_fu_1592_p10;
wire   [9:0] tmp_172_1_1_2_cast_cast_cast_fu_1616_p10;
wire   [9:0] tmp_172_2_1_2_cast_cast_cast_fu_1640_p10;
reg    ap_sig_1495;
reg    ap_sig_1497;
reg    ap_sig_1494;
reg    ap_sig_1500;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'b1;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
end

filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_2491),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_0_V_dout)
);

filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_2497),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_2503),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_3_address0),
    .ce0(k_buf_1_val_3_ce0),
    .q0(k_buf_1_val_3_q0),
    .address1(k_buf_1_val_3_addr_reg_2509),
    .ce1(k_buf_1_val_3_ce1),
    .we1(k_buf_1_val_3_we1),
    .d1(p_src_data_stream_1_V_dout)
);

filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_4_address0),
    .ce0(k_buf_1_val_4_ce0),
    .q0(k_buf_1_val_4_q0),
    .address1(k_buf_1_val_4_addr_reg_2515),
    .ce1(k_buf_1_val_4_ce1),
    .we1(k_buf_1_val_4_we1),
    .d1(k_buf_1_val_4_d1)
);

filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_5_address0),
    .ce0(k_buf_1_val_5_ce0),
    .q0(k_buf_1_val_5_q0),
    .address1(k_buf_1_val_5_addr_reg_2521),
    .ce1(k_buf_1_val_5_ce1),
    .we1(k_buf_1_val_5_we1),
    .d1(k_buf_1_val_5_d1)
);

filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_3_address0),
    .ce0(k_buf_2_val_3_ce0),
    .q0(k_buf_2_val_3_q0),
    .address1(k_buf_2_val_3_addr_reg_2527),
    .ce1(k_buf_2_val_3_ce1),
    .we1(k_buf_2_val_3_we1),
    .d1(p_src_data_stream_2_V_dout)
);

filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_4_address0),
    .ce0(k_buf_2_val_4_ce0),
    .q0(k_buf_2_val_4_q0),
    .address1(k_buf_2_val_4_addr_reg_2533),
    .ce1(k_buf_2_val_4_ce1),
    .we1(k_buf_2_val_4_we1),
    .d1(k_buf_2_val_4_d1)
);

filter_Filter2D_k_buf_0_val_3 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_5_address0),
    .ce0(k_buf_2_val_5_ce0),
    .q0(k_buf_2_val_5_q0),
    .address1(k_buf_2_val_5_addr_reg_2539),
    .ce1(k_buf_2_val_5_ce1),
    .we1(k_buf_2_val_5_we1),
    .d1(k_buf_2_val_5_d1)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U57(
    .din1(right_border_buf_0_val_0_1_fu_244),
    .din2(right_border_buf_0_val_0_1_1_fu_248),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_0_t_fu_1100_p2),
    .dout(tmp_20_fu_1105_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U58(
    .din1(right_border_buf_0_val_1_1_fu_256),
    .din2(right_border_buf_0_val_1_1_1_fu_260),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_0_t_fu_1100_p2),
    .dout(tmp_21_fu_1124_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U59(
    .din1(right_border_buf_0_val_2_1_fu_268),
    .din2(right_border_buf_0_val_2_1_1_fu_272),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_0_t_fu_1100_p2),
    .dout(tmp_22_fu_1143_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U60(
    .din1(col_buf_0_val_0_0_fu_1117_p3),
    .din2(col_buf_0_val_1_0_fu_1136_p3),
    .din3(col_buf_0_val_2_0_fu_1155_p3),
    .din4(row_assign_s_reg_2426),
    .dout(tmp_23_fu_1201_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U61(
    .din1(col_buf_0_val_0_0_fu_1117_p3),
    .din2(col_buf_0_val_1_0_fu_1136_p3),
    .din3(col_buf_0_val_2_0_fu_1155_p3),
    .din4(row_assign_10_0_1_t_reg_2431),
    .dout(tmp_24_fu_1219_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U62(
    .din1(col_buf_0_val_0_0_fu_1117_p3),
    .din2(col_buf_0_val_1_0_fu_1136_p3),
    .din3(col_buf_0_val_2_0_fu_1155_p3),
    .din4(row_assign_10_0_2_t_reg_2438),
    .dout(tmp_25_fu_1237_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U63(
    .din1(right_border_buf_1_val_0_1_fu_280),
    .din2(right_border_buf_1_val_0_1_1_fu_284),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_0_t_fu_1100_p2),
    .dout(tmp_29_fu_1273_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U64(
    .din1(right_border_buf_1_val_1_1_fu_292),
    .din2(right_border_buf_1_val_1_1_1_fu_296),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_0_t_fu_1100_p2),
    .dout(tmp_30_fu_1292_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U65(
    .din1(right_border_buf_1_val_2_1_fu_304),
    .din2(right_border_buf_1_val_2_1_1_fu_308),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_0_t_fu_1100_p2),
    .dout(tmp_31_fu_1311_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U66(
    .din1(col_buf_1_val_0_0_fu_1285_p3),
    .din2(col_buf_1_val_1_0_fu_1304_p3),
    .din3(col_buf_1_val_2_0_fu_1323_p3),
    .din4(row_assign_10_1_0_t_reg_2445),
    .dout(tmp_32_fu_1369_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U67(
    .din1(col_buf_1_val_0_0_fu_1285_p3),
    .din2(col_buf_1_val_1_0_fu_1304_p3),
    .din3(col_buf_1_val_2_0_fu_1323_p3),
    .din4(row_assign_10_0_1_t_reg_2431),
    .dout(tmp_33_fu_1387_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U68(
    .din1(col_buf_1_val_0_0_fu_1285_p3),
    .din2(col_buf_1_val_1_0_fu_1304_p3),
    .din3(col_buf_1_val_2_0_fu_1323_p3),
    .din4(row_assign_10_0_2_t_reg_2438),
    .dout(tmp_34_fu_1405_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U69(
    .din1(right_border_buf_2_val_0_1_1_fu_312),
    .din2(right_border_buf_2_val_0_1_fu_300),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_0_t_fu_1100_p2),
    .dout(tmp_38_fu_1432_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U70(
    .din1(right_border_buf_2_val_1_1_1_fu_288),
    .din2(right_border_buf_2_val_1_1_fu_276),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_0_t_fu_1100_p2),
    .dout(tmp_39_fu_1451_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U71(
    .din1(right_border_buf_2_val_2_1_1_fu_264),
    .din2(right_border_buf_2_val_2_1_fu_252),
    .din3(ap_const_lv8_0),
    .din4(col_assign_3_0_t_fu_1100_p2),
    .dout(tmp_40_fu_1470_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U72(
    .din1(col_buf_2_val_0_0_fu_1444_p3),
    .din2(col_buf_2_val_1_0_fu_1463_p3),
    .din3(col_buf_2_val_2_0_fu_1482_p3),
    .din4(row_assign_10_1_0_t_reg_2445),
    .dout(tmp_41_fu_1519_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U73(
    .din1(col_buf_2_val_0_0_fu_1444_p3),
    .din2(col_buf_2_val_1_0_fu_1463_p3),
    .din3(col_buf_2_val_2_0_fu_1482_p3),
    .din4(row_assign_10_0_1_t_reg_2431),
    .dout(tmp_42_fu_1537_p5)
);

filter_mux_3to1_sel2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
filter_mux_3to1_sel2_8_1_U74(
    .din1(col_buf_2_val_0_0_fu_1444_p3),
    .din2(col_buf_2_val_1_0_fu_1463_p3),
    .din3(col_buf_2_val_2_0_fu_1482_p3),
    .din4(row_assign_10_0_2_t_reg_2438),
    .dout(tmp_43_fu_1555_p5)
);

filter_mac_muladd_4ns_8ns_10ns_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
filter_mac_muladd_4ns_8ns_10ns_10_1_U75(
    .din0(grp_fu_2032_p0),
    .din1(grp_fu_2032_p1),
    .din2(tmp_172_1_1_2_cast_cast_cast_reg_2614),
    .dout(grp_fu_2032_p3)
);

filter_mac_muladd_2s_8ns_9s_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
filter_mac_muladd_2s_8ns_9s_10_1_U76(
    .din0(grp_fu_2039_p0),
    .din1(grp_fu_2039_p1),
    .din2(p_Val2_5_1_0_2_reg_2609),
    .dout(grp_fu_2039_p3)
);

filter_mac_muladd_2s_8ns_9s_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
filter_mac_muladd_2s_8ns_9s_10_1_U77(
    .din0(grp_fu_2047_p0),
    .din1(grp_fu_2047_p1),
    .din2(p_Val2_5_2_0_2_reg_2619),
    .dout(grp_fu_2047_p3)
);

filter_mac_muladd_4ns_8ns_10ns_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
filter_mac_muladd_4ns_8ns_10ns_10_1_U78(
    .din0(grp_fu_2055_p0),
    .din1(grp_fu_2055_p1),
    .din2(tmp_172_2_1_2_cast_cast_cast_reg_2624),
    .dout(grp_fu_2055_p3)
);

filter_mac_muladd_4ns_8ns_10ns_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
filter_mac_muladd_4ns_8ns_10ns_10_1_U79(
    .din0(grp_fu_2062_p0),
    .din1(grp_fu_2062_p1),
    .din2(tmp_172_0_1_2_cast_cast_cast_reg_2604),
    .dout(grp_fu_2062_p3)
);

filter_mac_muladd_2s_8ns_9s_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 10 ))
filter_mac_muladd_2s_8ns_9s_10_1_U80(
    .din0(grp_fu_2069_p0),
    .din1(grp_fu_2069_p1),
    .din2(p_Val2_5_0_0_2_reg_2599),
    .dout(grp_fu_2069_p3)
);

filter_mac_muladd_2s_8ns_11s_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
filter_mac_muladd_2s_8ns_11s_12_1_U81(
    .din0(grp_fu_2077_p0),
    .din1(grp_fu_2077_p1),
    .din2(p_Val2_5_2_2_1_fu_1808_p2),
    .dout(grp_fu_2077_p3)
);

filter_mac_muladd_2s_8ns_11s_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
filter_mac_muladd_2s_8ns_11s_12_1_U82(
    .din0(grp_fu_2086_p0),
    .din1(grp_fu_2086_p1),
    .din2(p_Val2_5_1_2_1_fu_1756_p2),
    .dout(grp_fu_2086_p3)
);

filter_mac_muladd_2s_8ns_11s_12_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
filter_mac_muladd_2s_8ns_11s_12_1_U83(
    .din0(grp_fu_2095_p0),
    .din1(grp_fu_2095_p1),
    .din2(p_Val2_5_0_2_1_fu_1704_p2),
    .dout(grp_fu_2095_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == exitcond_fu_899_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_581_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_581_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_581_p2))) begin
            ap_reg_ppiten_pp0_it5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_4)) begin
        p_014_0_i_reg_531 <= i_V_reg_2386;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_4_fu_559_p2))) begin
        p_014_0_i_reg_531 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & (1'b0 == exitcond_fu_899_p2))) begin
        p_027_0_i_reg_542 <= j_V_fu_905_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_581_p2))) begin
        p_027_0_i_reg_542 <= ap_const_lv11_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        tmp_2_reg_520 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_4_fu_559_p2))) begin
        tmp_2_reg_520 <= tmp_3_fu_553_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_4_fu_559_p2))) begin
        OP2_V_0_2_2_cast_reg_2361 <= OP2_V_0_2_2_cast_fu_568_p1;
        OP2_V_0_2_cast_reg_2354 <= OP2_V_0_2_cast_fu_565_p1;
        tmp_6_reg_2375 <= tmp_6_fu_574_p1;
        tmp_s_reg_2368[3 : 0] <= tmp_s_fu_571_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        ap_reg_ppstg_brmerge_reg_2474_pp0_iter1 <= brmerge_reg_2474;
        ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 <= exitcond_reg_2451;
        ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1 <= or_cond_i_i_reg_2460;
        ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter1 <= or_cond_i_reg_2487;
        ap_reg_ppstg_tmp_91_reg_2469_pp0_iter1 <= tmp_91_reg_2469;
        exitcond_reg_2451 <= exitcond_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) begin
        ap_reg_ppstg_exitcond_reg_2451_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_2451_pp0_iter1;
        ap_reg_ppstg_exitcond_reg_2451_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_2451_pp0_iter2;
        ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter2 <= ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter1;
        ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter3 <= ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter2;
        ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4 <= ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter3;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_2545_pp0_iter3 <= src_kernel_win_0_val_0_0_reg_2545;
        ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_2551_pp0_iter3 <= src_kernel_win_0_val_1_0_reg_2551;
        ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_2563_pp0_iter3 <= src_kernel_win_1_val_0_0_reg_2563;
        ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_2569_pp0_iter3 <= src_kernel_win_1_val_1_0_reg_2569;
        ap_reg_ppstg_src_kernel_win_2_val_0_0_reg_2581_pp0_iter3 <= src_kernel_win_2_val_0_0_reg_2581;
        ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_2587_pp0_iter3 <= src_kernel_win_2_val_1_0_reg_2587;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & (1'b0 == exitcond_fu_899_p2))) begin
        brmerge_reg_2474 <= brmerge_fu_1047_p2;
        or_cond_i_i_reg_2460 <= or_cond_i_i_fu_957_p2;
        or_cond_i_reg_2487 <= or_cond_i_fu_1052_p2;
        tmp_91_reg_2469 <= tmp_91_fu_1043_p1;
        x_reg_2464 <= x_fu_1035_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_2386 <= i_V_fu_587_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond1_fu_581_p2))) begin
        icmp_reg_2400 <= icmp_fu_615_p2;
        row_assign_10_0_1_t_reg_2431 <= row_assign_10_0_1_t_fu_821_p2;
        row_assign_10_0_2_t_reg_2438 <= row_assign_10_0_2_t_fu_853_p2;
        row_assign_10_1_0_t_reg_2445 <= row_assign_10_1_0_t_fu_889_p2;
        row_assign_s_reg_2426 <= row_assign_s_fu_789_p2;
        tmp_128_0_1_reg_2409 <= tmp_128_0_1_fu_627_p2;
        tmp_5_reg_2391 <= tmp_5_fu_593_p2;
        tmp_7_reg_2405 <= tmp_7_fu_621_p2;
        tmp_82_not_reg_2395 <= tmp_82_not_fu_599_p2;
        tmp_8_reg_2413 <= tmp_8_fu_633_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter3))) begin
        isneg_1_reg_2650 <= grp_fu_2086_p3[ap_const_lv32_B];
        isneg_2_reg_2666 <= grp_fu_2077_p3[ap_const_lv32_B];
        isneg_reg_2634 <= grp_fu_2095_p3[ap_const_lv32_B];
        tmp_28_reg_2640 <= {{grp_fu_2095_p3[ap_const_lv32_B : ap_const_lv32_8]}};
        tmp_37_reg_2656 <= {{grp_fu_2086_p3[ap_const_lv32_B : ap_const_lv32_8]}};
        tmp_46_reg_2672 <= {{grp_fu_2077_p3[ap_const_lv32_B : ap_const_lv32_8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & (exitcond_reg_2451 == 1'b0))) begin
        k_buf_0_val_3_addr_reg_2491 <= tmp_19_fu_1060_p1;
        k_buf_0_val_4_addr_reg_2497 <= tmp_19_fu_1060_p1;
        k_buf_0_val_5_addr_reg_2503 <= tmp_19_fu_1060_p1;
        k_buf_1_val_3_addr_reg_2509 <= tmp_19_fu_1060_p1;
        k_buf_1_val_4_addr_reg_2515 <= tmp_19_fu_1060_p1;
        k_buf_1_val_5_addr_reg_2521 <= tmp_19_fu_1060_p1;
        k_buf_2_val_3_addr_reg_2527 <= tmp_19_fu_1060_p1;
        k_buf_2_val_4_addr_reg_2533 <= tmp_19_fu_1060_p1;
        k_buf_2_val_5_addr_reg_2539 <= tmp_19_fu_1060_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter3))) begin
        p_Val2_15_reg_2645 <= grp_fu_2086_p3;
        p_Val2_9_reg_2629 <= grp_fu_2095_p3;
        p_Val2_s_reg_2661 <= grp_fu_2077_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter2))) begin
        p_Val2_5_0_0_2_reg_2599 <= p_Val2_5_0_0_2_fu_1583_p2;
        p_Val2_5_1_0_2_reg_2609 <= p_Val2_5_1_0_2_fu_1607_p2;
        p_Val2_5_2_0_2_reg_2619 <= p_Val2_5_2_0_2_fu_1631_p2;
        tmp_172_0_1_2_cast_cast_cast_reg_2604 <= tmp_172_0_1_2_cast_cast_cast_fu_1592_p2;
        tmp_172_1_1_2_cast_cast_cast_reg_2614 <= tmp_172_1_1_2_cast_cast_cast_fu_1616_p2;
        tmp_172_2_1_2_cast_cast_cast_reg_2624 <= tmp_172_2_1_2_cast_cast_cast_fu_1640_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        right_border_buf_0_val_0_1_1_fu_248 <= right_border_buf_0_val_0_1_fu_244;
        right_border_buf_0_val_0_1_fu_244 <= col_buf_0_val_0_0_fu_1117_p3;
        right_border_buf_0_val_1_1_1_fu_260 <= right_border_buf_0_val_1_1_fu_256;
        right_border_buf_0_val_1_1_fu_256 <= col_buf_0_val_1_0_fu_1136_p3;
        right_border_buf_0_val_2_1_1_fu_272 <= right_border_buf_0_val_2_1_fu_268;
        right_border_buf_0_val_2_1_fu_268 <= col_buf_0_val_2_0_fu_1155_p3;
        right_border_buf_1_val_0_1_1_fu_284 <= right_border_buf_1_val_0_1_fu_280;
        right_border_buf_1_val_0_1_fu_280 <= col_buf_1_val_0_0_fu_1285_p3;
        right_border_buf_1_val_1_1_1_fu_296 <= right_border_buf_1_val_1_1_fu_292;
        right_border_buf_1_val_1_1_fu_292 <= col_buf_1_val_1_0_fu_1304_p3;
        right_border_buf_1_val_2_1_1_fu_308 <= right_border_buf_1_val_2_1_fu_304;
        right_border_buf_1_val_2_1_fu_304 <= col_buf_1_val_2_0_fu_1323_p3;
        right_border_buf_2_val_0_1_1_fu_312 <= col_buf_2_val_0_0_fu_1444_p3;
        right_border_buf_2_val_0_1_fu_300 <= right_border_buf_2_val_0_1_1_fu_312;
        right_border_buf_2_val_1_1_1_fu_288 <= col_buf_2_val_1_0_fu_1463_p3;
        right_border_buf_2_val_1_1_fu_276 <= right_border_buf_2_val_1_1_1_fu_288;
        right_border_buf_2_val_2_1_1_fu_264 <= col_buf_2_val_2_0_fu_1482_p3;
        right_border_buf_2_val_2_1_fu_252 <= right_border_buf_2_val_2_1_1_fu_264;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        src_kernel_win_0_val_0_0_reg_2545 <= src_kernel_win_0_val_0_0_fu_1212_p3;
        src_kernel_win_0_val_1_0_reg_2551 <= src_kernel_win_0_val_1_0_fu_1230_p3;
        src_kernel_win_0_val_2_0_reg_2557 <= src_kernel_win_0_val_2_0_fu_1248_p3;
        src_kernel_win_1_val_0_0_reg_2563 <= src_kernel_win_1_val_0_0_fu_1380_p3;
        src_kernel_win_1_val_1_0_reg_2569 <= src_kernel_win_1_val_1_0_fu_1398_p3;
        src_kernel_win_1_val_2_0_reg_2575 <= src_kernel_win_1_val_2_0_fu_1416_p3;
        src_kernel_win_2_val_0_0_reg_2581 <= src_kernel_win_2_val_0_0_fu_1530_p3;
        src_kernel_win_2_val_1_0_reg_2587 <= src_kernel_win_2_val_1_0_fu_1548_p3;
        src_kernel_win_2_val_2_0_reg_2593 <= src_kernel_win_2_val_2_0_fu_1566_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & (1'b0 == ap_reg_ppstg_exitcond_reg_2451_pp0_iter3))) begin
        src_kernel_win_0_val_0_1_1_fu_176 <= src_kernel_win_0_val_0_1_fu_172;
        src_kernel_win_0_val_0_1_fu_172 <= ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_2545_pp0_iter3;
        src_kernel_win_0_val_1_1_1_fu_184 <= src_kernel_win_0_val_1_1_fu_180;
        src_kernel_win_0_val_1_1_fu_180 <= ap_reg_ppstg_src_kernel_win_0_val_1_0_reg_2551_pp0_iter3;
        src_kernel_win_1_val_0_1_1_fu_200 <= src_kernel_win_1_val_0_1_fu_196;
        src_kernel_win_1_val_0_1_fu_196 <= ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_2563_pp0_iter3;
        src_kernel_win_1_val_1_1_1_fu_208 <= src_kernel_win_1_val_1_1_fu_204;
        src_kernel_win_1_val_1_1_fu_204 <= ap_reg_ppstg_src_kernel_win_1_val_1_0_reg_2569_pp0_iter3;
        src_kernel_win_2_val_0_1_1_fu_224 <= src_kernel_win_2_val_0_1_fu_220;
        src_kernel_win_2_val_0_1_fu_220 <= ap_reg_ppstg_src_kernel_win_2_val_0_0_reg_2581_pp0_iter3;
        src_kernel_win_2_val_1_1_1_fu_232 <= src_kernel_win_2_val_1_1_fu_228;
        src_kernel_win_2_val_1_1_fu_228 <= ap_reg_ppstg_src_kernel_win_2_val_1_0_reg_2587_pp0_iter3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & (1'b0 == ap_reg_ppstg_exitcond_reg_2451_pp0_iter2))) begin
        src_kernel_win_0_val_2_1_1_fu_192 <= src_kernel_win_0_val_2_1_fu_188;
        src_kernel_win_0_val_2_1_fu_188 <= src_kernel_win_0_val_2_0_reg_2557;
        src_kernel_win_1_val_2_1_1_fu_216 <= src_kernel_win_1_val_2_1_fu_212;
        src_kernel_win_1_val_2_1_fu_212 <= src_kernel_win_1_val_2_0_reg_2575;
        src_kernel_win_2_val_2_1_1_fu_240 <= src_kernel_win_2_val_2_1_fu_236;
        src_kernel_win_2_val_2_1_fu_236 <= src_kernel_win_2_val_2_0_reg_2593;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0)) | ((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond1_fu_581_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond1_fu_581_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_170) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_434) begin
        ap_sig_cseq_ST_st10_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_119) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_140) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_128_0_1_reg_2409)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1494) begin
        if (ap_sig_1497) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if (ap_sig_1495) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_128_0_1_reg_2409)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1494) begin
        if (ap_sig_1497) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if (ap_sig_1500) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        k_buf_1_val_3_ce0 = 1'b1;
    end else begin
        k_buf_1_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_1_val_3_ce1 = 1'b1;
    end else begin
        k_buf_1_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_1_val_3_we1 = 1'b1;
    end else begin
        k_buf_1_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        k_buf_1_val_4_ce0 = 1'b1;
    end else begin
        k_buf_1_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_128_0_1_reg_2409)))) begin
        k_buf_1_val_4_ce1 = 1'b1;
    end else begin
        k_buf_1_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1494) begin
        if (ap_sig_1497) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if (ap_sig_1495) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_128_0_1_reg_2409)))) begin
        k_buf_1_val_4_we1 = 1'b1;
    end else begin
        k_buf_1_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        k_buf_1_val_5_ce0 = 1'b1;
    end else begin
        k_buf_1_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_1_val_5_ce1 = 1'b1;
    end else begin
        k_buf_1_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1494) begin
        if (ap_sig_1497) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if (ap_sig_1500) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_1_val_5_we1 = 1'b1;
    end else begin
        k_buf_1_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        k_buf_2_val_3_ce0 = 1'b1;
    end else begin
        k_buf_2_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_2_val_3_ce1 = 1'b1;
    end else begin
        k_buf_2_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_2_val_3_we1 = 1'b1;
    end else begin
        k_buf_2_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        k_buf_2_val_4_ce0 = 1'b1;
    end else begin
        k_buf_2_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_128_0_1_reg_2409)))) begin
        k_buf_2_val_4_ce1 = 1'b1;
    end else begin
        k_buf_2_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1494) begin
        if (ap_sig_1497) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_q0;
        end else if (ap_sig_1495) begin
            k_buf_2_val_4_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_128_0_1_reg_2409)))) begin
        k_buf_2_val_4_we1 = 1'b1;
    end else begin
        k_buf_2_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        k_buf_2_val_5_ce0 = 1'b1;
    end else begin
        k_buf_2_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_2_val_5_ce1 = 1'b1;
    end else begin
        k_buf_2_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1494) begin
        if (ap_sig_1497) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_q0;
        end else if (ap_sig_1500) begin
            k_buf_2_val_5_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b0 == tmp_7_reg_2405)))) begin
        k_buf_2_val_5_we1 = 1'b1;
    end else begin
        k_buf_2_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400)))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400)))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400)))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))) | ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196))))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == tmp_4_fu_559_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if (~(1'b0 == exitcond1_fu_581_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it5) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b1 == ap_reg_ppiten_pp0_it4)) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it5) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b1 == ap_reg_ppiten_pp0_it4)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it2) & ap_sig_186) | ((1'b1 == ap_reg_ppiten_pp0_it5) & ap_sig_196)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st10_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st10_fsm_4 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast_fu_933_p1 = $signed(ImagLoc_x_fu_927_p2);

assign ImagLoc_x_fu_927_p2 = ($signed(ap_const_lv12_FFF) + $signed(p_027_0_i_cast_fu_895_p1));

assign OP1_V_0_0_2_cast_fu_1580_p1 = src_kernel_win_0_val_2_0_reg_2557;

assign OP1_V_1_0_2_cast_fu_1604_p1 = src_kernel_win_1_val_2_0_reg_2575;

assign OP1_V_2_0_2_cast_fu_1628_p1 = src_kernel_win_2_val_2_0_reg_2593;

assign OP2_V_0_2_2_cast_fu_568_p1 = $signed(p_kernel_val_2_V_2_read);

assign OP2_V_0_2_cast_fu_565_p1 = $signed(p_kernel_val_2_V_0_read);

always @ (*) begin
    ap_sig_119 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_140 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_1494 = ((1'b1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1));
end

always @ (*) begin
    ap_sig_1495 = ((1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_128_0_1_reg_2409));
end

always @ (*) begin
    ap_sig_1497 = (~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391));
end

always @ (*) begin
    ap_sig_1500 = ((1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_7_reg_2405));
end

always @ (*) begin
    ap_sig_170 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_186 = (((ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & (p_src_data_stream_0_V_empty_n == 1'b0)) | ((ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & (p_src_data_stream_0_V_empty_n == 1'b0)) | ((ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & (1'b0 == icmp_reg_2400) & (p_src_data_stream_2_V_empty_n == 1'b0)) | ((ap_reg_ppstg_exitcond_reg_2451_pp0_iter1 == 1'b0) & ~(1'b0 == ap_reg_ppstg_or_cond_i_i_reg_2460_pp0_iter1) & ~(1'b0 == icmp_reg_2400) & ~(1'b0 == tmp_5_reg_2391) & (p_src_data_stream_2_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_sig_196 = ((~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4) & (p_dst_data_stream_0_V_full_n == 1'b0)) | (~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4) & (p_dst_data_stream_1_V_full_n == 1'b0)) | (~(1'b0 == ap_reg_ppstg_or_cond_i_reg_2487_pp0_iter4) & (p_dst_data_stream_2_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_sig_22 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_434 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

assign brmerge_fu_1047_p2 = (tmp_82_not_reg_2395 | tmp_17_fu_951_p2);

assign col_assign_3_0_t_fu_1100_p2 = (ap_reg_ppstg_tmp_91_reg_2469_pp0_iter1 ^ ap_const_lv2_3);

assign col_buf_0_val_0_0_fu_1117_p3 = ((ap_reg_ppstg_brmerge_reg_2474_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_20_fu_1105_p5);

assign col_buf_0_val_1_0_fu_1136_p3 = ((ap_reg_ppstg_brmerge_reg_2474_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_21_fu_1124_p5);

assign col_buf_0_val_2_0_fu_1155_p3 = ((ap_reg_ppstg_brmerge_reg_2474_pp0_iter1[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_22_fu_1143_p5);

assign col_buf_1_val_0_0_fu_1285_p3 = ((ap_reg_ppstg_brmerge_reg_2474_pp0_iter1[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_29_fu_1273_p5);

assign col_buf_1_val_1_0_fu_1304_p3 = ((ap_reg_ppstg_brmerge_reg_2474_pp0_iter1[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_30_fu_1292_p5);

assign col_buf_1_val_2_0_fu_1323_p3 = ((ap_reg_ppstg_brmerge_reg_2474_pp0_iter1[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_31_fu_1311_p5);

assign col_buf_2_val_0_0_fu_1444_p3 = ((ap_reg_ppstg_brmerge_reg_2474_pp0_iter1[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_38_fu_1432_p5);

assign col_buf_2_val_1_0_fu_1463_p3 = ((ap_reg_ppstg_brmerge_reg_2474_pp0_iter1[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_39_fu_1451_p5);

assign col_buf_2_val_2_0_fu_1482_p3 = ((ap_reg_ppstg_brmerge_reg_2474_pp0_iter1[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_40_fu_1470_p5);

assign exitcond1_fu_581_p2 = ((p_014_0_i_reg_531 == ap_const_lv11_43A) ? 1'b1 : 1'b0);

assign exitcond_fu_899_p2 = ((p_027_0_i_reg_542 == ap_const_lv11_782) ? 1'b1 : 1'b0);

assign grp_fu_2032_p0 = tmp_s_reg_2368;

assign grp_fu_2032_p1 = grp_fu_2032_p10;

assign grp_fu_2032_p10 = src_kernel_win_1_val_1_1_1_fu_208;

assign grp_fu_2039_p0 = OP2_V_0_2_cast_reg_2354;

assign grp_fu_2039_p1 = grp_fu_2039_p10;

assign grp_fu_2039_p10 = src_kernel_win_1_val_0_1_1_fu_200;

assign grp_fu_2047_p0 = OP2_V_0_2_cast_reg_2354;

assign grp_fu_2047_p1 = grp_fu_2047_p10;

assign grp_fu_2047_p10 = src_kernel_win_2_val_0_1_1_fu_224;

assign grp_fu_2055_p0 = tmp_s_reg_2368;

assign grp_fu_2055_p1 = grp_fu_2055_p10;

assign grp_fu_2055_p10 = src_kernel_win_2_val_1_1_1_fu_232;

assign grp_fu_2062_p0 = tmp_s_reg_2368;

assign grp_fu_2062_p1 = grp_fu_2062_p10;

assign grp_fu_2062_p10 = src_kernel_win_0_val_1_1_1_fu_184;

assign grp_fu_2069_p0 = OP2_V_0_2_cast_reg_2354;

assign grp_fu_2069_p1 = grp_fu_2069_p10;

assign grp_fu_2069_p10 = src_kernel_win_0_val_0_1_1_fu_176;

assign grp_fu_2077_p0 = OP2_V_0_2_2_cast_reg_2361;

assign grp_fu_2077_p1 = grp_fu_2077_p10;

assign grp_fu_2077_p10 = ap_reg_ppstg_src_kernel_win_2_val_0_0_reg_2581_pp0_iter3;

assign grp_fu_2086_p0 = OP2_V_0_2_2_cast_reg_2361;

assign grp_fu_2086_p1 = grp_fu_2086_p10;

assign grp_fu_2086_p10 = ap_reg_ppstg_src_kernel_win_1_val_0_0_reg_2563_pp0_iter3;

assign grp_fu_2095_p0 = OP2_V_0_2_2_cast_reg_2361;

assign grp_fu_2095_p1 = grp_fu_2095_p10;

assign grp_fu_2095_p10 = ap_reg_ppstg_src_kernel_win_0_val_0_0_reg_2545_pp0_iter3;

assign i_V_fu_587_p2 = (p_014_0_i_reg_531 + ap_const_lv11_1);

assign icmp1_fu_921_p2 = ((tmp_88_fu_911_p4 != ap_const_lv10_0) ? 1'b1 : 1'b0);

assign icmp_fu_615_p2 = ((tmp_64_fu_605_p4 != ap_const_lv10_0) ? 1'b1 : 1'b0);

assign j_V_fu_905_p2 = (p_027_0_i_reg_542 + ap_const_lv11_1);

assign k_buf_0_val_3_address0 = tmp_19_fu_1060_p1;

assign k_buf_0_val_4_address0 = tmp_19_fu_1060_p1;

assign k_buf_0_val_5_address0 = tmp_19_fu_1060_p1;

assign k_buf_1_val_3_address0 = tmp_19_fu_1060_p1;

assign k_buf_1_val_4_address0 = tmp_19_fu_1060_p1;

assign k_buf_1_val_5_address0 = tmp_19_fu_1060_p1;

assign k_buf_2_val_3_address0 = tmp_19_fu_1060_p1;

assign k_buf_2_val_4_address0 = tmp_19_fu_1060_p1;

assign k_buf_2_val_5_address0 = tmp_19_fu_1060_p1;

assign not_i_i_i1_fu_1999_p2 = ((tmp_46_reg_2672 != ap_const_lv4_0) ? 1'b1 : 1'b0);

assign not_i_i_i5_fu_1958_p2 = ((tmp_37_reg_2656 != ap_const_lv4_0) ? 1'b1 : 1'b0);

assign not_i_i_i_fu_1917_p2 = ((tmp_28_reg_2640 != ap_const_lv4_0) ? 1'b1 : 1'b0);

assign or_cond_i423_i_fu_665_p2 = (tmp_10_fu_659_p2 & rev_fu_653_p2);

assign or_cond_i_fu_1052_p2 = (icmp_reg_2400 & icmp1_fu_921_p2);

assign or_cond_i_i_fu_957_p2 = (tmp_17_fu_951_p2 & rev1_fu_945_p2);

assign overflow_1_fu_1963_p2 = (not_i_i_i5_fu_1958_p2 & tmp_i_i4_fu_1953_p2);

assign overflow_2_fu_2004_p2 = (not_i_i_i1_fu_1999_p2 & tmp_i_i1_fu_1994_p2);

assign overflow_fu_1922_p2 = (not_i_i_i_fu_1917_p2 & tmp_i_i_fu_1912_p2);

assign p_014_0_i_cast_fu_577_p1 = p_014_0_i_reg_531;

assign p_027_0_i_cast_fu_895_p1 = p_027_0_i_reg_542;

assign p_Val2_10_fu_1909_p1 = p_Val2_9_reg_2629[7:0];

assign p_Val2_16_fu_1950_p1 = p_Val2_15_reg_2645[7:0];

assign p_Val2_18_fu_1991_p1 = p_Val2_s_reg_2661[7:0];

assign p_Val2_5_0_0_2_fu_1583_p2 = (tmp_172_0_0_cast_fu_1576_p1 - OP1_V_0_0_2_cast_fu_1580_p1);

assign p_Val2_5_0_2_1_fu_1704_p2 = ($signed(tmp_cast_fu_1698_p1) + $signed(tmp1_cast_fu_1701_p1));

assign p_Val2_5_1_0_2_fu_1607_p2 = (tmp_172_1_0_cast_fu_1600_p1 - OP1_V_1_0_2_cast_fu_1604_p1);

assign p_Val2_5_1_2_1_fu_1756_p2 = ($signed(tmp2_cast_fu_1750_p1) + $signed(tmp3_cast_fu_1753_p1));

assign p_Val2_5_2_0_2_fu_1631_p2 = (tmp_172_2_0_cast_fu_1624_p1 - OP1_V_2_0_2_cast_fu_1628_p1);

assign p_Val2_5_2_2_1_fu_1808_p2 = ($signed(tmp4_cast_fu_1802_p1) + $signed(tmp5_cast_fu_1805_p1));

assign p_assign_1_fu_971_p2 = (ap_const_lv12_1 - p_027_0_i_cast_fu_895_p1);

assign p_assign_2_cast_fu_1005_p1 = p_assign_2_fu_999_p2;

assign p_assign_2_fu_999_p2 = ($signed(ap_const_lv13_EFE) - $signed(p_p2_i_i_cast_cast_fu_989_p1));

assign p_assign_6_0_1_fu_705_p2 = ($signed(p_014_0_i_cast_fu_577_p1) + $signed(ap_const_lv12_FFE));

assign p_assign_6_0_2_fu_731_p2 = ($signed(p_014_0_i_cast_fu_577_p1) + $signed(ap_const_lv12_FFD));

assign p_assign_7_fu_679_p2 = (ap_const_lv12_1 - p_014_0_i_cast_fu_577_p1);

assign p_assign_8_fu_699_p2 = ($signed(ap_const_lv12_86E) - $signed(p_p2_i424_i_fu_685_p3));

assign p_dst_data_stream_0_V_din = ((tmp_i_i_111_fu_1936_p2[0:0] === 1'b1) ? p_mux_i_i_cast_fu_1928_p3 : p_Val2_10_fu_1909_p1);

assign p_dst_data_stream_1_V_din = ((tmp_i_i8_fu_1977_p2[0:0] === 1'b1) ? p_mux_i_i7_cast_fu_1969_p3 : p_Val2_16_fu_1950_p1);

assign p_dst_data_stream_2_V_din = ((tmp_i_i1_112_fu_2018_p2[0:0] === 1'b1) ? p_mux_i_i16_cast_fu_2010_p3 : p_Val2_18_fu_1991_p1);

assign p_mux_i_i16_cast_fu_2010_p3 = ((tmp_i_i1_fu_1994_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_mux_i_i7_cast_fu_1969_p3 = ((tmp_i_i4_fu_1953_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_mux_i_i_cast_fu_1928_p3 = ((tmp_i_i_fu_1912_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_p2_i424_i_fu_685_p3 = ((tmp_66_fu_671_p3[0:0] === 1'b1) ? p_assign_7_fu_679_p2 : tmp_9_fu_639_p2);

assign p_p2_i_i_cast_cast_fu_989_p1 = $signed(p_p2_i_i_fu_977_p3);

assign p_p2_i_i_cast_fu_985_p1 = $signed(p_p2_i_i_fu_977_p3);

assign p_p2_i_i_fu_977_p3 = ((tmp_90_fu_963_p3[0:0] === 1'b1) ? p_assign_1_fu_971_p2 : ImagLoc_x_fu_927_p2);

assign rev1_fu_945_p2 = (tmp_89_fu_937_p3 ^ 1'b1);

assign rev_fu_653_p2 = (tmp_65_fu_645_p3 ^ 1'b1);

assign row_assign_10_0_1_t_fu_821_p2 = (tmp_12_fu_813_p3 ^ ap_const_lv2_3);

assign row_assign_10_0_2_t_fu_853_p2 = (tmp_13_fu_845_p3 ^ ap_const_lv2_3);

assign row_assign_10_1_0_t_fu_889_p2 = (tmp_15_fu_881_p3 ^ ap_const_lv2_3);

assign row_assign_s_fu_789_p2 = (tmp_78_fu_781_p3 ^ ap_const_lv2_3);

assign sel_tmp1_fu_1023_p2 = (tmp_89_fu_937_p3 | tmp_21_not_fu_1017_p2);

assign sel_tmp2_fu_1029_p2 = (tmp_18_fu_993_p2 & sel_tmp1_fu_1023_p2);

assign sel_tmp_fu_1009_p3 = ((or_cond_i_i_fu_957_p2[0:0] === 1'b1) ? ImagLoc_x_cast_fu_933_p1 : p_assign_2_cast_fu_1005_p1);

assign src_kernel_win_0_val_0_0_fu_1212_p3 = ((tmp_8_reg_2413[0:0] === 1'b1) ? tmp_23_fu_1201_p5 : col_buf_0_val_0_0_fu_1117_p3);

assign src_kernel_win_0_val_1_0_fu_1230_p3 = ((tmp_8_reg_2413[0:0] === 1'b1) ? tmp_24_fu_1219_p5 : col_buf_0_val_1_0_fu_1136_p3);

assign src_kernel_win_0_val_2_0_fu_1248_p3 = ((tmp_8_reg_2413[0:0] === 1'b1) ? tmp_25_fu_1237_p5 : col_buf_0_val_2_0_fu_1155_p3);

assign src_kernel_win_1_val_0_0_fu_1380_p3 = ((tmp_8_reg_2413[0:0] === 1'b1) ? tmp_32_fu_1369_p5 : col_buf_1_val_0_0_fu_1285_p3);

assign src_kernel_win_1_val_1_0_fu_1398_p3 = ((tmp_8_reg_2413[0:0] === 1'b1) ? tmp_33_fu_1387_p5 : col_buf_1_val_1_0_fu_1304_p3);

assign src_kernel_win_1_val_2_0_fu_1416_p3 = ((tmp_8_reg_2413[0:0] === 1'b1) ? tmp_34_fu_1405_p5 : col_buf_1_val_2_0_fu_1323_p3);

assign src_kernel_win_2_val_0_0_fu_1530_p3 = ((tmp_8_reg_2413[0:0] === 1'b1) ? tmp_41_fu_1519_p5 : col_buf_2_val_0_0_fu_1444_p3);

assign src_kernel_win_2_val_1_0_fu_1548_p3 = ((tmp_8_reg_2413[0:0] === 1'b1) ? tmp_42_fu_1537_p5 : col_buf_2_val_1_0_fu_1463_p3);

assign src_kernel_win_2_val_2_0_fu_1566_p3 = ((tmp_8_reg_2413[0:0] === 1'b1) ? tmp_43_fu_1555_p5 : col_buf_2_val_2_0_fu_1482_p3);

assign tmp1_cast_fu_1701_p1 = grp_fu_2069_p3;

assign tmp2_cast_fu_1750_p1 = $signed(grp_fu_2032_p3);

assign tmp3_cast_fu_1753_p1 = grp_fu_2039_p3;

assign tmp4_cast_fu_1802_p1 = $signed(grp_fu_2055_p3);

assign tmp5_cast_fu_1805_p1 = grp_fu_2047_p3;

assign tmp_10_fu_659_p2 = (($signed(tmp_9_fu_639_p2) < $signed(12'b10000111000)) ? 1'b1 : 1'b0);

assign tmp_11_fu_693_p2 = (($signed(p_p2_i424_i_fu_685_p3) < $signed(12'b10000111000)) ? 1'b1 : 1'b0);

assign tmp_128_0_1_fu_627_p2 = ((p_014_0_i_reg_531 == ap_const_lv11_0) ? 1'b1 : 1'b0);

assign tmp_12_fu_813_p3 = ((tmp_67_fu_711_p3[0:0] === 1'b1) ? tmp_81_fu_805_p3 : tmp_79_fu_795_p1);

assign tmp_13_fu_845_p3 = ((tmp_70_fu_737_p3[0:0] === 1'b1) ? tmp_84_fu_837_p3 : tmp_82_fu_827_p1);

assign tmp_14_fu_873_p3 = ((tmp_11_fu_693_p2[0:0] === 1'b1) ? tmp_86_fu_863_p1 : tmp_87_fu_867_p2);

assign tmp_15_fu_881_p3 = ((or_cond_i423_i_fu_665_p2[0:0] === 1'b1) ? tmp_85_fu_859_p1 : tmp_14_fu_873_p3);

assign tmp_172_0_0_cast_fu_1576_p1 = src_kernel_win_0_val_2_1_1_fu_192;

assign tmp_172_0_1_2_cast_cast_cast_fu_1592_p0 = tmp_6_reg_2375;

assign tmp_172_0_1_2_cast_cast_cast_fu_1592_p1 = tmp_172_0_1_2_cast_cast_cast_fu_1592_p10;

assign tmp_172_0_1_2_cast_cast_cast_fu_1592_p10 = src_kernel_win_0_val_1_0_reg_2551;

assign tmp_172_0_1_2_cast_cast_cast_fu_1592_p2 = ($signed(tmp_172_0_1_2_cast_cast_cast_fu_1592_p0) * $signed({{1'b0}, {tmp_172_0_1_2_cast_cast_cast_fu_1592_p1}}));

assign tmp_172_1_0_cast_fu_1600_p1 = src_kernel_win_1_val_2_1_1_fu_216;

assign tmp_172_1_1_2_cast_cast_cast_fu_1616_p0 = tmp_6_reg_2375;

assign tmp_172_1_1_2_cast_cast_cast_fu_1616_p1 = tmp_172_1_1_2_cast_cast_cast_fu_1616_p10;

assign tmp_172_1_1_2_cast_cast_cast_fu_1616_p10 = src_kernel_win_1_val_1_0_reg_2569;

assign tmp_172_1_1_2_cast_cast_cast_fu_1616_p2 = ($signed(tmp_172_1_1_2_cast_cast_cast_fu_1616_p0) * $signed({{1'b0}, {tmp_172_1_1_2_cast_cast_cast_fu_1616_p1}}));

assign tmp_172_2_0_cast_fu_1624_p1 = src_kernel_win_2_val_2_1_1_fu_240;

assign tmp_172_2_1_2_cast_cast_cast_fu_1640_p0 = tmp_6_reg_2375;

assign tmp_172_2_1_2_cast_cast_cast_fu_1640_p1 = tmp_172_2_1_2_cast_cast_cast_fu_1640_p10;

assign tmp_172_2_1_2_cast_cast_cast_fu_1640_p10 = src_kernel_win_2_val_1_0_reg_2587;

assign tmp_172_2_1_2_cast_cast_cast_fu_1640_p2 = ($signed(tmp_172_2_1_2_cast_cast_cast_fu_1640_p0) * $signed({{1'b0}, {tmp_172_2_1_2_cast_cast_cast_fu_1640_p1}}));

assign tmp_17_fu_951_p2 = (($signed(ImagLoc_x_fu_927_p2) < $signed(12'b11110000000)) ? 1'b1 : 1'b0);

assign tmp_18_fu_993_p2 = (($signed(p_p2_i_i_fu_977_p3) < $signed(12'b11110000000)) ? 1'b1 : 1'b0);

assign tmp_19_fu_1060_p1 = $unsigned(x_cast_fu_1057_p1);

assign tmp_21_not_fu_1017_p2 = (tmp_17_fu_951_p2 ^ 1'b1);

assign tmp_3_fu_553_p2 = (tmp_2_reg_520 + ap_const_lv2_1);

assign tmp_4_fu_559_p2 = ((tmp_2_reg_520 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_5_fu_593_p2 = ((p_014_0_i_reg_531 < ap_const_lv11_438) ? 1'b1 : 1'b0);

assign tmp_64_fu_605_p4 = {{p_014_0_i_reg_531[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_65_fu_645_p3 = tmp_9_fu_639_p2[ap_const_lv32_B];

assign tmp_66_fu_671_p3 = tmp_9_fu_639_p2[ap_const_lv32_B];

assign tmp_67_fu_711_p3 = p_assign_6_0_1_fu_705_p2[ap_const_lv32_B];

assign tmp_68_fu_719_p3 = p_assign_6_0_1_fu_705_p2[ap_const_lv32_B];

assign tmp_69_fu_727_p1 = p_014_0_i_reg_531[1:0];

assign tmp_6_fu_574_p1 = $signed(p_kernel_val_1_V_2_read);

assign tmp_70_fu_737_p3 = p_assign_6_0_2_fu_731_p2[ap_const_lv32_B];

assign tmp_71_fu_745_p3 = p_assign_6_0_2_fu_731_p2[ap_const_lv32_B];

assign tmp_72_fu_753_p1 = p_014_0_i_reg_531[1:0];

assign tmp_73_fu_757_p1 = p_p2_i424_i_fu_685_p3[1:0];

assign tmp_74_fu_761_p1 = tmp_9_fu_639_p2[1:0];

assign tmp_75_fu_765_p1 = p_p2_i424_i_fu_685_p3[1:0];

assign tmp_76_fu_769_p1 = p_assign_8_fu_699_p2[1:0];

assign tmp_77_fu_773_p3 = ((tmp_11_fu_693_p2[0:0] === 1'b1) ? tmp_75_fu_765_p1 : tmp_76_fu_769_p1);

assign tmp_78_fu_781_p3 = ((or_cond_i423_i_fu_665_p2[0:0] === 1'b1) ? tmp_74_fu_761_p1 : tmp_77_fu_773_p3);

assign tmp_79_fu_795_p1 = p_assign_6_0_1_fu_705_p2[1:0];

assign tmp_7_fu_621_p2 = ((p_014_0_i_reg_531 == ap_const_lv11_1) ? 1'b1 : 1'b0);

assign tmp_80_fu_799_p2 = ($signed(ap_const_lv2_2) - $signed(tmp_69_fu_727_p1));

assign tmp_81_fu_805_p3 = ((tmp_68_fu_719_p3[0:0] === 1'b1) ? tmp_80_fu_799_p2 : tmp_79_fu_795_p1);

assign tmp_82_fu_827_p1 = p_assign_6_0_2_fu_731_p2[1:0];

assign tmp_82_not_fu_599_p2 = ((p_014_0_i_reg_531 > ap_const_lv11_437) ? 1'b1 : 1'b0);

assign tmp_83_fu_831_p2 = (tmp_72_fu_753_p1 ^ ap_const_lv2_3);

assign tmp_84_fu_837_p3 = ((tmp_71_fu_745_p3[0:0] === 1'b1) ? tmp_83_fu_831_p2 : tmp_82_fu_827_p1);

assign tmp_85_fu_859_p1 = tmp_9_fu_639_p2[1:0];

assign tmp_86_fu_863_p1 = p_p2_i424_i_fu_685_p3[1:0];

assign tmp_87_fu_867_p2 = ($signed(ap_const_lv2_2) - $signed(tmp_73_fu_757_p1));

assign tmp_88_fu_911_p4 = {{p_027_0_i_reg_542[ap_const_lv32_A : ap_const_lv32_1]}};

assign tmp_89_fu_937_p3 = ImagLoc_x_fu_927_p2[ap_const_lv32_B];

assign tmp_8_fu_633_p2 = ((p_014_0_i_reg_531 > ap_const_lv11_438) ? 1'b1 : 1'b0);

assign tmp_90_fu_963_p3 = ImagLoc_x_fu_927_p2[ap_const_lv32_B];

assign tmp_91_fu_1043_p1 = x_fu_1035_p3[1:0];

assign tmp_9_fu_639_p2 = ($signed(p_014_0_i_cast_fu_577_p1) + $signed(ap_const_lv12_FFF));

assign tmp_cast_fu_1698_p1 = $signed(grp_fu_2062_p3);

assign tmp_i_i1_112_fu_2018_p2 = (isneg_2_reg_2666 | overflow_2_fu_2004_p2);

assign tmp_i_i1_fu_1994_p2 = (isneg_2_reg_2666 ^ 1'b1);

assign tmp_i_i4_fu_1953_p2 = (isneg_1_reg_2650 ^ 1'b1);

assign tmp_i_i8_fu_1977_p2 = (isneg_1_reg_2650 | overflow_1_fu_1963_p2);

assign tmp_i_i_111_fu_1936_p2 = (isneg_reg_2634 | overflow_fu_1922_p2);

assign tmp_i_i_fu_1912_p2 = (isneg_reg_2634 ^ 1'b1);

assign tmp_s_fu_571_p1 = p_kernel_val_1_V_0_read;

assign x_cast_fu_1057_p1 = $signed(x_reg_2464);

assign x_fu_1035_p3 = ((sel_tmp2_fu_1029_p2[0:0] === 1'b1) ? p_p2_i_i_cast_fu_985_p1 : sel_tmp_fu_1009_p3);

always @ (posedge ap_clk) begin
    tmp_s_reg_2368[9:4] <= 6'b000000;
end

endmodule //filter_Filter2D
