// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "selu_float_float_selu1_config_struct_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic selu_float_float_selu1_config_struct_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic selu_float_float_selu1_config_struct_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<4> selu_float_float_selu1_config_struct_s::ap_ST_fsm_pp0_stage0 = "1";
const sc_lv<4> selu_float_float_selu1_config_struct_s::ap_ST_fsm_pp0_stage1 = "10";
const sc_lv<4> selu_float_float_selu1_config_struct_s::ap_ST_fsm_pp0_stage2 = "100";
const sc_lv<4> selu_float_float_selu1_config_struct_s::ap_ST_fsm_pp0_stage3 = "1000";
const bool selu_float_float_selu1_config_struct_s::ap_const_boolean_1 = true;
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool selu_float_float_selu1_config_struct_s::ap_const_boolean_0 = false;
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_3 = "11";
const sc_lv<1> selu_float_float_selu1_config_struct_s::ap_const_lv1_0 = "0";
const sc_lv<1> selu_float_float_selu1_config_struct_s::ap_const_lv1_1 = "1";
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_1 = "1";
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_2 = "10";
const sc_lv<64> selu_float_float_selu1_config_struct_s::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<64> selu_float_float_selu1_config_struct_s::ap_const_lv64_1 = "1";
const sc_lv<64> selu_float_float_selu1_config_struct_s::ap_const_lv64_2 = "10";
const sc_lv<64> selu_float_float_selu1_config_struct_s::ap_const_lv64_3 = "11";
const sc_lv<64> selu_float_float_selu1_config_struct_s::ap_const_lv64_4 = "100";
const sc_lv<64> selu_float_float_selu1_config_struct_s::ap_const_lv64_5 = "101";
const sc_lv<64> selu_float_float_selu1_config_struct_s::ap_const_lv64_6 = "110";
const sc_lv<64> selu_float_float_selu1_config_struct_s::ap_const_lv64_7 = "111";
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_44800000 = "1000100100000000000000000000000";
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_3F867D5F = "111111100001100111110101011111";
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_BE000000 = "10111110000000000000000000000000";
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_A = "1010";
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_1F = "11111";
const sc_lv<22> selu_float_float_selu1_config_struct_s::ap_const_lv22_0 = "0000000000000000000000";
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_17 = "10111";
const sc_lv<32> selu_float_float_selu1_config_struct_s::ap_const_lv32_1E = "11110";
const sc_lv<8> selu_float_float_selu1_config_struct_s::ap_const_lv8_FF = "11111111";
const sc_lv<23> selu_float_float_selu1_config_struct_s::ap_const_lv23_0 = "00000000000000000000000";
const sc_lv<10> selu_float_float_selu1_config_struct_s::ap_const_lv10_3FF = "1111111111";
const sc_lv<5> selu_float_float_selu1_config_struct_s::ap_const_lv5_3 = "11";

selu_float_float_selu1_config_struct_s::selu_float_float_selu1_config_struct_s(sc_module_name name) : sc_module(name), mVcdFile(0) {
    selu_table5_U = new selu_float_float_selu1_config_struct_s_selu_table5("selu_table5_U");
    selu_table5_U->clk(ap_clk);
    selu_table5_U->reset(ap_rst);
    selu_table5_U->address0(selu_table5_address0);
    selu_table5_U->ce0(selu_table5_ce0);
    selu_table5_U->q0(selu_table5_q0);
    selu_table5_U->address1(selu_table5_address1);
    selu_table5_U->ce1(selu_table5_ce1);
    selu_table5_U->q1(selu_table5_q1);
    grp_p_hls_fptosi_float_i32_fu_360 = new p_hls_fptosi_float_i32("grp_p_hls_fptosi_float_i32_fu_360");
    grp_p_hls_fptosi_float_i32_fu_360->ap_ready(grp_p_hls_fptosi_float_i32_fu_360_ap_ready);
    grp_p_hls_fptosi_float_i32_fu_360->x(grp_p_hls_fptosi_float_i32_fu_360_x);
    grp_p_hls_fptosi_float_i32_fu_360->ap_return(grp_p_hls_fptosi_float_i32_fu_360_ap_return);
    grp_p_hls_fptosi_float_i32_fu_365 = new p_hls_fptosi_float_i32("grp_p_hls_fptosi_float_i32_fu_365");
    grp_p_hls_fptosi_float_i32_fu_365->ap_ready(grp_p_hls_fptosi_float_i32_fu_365_ap_ready);
    grp_p_hls_fptosi_float_i32_fu_365->x(grp_p_hls_fptosi_float_i32_fu_365_x);
    grp_p_hls_fptosi_float_i32_fu_365->ap_return(grp_p_hls_fptosi_float_i32_fu_365_ap_return);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813 = new jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>("jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813");
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813->clk(ap_clk);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813->reset(ap_rst);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813->din0(grp_fu_370_p0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813->din1(grp_fu_370_p1);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813->ce(ap_var_for_const0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813->dout(grp_fu_370_p2);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814 = new jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>("jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814");
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814->clk(ap_clk);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814->reset(ap_rst);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814->din0(grp_fu_376_p0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814->din1(grp_fu_376_p1);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814->ce(ap_var_for_const0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814->dout(grp_fu_376_p2);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815 = new jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>("jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815");
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815->clk(ap_clk);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815->reset(ap_rst);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815->din0(grp_fu_384_p0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815->din1(grp_fu_384_p1);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815->ce(ap_var_for_const0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815->dout(grp_fu_384_p2);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816 = new jedi_fmul_32ns_32ns_32_3_max_dsp_1<1,3,32,32,32>("jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816");
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816->clk(ap_clk);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816->reset(ap_rst);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816->din0(grp_fu_390_p0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816->din1(grp_fu_390_p1);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816->ce(ap_var_for_const0);
    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816->dout(grp_fu_390_p2);
    jedi_fcmp_32ns_32ns_1_2_1_U817 = new jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>("jedi_fcmp_32ns_32ns_1_2_1_U817");
    jedi_fcmp_32ns_32ns_1_2_1_U817->clk(ap_clk);
    jedi_fcmp_32ns_32ns_1_2_1_U817->reset(ap_rst);
    jedi_fcmp_32ns_32ns_1_2_1_U817->din0(grp_fu_398_p0);
    jedi_fcmp_32ns_32ns_1_2_1_U817->din1(ap_var_for_const1);
    jedi_fcmp_32ns_32ns_1_2_1_U817->ce(ap_var_for_const0);
    jedi_fcmp_32ns_32ns_1_2_1_U817->opcode(ap_var_for_const2);
    jedi_fcmp_32ns_32ns_1_2_1_U817->dout(grp_fu_398_p2);
    jedi_fcmp_32ns_32ns_1_2_1_U818 = new jedi_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>("jedi_fcmp_32ns_32ns_1_2_1_U818");
    jedi_fcmp_32ns_32ns_1_2_1_U818->clk(ap_clk);
    jedi_fcmp_32ns_32ns_1_2_1_U818->reset(ap_rst);
    jedi_fcmp_32ns_32ns_1_2_1_U818->din0(grp_fu_404_p0);
    jedi_fcmp_32ns_32ns_1_2_1_U818->din1(ap_var_for_const1);
    jedi_fcmp_32ns_32ns_1_2_1_U818->ce(ap_var_for_const0);
    jedi_fcmp_32ns_32ns_1_2_1_U818->opcode(ap_var_for_const2);
    jedi_fcmp_32ns_32ns_1_2_1_U818->dout(grp_fu_404_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_and_ln776_1_fu_582_p2);
    sensitive << ( or_ln776_1_fu_576_p2 );
    sensitive << ( grp_fu_404_p2 );

    SC_METHOD(thread_and_ln776_2_fu_623_p2);
    sensitive << ( grp_fu_398_p2 );
    sensitive << ( or_ln776_2_fu_617_p2 );

    SC_METHOD(thread_and_ln776_3_fu_664_p2);
    sensitive << ( grp_fu_404_p2 );
    sensitive << ( or_ln776_3_fu_658_p2 );

    SC_METHOD(thread_and_ln776_4_fu_705_p2);
    sensitive << ( grp_fu_398_p2 );
    sensitive << ( or_ln776_4_fu_699_p2 );

    SC_METHOD(thread_and_ln776_5_fu_746_p2);
    sensitive << ( grp_fu_404_p2 );
    sensitive << ( or_ln776_5_fu_740_p2 );

    SC_METHOD(thread_and_ln776_6_fu_787_p2);
    sensitive << ( grp_fu_398_p2 );
    sensitive << ( or_ln776_6_fu_781_p2 );

    SC_METHOD(thread_and_ln776_7_fu_828_p2);
    sensitive << ( grp_fu_404_p2 );
    sensitive << ( or_ln776_7_fu_822_p2 );

    SC_METHOD(thread_and_ln776_fu_541_p2);
    sensitive << ( or_ln776_fu_535_p2 );
    sensitive << ( grp_fu_398_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_00001);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_00001);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_00001);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_00001);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state11_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state12_pp0_stage3_iter2);

    SC_METHOD(thread_ap_block_state13_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_block_state2_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state6_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state7_pp0_stage2_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage0_iter2);

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0_reg );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_idle_pp0_0to2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_idle_pp0_1to3);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_ap_reset_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_idle_pp0_0to2 );

    SC_METHOD(thread_bitcast_ln776_1_fu_547_p1);
    sensitive << ( data_1_read_1_reg_962 );

    SC_METHOD(thread_bitcast_ln776_2_fu_588_p1);
    sensitive << ( data_2_read_1_reg_983 );

    SC_METHOD(thread_bitcast_ln776_3_fu_629_p1);
    sensitive << ( data_3_read_1_reg_976 );

    SC_METHOD(thread_bitcast_ln776_4_fu_670_p1);
    sensitive << ( data_4_read_1_reg_1005 );

    SC_METHOD(thread_bitcast_ln776_5_fu_711_p1);
    sensitive << ( data_5_read_1_reg_998 );

    SC_METHOD(thread_bitcast_ln776_6_fu_752_p1);
    sensitive << ( data_6_read_1_reg_1027 );

    SC_METHOD(thread_bitcast_ln776_7_fu_793_p1);
    sensitive << ( data_7_read_1_reg_1020 );

    SC_METHOD(thread_bitcast_ln776_fu_506_p1);
    sensitive << ( data_0_read_1_reg_969 );

    SC_METHOD(thread_grp_fu_370_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_448 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( data_0_read_1_reg_969 );
    sensitive << ( data_2_read_1_reg_983 );
    sensitive << ( and_ln776_fu_541_p2 );
    sensitive << ( data_4_read_1_reg_1005 );
    sensitive << ( and_ln776_2_fu_623_p2 );
    sensitive << ( and_ln776_4_fu_705_p2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_370_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_fu_541_p2 );
    sensitive << ( and_ln776_2_fu_623_p2 );
    sensitive << ( and_ln776_4_fu_705_p2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_376_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_454 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( data_1_read_1_reg_962 );
    sensitive << ( data_3_read_1_reg_976 );
    sensitive << ( and_ln776_1_fu_582_p2 );
    sensitive << ( data_5_read_1_reg_998 );
    sensitive << ( and_ln776_3_fu_664_p2 );
    sensitive << ( and_ln776_5_fu_746_p2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_376_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_1_fu_582_p2 );
    sensitive << ( and_ln776_3_fu_664_p2 );
    sensitive << ( and_ln776_5_fu_746_p2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_384_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_460 );
    sensitive << ( reg_472 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( reg_484 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( data_6_read_1_reg_1027 );
    sensitive << ( and_ln776_6_fu_787_p2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_384_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_6_fu_787_p2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_390_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( reg_466 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( reg_478 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_490 );
    sensitive << ( data_7_read_1_reg_1020 );
    sensitive << ( and_ln776_7_fu_828_p2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_390_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_7_fu_828_p2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_398_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( data_0_read );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_port_reg_data_2_read );
    sensitive << ( ap_port_reg_data_4_read );
    sensitive << ( ap_port_reg_data_6_read );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_404_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( data_1_read );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_port_reg_data_3_read );
    sensitive << ( ap_port_reg_data_5_read );
    sensitive << ( ap_port_reg_data_7_read );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_fu_416_p4);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_360_ap_return );

    SC_METHOD(thread_grp_fu_426_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_2_reg_1012_pp0_iter1_reg );
    sensitive << ( and_ln776_4_reg_1034_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1042_pp0_iter2_reg );
    sensitive << ( and_ln776_reg_990_pp0_iter1_reg );
    sensitive << ( grp_fu_416_p4 );

    SC_METHOD(thread_grp_fu_432_p4);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_365_ap_return );

    SC_METHOD(thread_grp_fu_442_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_3_reg_1016_pp0_iter1_reg );
    sensitive << ( and_ln776_5_reg_1038_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1046_pp0_iter2_reg );
    sensitive << ( and_ln776_1_reg_994_pp0_iter1_reg );
    sensitive << ( grp_fu_432_p4 );

    SC_METHOD(thread_grp_p_hls_fptosi_float_i32_fu_360_x);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_496 );
    sensitive << ( and_ln776_2_reg_1012_pp0_iter1_reg );
    sensitive << ( and_ln776_4_reg_1034_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1042_pp0_iter2_reg );
    sensitive << ( and_ln776_reg_990_pp0_iter1_reg );
    sensitive << ( tmp_2_reg_1050 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_grp_p_hls_fptosi_float_i32_fu_365_x);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_501 );
    sensitive << ( and_ln776_3_reg_1016_pp0_iter1_reg );
    sensitive << ( and_ln776_5_reg_1038_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1046_pp0_iter2_reg );
    sensitive << ( and_ln776_1_reg_994_pp0_iter1_reg );
    sensitive << ( tmp_2_1_reg_1055 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_icmp_ln776_10_fu_728_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( tmp_13_fu_714_p4 );

    SC_METHOD(thread_icmp_ln776_11_fu_734_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( trunc_ln776_5_fu_724_p1 );

    SC_METHOD(thread_icmp_ln776_12_fu_769_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_15_fu_755_p4 );

    SC_METHOD(thread_icmp_ln776_13_fu_775_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln776_6_fu_765_p1 );

    SC_METHOD(thread_icmp_ln776_14_fu_810_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_17_fu_796_p4 );

    SC_METHOD(thread_icmp_ln776_15_fu_816_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln776_7_fu_806_p1 );

    SC_METHOD(thread_icmp_ln776_1_fu_529_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( trunc_ln776_fu_519_p1 );

    SC_METHOD(thread_icmp_ln776_2_fu_564_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( tmp_6_fu_550_p4 );

    SC_METHOD(thread_icmp_ln776_3_fu_570_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( trunc_ln776_1_fu_560_p1 );

    SC_METHOD(thread_icmp_ln776_4_fu_605_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( tmp_8_fu_591_p4 );

    SC_METHOD(thread_icmp_ln776_5_fu_611_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln776_2_fu_601_p1 );

    SC_METHOD(thread_icmp_ln776_6_fu_646_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( tmp_s_fu_632_p4 );

    SC_METHOD(thread_icmp_ln776_7_fu_652_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( trunc_ln776_3_fu_642_p1 );

    SC_METHOD(thread_icmp_ln776_8_fu_687_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( tmp_11_fu_673_p4 );

    SC_METHOD(thread_icmp_ln776_9_fu_693_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( trunc_ln776_4_fu_683_p1 );

    SC_METHOD(thread_icmp_ln776_fu_523_p2);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( tmp_3_fu_509_p4 );

    SC_METHOD(thread_or_ln776_1_fu_576_p2);
    sensitive << ( icmp_ln776_3_fu_570_p2 );
    sensitive << ( icmp_ln776_2_fu_564_p2 );

    SC_METHOD(thread_or_ln776_2_fu_617_p2);
    sensitive << ( icmp_ln776_5_fu_611_p2 );
    sensitive << ( icmp_ln776_4_fu_605_p2 );

    SC_METHOD(thread_or_ln776_3_fu_658_p2);
    sensitive << ( icmp_ln776_7_fu_652_p2 );
    sensitive << ( icmp_ln776_6_fu_646_p2 );

    SC_METHOD(thread_or_ln776_4_fu_699_p2);
    sensitive << ( icmp_ln776_9_fu_693_p2 );
    sensitive << ( icmp_ln776_8_fu_687_p2 );

    SC_METHOD(thread_or_ln776_5_fu_740_p2);
    sensitive << ( icmp_ln776_11_fu_734_p2 );
    sensitive << ( icmp_ln776_10_fu_728_p2 );

    SC_METHOD(thread_or_ln776_6_fu_781_p2);
    sensitive << ( icmp_ln776_13_fu_775_p2 );
    sensitive << ( icmp_ln776_12_fu_769_p2 );

    SC_METHOD(thread_or_ln776_7_fu_822_p2);
    sensitive << ( icmp_ln776_15_fu_816_p2 );
    sensitive << ( icmp_ln776_14_fu_810_p2 );

    SC_METHOD(thread_or_ln776_fu_535_p2);
    sensitive << ( icmp_ln776_1_fu_529_p2 );
    sensitive << ( icmp_ln776_fu_523_p2 );

    SC_METHOD(thread_res_addr_11_gep_fu_299_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( and_ln776_5_reg_1038_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_res_addr_13_gep_fu_333_p3);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( and_ln776_6_reg_1042_pp0_iter2_reg );

    SC_METHOD(thread_res_addr_15_gep_fu_351_p3);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( and_ln776_7_reg_1046_pp0_iter2_reg );

    SC_METHOD(thread_res_addr_1_gep_fu_172_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( and_ln776_reg_990_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_res_addr_3_gep_fu_195_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( and_ln776_1_reg_994_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_res_addr_5_gep_fu_229_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_2_reg_1012_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_res_addr_7_gep_fu_247_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_3_reg_1016_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_res_addr_9_gep_fu_281_p3);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( and_ln776_4_reg_1034_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_res_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_2_reg_1012_pp0_iter1_reg );
    sensitive << ( and_ln776_4_reg_1034_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1042_pp0_iter2_reg );
    sensitive << ( and_ln776_reg_990_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( res_addr_1_gep_fu_172_p3 );
    sensitive << ( res_addr_5_gep_fu_229_p3 );
    sensitive << ( res_addr_9_gep_fu_281_p3 );
    sensitive << ( res_addr_13_gep_fu_333_p3 );

    SC_METHOD(thread_res_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( and_ln776_3_reg_1016_pp0_iter1_reg );
    sensitive << ( and_ln776_5_reg_1038_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1046_pp0_iter2_reg );
    sensitive << ( and_ln776_1_reg_994_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( res_addr_3_gep_fu_195_p3 );
    sensitive << ( res_addr_7_gep_fu_247_p3 );
    sensitive << ( res_addr_11_gep_fu_299_p3 );
    sensitive << ( res_addr_15_gep_fu_351_p3 );

    SC_METHOD(thread_res_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_2_reg_1012_pp0_iter1_reg );
    sensitive << ( and_ln776_4_reg_1034_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1042_pp0_iter2_reg );
    sensitive << ( and_ln776_reg_990_pp0_iter1_reg );

    SC_METHOD(thread_res_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_3_reg_1016_pp0_iter1_reg );
    sensitive << ( and_ln776_5_reg_1038_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1046_pp0_iter2_reg );
    sensitive << ( and_ln776_1_reg_994_pp0_iter1_reg );

    SC_METHOD(thread_res_d0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( selu_table5_q0 );
    sensitive << ( reg_448_pp0_iter1_reg );
    sensitive << ( reg_460_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( reg_472_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_484_pp0_iter2_reg );
    sensitive << ( and_ln776_2_reg_1012_pp0_iter1_reg );
    sensitive << ( and_ln776_4_reg_1034_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1042_pp0_iter2_reg );
    sensitive << ( and_ln776_reg_990_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_res_d1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( selu_table5_q1 );
    sensitive << ( reg_454_pp0_iter1_reg );
    sensitive << ( reg_466_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( reg_478_pp0_iter2_reg );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( reg_490_pp0_iter2_reg );
    sensitive << ( and_ln776_3_reg_1016_pp0_iter1_reg );
    sensitive << ( and_ln776_5_reg_1038_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1046_pp0_iter2_reg );
    sensitive << ( and_ln776_1_reg_994_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_res_we0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_2_reg_1012_pp0_iter1_reg );
    sensitive << ( and_ln776_4_reg_1034_pp0_iter1_reg );
    sensitive << ( and_ln776_6_reg_1042_pp0_iter2_reg );
    sensitive << ( and_ln776_reg_990_pp0_iter1_reg );

    SC_METHOD(thread_res_we1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( and_ln776_3_reg_1016_pp0_iter1_reg );
    sensitive << ( and_ln776_5_reg_1038_pp0_iter1_reg );
    sensitive << ( and_ln776_7_reg_1046_pp0_iter2_reg );
    sensitive << ( and_ln776_1_reg_994_pp0_iter1_reg );

    SC_METHOD(thread_select_ln780_1_fu_850_p3);
    sensitive << ( grp_fu_442_p2 );
    sensitive << ( trunc_ln780_1_fu_846_p1 );

    SC_METHOD(thread_select_ln780_2_fu_870_p3);
    sensitive << ( grp_fu_426_p2 );
    sensitive << ( trunc_ln780_2_fu_866_p1 );

    SC_METHOD(thread_select_ln780_3_fu_882_p3);
    sensitive << ( grp_fu_442_p2 );
    sensitive << ( trunc_ln780_3_fu_878_p1 );

    SC_METHOD(thread_select_ln780_4_fu_902_p3);
    sensitive << ( grp_fu_426_p2 );
    sensitive << ( trunc_ln780_4_fu_898_p1 );

    SC_METHOD(thread_select_ln780_5_fu_914_p3);
    sensitive << ( grp_fu_442_p2 );
    sensitive << ( trunc_ln780_5_fu_910_p1 );

    SC_METHOD(thread_select_ln780_6_fu_934_p3);
    sensitive << ( grp_fu_426_p2 );
    sensitive << ( trunc_ln780_6_fu_930_p1 );

    SC_METHOD(thread_select_ln780_7_fu_946_p3);
    sensitive << ( grp_fu_442_p2 );
    sensitive << ( trunc_ln780_7_fu_942_p1 );

    SC_METHOD(thread_select_ln780_fu_838_p3);
    sensitive << ( grp_fu_426_p2 );
    sensitive << ( trunc_ln780_fu_834_p1 );

    SC_METHOD(thread_selu_table5_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln781_fu_858_p1 );
    sensitive << ( zext_ln781_2_fu_890_p1 );
    sensitive << ( zext_ln781_4_fu_922_p1 );
    sensitive << ( zext_ln781_6_fu_954_p1 );

    SC_METHOD(thread_selu_table5_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln781_1_fu_862_p1 );
    sensitive << ( zext_ln781_3_fu_894_p1 );
    sensitive << ( zext_ln781_5_fu_926_p1 );
    sensitive << ( zext_ln781_7_fu_958_p1 );

    SC_METHOD(thread_selu_table5_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_selu_table5_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_tmp_11_fu_673_p4);
    sensitive << ( bitcast_ln776_4_fu_670_p1 );

    SC_METHOD(thread_tmp_13_fu_714_p4);
    sensitive << ( bitcast_ln776_5_fu_711_p1 );

    SC_METHOD(thread_tmp_15_fu_755_p4);
    sensitive << ( bitcast_ln776_6_fu_752_p1 );

    SC_METHOD(thread_tmp_17_fu_796_p4);
    sensitive << ( bitcast_ln776_7_fu_793_p1 );

    SC_METHOD(thread_tmp_3_fu_509_p4);
    sensitive << ( bitcast_ln776_fu_506_p1 );

    SC_METHOD(thread_tmp_6_fu_550_p4);
    sensitive << ( bitcast_ln776_1_fu_547_p1 );

    SC_METHOD(thread_tmp_8_fu_591_p4);
    sensitive << ( bitcast_ln776_2_fu_588_p1 );

    SC_METHOD(thread_tmp_s_fu_632_p4);
    sensitive << ( bitcast_ln776_3_fu_629_p1 );

    SC_METHOD(thread_trunc_ln776_1_fu_560_p1);
    sensitive << ( bitcast_ln776_1_fu_547_p1 );

    SC_METHOD(thread_trunc_ln776_2_fu_601_p1);
    sensitive << ( bitcast_ln776_2_fu_588_p1 );

    SC_METHOD(thread_trunc_ln776_3_fu_642_p1);
    sensitive << ( bitcast_ln776_3_fu_629_p1 );

    SC_METHOD(thread_trunc_ln776_4_fu_683_p1);
    sensitive << ( bitcast_ln776_4_fu_670_p1 );

    SC_METHOD(thread_trunc_ln776_5_fu_724_p1);
    sensitive << ( bitcast_ln776_5_fu_711_p1 );

    SC_METHOD(thread_trunc_ln776_6_fu_765_p1);
    sensitive << ( bitcast_ln776_6_fu_752_p1 );

    SC_METHOD(thread_trunc_ln776_7_fu_806_p1);
    sensitive << ( bitcast_ln776_7_fu_793_p1 );

    SC_METHOD(thread_trunc_ln776_fu_519_p1);
    sensitive << ( bitcast_ln776_fu_506_p1 );

    SC_METHOD(thread_trunc_ln780_1_fu_846_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_365_ap_return );

    SC_METHOD(thread_trunc_ln780_2_fu_866_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_360_ap_return );

    SC_METHOD(thread_trunc_ln780_3_fu_878_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_365_ap_return );

    SC_METHOD(thread_trunc_ln780_4_fu_898_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_360_ap_return );

    SC_METHOD(thread_trunc_ln780_5_fu_910_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_365_ap_return );

    SC_METHOD(thread_trunc_ln780_6_fu_930_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_360_ap_return );

    SC_METHOD(thread_trunc_ln780_7_fu_942_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_365_ap_return );

    SC_METHOD(thread_trunc_ln780_fu_834_p1);
    sensitive << ( grp_p_hls_fptosi_float_i32_fu_360_ap_return );

    SC_METHOD(thread_zext_ln781_1_fu_862_p1);
    sensitive << ( select_ln780_1_reg_1065 );

    SC_METHOD(thread_zext_ln781_2_fu_890_p1);
    sensitive << ( select_ln780_2_reg_1080 );

    SC_METHOD(thread_zext_ln781_3_fu_894_p1);
    sensitive << ( select_ln780_3_reg_1085 );

    SC_METHOD(thread_zext_ln781_4_fu_922_p1);
    sensitive << ( select_ln780_4_reg_1100 );

    SC_METHOD(thread_zext_ln781_5_fu_926_p1);
    sensitive << ( select_ln780_5_reg_1105 );

    SC_METHOD(thread_zext_ln781_6_fu_954_p1);
    sensitive << ( select_ln780_6_reg_1120 );

    SC_METHOD(thread_zext_ln781_7_fu_958_p1);
    sensitive << ( select_ln780_7_reg_1125 );

    SC_METHOD(thread_zext_ln781_fu_858_p1);
    sensitive << ( select_ln780_reg_1060 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_reset_idle_pp0 );
    sensitive << ( ap_idle_pp0_1to3 );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    ap_CS_fsm = "0001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0_reg = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "selu_float_float_selu1_config_struct_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, data_0_read, "(port)data_0_read");
    sc_trace(mVcdFile, data_1_read, "(port)data_1_read");
    sc_trace(mVcdFile, data_2_read, "(port)data_2_read");
    sc_trace(mVcdFile, data_3_read, "(port)data_3_read");
    sc_trace(mVcdFile, data_4_read, "(port)data_4_read");
    sc_trace(mVcdFile, data_5_read, "(port)data_5_read");
    sc_trace(mVcdFile, data_6_read, "(port)data_6_read");
    sc_trace(mVcdFile, data_7_read, "(port)data_7_read");
    sc_trace(mVcdFile, res_address0, "(port)res_address0");
    sc_trace(mVcdFile, res_ce0, "(port)res_ce0");
    sc_trace(mVcdFile, res_we0, "(port)res_we0");
    sc_trace(mVcdFile, res_d0, "(port)res_d0");
    sc_trace(mVcdFile, res_address1, "(port)res_address1");
    sc_trace(mVcdFile, res_ce1, "(port)res_ce1");
    sc_trace(mVcdFile, res_we1, "(port)res_we1");
    sc_trace(mVcdFile, res_d1, "(port)res_d1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage3_iter0, "ap_block_state4_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage3_iter1, "ap_block_state8_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage3_iter2, "ap_block_state12_pp0_stage3_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, selu_table5_address0, "selu_table5_address0");
    sc_trace(mVcdFile, selu_table5_ce0, "selu_table5_ce0");
    sc_trace(mVcdFile, selu_table5_q0, "selu_table5_q0");
    sc_trace(mVcdFile, selu_table5_address1, "selu_table5_address1");
    sc_trace(mVcdFile, selu_table5_ce1, "selu_table5_ce1");
    sc_trace(mVcdFile, selu_table5_q1, "selu_table5_q1");
    sc_trace(mVcdFile, grp_fu_370_p2, "grp_fu_370_p2");
    sc_trace(mVcdFile, reg_448, "reg_448");
    sc_trace(mVcdFile, and_ln776_reg_990, "and_ln776_reg_990");
    sc_trace(mVcdFile, reg_448_pp0_iter1_reg, "reg_448_pp0_iter1_reg");
    sc_trace(mVcdFile, grp_fu_376_p2, "grp_fu_376_p2");
    sc_trace(mVcdFile, reg_454, "reg_454");
    sc_trace(mVcdFile, and_ln776_1_reg_994, "and_ln776_1_reg_994");
    sc_trace(mVcdFile, reg_454_pp0_iter1_reg, "reg_454_pp0_iter1_reg");
    sc_trace(mVcdFile, reg_460, "reg_460");
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter1, "ap_block_state5_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage0_iter2, "ap_block_state9_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage0_iter3, "ap_block_state13_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, and_ln776_2_reg_1012, "and_ln776_2_reg_1012");
    sc_trace(mVcdFile, reg_460_pp0_iter2_reg, "reg_460_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_466, "reg_466");
    sc_trace(mVcdFile, and_ln776_3_reg_1016, "and_ln776_3_reg_1016");
    sc_trace(mVcdFile, reg_466_pp0_iter2_reg, "reg_466_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_472, "reg_472");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage1_iter0, "ap_block_state2_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage1_iter1, "ap_block_state6_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage1_iter2, "ap_block_state10_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, and_ln776_4_reg_1034, "and_ln776_4_reg_1034");
    sc_trace(mVcdFile, reg_472_pp0_iter2_reg, "reg_472_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_478, "reg_478");
    sc_trace(mVcdFile, and_ln776_5_reg_1038, "and_ln776_5_reg_1038");
    sc_trace(mVcdFile, reg_478_pp0_iter2_reg, "reg_478_pp0_iter2_reg");
    sc_trace(mVcdFile, grp_fu_384_p2, "grp_fu_384_p2");
    sc_trace(mVcdFile, reg_484, "reg_484");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage2_iter0, "ap_block_state3_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage2_iter1, "ap_block_state7_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage2_iter2, "ap_block_state11_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, and_ln776_6_reg_1042, "and_ln776_6_reg_1042");
    sc_trace(mVcdFile, reg_484_pp0_iter2_reg, "reg_484_pp0_iter2_reg");
    sc_trace(mVcdFile, grp_fu_390_p2, "grp_fu_390_p2");
    sc_trace(mVcdFile, reg_490, "reg_490");
    sc_trace(mVcdFile, and_ln776_7_reg_1046, "and_ln776_7_reg_1046");
    sc_trace(mVcdFile, reg_490_pp0_iter2_reg, "reg_490_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_496, "reg_496");
    sc_trace(mVcdFile, and_ln776_2_reg_1012_pp0_iter1_reg, "and_ln776_2_reg_1012_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_4_reg_1034_pp0_iter1_reg, "and_ln776_4_reg_1034_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_6_reg_1042_pp0_iter2_reg, "and_ln776_6_reg_1042_pp0_iter2_reg");
    sc_trace(mVcdFile, reg_501, "reg_501");
    sc_trace(mVcdFile, and_ln776_3_reg_1016_pp0_iter1_reg, "and_ln776_3_reg_1016_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_5_reg_1038_pp0_iter1_reg, "and_ln776_5_reg_1038_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_7_reg_1046_pp0_iter2_reg, "and_ln776_7_reg_1046_pp0_iter2_reg");
    sc_trace(mVcdFile, data_1_read_1_reg_962, "data_1_read_1_reg_962");
    sc_trace(mVcdFile, data_0_read_1_reg_969, "data_0_read_1_reg_969");
    sc_trace(mVcdFile, data_3_read_1_reg_976, "data_3_read_1_reg_976");
    sc_trace(mVcdFile, data_2_read_1_reg_983, "data_2_read_1_reg_983");
    sc_trace(mVcdFile, and_ln776_fu_541_p2, "and_ln776_fu_541_p2");
    sc_trace(mVcdFile, and_ln776_reg_990_pp0_iter1_reg, "and_ln776_reg_990_pp0_iter1_reg");
    sc_trace(mVcdFile, and_ln776_1_fu_582_p2, "and_ln776_1_fu_582_p2");
    sc_trace(mVcdFile, and_ln776_1_reg_994_pp0_iter1_reg, "and_ln776_1_reg_994_pp0_iter1_reg");
    sc_trace(mVcdFile, data_5_read_1_reg_998, "data_5_read_1_reg_998");
    sc_trace(mVcdFile, data_4_read_1_reg_1005, "data_4_read_1_reg_1005");
    sc_trace(mVcdFile, and_ln776_2_fu_623_p2, "and_ln776_2_fu_623_p2");
    sc_trace(mVcdFile, and_ln776_3_fu_664_p2, "and_ln776_3_fu_664_p2");
    sc_trace(mVcdFile, data_7_read_1_reg_1020, "data_7_read_1_reg_1020");
    sc_trace(mVcdFile, data_6_read_1_reg_1027, "data_6_read_1_reg_1027");
    sc_trace(mVcdFile, and_ln776_4_fu_705_p2, "and_ln776_4_fu_705_p2");
    sc_trace(mVcdFile, and_ln776_5_fu_746_p2, "and_ln776_5_fu_746_p2");
    sc_trace(mVcdFile, and_ln776_6_fu_787_p2, "and_ln776_6_fu_787_p2");
    sc_trace(mVcdFile, and_ln776_7_fu_828_p2, "and_ln776_7_fu_828_p2");
    sc_trace(mVcdFile, tmp_2_reg_1050, "tmp_2_reg_1050");
    sc_trace(mVcdFile, tmp_2_1_reg_1055, "tmp_2_1_reg_1055");
    sc_trace(mVcdFile, select_ln780_fu_838_p3, "select_ln780_fu_838_p3");
    sc_trace(mVcdFile, select_ln780_reg_1060, "select_ln780_reg_1060");
    sc_trace(mVcdFile, select_ln780_1_fu_850_p3, "select_ln780_1_fu_850_p3");
    sc_trace(mVcdFile, select_ln780_1_reg_1065, "select_ln780_1_reg_1065");
    sc_trace(mVcdFile, select_ln780_2_fu_870_p3, "select_ln780_2_fu_870_p3");
    sc_trace(mVcdFile, select_ln780_2_reg_1080, "select_ln780_2_reg_1080");
    sc_trace(mVcdFile, select_ln780_3_fu_882_p3, "select_ln780_3_fu_882_p3");
    sc_trace(mVcdFile, select_ln780_3_reg_1085, "select_ln780_3_reg_1085");
    sc_trace(mVcdFile, select_ln780_4_fu_902_p3, "select_ln780_4_fu_902_p3");
    sc_trace(mVcdFile, select_ln780_4_reg_1100, "select_ln780_4_reg_1100");
    sc_trace(mVcdFile, select_ln780_5_fu_914_p3, "select_ln780_5_fu_914_p3");
    sc_trace(mVcdFile, select_ln780_5_reg_1105, "select_ln780_5_reg_1105");
    sc_trace(mVcdFile, select_ln780_6_fu_934_p3, "select_ln780_6_fu_934_p3");
    sc_trace(mVcdFile, select_ln780_6_reg_1120, "select_ln780_6_reg_1120");
    sc_trace(mVcdFile, select_ln780_7_fu_946_p3, "select_ln780_7_fu_946_p3");
    sc_trace(mVcdFile, select_ln780_7_reg_1125, "select_ln780_7_reg_1125");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0_reg, "ap_enable_reg_pp0_iter0_reg");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_port_reg_data_2_read, "ap_port_reg_data_2_read");
    sc_trace(mVcdFile, ap_port_reg_data_3_read, "ap_port_reg_data_3_read");
    sc_trace(mVcdFile, ap_port_reg_data_4_read, "ap_port_reg_data_4_read");
    sc_trace(mVcdFile, ap_port_reg_data_5_read, "ap_port_reg_data_5_read");
    sc_trace(mVcdFile, ap_port_reg_data_6_read, "ap_port_reg_data_6_read");
    sc_trace(mVcdFile, ap_port_reg_data_7_read, "ap_port_reg_data_7_read");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_360_ap_ready, "grp_p_hls_fptosi_float_i32_fu_360_ap_ready");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_360_x, "grp_p_hls_fptosi_float_i32_fu_360_x");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_360_ap_return, "grp_p_hls_fptosi_float_i32_fu_360_ap_return");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_365_ap_ready, "grp_p_hls_fptosi_float_i32_fu_365_ap_ready");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_365_x, "grp_p_hls_fptosi_float_i32_fu_365_x");
    sc_trace(mVcdFile, grp_p_hls_fptosi_float_i32_fu_365_ap_return, "grp_p_hls_fptosi_float_i32_fu_365_ap_return");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln781_fu_858_p1, "zext_ln781_fu_858_p1");
    sc_trace(mVcdFile, zext_ln781_1_fu_862_p1, "zext_ln781_1_fu_862_p1");
    sc_trace(mVcdFile, res_addr_1_gep_fu_172_p3, "res_addr_1_gep_fu_172_p3");
    sc_trace(mVcdFile, res_addr_3_gep_fu_195_p3, "res_addr_3_gep_fu_195_p3");
    sc_trace(mVcdFile, zext_ln781_2_fu_890_p1, "zext_ln781_2_fu_890_p1");
    sc_trace(mVcdFile, zext_ln781_3_fu_894_p1, "zext_ln781_3_fu_894_p1");
    sc_trace(mVcdFile, res_addr_5_gep_fu_229_p3, "res_addr_5_gep_fu_229_p3");
    sc_trace(mVcdFile, res_addr_7_gep_fu_247_p3, "res_addr_7_gep_fu_247_p3");
    sc_trace(mVcdFile, zext_ln781_4_fu_922_p1, "zext_ln781_4_fu_922_p1");
    sc_trace(mVcdFile, zext_ln781_5_fu_926_p1, "zext_ln781_5_fu_926_p1");
    sc_trace(mVcdFile, res_addr_9_gep_fu_281_p3, "res_addr_9_gep_fu_281_p3");
    sc_trace(mVcdFile, res_addr_11_gep_fu_299_p3, "res_addr_11_gep_fu_299_p3");
    sc_trace(mVcdFile, zext_ln781_6_fu_954_p1, "zext_ln781_6_fu_954_p1");
    sc_trace(mVcdFile, zext_ln781_7_fu_958_p1, "zext_ln781_7_fu_958_p1");
    sc_trace(mVcdFile, res_addr_13_gep_fu_333_p3, "res_addr_13_gep_fu_333_p3");
    sc_trace(mVcdFile, res_addr_15_gep_fu_351_p3, "res_addr_15_gep_fu_351_p3");
    sc_trace(mVcdFile, grp_fu_370_p0, "grp_fu_370_p0");
    sc_trace(mVcdFile, grp_fu_370_p1, "grp_fu_370_p1");
    sc_trace(mVcdFile, grp_fu_376_p0, "grp_fu_376_p0");
    sc_trace(mVcdFile, grp_fu_376_p1, "grp_fu_376_p1");
    sc_trace(mVcdFile, grp_fu_384_p0, "grp_fu_384_p0");
    sc_trace(mVcdFile, grp_fu_384_p1, "grp_fu_384_p1");
    sc_trace(mVcdFile, grp_fu_390_p0, "grp_fu_390_p0");
    sc_trace(mVcdFile, grp_fu_390_p1, "grp_fu_390_p1");
    sc_trace(mVcdFile, grp_fu_398_p0, "grp_fu_398_p0");
    sc_trace(mVcdFile, grp_fu_404_p0, "grp_fu_404_p0");
    sc_trace(mVcdFile, grp_fu_416_p4, "grp_fu_416_p4");
    sc_trace(mVcdFile, grp_fu_432_p4, "grp_fu_432_p4");
    sc_trace(mVcdFile, bitcast_ln776_fu_506_p1, "bitcast_ln776_fu_506_p1");
    sc_trace(mVcdFile, tmp_3_fu_509_p4, "tmp_3_fu_509_p4");
    sc_trace(mVcdFile, trunc_ln776_fu_519_p1, "trunc_ln776_fu_519_p1");
    sc_trace(mVcdFile, icmp_ln776_1_fu_529_p2, "icmp_ln776_1_fu_529_p2");
    sc_trace(mVcdFile, icmp_ln776_fu_523_p2, "icmp_ln776_fu_523_p2");
    sc_trace(mVcdFile, or_ln776_fu_535_p2, "or_ln776_fu_535_p2");
    sc_trace(mVcdFile, grp_fu_398_p2, "grp_fu_398_p2");
    sc_trace(mVcdFile, bitcast_ln776_1_fu_547_p1, "bitcast_ln776_1_fu_547_p1");
    sc_trace(mVcdFile, tmp_6_fu_550_p4, "tmp_6_fu_550_p4");
    sc_trace(mVcdFile, trunc_ln776_1_fu_560_p1, "trunc_ln776_1_fu_560_p1");
    sc_trace(mVcdFile, icmp_ln776_3_fu_570_p2, "icmp_ln776_3_fu_570_p2");
    sc_trace(mVcdFile, icmp_ln776_2_fu_564_p2, "icmp_ln776_2_fu_564_p2");
    sc_trace(mVcdFile, or_ln776_1_fu_576_p2, "or_ln776_1_fu_576_p2");
    sc_trace(mVcdFile, grp_fu_404_p2, "grp_fu_404_p2");
    sc_trace(mVcdFile, bitcast_ln776_2_fu_588_p1, "bitcast_ln776_2_fu_588_p1");
    sc_trace(mVcdFile, tmp_8_fu_591_p4, "tmp_8_fu_591_p4");
    sc_trace(mVcdFile, trunc_ln776_2_fu_601_p1, "trunc_ln776_2_fu_601_p1");
    sc_trace(mVcdFile, icmp_ln776_5_fu_611_p2, "icmp_ln776_5_fu_611_p2");
    sc_trace(mVcdFile, icmp_ln776_4_fu_605_p2, "icmp_ln776_4_fu_605_p2");
    sc_trace(mVcdFile, or_ln776_2_fu_617_p2, "or_ln776_2_fu_617_p2");
    sc_trace(mVcdFile, bitcast_ln776_3_fu_629_p1, "bitcast_ln776_3_fu_629_p1");
    sc_trace(mVcdFile, tmp_s_fu_632_p4, "tmp_s_fu_632_p4");
    sc_trace(mVcdFile, trunc_ln776_3_fu_642_p1, "trunc_ln776_3_fu_642_p1");
    sc_trace(mVcdFile, icmp_ln776_7_fu_652_p2, "icmp_ln776_7_fu_652_p2");
    sc_trace(mVcdFile, icmp_ln776_6_fu_646_p2, "icmp_ln776_6_fu_646_p2");
    sc_trace(mVcdFile, or_ln776_3_fu_658_p2, "or_ln776_3_fu_658_p2");
    sc_trace(mVcdFile, bitcast_ln776_4_fu_670_p1, "bitcast_ln776_4_fu_670_p1");
    sc_trace(mVcdFile, tmp_11_fu_673_p4, "tmp_11_fu_673_p4");
    sc_trace(mVcdFile, trunc_ln776_4_fu_683_p1, "trunc_ln776_4_fu_683_p1");
    sc_trace(mVcdFile, icmp_ln776_9_fu_693_p2, "icmp_ln776_9_fu_693_p2");
    sc_trace(mVcdFile, icmp_ln776_8_fu_687_p2, "icmp_ln776_8_fu_687_p2");
    sc_trace(mVcdFile, or_ln776_4_fu_699_p2, "or_ln776_4_fu_699_p2");
    sc_trace(mVcdFile, bitcast_ln776_5_fu_711_p1, "bitcast_ln776_5_fu_711_p1");
    sc_trace(mVcdFile, tmp_13_fu_714_p4, "tmp_13_fu_714_p4");
    sc_trace(mVcdFile, trunc_ln776_5_fu_724_p1, "trunc_ln776_5_fu_724_p1");
    sc_trace(mVcdFile, icmp_ln776_11_fu_734_p2, "icmp_ln776_11_fu_734_p2");
    sc_trace(mVcdFile, icmp_ln776_10_fu_728_p2, "icmp_ln776_10_fu_728_p2");
    sc_trace(mVcdFile, or_ln776_5_fu_740_p2, "or_ln776_5_fu_740_p2");
    sc_trace(mVcdFile, bitcast_ln776_6_fu_752_p1, "bitcast_ln776_6_fu_752_p1");
    sc_trace(mVcdFile, tmp_15_fu_755_p4, "tmp_15_fu_755_p4");
    sc_trace(mVcdFile, trunc_ln776_6_fu_765_p1, "trunc_ln776_6_fu_765_p1");
    sc_trace(mVcdFile, icmp_ln776_13_fu_775_p2, "icmp_ln776_13_fu_775_p2");
    sc_trace(mVcdFile, icmp_ln776_12_fu_769_p2, "icmp_ln776_12_fu_769_p2");
    sc_trace(mVcdFile, or_ln776_6_fu_781_p2, "or_ln776_6_fu_781_p2");
    sc_trace(mVcdFile, bitcast_ln776_7_fu_793_p1, "bitcast_ln776_7_fu_793_p1");
    sc_trace(mVcdFile, tmp_17_fu_796_p4, "tmp_17_fu_796_p4");
    sc_trace(mVcdFile, trunc_ln776_7_fu_806_p1, "trunc_ln776_7_fu_806_p1");
    sc_trace(mVcdFile, icmp_ln776_15_fu_816_p2, "icmp_ln776_15_fu_816_p2");
    sc_trace(mVcdFile, icmp_ln776_14_fu_810_p2, "icmp_ln776_14_fu_810_p2");
    sc_trace(mVcdFile, or_ln776_7_fu_822_p2, "or_ln776_7_fu_822_p2");
    sc_trace(mVcdFile, grp_fu_426_p2, "grp_fu_426_p2");
    sc_trace(mVcdFile, trunc_ln780_fu_834_p1, "trunc_ln780_fu_834_p1");
    sc_trace(mVcdFile, grp_fu_442_p2, "grp_fu_442_p2");
    sc_trace(mVcdFile, trunc_ln780_1_fu_846_p1, "trunc_ln780_1_fu_846_p1");
    sc_trace(mVcdFile, trunc_ln780_2_fu_866_p1, "trunc_ln780_2_fu_866_p1");
    sc_trace(mVcdFile, trunc_ln780_3_fu_878_p1, "trunc_ln780_3_fu_878_p1");
    sc_trace(mVcdFile, trunc_ln780_4_fu_898_p1, "trunc_ln780_4_fu_898_p1");
    sc_trace(mVcdFile, trunc_ln780_5_fu_910_p1, "trunc_ln780_5_fu_910_p1");
    sc_trace(mVcdFile, trunc_ln780_6_fu_930_p1, "trunc_ln780_6_fu_930_p1");
    sc_trace(mVcdFile, trunc_ln780_7_fu_942_p1, "trunc_ln780_7_fu_942_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_00001, "ap_block_pp0_stage0_00001");
    sc_trace(mVcdFile, ap_block_pp0_stage1_00001, "ap_block_pp0_stage1_00001");
    sc_trace(mVcdFile, ap_block_pp0_stage2_00001, "ap_block_pp0_stage2_00001");
    sc_trace(mVcdFile, ap_block_pp0_stage3_00001, "ap_block_pp0_stage3_00001");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0_0to2, "ap_idle_pp0_0to2");
    sc_trace(mVcdFile, ap_reset_idle_pp0, "ap_reset_idle_pp0");
    sc_trace(mVcdFile, ap_idle_pp0_1to3, "ap_idle_pp0_1to3");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

selu_float_float_selu1_config_struct_s::~selu_float_float_selu1_config_struct_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete selu_table5_U;
    delete grp_p_hls_fptosi_float_i32_fu_360;
    delete grp_p_hls_fptosi_float_i32_fu_365;
    delete jedi_fmul_32ns_32ns_32_3_max_dsp_1_U813;
    delete jedi_fmul_32ns_32ns_32_3_max_dsp_1_U814;
    delete jedi_fmul_32ns_32ns_32_3_max_dsp_1_U815;
    delete jedi_fmul_32ns_32ns_32_3_max_dsp_1_U816;
    delete jedi_fcmp_32ns_32ns_1_2_1_U817;
    delete jedi_fcmp_32ns_32ns_1_2_1_U818;
}

void selu_float_float_selu1_config_struct_s::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void selu_float_float_selu1_config_struct_s::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv32_0;
}

void selu_float_float_selu1_config_struct_s::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv5_3;
}

void selu_float_float_selu1_config_struct_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_pp0_stage0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read())) {
            ap_enable_reg_pp0_iter0_reg = ap_start.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
                    esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        and_ln776_1_reg_994 = and_ln776_1_fu_582_p2.read();
        and_ln776_1_reg_994_pp0_iter1_reg = and_ln776_1_reg_994.read();
        and_ln776_reg_990 = and_ln776_fu_541_p2.read();
        and_ln776_reg_990_pp0_iter1_reg = and_ln776_reg_990.read();
        data_2_read_1_reg_983 = ap_port_reg_data_2_read.read();
        data_3_read_1_reg_976 = ap_port_reg_data_3_read.read();
        reg_472_pp0_iter2_reg = reg_472.read();
        reg_478_pp0_iter2_reg = reg_478.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        and_ln776_2_reg_1012 = and_ln776_2_fu_623_p2.read();
        and_ln776_2_reg_1012_pp0_iter1_reg = and_ln776_2_reg_1012.read();
        and_ln776_3_reg_1016 = and_ln776_3_fu_664_p2.read();
        and_ln776_3_reg_1016_pp0_iter1_reg = and_ln776_3_reg_1016.read();
        data_4_read_1_reg_1005 = ap_port_reg_data_4_read.read();
        data_5_read_1_reg_998 = ap_port_reg_data_5_read.read();
        reg_484_pp0_iter2_reg = reg_484.read();
        reg_490_pp0_iter2_reg = reg_490.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        and_ln776_4_reg_1034 = and_ln776_4_fu_705_p2.read();
        and_ln776_4_reg_1034_pp0_iter1_reg = and_ln776_4_reg_1034.read();
        and_ln776_5_reg_1038 = and_ln776_5_fu_746_p2.read();
        and_ln776_5_reg_1038_pp0_iter1_reg = and_ln776_5_reg_1038.read();
        data_6_read_1_reg_1027 = ap_port_reg_data_6_read.read();
        data_7_read_1_reg_1020 = ap_port_reg_data_7_read.read();
        reg_448_pp0_iter1_reg = reg_448.read();
        reg_454_pp0_iter1_reg = reg_454.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        and_ln776_6_reg_1042 = and_ln776_6_fu_787_p2.read();
        and_ln776_6_reg_1042_pp0_iter2_reg = and_ln776_6_reg_1042.read();
        and_ln776_7_reg_1046 = and_ln776_7_fu_828_p2.read();
        and_ln776_7_reg_1046_pp0_iter2_reg = and_ln776_7_reg_1046.read();
        data_0_read_1_reg_969 = data_0_read.read();
        data_1_read_1_reg_962 = data_1_read.read();
        reg_460_pp0_iter2_reg = reg_460.read();
        reg_466_pp0_iter2_reg = reg_466.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        ap_port_reg_data_2_read = data_2_read.read();
        ap_port_reg_data_3_read = data_3_read.read();
        ap_port_reg_data_4_read = data_4_read.read();
        ap_port_reg_data_5_read = data_5_read.read();
        ap_port_reg_data_6_read = data_6_read.read();
        ap_port_reg_data_7_read = data_7_read.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(and_ln776_reg_990.read(), ap_const_lv1_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(and_ln776_reg_990.read(), ap_const_lv1_1)))) {
        reg_448 = grp_fu_370_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_reg_994.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_1_reg_994.read())))) {
        reg_454 = grp_fu_376_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_reg_1012.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_2_reg_1012.read())))) {
        reg_460 = grp_fu_370_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_reg_1016.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_3_reg_1016.read())))) {
        reg_466 = grp_fu_376_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_reg_1034.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_4_reg_1034.read())))) {
        reg_472 = grp_fu_370_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1038.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1038.read())))) {
        reg_478 = grp_fu_376_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1042.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1042.read())))) {
        reg_484 = grp_fu_384_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1046.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1046.read())))) {
        reg_490 = grp_fu_390_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_reg_1012_pp0_iter1_reg.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_reg_1034_pp0_iter1_reg.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1042_pp0_iter2_reg.read())))) {
        reg_496 = grp_fu_384_p2.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_reg_1016_pp0_iter1_reg.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1038_pp0_iter1_reg.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1046_pp0_iter2_reg.read())))) {
        reg_501 = grp_fu_390_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_reg_994_pp0_iter1_reg.read()))) {
        select_ln780_1_reg_1065 = select_ln780_1_fu_850_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_reg_1012_pp0_iter1_reg.read()))) {
        select_ln780_2_reg_1080 = select_ln780_2_fu_870_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_reg_1016_pp0_iter1_reg.read()))) {
        select_ln780_3_reg_1085 = select_ln780_3_fu_882_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_reg_1034_pp0_iter1_reg.read()))) {
        select_ln780_4_reg_1100 = select_ln780_4_fu_902_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1038_pp0_iter1_reg.read()))) {
        select_ln780_5_reg_1105 = select_ln780_5_fu_914_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1042_pp0_iter2_reg.read()))) {
        select_ln780_6_reg_1120 = select_ln780_6_fu_934_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1046_pp0_iter2_reg.read()))) {
        select_ln780_7_reg_1125 = select_ln780_7_fu_946_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_990_pp0_iter1_reg.read()))) {
        select_ln780_reg_1060 = select_ln780_fu_838_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_reg_994_pp0_iter1_reg.read()))) {
        tmp_2_1_reg_1055 = grp_fu_376_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_990_pp0_iter1_reg.read()))) {
        tmp_2_reg_1050 = grp_fu_370_p2.read();
    }
}

void selu_float_float_selu1_config_struct_s::thread_and_ln776_1_fu_582_p2() {
    and_ln776_1_fu_582_p2 = (or_ln776_1_fu_576_p2.read() & grp_fu_404_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_and_ln776_2_fu_623_p2() {
    and_ln776_2_fu_623_p2 = (or_ln776_2_fu_617_p2.read() & grp_fu_398_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_and_ln776_3_fu_664_p2() {
    and_ln776_3_fu_664_p2 = (or_ln776_3_fu_658_p2.read() & grp_fu_404_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_and_ln776_4_fu_705_p2() {
    and_ln776_4_fu_705_p2 = (or_ln776_4_fu_699_p2.read() & grp_fu_398_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_and_ln776_5_fu_746_p2() {
    and_ln776_5_fu_746_p2 = (or_ln776_5_fu_740_p2.read() & grp_fu_404_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_and_ln776_6_fu_787_p2() {
    and_ln776_6_fu_787_p2 = (or_ln776_6_fu_781_p2.read() & grp_fu_398_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_and_ln776_7_fu_828_p2() {
    and_ln776_7_fu_828_p2 = (or_ln776_7_fu_822_p2.read() & grp_fu_404_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_and_ln776_fu_541_p2() {
    and_ln776_fu_541_p2 = (or_ln776_fu_535_p2.read() & grp_fu_398_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[0];
}

void selu_float_float_selu1_config_struct_s::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[1];
}

void selu_float_float_selu1_config_struct_s::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[2];
}

void selu_float_float_selu1_config_struct_s::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[3];
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage0_00001() {
    ap_block_pp0_stage0_00001 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()));
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()));
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()));
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage1_00001() {
    ap_block_pp0_stage1_00001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage2_00001() {
    ap_block_pp0_stage2_00001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage3_00001() {
    ap_block_pp0_stage3_00001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state10_pp0_stage1_iter2() {
    ap_block_state10_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state11_pp0_stage2_iter2() {
    ap_block_state11_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state12_pp0_stage3_iter2() {
    ap_block_state12_pp0_stage3_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state13_pp0_stage0_iter3() {
    ap_block_state13_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read());
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state2_pp0_stage1_iter0() {
    ap_block_state2_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state3_pp0_stage2_iter0() {
    ap_block_state3_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state4_pp0_stage3_iter0() {
    ap_block_state4_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state5_pp0_stage0_iter1() {
    ap_block_state5_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state6_pp0_stage1_iter1() {
    ap_block_state6_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state7_pp0_stage2_iter1() {
    ap_block_state7_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state8_pp0_stage3_iter1() {
    ap_block_state8_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_block_state9_pp0_stage0_iter2() {
    ap_block_state9_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void selu_float_float_selu1_config_struct_s::thread_ap_enable_reg_pp0_iter0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read())) {
        ap_enable_reg_pp0_iter0 = ap_start.read();
    } else {
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg.read();
    }
}

void selu_float_float_selu1_config_struct_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_ap_idle_pp0_0to2() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0_0to2 = ap_const_logic_1;
    } else {
        ap_idle_pp0_0to2 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_ap_idle_pp0_1to3() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0_1to3 = ap_const_logic_1;
    } else {
        ap_idle_pp0_1to3 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_ap_reset_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_0to2.read()))) {
        ap_reset_idle_pp0 = ap_const_logic_1;
    } else {
        ap_reset_idle_pp0 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_bitcast_ln776_1_fu_547_p1() {
    bitcast_ln776_1_fu_547_p1 = data_1_read_1_reg_962.read();
}

void selu_float_float_selu1_config_struct_s::thread_bitcast_ln776_2_fu_588_p1() {
    bitcast_ln776_2_fu_588_p1 = data_2_read_1_reg_983.read();
}

void selu_float_float_selu1_config_struct_s::thread_bitcast_ln776_3_fu_629_p1() {
    bitcast_ln776_3_fu_629_p1 = data_3_read_1_reg_976.read();
}

void selu_float_float_selu1_config_struct_s::thread_bitcast_ln776_4_fu_670_p1() {
    bitcast_ln776_4_fu_670_p1 = data_4_read_1_reg_1005.read();
}

void selu_float_float_selu1_config_struct_s::thread_bitcast_ln776_5_fu_711_p1() {
    bitcast_ln776_5_fu_711_p1 = data_5_read_1_reg_998.read();
}

void selu_float_float_selu1_config_struct_s::thread_bitcast_ln776_6_fu_752_p1() {
    bitcast_ln776_6_fu_752_p1 = data_6_read_1_reg_1027.read();
}

void selu_float_float_selu1_config_struct_s::thread_bitcast_ln776_7_fu_793_p1() {
    bitcast_ln776_7_fu_793_p1 = data_7_read_1_reg_1020.read();
}

void selu_float_float_selu1_config_struct_s::thread_bitcast_ln776_fu_506_p1() {
    bitcast_ln776_fu_506_p1 = data_0_read_1_reg_969.read();
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_370_p0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_370_p0 = reg_448.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_fu_705_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_4_fu_705_p2.read())))) {
        grp_fu_370_p0 = data_4_read_1_reg_1005.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_fu_623_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_2_fu_623_p2.read())))) {
        grp_fu_370_p0 = data_2_read_1_reg_983.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_fu_541_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_fu_541_p2.read())))) {
        grp_fu_370_p0 = data_0_read_1_reg_969.read();
    } else {
        grp_fu_370_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_370_p1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_370_p1 = ap_const_lv32_BE000000;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_fu_541_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_2_fu_623_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_4_fu_705_p2.read())))) {
        grp_fu_370_p1 = ap_const_lv32_3F867D5F;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_fu_541_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_fu_623_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_fu_705_p2.read())))) {
        grp_fu_370_p1 = ap_const_lv32_44800000;
    } else {
        grp_fu_370_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_376_p0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_376_p0 = reg_454.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_fu_746_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_fu_746_p2.read())))) {
        grp_fu_376_p0 = data_5_read_1_reg_998.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_fu_664_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_3_fu_664_p2.read())))) {
        grp_fu_376_p0 = data_3_read_1_reg_976.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_fu_582_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_1_fu_582_p2.read())))) {
        grp_fu_376_p0 = data_1_read_1_reg_962.read();
    } else {
        grp_fu_376_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_376_p1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        grp_fu_376_p1 = ap_const_lv32_BE000000;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_1_fu_582_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_3_fu_664_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_fu_746_p2.read())))) {
        grp_fu_376_p1 = ap_const_lv32_3F867D5F;
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_fu_582_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_fu_664_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_fu_746_p2.read())))) {
        grp_fu_376_p1 = ap_const_lv32_44800000;
    } else {
        grp_fu_376_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_384_p0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        grp_fu_384_p0 = reg_484.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        grp_fu_384_p0 = reg_472.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        grp_fu_384_p0 = reg_460.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_fu_787_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_fu_787_p2.read())))) {
        grp_fu_384_p0 = data_6_read_1_reg_1027.read();
    } else {
        grp_fu_384_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_384_p1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)))) {
        grp_fu_384_p1 = ap_const_lv32_BE000000;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_fu_787_p2.read()))) {
        grp_fu_384_p1 = ap_const_lv32_3F867D5F;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_fu_787_p2.read()))) {
        grp_fu_384_p1 = ap_const_lv32_44800000;
    } else {
        grp_fu_384_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_390_p0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        grp_fu_390_p0 = reg_490.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        grp_fu_390_p0 = reg_478.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        grp_fu_390_p0 = reg_466.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_fu_828_p2.read())) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_fu_828_p2.read())))) {
        grp_fu_390_p0 = data_7_read_1_reg_1020.read();
    } else {
        grp_fu_390_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_390_p1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)))) {
        grp_fu_390_p1 = ap_const_lv32_BE000000;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_fu_828_p2.read()))) {
        grp_fu_390_p1 = ap_const_lv32_3F867D5F;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_fu_828_p2.read()))) {
        grp_fu_390_p1 = ap_const_lv32_44800000;
    } else {
        grp_fu_390_p1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_398_p0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            grp_fu_398_p0 = ap_port_reg_data_6_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            grp_fu_398_p0 = ap_port_reg_data_4_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            grp_fu_398_p0 = ap_port_reg_data_2_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            grp_fu_398_p0 = data_0_read.read();
        } else {
            grp_fu_398_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        grp_fu_398_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_404_p0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            grp_fu_404_p0 = ap_port_reg_data_7_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            grp_fu_404_p0 = ap_port_reg_data_5_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            grp_fu_404_p0 = ap_port_reg_data_3_read.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            grp_fu_404_p0 = data_1_read.read();
        } else {
            grp_fu_404_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        }
    } else {
        grp_fu_404_p0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_416_p4() {
    grp_fu_416_p4 = grp_p_hls_fptosi_float_i32_fu_360_ap_return.read().range(31, 10);
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_426_p2() {
    grp_fu_426_p2 = (!grp_fu_416_p4.read().is_01() || !ap_const_lv22_0.is_01())? sc_lv<1>(): sc_lv<1>(grp_fu_416_p4.read() != ap_const_lv22_0);
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_432_p4() {
    grp_fu_432_p4 = grp_p_hls_fptosi_float_i32_fu_365_ap_return.read().range(31, 10);
}

void selu_float_float_selu1_config_struct_s::thread_grp_fu_442_p2() {
    grp_fu_442_p2 = (!grp_fu_432_p4.read().is_01() || !ap_const_lv22_0.is_01())? sc_lv<1>(): sc_lv<1>(grp_fu_432_p4.read() != ap_const_lv22_0);
}

void selu_float_float_selu1_config_struct_s::thread_grp_p_hls_fptosi_float_i32_fu_360_x() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_reg_1012_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_reg_1034_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1042_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)))) {
        grp_p_hls_fptosi_float_i32_fu_360_x = reg_496.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_990_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        grp_p_hls_fptosi_float_i32_fu_360_x = tmp_2_reg_1050.read();
    } else {
        grp_p_hls_fptosi_float_i32_fu_360_x = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_grp_p_hls_fptosi_float_i32_fu_365_x() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_reg_1016_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1038_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1046_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)))) {
        grp_p_hls_fptosi_float_i32_fu_365_x = reg_501.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_reg_994_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        grp_p_hls_fptosi_float_i32_fu_365_x = tmp_2_1_reg_1055.read();
    } else {
        grp_p_hls_fptosi_float_i32_fu_365_x = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_10_fu_728_p2() {
    icmp_ln776_10_fu_728_p2 = (!tmp_13_fu_714_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_13_fu_714_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_11_fu_734_p2() {
    icmp_ln776_11_fu_734_p2 = (!trunc_ln776_5_fu_724_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_5_fu_724_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_12_fu_769_p2() {
    icmp_ln776_12_fu_769_p2 = (!tmp_15_fu_755_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_15_fu_755_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_13_fu_775_p2() {
    icmp_ln776_13_fu_775_p2 = (!trunc_ln776_6_fu_765_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_6_fu_765_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_14_fu_810_p2() {
    icmp_ln776_14_fu_810_p2 = (!tmp_17_fu_796_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_17_fu_796_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_15_fu_816_p2() {
    icmp_ln776_15_fu_816_p2 = (!trunc_ln776_7_fu_806_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_7_fu_806_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_1_fu_529_p2() {
    icmp_ln776_1_fu_529_p2 = (!trunc_ln776_fu_519_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_fu_519_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_2_fu_564_p2() {
    icmp_ln776_2_fu_564_p2 = (!tmp_6_fu_550_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_6_fu_550_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_3_fu_570_p2() {
    icmp_ln776_3_fu_570_p2 = (!trunc_ln776_1_fu_560_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_1_fu_560_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_4_fu_605_p2() {
    icmp_ln776_4_fu_605_p2 = (!tmp_8_fu_591_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_8_fu_591_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_5_fu_611_p2() {
    icmp_ln776_5_fu_611_p2 = (!trunc_ln776_2_fu_601_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_2_fu_601_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_6_fu_646_p2() {
    icmp_ln776_6_fu_646_p2 = (!tmp_s_fu_632_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_s_fu_632_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_7_fu_652_p2() {
    icmp_ln776_7_fu_652_p2 = (!trunc_ln776_3_fu_642_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_3_fu_642_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_8_fu_687_p2() {
    icmp_ln776_8_fu_687_p2 = (!tmp_11_fu_673_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_11_fu_673_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_9_fu_693_p2() {
    icmp_ln776_9_fu_693_p2 = (!trunc_ln776_4_fu_683_p1.read().is_01() || !ap_const_lv23_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln776_4_fu_683_p1.read() == ap_const_lv23_0);
}

void selu_float_float_selu1_config_struct_s::thread_icmp_ln776_fu_523_p2() {
    icmp_ln776_fu_523_p2 = (!tmp_3_fu_509_p4.read().is_01() || !ap_const_lv8_FF.is_01())? sc_lv<1>(): sc_lv<1>(tmp_3_fu_509_p4.read() != ap_const_lv8_FF);
}

void selu_float_float_selu1_config_struct_s::thread_or_ln776_1_fu_576_p2() {
    or_ln776_1_fu_576_p2 = (icmp_ln776_3_fu_570_p2.read() | icmp_ln776_2_fu_564_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_or_ln776_2_fu_617_p2() {
    or_ln776_2_fu_617_p2 = (icmp_ln776_5_fu_611_p2.read() | icmp_ln776_4_fu_605_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_or_ln776_3_fu_658_p2() {
    or_ln776_3_fu_658_p2 = (icmp_ln776_7_fu_652_p2.read() | icmp_ln776_6_fu_646_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_or_ln776_4_fu_699_p2() {
    or_ln776_4_fu_699_p2 = (icmp_ln776_9_fu_693_p2.read() | icmp_ln776_8_fu_687_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_or_ln776_5_fu_740_p2() {
    or_ln776_5_fu_740_p2 = (icmp_ln776_11_fu_734_p2.read() | icmp_ln776_10_fu_728_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_or_ln776_6_fu_781_p2() {
    or_ln776_6_fu_781_p2 = (icmp_ln776_13_fu_775_p2.read() | icmp_ln776_12_fu_769_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_or_ln776_7_fu_822_p2() {
    or_ln776_7_fu_822_p2 = (icmp_ln776_15_fu_816_p2.read() | icmp_ln776_14_fu_810_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_or_ln776_fu_535_p2() {
    or_ln776_fu_535_p2 = (icmp_ln776_1_fu_529_p2.read() | icmp_ln776_fu_523_p2.read());
}

void selu_float_float_selu1_config_struct_s::thread_res_addr_11_gep_fu_299_p3() {
    res_addr_11_gep_fu_299_p3 =  (sc_lv<3>) (ap_const_lv64_5);
}

void selu_float_float_selu1_config_struct_s::thread_res_addr_13_gep_fu_333_p3() {
    res_addr_13_gep_fu_333_p3 =  (sc_lv<3>) (ap_const_lv64_6);
}

void selu_float_float_selu1_config_struct_s::thread_res_addr_15_gep_fu_351_p3() {
    res_addr_15_gep_fu_351_p3 =  (sc_lv<3>) (ap_const_lv64_7);
}

void selu_float_float_selu1_config_struct_s::thread_res_addr_1_gep_fu_172_p3() {
    res_addr_1_gep_fu_172_p3 =  (sc_lv<3>) (ap_const_lv64_0);
}

void selu_float_float_selu1_config_struct_s::thread_res_addr_3_gep_fu_195_p3() {
    res_addr_3_gep_fu_195_p3 =  (sc_lv<3>) (ap_const_lv64_1);
}

void selu_float_float_selu1_config_struct_s::thread_res_addr_5_gep_fu_229_p3() {
    res_addr_5_gep_fu_229_p3 =  (sc_lv<3>) (ap_const_lv64_2);
}

void selu_float_float_selu1_config_struct_s::thread_res_addr_7_gep_fu_247_p3() {
    res_addr_7_gep_fu_247_p3 =  (sc_lv<3>) (ap_const_lv64_3);
}

void selu_float_float_selu1_config_struct_s::thread_res_addr_9_gep_fu_281_p3() {
    res_addr_9_gep_fu_281_p3 =  (sc_lv<3>) (ap_const_lv64_4);
}

void selu_float_float_selu1_config_struct_s::thread_res_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1042_pp0_iter2_reg.read()))) {
        res_address0 = res_addr_13_gep_fu_333_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1042_pp0_iter2_reg.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        res_address0 =  (sc_lv<3>) (ap_const_lv64_6);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_4_reg_1034_pp0_iter1_reg.read()))) {
        res_address0 = res_addr_9_gep_fu_281_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_reg_1034_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        res_address0 =  (sc_lv<3>) (ap_const_lv64_4);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_2_reg_1012_pp0_iter1_reg.read()))) {
        res_address0 = res_addr_5_gep_fu_229_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_reg_1012_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        res_address0 =  (sc_lv<3>) (ap_const_lv64_2);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_reg_990_pp0_iter1_reg.read()))) {
        res_address0 = res_addr_1_gep_fu_172_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_990_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        res_address0 =  (sc_lv<3>) (ap_const_lv64_0);
    } else {
        res_address0 =  (sc_lv<3>) ("XXX");
    }
}

void selu_float_float_selu1_config_struct_s::thread_res_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1046_pp0_iter2_reg.read()))) {
        res_address1 = res_addr_15_gep_fu_351_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1046_pp0_iter2_reg.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        res_address1 =  (sc_lv<3>) (ap_const_lv64_7);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1038_pp0_iter1_reg.read()))) {
        res_address1 = res_addr_11_gep_fu_299_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1038_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        res_address1 =  (sc_lv<3>) (ap_const_lv64_5);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_3_reg_1016_pp0_iter1_reg.read()))) {
        res_address1 = res_addr_7_gep_fu_247_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_reg_1016_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        res_address1 =  (sc_lv<3>) (ap_const_lv64_3);
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_1_reg_994_pp0_iter1_reg.read()))) {
        res_address1 = res_addr_3_gep_fu_195_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_reg_994_pp0_iter1_reg.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        res_address1 =  (sc_lv<3>) (ap_const_lv64_1);
    } else {
        res_address1 =  (sc_lv<3>) ("XXX");
    }
}

void selu_float_float_selu1_config_struct_s::thread_res_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_990_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_reg_990_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_reg_1012_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_2_reg_1012_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_reg_1034_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_4_reg_1034_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1042_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1042_pp0_iter2_reg.read())))) {
        res_ce0 = ap_const_logic_1;
    } else {
        res_ce0 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_res_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_reg_994_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_1_reg_994_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_reg_1016_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_3_reg_1016_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1038_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1038_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1046_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1046_pp0_iter2_reg.read())))) {
        res_ce1 = ap_const_logic_1;
    } else {
        res_ce1 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_res_d0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1042_pp0_iter2_reg.read()))) {
        res_d0 = reg_484_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_4_reg_1034_pp0_iter1_reg.read()))) {
        res_d0 = reg_472_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_2_reg_1012_pp0_iter1_reg.read()))) {
        res_d0 = reg_460_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_reg_990_pp0_iter1_reg.read()))) {
        res_d0 = reg_448_pp0_iter1_reg.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_990_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_reg_1012_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_reg_1034_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1042_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        res_d0 = selu_table5_q0.read();
    } else {
        res_d0 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_res_d1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1046_pp0_iter2_reg.read()))) {
        res_d1 = reg_490_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1038_pp0_iter1_reg.read()))) {
        res_d1 = reg_478_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_3_reg_1016_pp0_iter1_reg.read()))) {
        res_d1 = reg_466_pp0_iter2_reg.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_1_reg_994_pp0_iter1_reg.read()))) {
        res_d1 = reg_454_pp0_iter1_reg.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_reg_994_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_reg_1016_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1038_pp0_iter1_reg.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1046_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        res_d1 = selu_table5_q1.read();
    } else {
        res_d1 = "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    }
}

void selu_float_float_selu1_config_struct_s::thread_res_we0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_reg_990_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_reg_990_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_2_reg_1012_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_2_reg_1012_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_4_reg_1034_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_4_reg_1034_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_6_reg_1042_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_6_reg_1042_pp0_iter2_reg.read())))) {
        res_we0 = ap_const_logic_1;
    } else {
        res_we0 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_res_we1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_1_reg_994_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_1_reg_994_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_3_reg_1016_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_3_reg_1016_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_5_reg_1038_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_5_reg_1038_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, and_ln776_7_reg_1046_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, and_ln776_7_reg_1046_pp0_iter2_reg.read())))) {
        res_we1 = ap_const_logic_1;
    } else {
        res_we1 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_select_ln780_1_fu_850_p3() {
    select_ln780_1_fu_850_p3 = (!grp_fu_442_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_442_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_1_fu_846_p1.read());
}

void selu_float_float_selu1_config_struct_s::thread_select_ln780_2_fu_870_p3() {
    select_ln780_2_fu_870_p3 = (!grp_fu_426_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_426_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_2_fu_866_p1.read());
}

void selu_float_float_selu1_config_struct_s::thread_select_ln780_3_fu_882_p3() {
    select_ln780_3_fu_882_p3 = (!grp_fu_442_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_442_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_3_fu_878_p1.read());
}

void selu_float_float_selu1_config_struct_s::thread_select_ln780_4_fu_902_p3() {
    select_ln780_4_fu_902_p3 = (!grp_fu_426_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_426_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_4_fu_898_p1.read());
}

void selu_float_float_selu1_config_struct_s::thread_select_ln780_5_fu_914_p3() {
    select_ln780_5_fu_914_p3 = (!grp_fu_442_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_442_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_5_fu_910_p1.read());
}

void selu_float_float_selu1_config_struct_s::thread_select_ln780_6_fu_934_p3() {
    select_ln780_6_fu_934_p3 = (!grp_fu_426_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_426_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_6_fu_930_p1.read());
}

void selu_float_float_selu1_config_struct_s::thread_select_ln780_7_fu_946_p3() {
    select_ln780_7_fu_946_p3 = (!grp_fu_442_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_442_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_7_fu_942_p1.read());
}

void selu_float_float_selu1_config_struct_s::thread_select_ln780_fu_838_p3() {
    select_ln780_fu_838_p3 = (!grp_fu_426_p2.read()[0].is_01())? sc_lv<10>(): ((grp_fu_426_p2.read()[0].to_bool())? ap_const_lv10_3FF: trunc_ln780_fu_834_p1.read());
}

void selu_float_float_selu1_config_struct_s::thread_selu_table5_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            selu_table5_address0 =  (sc_lv<10>) (zext_ln781_6_fu_954_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            selu_table5_address0 =  (sc_lv<10>) (zext_ln781_4_fu_922_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            selu_table5_address0 =  (sc_lv<10>) (zext_ln781_2_fu_890_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            selu_table5_address0 =  (sc_lv<10>) (zext_ln781_fu_858_p1.read());
        } else {
            selu_table5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        selu_table5_address0 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void selu_float_float_selu1_config_struct_s::thread_selu_table5_address1() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
            selu_table5_address1 =  (sc_lv<10>) (zext_ln781_7_fu_958_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
            selu_table5_address1 =  (sc_lv<10>) (zext_ln781_5_fu_926_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
            selu_table5_address1 =  (sc_lv<10>) (zext_ln781_3_fu_894_p1.read());
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                    esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
            selu_table5_address1 =  (sc_lv<10>) (zext_ln781_1_fu_862_p1.read());
        } else {
            selu_table5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
        }
    } else {
        selu_table5_address1 =  (sc_lv<10>) ("XXXXXXXXXX");
    }
}

void selu_float_float_selu1_config_struct_s::thread_selu_table5_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        selu_table5_ce0 = ap_const_logic_1;
    } else {
        selu_table5_ce0 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_selu_table5_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read())))) {
        selu_table5_ce1 = ap_const_logic_1;
    } else {
        selu_table5_ce1 = ap_const_logic_0;
    }
}

void selu_float_float_selu1_config_struct_s::thread_tmp_11_fu_673_p4() {
    tmp_11_fu_673_p4 = bitcast_ln776_4_fu_670_p1.read().range(30, 23);
}

void selu_float_float_selu1_config_struct_s::thread_tmp_13_fu_714_p4() {
    tmp_13_fu_714_p4 = bitcast_ln776_5_fu_711_p1.read().range(30, 23);
}

void selu_float_float_selu1_config_struct_s::thread_tmp_15_fu_755_p4() {
    tmp_15_fu_755_p4 = bitcast_ln776_6_fu_752_p1.read().range(30, 23);
}

void selu_float_float_selu1_config_struct_s::thread_tmp_17_fu_796_p4() {
    tmp_17_fu_796_p4 = bitcast_ln776_7_fu_793_p1.read().range(30, 23);
}

void selu_float_float_selu1_config_struct_s::thread_tmp_3_fu_509_p4() {
    tmp_3_fu_509_p4 = bitcast_ln776_fu_506_p1.read().range(30, 23);
}

void selu_float_float_selu1_config_struct_s::thread_tmp_6_fu_550_p4() {
    tmp_6_fu_550_p4 = bitcast_ln776_1_fu_547_p1.read().range(30, 23);
}

void selu_float_float_selu1_config_struct_s::thread_tmp_8_fu_591_p4() {
    tmp_8_fu_591_p4 = bitcast_ln776_2_fu_588_p1.read().range(30, 23);
}

void selu_float_float_selu1_config_struct_s::thread_tmp_s_fu_632_p4() {
    tmp_s_fu_632_p4 = bitcast_ln776_3_fu_629_p1.read().range(30, 23);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln776_1_fu_560_p1() {
    trunc_ln776_1_fu_560_p1 = bitcast_ln776_1_fu_547_p1.read().range(23-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln776_2_fu_601_p1() {
    trunc_ln776_2_fu_601_p1 = bitcast_ln776_2_fu_588_p1.read().range(23-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln776_3_fu_642_p1() {
    trunc_ln776_3_fu_642_p1 = bitcast_ln776_3_fu_629_p1.read().range(23-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln776_4_fu_683_p1() {
    trunc_ln776_4_fu_683_p1 = bitcast_ln776_4_fu_670_p1.read().range(23-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln776_5_fu_724_p1() {
    trunc_ln776_5_fu_724_p1 = bitcast_ln776_5_fu_711_p1.read().range(23-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln776_6_fu_765_p1() {
    trunc_ln776_6_fu_765_p1 = bitcast_ln776_6_fu_752_p1.read().range(23-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln776_7_fu_806_p1() {
    trunc_ln776_7_fu_806_p1 = bitcast_ln776_7_fu_793_p1.read().range(23-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln776_fu_519_p1() {
    trunc_ln776_fu_519_p1 = bitcast_ln776_fu_506_p1.read().range(23-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln780_1_fu_846_p1() {
    trunc_ln780_1_fu_846_p1 = grp_p_hls_fptosi_float_i32_fu_365_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln780_2_fu_866_p1() {
    trunc_ln780_2_fu_866_p1 = grp_p_hls_fptosi_float_i32_fu_360_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln780_3_fu_878_p1() {
    trunc_ln780_3_fu_878_p1 = grp_p_hls_fptosi_float_i32_fu_365_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln780_4_fu_898_p1() {
    trunc_ln780_4_fu_898_p1 = grp_p_hls_fptosi_float_i32_fu_360_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln780_5_fu_910_p1() {
    trunc_ln780_5_fu_910_p1 = grp_p_hls_fptosi_float_i32_fu_365_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln780_6_fu_930_p1() {
    trunc_ln780_6_fu_930_p1 = grp_p_hls_fptosi_float_i32_fu_360_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln780_7_fu_942_p1() {
    trunc_ln780_7_fu_942_p1 = grp_p_hls_fptosi_float_i32_fu_365_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_trunc_ln780_fu_834_p1() {
    trunc_ln780_fu_834_p1 = grp_p_hls_fptosi_float_i32_fu_360_ap_return.read().range(10-1, 0);
}

void selu_float_float_selu1_config_struct_s::thread_zext_ln781_1_fu_862_p1() {
    zext_ln781_1_fu_862_p1 = esl_zext<64,10>(select_ln780_1_reg_1065.read());
}

void selu_float_float_selu1_config_struct_s::thread_zext_ln781_2_fu_890_p1() {
    zext_ln781_2_fu_890_p1 = esl_zext<64,10>(select_ln780_2_reg_1080.read());
}

void selu_float_float_selu1_config_struct_s::thread_zext_ln781_3_fu_894_p1() {
    zext_ln781_3_fu_894_p1 = esl_zext<64,10>(select_ln780_3_reg_1085.read());
}

void selu_float_float_selu1_config_struct_s::thread_zext_ln781_4_fu_922_p1() {
    zext_ln781_4_fu_922_p1 = esl_zext<64,10>(select_ln780_4_reg_1100.read());
}

void selu_float_float_selu1_config_struct_s::thread_zext_ln781_5_fu_926_p1() {
    zext_ln781_5_fu_926_p1 = esl_zext<64,10>(select_ln780_5_reg_1105.read());
}

void selu_float_float_selu1_config_struct_s::thread_zext_ln781_6_fu_954_p1() {
    zext_ln781_6_fu_954_p1 = esl_zext<64,10>(select_ln780_6_reg_1120.read());
}

void selu_float_float_selu1_config_struct_s::thread_zext_ln781_7_fu_958_p1() {
    zext_ln781_7_fu_958_p1 = esl_zext<64,10>(select_ln780_7_reg_1125.read());
}

void selu_float_float_selu1_config_struct_s::thread_zext_ln781_fu_858_p1() {
    zext_ln781_fu_858_p1 = esl_zext<64,10>(select_ln780_reg_1060.read());
}

void selu_float_float_selu1_config_struct_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_reset_idle_pp0.read(), ap_const_logic_0) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_idle_pp0_1to3.read())))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_reset_idle_pp0.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<4>) ("XXXX");
            break;
    }
}

}

