{"status": "active", "preferred_support_tool": "_url", "preferred_support_url": "http://sourceforge.net/tracker/?func=add&group_id=170973&atid=856253", "labels": [], "private": false, "creation_date": "2006-06-23", "socialnetworks": [], "tools": [{"sourceforge_group_id": 170973, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "news", "name": "blog", "label": "News"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}], "categories": {"developmentstatus": [{"fullpath": "Development Status :: 4 - Beta", "fullname": "4 - Beta", "shortname": "beta", "id": 10}], "environment": [], "language": [{"fullpath": "Programming Language :: Assembly", "fullname": "Assembly", "shortname": "assembly", "id": 162}, {"fullpath": "Programming Language :: C", "fullname": "C", "shortname": "c", "id": 164}, {"fullpath": "Programming Language :: VHDL/Verilog", "fullname": "VHDL/Verilog", "shortname": "vhdl_verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU Library or Lesser General Public License version 2.0 (LGPLv2)", "fullname": "GNU Library or Lesser General Public License version 2.0 (LGPLv2)", "shortname": "lgpl", "id": 16}, {"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "fullname": "GNU General Public License version 2.0 (GPLv2)", "shortname": "gpl", "id": 15}], "database": [], "topic": [{"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "fullname": "Electronic Design Automation (EDA)", "shortname": "eda", "id": 246}], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Science/Research", "fullname": "Science/Research", "shortname": "scienceresearch", "id": 367}, {"fullpath": "Intended Audience :: by Industry or Sector :: Manufacturing", "fullname": "Manufacturing", "shortname": "manufacturing", "id": 365}], "translation": [], "os": [{"fullpath": "Operating System :: Modern (Vendor-Supported) Desktop Operating Systems :: Linux", "fullname": "Linux", "shortname": "linux", "id": 201}]}, "_id": "514b69e6e88f3d55c448bef7", "name": "Vcomp Verilog Compiler", "url": "http://sourceforge.net/p/vcomp/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "vcomp is a verilog compiler for x86 linux targets - it was a commercial product which is now in the process of being GPL'd  ", "moved_to_url": "", "shortname": "vcomp", "developers": [{"url": "http://sourceforge.net/u/userid-1540768/", "username": "paul_campbell", "name": "Paul Campbell"}], "external_homepage": "http://vcomp.sourceforge.net"}
