Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,107
design__inferred_latch__count,0
design__instance__count,4249
design__instance__area,53201.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.006277281325310469
power__switching__total,0.006025154143571854
power__leakage__total,9.345561124973756E-7
power__total,0.012303370051085949
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2735324544289518
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.27500677513619937
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10035572656938078
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.146590188581378
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.100356
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,15.228509
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3074496577681919
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.30808015344170814
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5827412051182616
timing__setup__ws__corner:nom_slow_1p08V_125C,8.992506549483362
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.582741
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.992507
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2876753638950355
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2883422193736366
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2805663003559708
timing__setup__ws__corner:nom_typ_1p20V_25C,12.894114585455478
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.280566
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,12.894114
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2735324544289518
clock__skew__worst_setup,0.27500677513619937
timing__hold__ws,0.10035572656938078
timing__setup__ws,8.992506549483362
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.100356
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.992507
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,4249
design__instance__area__stdcell,53201.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.885086
design__instance__utilization__stdcell,0.885086
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,3
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,105
design__instance__area__class:inverter,586.051
design__instance__count__class:sequential_cell,230
design__instance__area__class:sequential_cell,10850.1
design__instance__count__class:multi_input_combinational_cell,3329
design__instance__area__class:multi_input_combinational_cell,33938.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,508
design__instance__area__class:timing_repair_buffer,7150.55
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,95763.9
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,20
design__instance__area__class:clock_inverter,181.44
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,324
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,5
design__instance__count__class:antenna_cell,5
design__instance__area__class:antenna_cell,27.216
route__net,4469
route__net__special,2
route__drc_errors__iter:0,2001
route__wirelength__iter:0,103948
route__drc_errors__iter:1,1071
route__wirelength__iter:1,102923
route__drc_errors__iter:2,1011
route__wirelength__iter:2,102865
route__drc_errors__iter:3,98
route__wirelength__iter:3,102259
route__drc_errors__iter:4,19
route__wirelength__iter:4,102237
route__drc_errors__iter:5,6
route__wirelength__iter:5,102233
route__drc_errors__iter:6,0
route__wirelength__iter:6,102233
route__drc_errors,0
route__wirelength,102233
route__vias,26821
route__vias__singlecut,26821
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,501.08
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,163
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,163
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,163
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,163
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19954
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000463032
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000546308
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000077656
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000546308
design_powergrid__voltage__worst,0.000546308
design_powergrid__voltage__worst__net:VPWR,1.19954
design_powergrid__drop__worst,0.000546308
design_powergrid__drop__worst__net:VPWR,0.000463032
design_powergrid__voltage__worst__net:VGND,0.000546308
design_powergrid__drop__worst__net:VGND,0.000546308
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00007490000000000000455156745626794645431800745427608489990234375
ir__drop__worst,0.000462999999999999978413101064944612517138011753559112548828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
