

================================================================
== Vivado HLS Report for 'xDBL'
================================================================
* Date:           Mon Dec 14 20:27:05 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        sikehls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.285|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1000|  1000|  1000|  1000|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%P_X_V_addr = getelementptr [2 x i448]* %P_X_V, i64 0, i64 0" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 23 'getelementptr' 'P_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%P_X_V_addr_1 = getelementptr [2 x i448]* %P_X_V, i64 0, i64 1" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 24 'getelementptr' 'P_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%P_Z_V_addr = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 0" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 25 'getelementptr' 'P_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%P_Z_V_addr_1 = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 26 'getelementptr' 'P_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 27 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 28 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 29 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 30 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 5.76>
ST_2 : Operation 31 [1/2] (2.32ns)   --->   "%P_X_V_load = load i448* %P_X_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 31 'load' 'P_X_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%P_Z_V_load = load i448* %P_Z_V_addr, align 8" [sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 32 'load' 'P_Z_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 33 [2/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 33 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (2.32ns)   --->   "%P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 34 'load' 'P_X_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8" [sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 35 'load' 'P_Z_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_2 : Operation 36 [2/2] (3.44ns)   --->   "%sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 36 'sub' 'sub_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [2/2] (3.44ns)   --->   "%add_ln209 = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:22]   --->   Operation 37 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [2/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:22]   --->   Operation 38 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 39 [1/2] (3.44ns)   --->   "%sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 39 'sub' 'sub_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 40 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/2] (3.44ns)   --->   "%sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 41 'sub' 'sub_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [2/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 42 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (3.44ns)   --->   "%add_ln209 = add i448 %P_X_V_load, %P_Z_V_load" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:22]   --->   Operation 43 'add' 'add_ln209' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/2] (3.44ns)   --->   "%add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:22]   --->   Operation 44 'add' 'add_ln209_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (3.44ns)   --->   "%t1_V_1 = add i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:24]   --->   Operation 45 'add' 't1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:24]   --->   Operation 46 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%t3_V_1 = shl i448 %add_ln209, 1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:24]   --->   Operation 47 'shl' 't3_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.19ns)   --->   "%temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 48 'call' 'temp_V_3' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 7.28>
ST_4 : Operation 49 [1/2] (3.44ns)   --->   "%add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21]   --->   Operation 49 'add' 'add_ln214' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/2] (3.44ns)   --->   "%add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:21]   --->   Operation 50 'add' 'add_ln214_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [2/2] (3.44ns)   --->   "%t1_V = add i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:23]   --->   Operation 51 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [2/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 52 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%t3_V = shl i448 %add_ln214, 1" [sikehls/fpx.cpp:163->sikehls/ec_isogeny.cpp:23]   --->   Operation 53 'shl' 't3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (2.19ns)   --->   "%temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 54 'call' 'temp_V_1' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/2] (3.44ns)   --->   "%t1_V_1 = add i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:24]   --->   Operation 55 'add' 't1_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (3.44ns)   --->   "%sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:24]   --->   Operation 56 'sub' 'sub_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [2/2] (3.44ns)   --->   "%add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:24]   --->   Operation 57 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/2] (3.44ns)   --->   "%temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 58 'call' 'temp_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i835 %temp_V_3 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 59 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.84ns)   --->   "%call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 60 'call' 'call_ret4' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.88>
ST_5 : Operation 61 [1/2] (3.44ns)   --->   "%t1_V = add i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:161->sikehls/ec_isogeny.cpp:23]   --->   Operation 61 'add' 't1_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/2] (3.44ns)   --->   "%sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 62 'sub' 'sub_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [2/2] (3.44ns)   --->   "%add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 63 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/2] (3.44ns)   --->   "%temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 64 'call' 'temp_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 65 [1/2] (3.44ns)   --->   "%add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:24]   --->   Operation 65 'add' 'add_ln214_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [2/2] (2.19ns)   --->   "%temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 66 'call' 'temp_V_2' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 67 [1/2] (3.44ns)   --->   "%call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24]   --->   Operation 67 'call' 'call_ret4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.64>
ST_6 : Operation 68 [1/2] (3.44ns)   --->   "%add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2" [sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23]   --->   Operation 68 'add' 'add_ln214_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [2/2] (2.19ns)   --->   "%temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 69 'call' 'temp_V' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i835 %temp_V_1 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 70 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [2/2] (3.84ns)   --->   "%call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 71 'call' 'call_ret2' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 72 [1/2] (3.44ns)   --->   "%temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 72 'call' 'temp_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.84>
ST_7 : Operation 73 [1/2] (3.44ns)   --->   "%temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)" [sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 73 'call' 'temp_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 74 [1/2] (3.44ns)   --->   "%call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23]   --->   Operation 74 'call' 'call_ret2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i835 %temp_V_2 to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 75 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [2/2] (3.84ns)   --->   "%call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 76 'call' 'call_ret3' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%C24_V_addr_1 = getelementptr [2 x i448]* %C24_V, i64 0, i64 1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 77 'getelementptr' 'C24_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (2.32ns)   --->   "%C24_V_load_1 = load i448* %C24_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 78 'load' 'C24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 4.52>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%C24_V_addr = getelementptr [2 x i448]* %C24_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:8]   --->   Operation 79 'getelementptr' 'C24_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i835 %temp_V to i837" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 80 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (3.84ns)   --->   "%call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 81 'call' 'call_ret1' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 82 [1/2] (3.44ns)   --->   "%call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24]   --->   Operation 82 'call' 'call_ret3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 83 [2/2] (2.32ns)   --->   "%C24_V_load = load i448* %C24_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 83 'load' 'C24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_8 : Operation 84 [1/2] (2.32ns)   --->   "%C24_V_load_1 = load i448* %C24_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 84 'load' 'C24_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_8 : Operation 85 [2/2] (2.19ns)   --->   "%tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 85 'call' 'tt2_V' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 86 [2/2] (3.44ns)   --->   "%sub_ln214_7 = sub i448 %call_ret4, %call_ret2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:27]   --->   Operation 86 'sub' 'sub_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.88>
ST_9 : Operation 87 [1/2] (3.44ns)   --->   "%call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)" [sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23]   --->   Operation 87 'call' 'call_ret1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 88 [1/2] (2.32ns)   --->   "%C24_V_load = load i448* %C24_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 88 'load' 'C24_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_9 : Operation 89 [2/2] (3.44ns)   --->   "%t1_V_2 = add i448 %C24_V_load, %C24_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 89 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [2/2] (3.44ns)   --->   "%t2_V = add i448 %call_ret1, %call_ret2" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25]   --->   Operation 90 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [2/2] (2.19ns)   --->   "%tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 91 'call' 'tt1_V' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 92 [1/2] (3.44ns)   --->   "%tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 92 'call' 'tt2_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 93 [2/2] (3.44ns)   --->   "%sub_ln214_6 = sub i448 %call_ret3, %call_ret1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:27]   --->   Operation 93 'sub' 'sub_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/2] (3.44ns)   --->   "%sub_ln214_7 = sub i448 %call_ret4, %call_ret2" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:27]   --->   Operation 94 'sub' 'sub_ln214_7' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [2/2] (3.44ns)   --->   "%add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:27]   --->   Operation 95 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%A24plus_V_addr_1 = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 96 'getelementptr' 'A24plus_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.32ns)   --->   "%A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 97 'load' 'A24plus_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>

State 10 <SV = 9> <Delay = 6.88>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%A24plus_V_addr = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:8]   --->   Operation 98 'getelementptr' 'A24plus_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/2] (3.44ns)   --->   "%t1_V_2 = add i448 %C24_V_load, %C24_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25]   --->   Operation 99 'add' 't1_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/2] (3.44ns)   --->   "%t2_V = add i448 %call_ret1, %call_ret2" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25]   --->   Operation 100 'add' 't2_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/2] (3.44ns)   --->   "%tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 101 'call' 'tt1_V' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i835 %tt1_V to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25]   --->   Operation 102 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i835 %tt2_V to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25]   --->   Operation 103 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [2/2] (3.44ns)   --->   "%tt3_V = sub i836 %zext_ln178, %zext_ln179" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25]   --->   Operation 104 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/2] (3.44ns)   --->   "%sub_ln214_6 = sub i448 %call_ret3, %call_ret1" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:27]   --->   Operation 105 'sub' 'sub_ln214_6' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 106 [2/2] (3.44ns)   --->   "%add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:27]   --->   Operation 106 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/2] (3.44ns)   --->   "%add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:143->sikehls/ec_isogeny.cpp:27]   --->   Operation 107 'add' 'add_ln214_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [2/2] (2.32ns)   --->   "%A24plus_V_load = load i448* %A24plus_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 108 'load' 'A24plus_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_10 : Operation 109 [1/2] (2.32ns)   --->   "%A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 109 'load' 'A24plus_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_10 : Operation 110 [2/2] (2.19ns)   --->   "%tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:28]   --->   Operation 110 'call' 'tt2_V_2' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 111 [1/2] (3.44ns)   --->   "%tt3_V = sub i836 %zext_ln178, %zext_ln179" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25]   --->   Operation 111 'sub' 'tt3_V' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i836 %tt3_V to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 112 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (3.84ns)   --->   "%call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 113 'call' 'call_ret5' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 114 [1/2] (3.44ns)   --->   "%add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6" [sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:27]   --->   Operation 114 'add' 'add_ln214_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/2] (2.32ns)   --->   "%A24plus_V_load = load i448* %A24plus_V_addr, align 8" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 115 'load' 'A24plus_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_11 : Operation 116 [2/2] (3.44ns)   --->   "%t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 116 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [2/2] (2.19ns)   --->   "%tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:28]   --->   Operation 117 'call' 'tt1_V_4' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 118 [1/2] (3.44ns)   --->   "%tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:28]   --->   Operation 118 'call' 'tt2_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.88>
ST_12 : Operation 119 [1/2] (3.44ns)   --->   "%call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 119 'call' 'call_ret5' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 120 [2/2] (3.84ns)   --->   "%call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 120 'call' 'call_ret6' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 121 [2/2] (2.19ns)   --->   "%tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:26]   --->   Operation 121 'call' 'tt2_V_1' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 122 [1/2] (3.44ns)   --->   "%t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:28]   --->   Operation 122 'add' 't1_V_4' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [1/2] (3.44ns)   --->   "%tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:28]   --->   Operation 123 'call' 'tt1_V_4' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i835 %tt1_V_4 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:28]   --->   Operation 124 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i835 %tt2_V_2 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:28]   --->   Operation 125 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [2/2] (3.44ns)   --->   "%tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:28]   --->   Operation 126 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 127 [1/2] (3.44ns)   --->   "%call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 127 'call' 'call_ret6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 128 [2/2] (3.44ns)   --->   "%t1_V_3 = add i448 %call_ret3, %call_ret4" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:26]   --->   Operation 128 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 129 [2/2] (2.19ns)   --->   "%tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:26]   --->   Operation 129 'call' 'tt1_V_2' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 130 [1/2] (3.44ns)   --->   "%tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:26]   --->   Operation 130 'call' 'tt2_V_1' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 131 [1/2] (3.44ns)   --->   "%tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:28]   --->   Operation 131 'sub' 'tt3_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln183_2 = sext i836 %tt3_V_2 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:28]   --->   Operation 132 'sext' 'sext_ln183_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (3.84ns)   --->   "%call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:28]   --->   Operation 133 'call' 'call_ret9' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.88>
ST_14 : Operation 134 [1/2] (3.44ns)   --->   "%t1_V_3 = add i448 %call_ret3, %call_ret4" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:26]   --->   Operation 134 'add' 't1_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/2] (3.44ns)   --->   "%tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:26]   --->   Operation 135 'call' 'tt1_V_2' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i835 %tt1_V_2 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:26]   --->   Operation 136 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i835 %tt2_V_1 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:26]   --->   Operation 137 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [2/2] (3.44ns)   --->   "%tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:26]   --->   Operation 138 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/2] (3.44ns)   --->   "%call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:28]   --->   Operation 139 'call' 'call_ret9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%Q_Z_V_addr = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:25]   --->   Operation 140 'getelementptr' 'Q_Z_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%Q_Z_V_addr_1 = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 141 'getelementptr' 'Q_Z_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [2/2] (2.19ns)   --->   "%empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:25]   --->   Operation 142 'call' 'empty' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 143 [1/1] (2.32ns)   --->   "store i448 %call_ret5, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_15 : Operation 144 [1/1] (2.32ns)   --->   "store i448 %call_ret6, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:25]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_15 : Operation 145 [2/2] (3.44ns)   --->   "%t2_V_1 = add i448 %call_ret6, %call_ret5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:26]   --->   Operation 145 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 146 [1/2] (3.44ns)   --->   "%tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:26]   --->   Operation 146 'sub' 'tt3_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i836 %tt3_V_1 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 147 'sext' 'sext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [2/2] (3.84ns)   --->   "%call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 148 'call' 'call_ret7' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 149 [2/2] (3.44ns)   --->   "%add_ln209_10 = add i448 %call_ret6, %call_ret9" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:29]   --->   Operation 149 'add' 'add_ln209_10' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [2/2] (3.44ns)   --->   "%add_ln209_11 = add i448 %call_ret5, %call_ret9" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:29]   --->   Operation 150 'add' 'add_ln209_11' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.76>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%Q_X_V_addr_1 = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 1" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 151 'getelementptr' 'Q_X_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/2] (3.44ns)   --->   "%empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:25]   --->   Operation 152 'call' 'empty' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 153 [1/2] (3.44ns)   --->   "%t2_V_1 = add i448 %call_ret6, %call_ret5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:26]   --->   Operation 153 'add' 't2_V_1' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 154 [1/2] (3.44ns)   --->   "%call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 154 'call' 'call_ret7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 155 [1/1] (2.32ns)   --->   "store i448 %call_ret7, i448* %Q_X_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26]   --->   Operation 155 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_16 : Operation 156 [1/2] (3.44ns)   --->   "%add_ln209_10 = add i448 %call_ret6, %call_ret9" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:29]   --->   Operation 156 'add' 'add_ln209_10' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/2] (3.44ns)   --->   "%add_ln209_11 = add i448 %call_ret5, %call_ret9" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:29]   --->   Operation 157 'add' 'add_ln209_11' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [2/2] (2.19ns)   --->   "%tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:30]   --->   Operation 158 'call' 'tt1_V_6' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.44>
ST_17 : Operation 159 [2/2] (3.44ns)   --->   "%t2_V_2 = add i448 %add_ln214_4, %add_ln214_5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:28]   --->   Operation 159 'add' 't2_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (2.32ns)   --->   "store i448 %add_ln209_10, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:134->sikehls/ec_isogeny.cpp:29]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_17 : Operation 161 [1/1] (2.32ns)   --->   "store i448 %add_ln209_11, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:135->sikehls/ec_isogeny.cpp:29]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_17 : Operation 162 [2/2] (3.44ns)   --->   "%t1_V_5 = add i448 %add_ln209_10, %add_ln209_11" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:30]   --->   Operation 162 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/2] (3.44ns)   --->   "%tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:30]   --->   Operation 163 'call' 'tt1_V_6' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 164 [2/2] (2.19ns)   --->   "%tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:30]   --->   Operation 164 'call' 'tt2_V_3' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.88>
ST_18 : Operation 165 [1/2] (3.44ns)   --->   "%t2_V_2 = add i448 %add_ln214_4, %add_ln214_5" [sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:28]   --->   Operation 165 'add' 't2_V_2' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 166 [2/2] (2.19ns)   --->   "%empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:28]   --->   Operation 166 'call' 'empty_8' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 167 [1/2] (3.44ns)   --->   "%t1_V_5 = add i448 %add_ln209_10, %add_ln209_11" [sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:30]   --->   Operation 167 'add' 't1_V_5' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln178_3 = zext i835 %tt1_V_6 to i836" [sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:30]   --->   Operation 168 'zext' 'zext_ln178_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/2] (3.44ns)   --->   "%tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:30]   --->   Operation 169 'call' 'tt2_V_3' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i835 %tt2_V_3 to i836" [sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:30]   --->   Operation 170 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [2/2] (3.44ns)   --->   "%tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:30]   --->   Operation 171 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.84>
ST_19 : Operation 172 [2/2] (2.19ns)   --->   "%empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:26]   --->   Operation 172 'call' 'empty_7' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 173 [2/2] (3.84ns)   --->   "%call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26]   --->   Operation 173 'call' 'call_ret8' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 174 [1/2] (3.44ns)   --->   "%empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:28]   --->   Operation 174 'call' 'empty_8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 175 [1/2] (3.44ns)   --->   "%tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3" [sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:30]   --->   Operation 175 'sub' 'tt3_V_3' <Predicate = true> <Delay = 3.44> <Core = "AddSubnS">   --->   Core 15 'AddSubnS' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.76>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%Q_X_V_addr = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 0" [sikehls/ec_isogeny.cpp:26]   --->   Operation 176 'getelementptr' 'Q_X_V_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/2] (3.44ns)   --->   "%empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:26]   --->   Operation 177 'call' 'empty_7' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 178 [1/2] (3.44ns)   --->   "%call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26]   --->   Operation 178 'call' 'call_ret8' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 179 [1/1] (2.32ns)   --->   "store i448 %call_ret8, i448* %Q_X_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_20 : Operation 180 [2/2] (2.19ns)   --->   "%empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:30]   --->   Operation 180 'call' 'empty_9' <Predicate = true> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln183_3 = sext i836 %tt3_V_3 to i837" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30]   --->   Operation 181 'sext' 'sext_ln183_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 182 [2/2] (3.84ns)   --->   "%call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30]   --->   Operation 182 'call' 'call_ret10' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.76>
ST_21 : Operation 183 [1/2] (3.44ns)   --->   "%empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)" [sikehls/fpx.cpp:180->sikehls/ec_isogeny.cpp:30]   --->   Operation 183 'call' 'empty_9' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 184 [1/2] (3.44ns)   --->   "%call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30]   --->   Operation 184 'call' 'call_ret10' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 185 [1/1] (2.32ns)   --->   "store i448 %call_ret10, i448* %Q_Z_V_addr_1, align 8" [sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30]   --->   Operation 185 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_21 : Operation 186 [2/2] (3.84ns)   --->   "%call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:30]   --->   Operation 186 'call' 'call_ret' <Predicate = true> <Delay = 3.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.76>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_X_V), !map !336"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_Z_V), !map !342"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_X_V), !map !346"   --->   Operation 189 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_Z_V), !map !350"   --->   Operation 190 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %A24plus_V), !map !354"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %C24_V), !map !359"   --->   Operation 192 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @xDBL_str) nounwind"   --->   Operation 193 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [12 x i8]* @p_str1032, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:13]   --->   Operation 194 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [7 x i8]* @p_str1133, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:14]   --->   Operation 195 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [9 x i8]* @p_str1234, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:15]   --->   Operation 196 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str931, [4 x i8]* @p_str1335, [1 x i8]* @p_str931, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:16]   --->   Operation 197 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str931, [6 x i8]* @p_str1436, [1 x i8]* @p_str931, [1 x i8]* @p_str931) nounwind" [sikehls/ec_isogeny.cpp:17]   --->   Operation 198 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 199 [1/2] (3.44ns)   --->   "%call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:30]   --->   Operation 199 'call' 'call_ret' <Predicate = true> <Delay = 3.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 200 [1/1] (2.32ns)   --->   "store i448 %call_ret, i448* %Q_Z_V_addr, align 8" [sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:30]   --->   Operation 200 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 448> <Depth = 2> <RAM>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "ret void" [sikehls/ec_isogeny.cpp:31]   --->   Operation 201 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('P_X_V_addr', sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21) [7]  (0 ns)
	'load' operation ('P_X_V_load', sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21) on array 'P_X_V' [29]  (2.32 ns)

 <State 2>: 5.76ns
The critical path consists of the following:
	'load' operation ('P_X_V_load', sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21) on array 'P_X_V' [29]  (2.32 ns)
	'sub' operation ('sub_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21) [31]  (3.44 ns)

 <State 3>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21) [31]  (3.44 ns)
	'add' operation ('add_ln214', sikehls/fpx.cpp:10->sikehls/fpx.cpp:142->sikehls/ec_isogeny.cpp:21) [32]  (3.44 ns)

 <State 4>: 7.29ns
The critical path consists of the following:
	'call' operation ('temp_V_3', sikehls/fpx.cpp:86->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24) to 'mp_mul' [56]  (3.44 ns)
	'call' operation ('call_ret4', sikehls/fpx.cpp:87->sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24) to 'rdc_mont' [58]  (3.84 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln214_2', sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23) [40]  (3.44 ns)
	'add' operation ('add_ln214_2', sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23) [41]  (3.44 ns)

 <State 6>: 5.64ns
The critical path consists of the following:
	'add' operation ('add_ln214_2', sikehls/fpx.cpp:16->sikehls/fpx.cpp:162->sikehls/ec_isogeny.cpp:23) [41]  (3.44 ns)
	'call' operation ('temp_V', sikehls/fpx.cpp:86->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23) to 'mp_mul' [43]  (2.2 ns)

 <State 7>: 3.84ns
The critical path consists of the following:
	'call' operation ('call_ret3', sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24) to 'rdc_mont' [55]  (3.84 ns)

 <State 8>: 4.52ns
The critical path consists of the following:
	'load' operation ('C24_V_load_1', sikehls/fpx.cpp:176->sikehls/ec_isogeny.cpp:25) on array 'C24_V' [61]  (2.32 ns)
	'call' operation ('tt2_V', sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:25) to 'mp_mul' [66]  (2.2 ns)

 <State 9>: 6.88ns
The critical path consists of the following:
	'call' operation ('call_ret1', sikehls/fpx.cpp:87->sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23) to 'rdc_mont' [45]  (3.44 ns)
	'add' operation ('t2.V', sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:25) [63]  (3.44 ns)

 <State 10>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt1_V', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:25) to 'mp_mul' [64]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25) [69]  (3.44 ns)

 <State 11>: 7.29ns
The critical path consists of the following:
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:25) [69]  (3.44 ns)
	'call' operation ('call_ret5', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:25) to 'rdc_mont' [71]  (3.84 ns)

 <State 12>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt1_V_4', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:28) to 'mp_mul' [97]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:28) [102]  (3.44 ns)

 <State 13>: 7.29ns
The critical path consists of the following:
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:28) [102]  (3.44 ns)
	'call' operation ('call_ret9', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:28) to 'rdc_mont' [104]  (3.84 ns)

 <State 14>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt1_V_2', sikehls/fpx.cpp:178->sikehls/ec_isogeny.cpp:26) to 'mp_mul' [77]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:26) [82]  (3.44 ns)

 <State 15>: 7.29ns
The critical path consists of the following:
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:26) [82]  (3.44 ns)
	'call' operation ('call_ret7', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26) to 'rdc_mont' [84]  (3.84 ns)

 <State 16>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret7', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26) to 'rdc_mont' [84]  (3.44 ns)
	'store' operation ('store_ln183', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26) of variable 'call_ret7', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:26 on array 'Q_X_V' [85]  (2.32 ns)

 <State 17>: 3.44ns
The critical path consists of the following:
	'add' operation ('t2.V', sikehls/fpx.cpp:177->sikehls/ec_isogeny.cpp:28) [96]  (3.44 ns)

 <State 18>: 6.88ns
The critical path consists of the following:
	'call' operation ('tt2_V_3', sikehls/fpx.cpp:179->sikehls/ec_isogeny.cpp:30) to 'mp_mul' [112]  (3.44 ns)
	'sub' operation ('tt3.V', sikehls/fpx.cpp:181->sikehls/ec_isogeny.cpp:30) [115]  (3.44 ns)

 <State 19>: 3.84ns
The critical path consists of the following:
	'call' operation ('call_ret8', sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26) to 'rdc_mont' [86]  (3.84 ns)

 <State 20>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret8', sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26) to 'rdc_mont' [86]  (3.44 ns)
	'store' operation ('store_ln184', sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26) of variable 'call_ret8', sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:26 on array 'Q_X_V' [87]  (2.32 ns)

 <State 21>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret10', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30) to 'rdc_mont' [117]  (3.44 ns)
	'store' operation ('store_ln183', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30) of variable 'call_ret10', sikehls/fpx.cpp:183->sikehls/ec_isogeny.cpp:30 on array 'Q_Z_V' [118]  (2.32 ns)

 <State 22>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret', sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:30) to 'rdc_mont' [119]  (3.44 ns)
	'store' operation ('store_ln184', sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:30) of variable 'call_ret', sikehls/fpx.cpp:184->sikehls/ec_isogeny.cpp:30 on array 'Q_Z_V' [120]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
