<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>LivePhysRegs.h source code [llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::LivePhysRegs "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/LivePhysRegs.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='LivePhysRegs.h.html'>LivePhysRegs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/LivePhysRegs.h - Live Physical Register Set -*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file implements the LivePhysRegs utility for tracking liveness of</i></td></tr>
<tr><th id="11">11</th><td><i>/// physical registers. This can be used for ad-hoc liveness tracking after</i></td></tr>
<tr><th id="12">12</th><td><i>/// register allocation. You can start with the live-ins/live-outs at the</i></td></tr>
<tr><th id="13">13</th><td><i>/// beginning/end of a block and update the information while walking the</i></td></tr>
<tr><th id="14">14</th><td><i>/// instructions inside the block. This implementation tracks the liveness on a</i></td></tr>
<tr><th id="15">15</th><td><i>/// sub-register granularity.</i></td></tr>
<tr><th id="16">16</th><td><i>///</i></td></tr>
<tr><th id="17">17</th><td><i>/// We assume that the high bits of a physical super-register are not preserved</i></td></tr>
<tr><th id="18">18</th><td><i>/// unless the instruction has an implicit-use operand reading the super-</i></td></tr>
<tr><th id="19">19</th><td><i>/// register.</i></td></tr>
<tr><th id="20">20</th><td><i>///</i></td></tr>
<tr><th id="21">21</th><td><i>/// X86 Example:</i></td></tr>
<tr><th id="22">22</th><td><i>/// %ymm0 = ...</i></td></tr>
<tr><th id="23">23</th><td><i>/// %xmm0 = ... (Kills %xmm0, all %xmm0s sub-registers, and %ymm0)</i></td></tr>
<tr><th id="24">24</th><td><i>///</i></td></tr>
<tr><th id="25">25</th><td><i>/// %ymm0 = ...</i></td></tr>
<tr><th id="26">26</th><td><i>/// %xmm0 = ..., implicit %ymm0 (%ymm0 and all its sub-registers are alive)</i></td></tr>
<tr><th id="27">27</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_LIVEPHYSREGS_H">LLVM_CODEGEN_LIVEPHYSREGS_H</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_LIVEPHYSREGS_H" data-ref="_M/LLVM_CODEGEN_LIVEPHYSREGS_H">LLVM_CODEGEN_LIVEPHYSREGS_H</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../ADT/SparseSet.h.html">"llvm/ADT/SparseSet.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="44">44</th><td><b>class</b> <a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><i class="doc">/// A set of physical registers with utility functions to track liveness</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// when walking backward/forward through a basic block.</i></td></tr>
<tr><th id="48">48</th><td><b>class</b> <dfn class="type def" id="llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</dfn> {</td></tr>
<tr><th id="49">49</th><td>  <em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl" id="llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="50">50</th><td>  <b>using</b> <dfn class="typedef" id="llvm::LivePhysRegs::RegisterSet" title='llvm::LivePhysRegs::RegisterSet' data-type='SparseSet&lt;MCPhysReg, identity&lt;MCPhysReg&gt; &gt;' data-ref="llvm::LivePhysRegs::RegisterSet">RegisterSet</dfn> = <a class="type" href="../ADT/SparseSet.h.html#llvm::SparseSet" title='llvm::SparseSet' data-ref="llvm::SparseSet">SparseSet</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <a class="type" href="../ADT/STLExtras.h.html#llvm::identity" title='llvm::identity' data-ref="llvm::identity">identity</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt;&gt;;</td></tr>
<tr><th id="51">51</th><td>  <a class="typedef" href="#llvm::LivePhysRegs::RegisterSet" title='llvm::LivePhysRegs::RegisterSet' data-type='SparseSet&lt;MCPhysReg, identity&lt;MCPhysReg&gt; &gt;' data-ref="llvm::LivePhysRegs::RegisterSet">RegisterSet</a> <dfn class="decl" id="llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>public</b>:</td></tr>
<tr><th id="54">54</th><td>  <i class="doc">/// Constructs an unitialized set. init() needs to be called to initialize it.</i></td></tr>
<tr><th id="55">55</th><td>  <dfn class="decl def" id="_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev">LivePhysRegs</dfn>() = <b>default</b>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i class="doc">/// Constructs and initializes an empty set.</i></td></tr>
<tr><th id="58">58</th><td>  <dfn class="decl def" id="_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE">LivePhysRegs</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col0 decl" id="3170TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="3170TRI">TRI</dfn>) : <a class="member" href="#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>(&amp;<a class="local col0 ref" href="#3170TRI" title='TRI' data-ref="3170TRI">TRI</a>) {</td></tr>
<tr><th id="59">59</th><td>    <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-ref="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="local col0 ref" href="#3170TRI" title='TRI' data-ref="3170TRI">TRI</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="60">60</th><td>  }</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <dfn class="decl def" id="_ZN4llvm12LivePhysRegsC1ERKS0_" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1ERKS0_">LivePhysRegs</dfn>(<em>const</em> <a class="type" href="#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>&amp;) = <b>delete</b>;</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="decl def" id="_ZN4llvm12LivePhysRegsaSERKS0_" title='llvm::LivePhysRegs::operator=' data-ref="_ZN4llvm12LivePhysRegsaSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>&amp;) = <b>delete</b>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <i class="doc">/// (re-)initializes and clears the set.</i></td></tr>
<tr><th id="66">66</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</dfn>(<em>const</em> <a class="type" href="TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="3171TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="3171TRI">TRI</dfn>) {</td></tr>
<tr><th id="67">67</th><td>    <b>this</b>-&gt;<a class="member" href="#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a> = &amp;<a class="local col1 ref" href="#3171TRI" title='TRI' data-ref="3171TRI">TRI</a>;</td></tr>
<tr><th id="68">68</th><td>    <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>();</td></tr>
<tr><th id="69">69</th><td>    <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZN4llvm9SparseSet11setUniverseEj" title='llvm::SparseSet::setUniverse' data-ref="_ZN4llvm9SparseSet11setUniverseEj">setUniverse</a>(<a class="local col1 ref" href="#3171TRI" title='TRI' data-ref="3171TRI">TRI</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>());</td></tr>
<tr><th id="70">70</th><td>  }</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i class="doc">/// Clears the set.</i></td></tr>
<tr><th id="73">73</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LivePhysRegs5clearEv" title='llvm::LivePhysRegs::clear' data-ref="_ZN4llvm12LivePhysRegs5clearEv">clear</dfn>() { <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZN4llvm9SparseSet5clearEv" title='llvm::SparseSet::clear' data-ref="_ZN4llvm9SparseSet5clearEv">clear</a>(); }</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>  <i class="doc">/// Returns true if the set is empty.</i></td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12LivePhysRegs5emptyEv" title='llvm::LivePhysRegs::empty' data-ref="_ZNK4llvm12LivePhysRegs5emptyEv">empty</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5emptyEv" title='llvm::SparseSet::empty' data-ref="_ZNK4llvm9SparseSet5emptyEv">empty</a>(); }</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <i class="doc">/// Adds a physical register and all its sub-registers to the set.</i></td></tr>
<tr><th id="79">79</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LivePhysRegs6addRegEt" title='llvm::LivePhysRegs::addReg' data-ref="_ZN4llvm12LivePhysRegs6addRegEt">addReg</dfn>(<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="3172Reg" title='Reg' data-type='MCPhysReg' data-ref="3172Reg">Reg</dfn>) {</td></tr>
<tr><th id="80">80</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI &amp;&amp; &quot;LivePhysRegs is not initialized.&quot;) ? void (0) : __assert_fail (&quot;TRI &amp;&amp; \&quot;LivePhysRegs is not initialized.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LivePhysRegs.h&quot;, 80, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a> &amp;&amp; <q>"LivePhysRegs is not initialized."</q>);</td></tr>
<tr><th id="81">81</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &lt;= TRI-&gt;getNumRegs() &amp;&amp; &quot;Expected a physical register.&quot;) ? void (0) : __assert_fail (&quot;Reg &lt;= TRI-&gt;getNumRegs() &amp;&amp; \&quot;Expected a physical register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LivePhysRegs.h&quot;, 81, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#3172Reg" title='Reg' data-ref="3172Reg">Reg</a> &lt;= <a class="member" href="#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>() &amp;&amp; <q>"Expected a physical register."</q>);</td></tr>
<tr><th id="82">82</th><td>    <b>for</b> (<a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCSubRegIterator" title='llvm::MCSubRegIterator' data-ref="llvm::MCSubRegIterator">MCSubRegIterator</a> <dfn class="local col3 decl" id="3173SubRegs" title='SubRegs' data-type='llvm::MCSubRegIterator' data-ref="3173SubRegs">SubRegs</dfn><a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCSubRegIterator::MCSubRegIterator' data-ref="_ZN4llvm16MCSubRegIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col2 ref" href="#3172Reg" title='Reg' data-ref="3172Reg">Reg</a>, <a class="member" href="#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>, <i>/*IncludeSelf=*/</i><b>true</b>);</td></tr>
<tr><th id="83">83</th><td>         <a class="local col3 ref" href="#3173SubRegs" title='SubRegs' data-ref="3173SubRegs">SubRegs</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col3 ref" href="#3173SubRegs" title='SubRegs' data-ref="3173SubRegs">SubRegs</a>)</td></tr>
<tr><th id="84">84</th><td>      <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZN4llvm9SparseSet6insertERKT_" title='llvm::SparseSet::insert' data-ref="_ZN4llvm9SparseSet6insertERKT_">insert</a>(<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col3 ref" href="#3173SubRegs" title='SubRegs' data-ref="3173SubRegs">SubRegs</a>);</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>  <i class="doc">/// Removes a physical register, all its sub-registers, and all its</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">  /// super-registers from the set.</i></td></tr>
<tr><th id="89">89</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm12LivePhysRegs9removeRegEt" title='llvm::LivePhysRegs::removeReg' data-ref="_ZN4llvm12LivePhysRegs9removeRegEt">removeReg</dfn>(<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col4 decl" id="3174Reg" title='Reg' data-type='MCPhysReg' data-ref="3174Reg">Reg</dfn>) {</td></tr>
<tr><th id="90">90</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI &amp;&amp; &quot;LivePhysRegs is not initialized.&quot;) ? void (0) : __assert_fail (&quot;TRI &amp;&amp; \&quot;LivePhysRegs is not initialized.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LivePhysRegs.h&quot;, 90, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a> &amp;&amp; <q>"LivePhysRegs is not initialized."</q>);</td></tr>
<tr><th id="91">91</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg &lt;= TRI-&gt;getNumRegs() &amp;&amp; &quot;Expected a physical register.&quot;) ? void (0) : __assert_fail (&quot;Reg &lt;= TRI-&gt;getNumRegs() &amp;&amp; \&quot;Expected a physical register.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/LivePhysRegs.h&quot;, 91, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#3174Reg" title='Reg' data-ref="3174Reg">Reg</a> &lt;= <a class="member" href="#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>-&gt;<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo10getNumRegsEv" title='llvm::MCRegisterInfo::getNumRegs' data-ref="_ZNK4llvm14MCRegisterInfo10getNumRegsEv">getNumRegs</a>() &amp;&amp; <q>"Expected a physical register."</q>);</td></tr>
<tr><th id="92">92</th><td>    <b>for</b> (<a class="type" href="../MC/MCRegisterInfo.h.html#llvm::MCRegAliasIterator" title='llvm::MCRegAliasIterator' data-ref="llvm::MCRegAliasIterator">MCRegAliasIterator</a> <dfn class="local col5 decl" id="3175R" title='R' data-type='llvm::MCRegAliasIterator' data-ref="3175R">R</dfn><a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb" title='llvm::MCRegAliasIterator::MCRegAliasIterator' data-ref="_ZN4llvm18MCRegAliasIteratorC1EjPKNS_14MCRegisterInfoEb">(</a><a class="local col4 ref" href="#3174Reg" title='Reg' data-ref="3174Reg">Reg</a>, <a class="member" href="#llvm::LivePhysRegs::TRI" title='llvm::LivePhysRegs::TRI' data-ref="llvm::LivePhysRegs::TRI">TRI</a>, <b>true</b>); <a class="local col5 ref" href="#3175R" title='R' data-ref="3175R">R</a>.<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIterator7isValidEv" title='llvm::MCRegAliasIterator::isValid' data-ref="_ZNK4llvm18MCRegAliasIterator7isValidEv">isValid</a>(); <a class="ref" href="../MC/MCRegisterInfo.h.html#_ZN4llvm18MCRegAliasIteratorppEv" title='llvm::MCRegAliasIterator::operator++' data-ref="_ZN4llvm18MCRegAliasIteratorppEv">++</a><a class="local col5 ref" href="#3175R" title='R' data-ref="3175R">R</a>)</td></tr>
<tr><th id="93">93</th><td>      <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZN4llvm9SparseSet5eraseERKNT0_13argument_typeE" title='llvm::SparseSet::erase' data-ref="_ZN4llvm9SparseSet5eraseERKNT0_13argument_typeE">erase</a>(<a class="ref" href="../MC/MCRegisterInfo.h.html#_ZNK4llvm18MCRegAliasIteratordeEv" title='llvm::MCRegAliasIterator::operator*' data-ref="_ZNK4llvm18MCRegAliasIteratordeEv">*</a><a class="local col5 ref" href="#3175R" title='R' data-ref="3175R">R</a>);</td></tr>
<tr><th id="94">94</th><td>  }</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <i class="doc">/// Removes physical registers clobbered by the regmask operand<span class="command"> \p</span> <span class="arg">MO.</span></i></td></tr>
<tr><th id="97">97</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE" title='llvm::LivePhysRegs::removeRegsInMask' data-ref="_ZN4llvm12LivePhysRegs16removeRegsInMaskERKNS_14MachineOperandEPNS_15SmallVectorImplISt4pairItPS2_EEE">removeRegsInMask</dfn>(<em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="3176MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="3176MO">MO</dfn>,</td></tr>
<tr><th id="98">98</th><td>        <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*&gt;&gt; *<dfn class="local col7 decl" id="3177Clobbers" title='Clobbers' data-type='SmallVectorImpl&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt; &gt; *' data-ref="3177Clobbers">Clobbers</dfn> =</td></tr>
<tr><th id="99">99</th><td>        <b>nullptr</b>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <i class="doc">/// Returns true if register<span class="command"> \p</span> <span class="arg">Reg</span> is contained in the set. This also</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// works if only the super register of<span class="command"> \p</span> <span class="arg">Reg</span> has been defined, because</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// addReg() always adds all sub-registers to the set as well.</i></td></tr>
<tr><th id="104">104</th><td><i class="doc">  /// Note: Returns false if just some sub registers are live, use available()</i></td></tr>
<tr><th id="105">105</th><td><i class="doc">  /// when searching a free register.</i></td></tr>
<tr><th id="106">106</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt">contains</dfn>(<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col8 decl" id="3178Reg" title='Reg' data-type='MCPhysReg' data-ref="3178Reg">Reg</dfn>) <em>const</em> { <b>return</b> <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE" title='llvm::SparseSet::count' data-ref="_ZNK4llvm9SparseSet5countERKNT0_13argument_typeE">count</a>(<a class="local col8 ref" href="#3178Reg" title='Reg' data-ref="3178Reg">Reg</a>); }</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <i class="doc">/// Returns true if register<span class="command"> \p</span> <span class="arg">Reg</span> and no aliasing register is in the set.</i></td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt" title='llvm::LivePhysRegs::available' data-ref="_ZNK4llvm12LivePhysRegs9availableERKNS_19MachineRegisterInfoEt">available</dfn>(<em>const</em> <a class="type" href="MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="3179MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3179MRI">MRI</dfn>, <a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col0 decl" id="3180Reg" title='Reg' data-type='MCPhysReg' data-ref="3180Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i class="doc">/// Remove defined registers and regmask kills from the set.</i></td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE" title='llvm::LivePhysRegs::removeDefs' data-ref="_ZN4llvm12LivePhysRegs10removeDefsERKNS_12MachineInstrE">removeDefs</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="3181MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3181MI">MI</dfn>);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i class="doc">/// Add uses to the set.</i></td></tr>
<tr><th id="115">115</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE" title='llvm::LivePhysRegs::addUses' data-ref="_ZN4llvm12LivePhysRegs7addUsesERKNS_12MachineInstrE">addUses</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="3182MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3182MI">MI</dfn>);</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <i class="doc">/// Simulates liveness when stepping backwards over an instruction(bundle).</i></td></tr>
<tr><th id="118">118</th><td><i class="doc">  /// Remove Defs, add uses. This is the recommended way of calculating</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  /// liveness.</i></td></tr>
<tr><th id="120">120</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3183MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3183MI">MI</dfn>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i class="doc">/// Simulates liveness when stepping forward over an instruction(bundle).</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  /// Remove killed-uses, add defs. This is the not recommended way, because it</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  /// depends on accurate kill flags. If possible use stepBackward() instead of</i></td></tr>
<tr><th id="125">125</th><td><i class="doc">  /// this function. The clobbers set will be the list of registers either</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// defined or clobbered by a regmask.  The operand will identify whether this</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  /// is a regmask or register operand.</i></td></tr>
<tr><th id="128">128</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE" title='llvm::LivePhysRegs::stepForward' data-ref="_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE">stepForward</dfn>(<em>const</em> <a class="type" href="MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3184MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3184MI">MI</dfn>,</td></tr>
<tr><th id="129">129</th><td>        <a class="type" href="../ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>, <em>const</em> <a class="type" href="MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>*&gt;&gt; &amp;<dfn class="local col5 decl" id="3185Clobbers" title='Clobbers' data-type='SmallVectorImpl&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt; &gt; &amp;' data-ref="3185Clobbers">Clobbers</dfn>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i class="doc">/// Adds all live-in registers of basic block<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  /// Live in registers are the registers in the blocks live-in list and the</i></td></tr>
<tr><th id="133">133</th><td><i class="doc">  /// pristine registers.</i></td></tr>
<tr><th id="134">134</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveIns' data-ref="_ZN4llvm12LivePhysRegs10addLiveInsERKNS_17MachineBasicBlockE">addLiveIns</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="3186MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3186MBB">MBB</dfn>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <i class="doc">/// Adds all live-out registers of basic block<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="137">137</th><td><i class="doc">  /// Live out registers are the union of the live-in registers of the successor</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  /// blocks and pristine registers. Live out registers of the end block are the</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  /// callee saved registers.</i></td></tr>
<tr><th id="140">140</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="3187MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3187MBB">MBB</dfn>);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i class="doc">/// Adds all live-out registers of basic block<span class="command"> \p</span> <span class="arg">MBB</span> but skips pristine</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  /// registers.</i></td></tr>
<tr><th id="144">144</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOutsNoPristines' data-ref="_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE">addLiveOutsNoPristines</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="3188MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3188MBB">MBB</dfn>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <b>using</b> <dfn class="typedef" id="llvm::LivePhysRegs::const_iterator" title='llvm::LivePhysRegs::const_iterator' data-type='RegisterSet::const_iterator' data-ref="llvm::LivePhysRegs::const_iterator">const_iterator</dfn> = <a class="typedef" href="#llvm::LivePhysRegs::RegisterSet" title='llvm::LivePhysRegs::RegisterSet' data-type='SparseSet&lt;MCPhysReg, identity&lt;MCPhysReg&gt; &gt;' data-ref="llvm::LivePhysRegs::RegisterSet">RegisterSet</a>::<a class="typedef" href="../ADT/SparseSet.h.html#llvm::SparseSet{unsignedshort,llvm::identity{unsignedshort},unsignedchar}::const_iterator" title='llvm::SparseSet&lt;unsigned short, llvm::identity&lt;unsigned short&gt;, unsigned char&gt;::const_iterator' data-type='typename DenseT::const_iterator' data-ref="llvm::SparseSet{unsignedshort,llvm::identity{unsignedshort},unsignedchar}::const_iterator">const_iterator</a>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <a class="typedef" href="#llvm::LivePhysRegs::const_iterator" title='llvm::LivePhysRegs::const_iterator' data-type='RegisterSet::const_iterator' data-ref="llvm::LivePhysRegs::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm12LivePhysRegs5beginEv" title='llvm::LivePhysRegs::begin' data-ref="_ZNK4llvm12LivePhysRegs5beginEv">begin</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZNK4llvm9SparseSet5beginEv" title='llvm::SparseSet::begin' data-ref="_ZNK4llvm9SparseSet5beginEv">begin</a>(); }</td></tr>
<tr><th id="149">149</th><td>  <a class="typedef" href="#llvm::LivePhysRegs::const_iterator" title='llvm::LivePhysRegs::const_iterator' data-type='RegisterSet::const_iterator' data-ref="llvm::LivePhysRegs::const_iterator">const_iterator</a> <dfn class="decl def" id="_ZNK4llvm12LivePhysRegs3endEv" title='llvm::LivePhysRegs::end' data-ref="_ZNK4llvm12LivePhysRegs3endEv">end</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::LivePhysRegs::LiveRegs" title='llvm::LivePhysRegs::LiveRegs' data-ref="llvm::LivePhysRegs::LiveRegs">LiveRegs</a>.<a class="ref" href="../ADT/SparseSet.h.html#_ZNK4llvm9SparseSet3endEv" title='llvm::SparseSet::end' data-ref="_ZNK4llvm9SparseSet3endEv">end</a>(); }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i class="doc">/// Prints the currently live registers to<span class="command"> \p</span> <span class="arg">OS.</span></i></td></tr>
<tr><th id="152">152</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12LivePhysRegs5printERNS_11raw_ostreamE" title='llvm::LivePhysRegs::print' data-ref="_ZNK4llvm12LivePhysRegs5printERNS_11raw_ostreamE">print</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="3189OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="3189OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <i class="doc">/// Dumps the currently live registers to the debug output.</i></td></tr>
<tr><th id="155">155</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12LivePhysRegs4dumpEv" title='llvm::LivePhysRegs::dump' data-ref="_ZNK4llvm12LivePhysRegs4dumpEv">dump</dfn>() <em>const</em>;</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><b>private</b>:</td></tr>
<tr><th id="158">158</th><td>  <i class="doc">/// Adds live-in registers from basic block<span class="command"> \p</span> <span class="arg">MBB,</span> taking associated</i></td></tr>
<tr><th id="159">159</th><td><i class="doc">  /// lane masks into consideration.</i></td></tr>
<tr><th id="160">160</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addBlockLiveIns' data-ref="_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE">addBlockLiveIns</dfn>(<em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="3190MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3190MBB">MBB</dfn>);</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i class="doc">/// Adds pristine registers. Pristine registers are callee saved registers</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">  /// that are unused in the function.</i></td></tr>
<tr><th id="164">164</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE" title='llvm::LivePhysRegs::addPristines' data-ref="_ZN4llvm12LivePhysRegs12addPristinesERKNS_15MachineFunctionE">addPristines</dfn>(<em>const</em> <a class="type" href="MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="3191MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3191MF">MF</dfn>);</td></tr>
<tr><th id="165">165</th><td>};</td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><b>inline</b> <a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="decl def" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LivePhysRegsE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12LivePhysRegsE"><b>operator</b>&lt;&lt;</dfn>(<a class="type" href="../Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="3192OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="3192OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a>&amp; <dfn class="local col3 decl" id="3193LR" title='LR' data-type='const llvm::LivePhysRegs &amp;' data-ref="3193LR">LR</dfn>) {</td></tr>
<tr><th id="168">168</th><td>  <a class="local col3 ref" href="#3193LR" title='LR' data-ref="3193LR">LR</a>.<a class="ref" href="#_ZNK4llvm12LivePhysRegs5printERNS_11raw_ostreamE" title='llvm::LivePhysRegs::print' data-ref="_ZNK4llvm12LivePhysRegs5printERNS_11raw_ostreamE">print</a>(<span class='refarg'><a class="local col2 ref" href="#3192OS" title='OS' data-ref="3192OS">OS</a></span>);</td></tr>
<tr><th id="169">169</th><td>  <b>return</b> <a class="local col2 ref" href="#3192OS" title='OS' data-ref="3192OS">OS</a>;</td></tr>
<tr><th id="170">170</th><td>}</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i class="doc">/// Computes registers live-in to<span class="command"> \p</span> <span class="arg">MBB</span> assuming all of its successors</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">/// live-in lists are up-to-date. Puts the result into the given LivePhysReg</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">/// instance<span class="command"> \p</span> <span class="arg">LiveRegs.</span></i></td></tr>
<tr><th id="175">175</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm14computeLiveInsERNS_12LivePhysRegsERKNS_17MachineBasicBlockE" title='llvm::computeLiveIns' data-ref="_ZN4llvm14computeLiveInsERNS_12LivePhysRegsERKNS_17MachineBasicBlockE">computeLiveIns</dfn>(<a class="type" href="#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col4 decl" id="3194LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="3194LiveRegs">LiveRegs</dfn>, <em>const</em> <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="3195MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="3195MBB">MBB</dfn>);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i class="doc">/// Recomputes dead and kill flags in<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="178">178</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE" title='llvm::recomputeLivenessFlags' data-ref="_ZN4llvm22recomputeLivenessFlagsERNS_17MachineBasicBlockE">recomputeLivenessFlags</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="3196MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3196MBB">MBB</dfn>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><i class="doc">/// Adds registers contained in<span class="command"> \p</span> <span class="arg">LiveRegs</span> to the block live-in list of<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="181">181</th><td><i class="doc">/// Does not add reserved registers.</i></td></tr>
<tr><th id="182">182</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm10addLiveInsERNS_17MachineBasicBlockERKNS_12LivePhysRegsE" title='llvm::addLiveIns' data-ref="_ZN4llvm10addLiveInsERNS_17MachineBasicBlockERKNS_12LivePhysRegsE">addLiveIns</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="3197MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3197MBB">MBB</dfn>, <em>const</em> <a class="type" href="#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col8 decl" id="3198LiveRegs" title='LiveRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="3198LiveRegs">LiveRegs</dfn>);</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><i class="doc">/// Convenience function combining computeLiveIns() and addLiveIns().</i></td></tr>
<tr><th id="185">185</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</dfn>(<a class="type" href="#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col9 decl" id="3199LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs &amp;' data-ref="3199LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="186">186</th><td>                          <a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="3200MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3200MBB">MBB</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i class="doc">/// Convenience function for recomputing live-in's for<span class="command"> \p</span> <span class="arg">MBB.</span></i></td></tr>
<tr><th id="189">189</th><td><em>static</em> <b>inline</b> <em>void</em> <dfn class="decl def" id="_ZN4llvmL16recomputeLiveInsERNS_17MachineBasicBlockE" title='llvm::recomputeLiveIns' data-ref="_ZN4llvmL16recomputeLiveInsERNS_17MachineBasicBlockE">recomputeLiveIns</dfn>(<a class="type" href="MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="3201MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3201MBB">MBB</dfn>) {</td></tr>
<tr><th id="190">190</th><td>  <a class="type" href="#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <a class="ref fake" href="#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col2 decl" id="3202LPR" title='LPR' data-type='llvm::LivePhysRegs' data-ref="3202LPR">LPR</dfn>;</td></tr>
<tr><th id="191">191</th><td>  <a class="local col1 ref" href="#3201MBB" title='MBB' data-ref="3201MBB">MBB</a>.<a class="ref" href="MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="192">192</th><td>  <a class="ref" href="#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col2 ref" href="#3202LPR" title='LPR' data-ref="3202LPR">LPR</a></span>, <span class='refarg'><a class="local col1 ref" href="#3201MBB" title='MBB' data-ref="3201MBB">MBB</a></span>);</td></tr>
<tr><th id="193">193</th><td>}</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#<span data-ppcond="29">endif</span> // LLVM_CODEGEN_LIVEPHYSREGS_H</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
