Classic Timing Analyzer report for BCD
Wed Apr 05 23:25:10 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                    ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.588 ns                         ; UnD                 ; BCD:BCD2|Counter[3] ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.147 ns                         ; BCD:BCD2|Counter[3] ; Co10[3]             ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.720 ns                        ; nReset              ; BCD:BCD2|Next       ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; 171.85 MHz ( period = 5.819 ns ) ; BCD:BCD2|Counter[1] ; BCD:BCD2|Counter[3] ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                     ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------+---------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 171.85 MHz ( period = 5.819 ns )               ; BCD:BCD2|Counter[1] ; BCD:BCD2|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 5.558 ns                ;
; N/A   ; 173.97 MHz ( period = 5.748 ns )               ; BCD:BCD2|Counter[1] ; BCD:BCD2|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 5.487 ns                ;
; N/A   ; 192.42 MHz ( period = 5.197 ns )               ; BCD:BCD2|Next       ; BCD:BCD3|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 4.926 ns                ;
; N/A   ; 192.42 MHz ( period = 5.197 ns )               ; BCD:BCD2|Next       ; BCD:BCD3|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 4.926 ns                ;
; N/A   ; 192.42 MHz ( period = 5.197 ns )               ; BCD:BCD2|Next       ; BCD:BCD3|Counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 4.926 ns                ;
; N/A   ; 192.42 MHz ( period = 5.197 ns )               ; BCD:BCD2|Next       ; BCD:BCD3|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 4.926 ns                ;
; N/A   ; 193.95 MHz ( period = 5.156 ns )               ; BCD:BCD2|Counter[0] ; BCD:BCD2|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 4.895 ns                ;
; N/A   ; 194.02 MHz ( period = 5.154 ns )               ; BCD:BCD2|Counter[0] ; BCD:BCD2|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 4.893 ns                ;
; N/A   ; 202.96 MHz ( period = 4.927 ns )               ; BCD:BCD2|Counter[2] ; BCD:BCD2|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 4.666 ns                ;
; N/A   ; 203.05 MHz ( period = 4.925 ns )               ; BCD:BCD2|Counter[2] ; BCD:BCD2|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 4.664 ns                ;
; N/A   ; 207.47 MHz ( period = 4.820 ns )               ; BCD:BCD2|Counter[3] ; BCD:BCD2|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 4.559 ns                ;
; N/A   ; 207.56 MHz ( period = 4.818 ns )               ; BCD:BCD2|Counter[3] ; BCD:BCD2|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 4.557 ns                ;
; N/A   ; 209.51 MHz ( period = 4.773 ns )               ; BCD:BCD1|Next       ; BCD:BCD3|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 4.502 ns                ;
; N/A   ; 209.51 MHz ( period = 4.773 ns )               ; BCD:BCD1|Next       ; BCD:BCD3|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 4.502 ns                ;
; N/A   ; 209.51 MHz ( period = 4.773 ns )               ; BCD:BCD1|Next       ; BCD:BCD3|Counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 4.502 ns                ;
; N/A   ; 209.51 MHz ( period = 4.773 ns )               ; BCD:BCD1|Next       ; BCD:BCD3|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 4.502 ns                ;
; N/A   ; 218.39 MHz ( period = 4.579 ns )               ; BCD:BCD2|Counter[1] ; BCD:BCD2|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 4.318 ns                ;
; N/A   ; 219.54 MHz ( period = 4.555 ns )               ; BCD:BCD2|Counter[0] ; BCD:BCD2|Next       ; Clk        ; Clk      ; None                        ; None                      ; 4.252 ns                ;
; N/A   ; 228.52 MHz ( period = 4.376 ns )               ; BCD:BCD2|Counter[3] ; BCD:BCD2|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 4.115 ns                ;
; N/A   ; 231.16 MHz ( period = 4.326 ns )               ; BCD:BCD2|Counter[2] ; BCD:BCD2|Next       ; Clk        ; Clk      ; None                        ; None                      ; 4.023 ns                ;
; N/A   ; 235.90 MHz ( period = 4.239 ns )               ; BCD:BCD2|Counter[0] ; BCD:BCD2|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 3.978 ns                ;
; N/A   ; 237.02 MHz ( period = 4.219 ns )               ; BCD:BCD2|Counter[3] ; BCD:BCD2|Next       ; Clk        ; Clk      ; None                        ; None                      ; 3.916 ns                ;
; N/A   ; 246.91 MHz ( period = 4.050 ns )               ; BCD:BCD1|Counter[1] ; BCD:BCD1|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 3.789 ns                ;
; N/A   ; 251.38 MHz ( period = 3.978 ns )               ; BCD:BCD2|Counter[1] ; BCD:BCD2|Next       ; Clk        ; Clk      ; None                        ; None                      ; 3.675 ns                ;
; N/A   ; 252.59 MHz ( period = 3.959 ns )               ; BCD:BCD3|Counter[1] ; BCD:BCD3|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 3.698 ns                ;
; N/A   ; 257.60 MHz ( period = 3.882 ns )               ; BCD:BCD3|Counter[0] ; BCD:BCD3|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 265.89 MHz ( period = 3.761 ns )               ; BCD:BCD1|Counter[1] ; BCD:BCD1|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.500 ns                ;
; N/A   ; 266.10 MHz ( period = 3.758 ns )               ; BCD:BCD1|Counter[0] ; BCD:BCD1|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 3.497 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[1] ; BCD:BCD3|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.324 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[3] ; BCD:BCD3|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 3.302 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[3] ; BCD:BCD3|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.299 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[0] ; BCD:BCD3|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.247 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Next       ; BCD:BCD2|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Next       ; BCD:BCD2|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Next       ; BCD:BCD2|Counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Next       ; BCD:BCD2|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[0] ; BCD:BCD1|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.208 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Next       ; BCD:BCD2|Next       ; Clk        ; Clk      ; None                        ; None                      ; 2.968 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[2] ; BCD:BCD1|Next       ; Clk        ; Clk      ; None                        ; None                      ; 2.852 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[1] ; BCD:BCD3|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.797 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[1] ; BCD:BCD1|Next       ; Clk        ; Clk      ; None                        ; None                      ; 2.781 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[2] ; BCD:BCD1|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[2] ; BCD:BCD1|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[1] ; BCD:BCD1|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.675 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[2] ; BCD:BCD3|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[2] ; BCD:BCD3|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.605 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[3] ; BCD:BCD1|Next       ; Clk        ; Clk      ; None                        ; None                      ; 2.585 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[0] ; BCD:BCD3|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.511 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[3] ; BCD:BCD1|Counter[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.477 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[3] ; BCD:BCD1|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.476 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[0] ; BCD:BCD1|Counter[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.390 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD2|Next       ; BCD:BCD2|Next       ; Clk        ; Clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[3] ; BCD:BCD3|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.204 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[3] ; BCD:BCD1|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.193 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[2] ; BCD:BCD1|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[2] ; BCD:BCD3|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD2|Counter[2] ; BCD:BCD2|Counter[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[0] ; BCD:BCD1|Next       ; Clk        ; Clk      ; None                        ; None                      ; 1.523 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Next       ; BCD:BCD1|Next       ; Clk        ; Clk      ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD3|Counter[0] ; BCD:BCD3|Counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD1|Counter[0] ; BCD:BCD1|Counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; BCD:BCD2|Counter[0] ; BCD:BCD2|Counter[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.854 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+--------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                  ; To Clock ;
+-------+--------------+------------+--------+---------------------+----------+
; N/A   ; None         ; 9.588 ns   ; UnD    ; BCD:BCD2|Counter[3] ; Clk      ;
; N/A   ; None         ; 9.517 ns   ; UnD    ; BCD:BCD2|Counter[2] ; Clk      ;
; N/A   ; None         ; 9.223 ns   ; Enable ; BCD:BCD3|Counter[2] ; Clk      ;
; N/A   ; None         ; 9.223 ns   ; Enable ; BCD:BCD3|Counter[1] ; Clk      ;
; N/A   ; None         ; 9.223 ns   ; Enable ; BCD:BCD3|Counter[0] ; Clk      ;
; N/A   ; None         ; 9.223 ns   ; Enable ; BCD:BCD3|Counter[3] ; Clk      ;
; N/A   ; None         ; 8.301 ns   ; UnD    ; BCD:BCD1|Counter[2] ; Clk      ;
; N/A   ; None         ; 8.012 ns   ; UnD    ; BCD:BCD1|Counter[3] ; Clk      ;
; N/A   ; None         ; 7.997 ns   ; UnD    ; BCD:BCD3|Counter[2] ; Clk      ;
; N/A   ; None         ; 7.784 ns   ; Enable ; BCD:BCD2|Counter[2] ; Clk      ;
; N/A   ; None         ; 7.784 ns   ; Enable ; BCD:BCD2|Counter[1] ; Clk      ;
; N/A   ; None         ; 7.784 ns   ; Enable ; BCD:BCD2|Counter[0] ; Clk      ;
; N/A   ; None         ; 7.784 ns   ; Enable ; BCD:BCD2|Counter[3] ; Clk      ;
; N/A   ; None         ; 7.623 ns   ; UnD    ; BCD:BCD3|Counter[3] ; Clk      ;
; N/A   ; None         ; 7.512 ns   ; Enable ; BCD:BCD2|Next       ; Clk      ;
; N/A   ; None         ; 6.980 ns   ; UnD    ; BCD:BCD2|Next       ; Clk      ;
; N/A   ; None         ; 6.496 ns   ; UnD    ; BCD:BCD1|Next       ; Clk      ;
; N/A   ; None         ; 6.435 ns   ; UnD    ; BCD:BCD2|Counter[1] ; Clk      ;
; N/A   ; None         ; 6.270 ns   ; Enable ; BCD:BCD1|Counter[2] ; Clk      ;
; N/A   ; None         ; 6.270 ns   ; Enable ; BCD:BCD1|Counter[1] ; Clk      ;
; N/A   ; None         ; 6.270 ns   ; Enable ; BCD:BCD1|Counter[0] ; Clk      ;
; N/A   ; None         ; 6.270 ns   ; Enable ; BCD:BCD1|Counter[3] ; Clk      ;
; N/A   ; None         ; 5.888 ns   ; Enable ; BCD:BCD1|Next       ; Clk      ;
; N/A   ; None         ; 5.739 ns   ; UnD    ; BCD:BCD1|Counter[1] ; Clk      ;
; N/A   ; None         ; 5.216 ns   ; UnD    ; BCD:BCD3|Counter[1] ; Clk      ;
; N/A   ; None         ; 1.234 ns   ; nReset ; BCD:BCD1|Next       ; Clk      ;
; N/A   ; None         ; 1.193 ns   ; nReset ; BCD:BCD2|Next       ; Clk      ;
+-------+--------------+------------+--------+---------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+---------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To       ; From Clock ;
+-------+--------------+------------+---------------------+----------+------------+
; N/A   ; None         ; 8.147 ns   ; BCD:BCD2|Counter[3] ; Co10[3]  ; Clk        ;
; N/A   ; None         ; 8.109 ns   ; BCD:BCD2|Counter[1] ; Co10[1]  ; Clk        ;
; N/A   ; None         ; 8.100 ns   ; BCD:BCD2|Counter[2] ; Co10[2]  ; Clk        ;
; N/A   ; None         ; 8.070 ns   ; BCD:BCD1|Counter[2] ; Co1[2]   ; Clk        ;
; N/A   ; None         ; 8.064 ns   ; BCD:BCD1|Counter[0] ; Co1[0]   ; Clk        ;
; N/A   ; None         ; 7.619 ns   ; BCD:BCD1|Counter[1] ; Co1[1]   ; Clk        ;
; N/A   ; None         ; 7.618 ns   ; BCD:BCD1|Counter[3] ; Co1[3]   ; Clk        ;
; N/A   ; None         ; 7.375 ns   ; BCD:BCD2|Counter[0] ; Co10[0]  ; Clk        ;
; N/A   ; None         ; 7.061 ns   ; BCD:BCD3|Counter[3] ; Co100[3] ; Clk        ;
; N/A   ; None         ; 6.735 ns   ; BCD:BCD3|Counter[1] ; Co100[1] ; Clk        ;
; N/A   ; None         ; 6.653 ns   ; BCD:BCD3|Counter[2] ; Co100[2] ; Clk        ;
; N/A   ; None         ; 6.222 ns   ; BCD:BCD3|Counter[0] ; Co100[0] ; Clk        ;
+-------+--------------+------------+---------------------+----------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+--------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                  ; To Clock ;
+---------------+-------------+-----------+--------+---------------------+----------+
; N/A           ; None        ; -0.720 ns ; nReset ; BCD:BCD2|Next       ; Clk      ;
; N/A           ; None        ; -1.182 ns ; nReset ; BCD:BCD1|Next       ; Clk      ;
; N/A           ; None        ; -5.164 ns ; UnD    ; BCD:BCD3|Counter[1] ; Clk      ;
; N/A           ; None        ; -5.168 ns ; UnD    ; BCD:BCD3|Counter[3] ; Clk      ;
; N/A           ; None        ; -5.626 ns ; UnD    ; BCD:BCD1|Next       ; Clk      ;
; N/A           ; None        ; -5.685 ns ; UnD    ; BCD:BCD1|Counter[3] ; Clk      ;
; N/A           ; None        ; -5.687 ns ; UnD    ; BCD:BCD1|Counter[1] ; Clk      ;
; N/A           ; None        ; -5.836 ns ; Enable ; BCD:BCD1|Next       ; Clk      ;
; N/A           ; None        ; -6.182 ns ; UnD    ; BCD:BCD3|Counter[2] ; Clk      ;
; N/A           ; None        ; -6.218 ns ; Enable ; BCD:BCD1|Counter[2] ; Clk      ;
; N/A           ; None        ; -6.218 ns ; Enable ; BCD:BCD1|Counter[1] ; Clk      ;
; N/A           ; None        ; -6.218 ns ; Enable ; BCD:BCD1|Counter[0] ; Clk      ;
; N/A           ; None        ; -6.218 ns ; Enable ; BCD:BCD1|Counter[3] ; Clk      ;
; N/A           ; None        ; -6.380 ns ; UnD    ; BCD:BCD2|Counter[3] ; Clk      ;
; N/A           ; None        ; -6.383 ns ; UnD    ; BCD:BCD2|Counter[1] ; Clk      ;
; N/A           ; None        ; -6.535 ns ; UnD    ; BCD:BCD1|Counter[2] ; Clk      ;
; N/A           ; None        ; -6.840 ns ; UnD    ; BCD:BCD2|Next       ; Clk      ;
; N/A           ; None        ; -7.210 ns ; UnD    ; BCD:BCD2|Counter[2] ; Clk      ;
; N/A           ; None        ; -7.362 ns ; Enable ; BCD:BCD2|Next       ; Clk      ;
; N/A           ; None        ; -7.732 ns ; Enable ; BCD:BCD2|Counter[2] ; Clk      ;
; N/A           ; None        ; -7.732 ns ; Enable ; BCD:BCD2|Counter[1] ; Clk      ;
; N/A           ; None        ; -7.732 ns ; Enable ; BCD:BCD2|Counter[0] ; Clk      ;
; N/A           ; None        ; -7.732 ns ; Enable ; BCD:BCD2|Counter[3] ; Clk      ;
; N/A           ; None        ; -9.171 ns ; Enable ; BCD:BCD3|Counter[2] ; Clk      ;
; N/A           ; None        ; -9.171 ns ; Enable ; BCD:BCD3|Counter[1] ; Clk      ;
; N/A           ; None        ; -9.171 ns ; Enable ; BCD:BCD3|Counter[0] ; Clk      ;
; N/A           ; None        ; -9.171 ns ; Enable ; BCD:BCD3|Counter[3] ; Clk      ;
+---------------+-------------+-----------+--------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Apr 05 23:25:09 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BCD -c BCD --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" has Internal fmax of 171.85 MHz between source register "BCD:BCD2|Counter[1]" and destination register "BCD:BCD2|Counter[3]" (period= 5.819 ns)
    Info: + Longest register to register delay is 5.558 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y8_N0; Fanout = 8; REG Node = 'BCD:BCD2|Counter[1]'
        Info: 2: + IC(1.783 ns) + CELL(0.114 ns) = 1.897 ns; Loc. = LC_X11_Y6_N2; Fanout = 2; COMB Node = 'BCD:BCD2|Add0~16'
        Info: 3: + IC(1.620 ns) + CELL(0.432 ns) = 3.949 ns; Loc. = LC_X15_Y8_N7; Fanout = 2; COMB Node = 'BCD:BCD2|Add0~13COUT1_31'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 4.029 ns; Loc. = LC_X15_Y8_N8; Fanout = 1; COMB Node = 'BCD:BCD2|Add0~3COUT1_33'
        Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 4.637 ns; Loc. = LC_X15_Y8_N9; Fanout = 1; COMB Node = 'BCD:BCD2|Add0~6'
        Info: 6: + IC(0.443 ns) + CELL(0.478 ns) = 5.558 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2|Counter[3]'
        Info: Total cell delay = 1.712 ns ( 30.80 % )
        Info: Total interconnect delay = 3.846 ns ( 69.20 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Clk" to destination register is 2.782 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'
            Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2|Counter[3]'
            Info: Total cell delay = 2.180 ns ( 78.36 % )
            Info: Total interconnect delay = 0.602 ns ( 21.64 % )
        Info: - Longest clock path from clock "Clk" to source register is 2.782 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'
            Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N0; Fanout = 8; REG Node = 'BCD:BCD2|Counter[1]'
            Info: Total cell delay = 2.180 ns ( 78.36 % )
            Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "BCD:BCD2|Counter[3]" (data pin = "UnD", clock pin = "Clk") is 9.588 ns
    Info: + Longest pin to register delay is 12.333 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 40; PIN Node = 'UnD'
        Info: 2: + IC(6.613 ns) + CELL(0.590 ns) = 8.672 ns; Loc. = LC_X11_Y6_N2; Fanout = 2; COMB Node = 'BCD:BCD2|Add0~16'
        Info: 3: + IC(1.620 ns) + CELL(0.432 ns) = 10.724 ns; Loc. = LC_X15_Y8_N7; Fanout = 2; COMB Node = 'BCD:BCD2|Add0~13COUT1_31'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 10.804 ns; Loc. = LC_X15_Y8_N8; Fanout = 1; COMB Node = 'BCD:BCD2|Add0~3COUT1_33'
        Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 11.412 ns; Loc. = LC_X15_Y8_N9; Fanout = 1; COMB Node = 'BCD:BCD2|Add0~6'
        Info: 6: + IC(0.443 ns) + CELL(0.478 ns) = 12.333 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2|Counter[3]'
        Info: Total cell delay = 3.657 ns ( 29.65 % )
        Info: Total interconnect delay = 8.676 ns ( 70.35 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2|Counter[3]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
Info: tco from clock "Clk" to destination pin "Co10[3]" through register "BCD:BCD2|Counter[3]" is 8.147 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2|Counter[3]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.141 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y8_N2; Fanout = 6; REG Node = 'BCD:BCD2|Counter[3]'
        Info: 2: + IC(3.017 ns) + CELL(2.124 ns) = 5.141 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'Co10[3]'
        Info: Total cell delay = 2.124 ns ( 41.31 % )
        Info: Total interconnect delay = 3.017 ns ( 58.69 % )
Info: th for register "BCD:BCD2|Next" (data pin = "nReset", clock pin = "Clk") is -0.720 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.740 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 14; CLK Node = 'Clk'
        Info: 2: + IC(0.560 ns) + CELL(0.711 ns) = 2.740 ns; Loc. = LC_X11_Y6_N9; Fanout = 3; REG Node = 'BCD:BCD2|Next'
        Info: Total cell delay = 2.180 ns ( 79.56 % )
        Info: Total interconnect delay = 0.560 ns ( 20.44 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 3.475 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 15; PIN Node = 'nReset'
        Info: 2: + IC(0.925 ns) + CELL(0.590 ns) = 2.984 ns; Loc. = LC_X11_Y6_N8; Fanout = 1; COMB Node = 'BCD:BCD2|Next~3'
        Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 3.475 ns; Loc. = LC_X11_Y6_N9; Fanout = 3; REG Node = 'BCD:BCD2|Next'
        Info: Total cell delay = 2.368 ns ( 68.14 % )
        Info: Total interconnect delay = 1.107 ns ( 31.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Wed Apr 05 23:25:10 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


