Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jul 31 16:15:16 2018
| Host         : DESKTOP-IVCKHT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line110/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.611        0.000                      0                  514        0.089        0.000                      0                  514        4.500        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.611        0.000                      0                  514        0.089        0.000                      0                  514        4.500        0.000                       0                   280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.611ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.611ns  (required time - arrival time)
  Source:                 URC/RET_ALU_ctrl/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HTD/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 2.094ns (33.443%)  route 4.167ns (66.557%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.710     5.312    URC/RET_ALU_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  URC/RET_ALU_ctrl/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  URC/RET_ALU_ctrl/Q_reg[0]/Q
                         net (fo=58, routed)          1.019     6.787    ALU/Q[0]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  ALU/tx_data16[3]_i_5/O
                         net (fo=1, routed)           0.000     6.911    URC/RET_OP_1_LSB/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.551 r  URC/RET_OP_1_LSB/tx_data16_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.456     8.007    URC/RET_ALU_ctrl/Q_reg[0]_0[3]
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.300     8.307 f  URC/RET_ALU_ctrl/shift[0]_i_29/O
                         net (fo=1, routed)           0.806     9.113    URC/RET_OP_2_LSB/Q_reg[3]_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I5_O)        0.326     9.439 f  URC/RET_OP_2_LSB/shift[0]_i_9/O
                         net (fo=1, routed)           0.864    10.303    URC/RET_OP_2_LSB/shift[0]_i_9_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124    10.427 r  URC/RET_OP_2_LSB/shift[0]_i_3/O
                         net (fo=2, routed)           1.023    11.450    URC/RET_OP_2_LSB/bcd_reg[0]
    SLICE_X9Y103         LUT6 (Prop_lut6_I0_O)        0.124    11.574 r  URC/RET_OP_2_LSB/bcd[0]_i_1/O
                         net (fo=1, routed)           0.000    11.574    HTD/D[0]
    SLICE_X9Y103         FDRE                                         r  HTD/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.508    14.930    HTD/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y103         FDRE                                         r  HTD/bcd_reg[0]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y103         FDRE (Setup_fdre_C_D)        0.031    15.185    HTD/bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.574    
  -------------------------------------------------------------------
                         slack                                  3.611    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 URC/RET_ALU_ctrl/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HTD/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 2.094ns (34.500%)  route 3.976ns (65.500%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.710     5.312    URC/RET_ALU_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  URC/RET_ALU_ctrl/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  URC/RET_ALU_ctrl/Q_reg[0]/Q
                         net (fo=58, routed)          1.019     6.787    ALU/Q[0]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124     6.911 r  ALU/tx_data16[3]_i_5/O
                         net (fo=1, routed)           0.000     6.911    URC/RET_OP_1_LSB/S[1]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.551 r  URC/RET_OP_1_LSB/tx_data16_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.456     8.007    URC/RET_ALU_ctrl/Q_reg[0]_0[3]
    SLICE_X5Y99          LUT5 (Prop_lut5_I4_O)        0.300     8.307 f  URC/RET_ALU_ctrl/shift[0]_i_29/O
                         net (fo=1, routed)           0.806     9.113    URC/RET_OP_2_LSB/Q_reg[3]_0
    SLICE_X5Y101         LUT6 (Prop_lut6_I5_O)        0.326     9.439 f  URC/RET_OP_2_LSB/shift[0]_i_9/O
                         net (fo=1, routed)           0.864    10.303    URC/RET_OP_2_LSB/shift[0]_i_9_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I2_O)        0.124    10.427 r  URC/RET_OP_2_LSB/shift[0]_i_3/O
                         net (fo=2, routed)           0.831    11.258    HTD/counter_reg[2]_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I2_O)        0.124    11.382 r  HTD/shift[0]_i_1/O
                         net (fo=1, routed)           0.000    11.382    HTD/shift_next[0]
    SLICE_X8Y103         FDRE                                         r  HTD/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.508    14.930    HTD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y103         FDRE                                         r  HTD/shift_reg[0]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X8Y103         FDRE (Setup_fdre_C_D)        0.079    15.233    HTD/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -11.382    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 UART/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URC/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.138ns (23.979%)  route 3.608ns (76.021%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.710     5.312    UART/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  UART/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  UART/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=10, routed)          0.729     6.560    UART/uart_rx_blk/Q_reg[0]
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  UART/uart_rx_blk/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.897     7.580    UART/uart_rx_blk/FSM_sequential_state[3]_i_21_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.124     7.704 f  UART/uart_rx_blk/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.429     8.133    UART/uart_rx_blk/FSM_sequential_state[3]_i_14_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.257 r  UART/uart_rx_blk/FSM_sequential_state[3]_i_9/O
                         net (fo=1, routed)           0.540     8.797    UART/uart_rx_blk/URC/nextstate01_out
    SLICE_X1Y103         LUT5 (Prop_lut5_I2_O)        0.124     8.921 r  UART/uart_rx_blk/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.433     9.355    URC/FSM_sequential_state_reg[1]_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.479 r  URC/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.580    10.058    URC/FSM_sequential_state[3]_i_2_n_0
    SLICE_X0Y103         FDRE                                         r  URC/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.589    15.011    URC/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  URC/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.046    URC/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 UART/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URC/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.138ns (23.979%)  route 3.608ns (76.021%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.710     5.312    UART/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  UART/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  UART/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=10, routed)          0.729     6.560    UART/uart_rx_blk/Q_reg[0]
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  UART/uart_rx_blk/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.897     7.580    UART/uart_rx_blk/FSM_sequential_state[3]_i_21_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.124     7.704 f  UART/uart_rx_blk/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.429     8.133    UART/uart_rx_blk/FSM_sequential_state[3]_i_14_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.257 r  UART/uart_rx_blk/FSM_sequential_state[3]_i_9/O
                         net (fo=1, routed)           0.540     8.797    UART/uart_rx_blk/URC/nextstate01_out
    SLICE_X1Y103         LUT5 (Prop_lut5_I2_O)        0.124     8.921 r  UART/uart_rx_blk/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.433     9.355    URC/FSM_sequential_state_reg[1]_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.479 r  URC/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.580    10.058    URC/FSM_sequential_state[3]_i_2_n_0
    SLICE_X0Y103         FDRE                                         r  URC/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.589    15.011    URC/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  URC/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.046    URC/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 UART/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URC/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.746ns  (logic 1.138ns (23.979%)  route 3.608ns (76.021%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.710     5.312    UART/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  UART/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  UART/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=10, routed)          0.729     6.560    UART/uart_rx_blk/Q_reg[0]
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  UART/uart_rx_blk/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.897     7.580    UART/uart_rx_blk/FSM_sequential_state[3]_i_21_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.124     7.704 f  UART/uart_rx_blk/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.429     8.133    UART/uart_rx_blk/FSM_sequential_state[3]_i_14_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.257 r  UART/uart_rx_blk/FSM_sequential_state[3]_i_9/O
                         net (fo=1, routed)           0.540     8.797    UART/uart_rx_blk/URC/nextstate01_out
    SLICE_X1Y103         LUT5 (Prop_lut5_I2_O)        0.124     8.921 r  UART/uart_rx_blk/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.433     9.355    URC/FSM_sequential_state_reg[1]_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.479 r  URC/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.580    10.058    URC/FSM_sequential_state[3]_i_2_n_0
    SLICE_X0Y103         FDRE                                         r  URC/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.589    15.011    URC/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  URC/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.046    URC/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.119ns  (required time - arrival time)
  Source:                 URC/RET_ALU_ctrl/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/TX_control_inst0/tx_data16_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.846ns (39.566%)  route 2.820ns (60.434%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.710     5.312    URC/RET_ALU_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  URC/RET_ALU_ctrl/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  URC/RET_ALU_ctrl/Q_reg[0]/Q
                         net (fo=58, routed)          1.192     6.960    ALU/Q[0]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124     7.084 r  ALU/tx_data16[3]_i_3/O
                         net (fo=1, routed)           0.000     7.084    URC/RET_OP_1_LSB/S[3]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.485 r  URC/RET_OP_1_LSB/tx_data16_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.486    URC/RET_OP_1_LSB/tx_data16_reg[3]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  URC/RET_OP_1_LSB/tx_data16_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    URC/RET_OP_1_MSB/CO[0]
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.714 r  URC/RET_OP_1_MSB/tx_data16_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    URC/RET_OP_1_MSB/tx_data16_reg[11]_i_2_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.048 r  URC/RET_OP_1_MSB/tx_data16_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.444     8.492    URC/RET_ALU_ctrl/Q_reg[7]_1[1]
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.303     8.795 r  URC/RET_ALU_ctrl/tx_data16[13]_i_1/O
                         net (fo=1, routed)           1.183     9.978    UTC/TX_control_inst0/D[13]
    SLICE_X8Y101         FDRE                                         r  UTC/TX_control_inst0/tx_data16_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.509    14.931    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  UTC/TX_control_inst0/tx_data16_reg[13]/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.058    15.097    UTC/TX_control_inst0/tx_data16_reg[13]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  5.119    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 UART/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            URC/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.138ns (24.975%)  route 3.419ns (75.025%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.710     5.312    UART/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y102         FDRE                                         r  UART/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 r  UART/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=10, routed)          0.729     6.560    UART/uart_rx_blk/Q_reg[0]
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.124     6.684 f  UART/uart_rx_blk/FSM_sequential_state[3]_i_21/O
                         net (fo=1, routed)           0.897     7.580    UART/uart_rx_blk/FSM_sequential_state[3]_i_21_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.124     7.704 f  UART/uart_rx_blk/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.429     8.133    UART/uart_rx_blk/FSM_sequential_state[3]_i_14_n_0
    SLICE_X2Y101         LUT5 (Prop_lut5_I4_O)        0.124     8.257 r  UART/uart_rx_blk/FSM_sequential_state[3]_i_9/O
                         net (fo=1, routed)           0.540     8.797    UART/uart_rx_blk/URC/nextstate01_out
    SLICE_X1Y103         LUT5 (Prop_lut5_I2_O)        0.124     8.921 r  UART/uart_rx_blk/FSM_sequential_state[3]_i_5/O
                         net (fo=1, routed)           0.433     9.355    URC/FSM_sequential_state_reg[1]_0
    SLICE_X1Y103         LUT5 (Prop_lut5_I2_O)        0.124     9.479 r  URC/FSM_sequential_state[3]_i_2/O
                         net (fo=4, routed)           0.390     9.869    URC/FSM_sequential_state[3]_i_2_n_0
    SLICE_X1Y103         FDRE                                         r  URC/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.589    15.011    URC/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  URC/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X1Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.046    URC/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 URC/RET_ALU_ctrl/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/TX_control_inst0/tx_data16_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 1.618ns (36.443%)  route 2.822ns (63.557%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.710     5.312    URC/RET_ALU_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  URC/RET_ALU_ctrl/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  URC/RET_ALU_ctrl/Q_reg[0]/Q
                         net (fo=58, routed)          1.192     6.960    ALU/Q[0]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124     7.084 r  ALU/tx_data16[3]_i_3/O
                         net (fo=1, routed)           0.000     7.084    URC/RET_OP_1_LSB/S[3]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.485 r  URC/RET_OP_1_LSB/tx_data16_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.486    URC/RET_OP_1_LSB/tx_data16_reg[3]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.820 r  URC/RET_OP_1_LSB/tx_data16_reg[7]_i_2/O[1]
                         net (fo=2, routed)           0.672     8.492    URC/RET_ALU_ctrl/Q_reg[7]_4[1]
    SLICE_X3Y100         LUT5 (Prop_lut5_I0_O)        0.303     8.795 r  URC/RET_ALU_ctrl/tx_data16[5]_i_1/O
                         net (fo=1, routed)           0.957     9.752    UTC/TX_control_inst0/D[5]
    SLICE_X5Y101         FDRE                                         r  UTC/TX_control_inst0/tx_data16_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.588    15.010    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y101         FDRE                                         r  UTC/TX_control_inst0/tx_data16_reg[5]/C
                         clock pessimism              0.259    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y101         FDRE (Setup_fdre_C_D)       -0.081    15.153    UTC/TX_control_inst0/tx_data16_reg[5]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 HTD/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HTD/shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 0.766ns (18.133%)  route 3.458ns (81.867%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.631     5.233    HTD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  HTD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y102         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  HTD/state_reg[1]/Q
                         net (fo=43, routed)          1.178     6.930    HTD/state[1]
    SLICE_X8Y105         LUT3 (Prop_lut3_I1_O)        0.124     7.054 r  HTD/counter[5]_i_1/O
                         net (fo=14, routed)          1.620     8.674    HTD/counter[5]_i_1_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.798 r  HTD/shift[3]_i_1/O
                         net (fo=4, routed)           0.660     9.458    HTD/shift[3]_i_1_n_0
    SLICE_X8Y103         FDRE                                         r  HTD/shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.508    14.930    HTD/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y103         FDRE                                         r  HTD/shift_reg[0]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X8Y103         FDRE (Setup_fdre_C_CE)      -0.169    15.003    HTD/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 URC/RET_ALU_ctrl/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/TX_control_inst0/tx_data16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 1.636ns (38.946%)  route 2.565ns (61.054%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.710     5.312    URC/RET_ALU_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  URC/RET_ALU_ctrl/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  URC/RET_ALU_ctrl/Q_reg[0]/Q
                         net (fo=58, routed)          1.192     6.960    ALU/Q[0]
    SLICE_X4Y99          LUT3 (Prop_lut3_I1_O)        0.124     7.084 r  ALU/tx_data16[3]_i_3/O
                         net (fo=1, routed)           0.000     7.084    URC/RET_OP_1_LSB/S[3]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.485 r  URC/RET_OP_1_LSB/tx_data16_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.486    URC/RET_OP_1_LSB/tx_data16_reg[3]_i_2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.600 r  URC/RET_OP_1_LSB/tx_data16_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.600    URC/RET_OP_1_MSB/CO[0]
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.839 r  URC/RET_OP_1_MSB/tx_data16_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.737     8.576    URC/RET_ALU_ctrl/Q_reg[3]_0[2]
    SLICE_X3Y103         LUT5 (Prop_lut5_I0_O)        0.302     8.878 r  URC/RET_ALU_ctrl/tx_data16[10]_i_1/O
                         net (fo=1, routed)           0.635     9.513    UTC/TX_control_inst0/D[10]
    SLICE_X5Y103         FDRE                                         r  UTC/TX_control_inst0/tx_data16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.587    15.009    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  UTC/TX_control_inst0/tx_data16_reg[10]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)       -0.067    15.166    UTC/TX_control_inst0/tx_data16_reg[10]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  5.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART/baud_tick_blk/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_tick_blk/acc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.495    UART/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  UART/baud_tick_blk/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  UART/baud_tick_blk/acc_reg[14]/Q
                         net (fo=1, routed)           0.114     1.774    UART/baud_tick_blk/acc[14]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.930 r  UART/baud_tick_blk/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    UART/baud_tick_blk/acc_reg[15]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.983 r  UART/baud_tick_blk/acc_reg[18]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.983    UART/baud_tick_blk/acc_reg[18]_i_2_n_7
    SLICE_X10Y100        FDRE                                         r  UART/baud_tick_blk/acc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.841     2.006    UART/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  UART/baud_tick_blk/acc_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    UART/baud_tick_blk/acc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UART/baud_tick_blk/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_tick_blk/acc_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.384ns (76.943%)  route 0.115ns (23.057%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.495    UART/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  UART/baud_tick_blk/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  UART/baud_tick_blk/acc_reg[14]/Q
                         net (fo=1, routed)           0.114     1.774    UART/baud_tick_blk/acc[14]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.930 r  UART/baud_tick_blk/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    UART/baud_tick_blk/acc_reg[15]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.994 r  UART/baud_tick_blk/acc_reg[18]_i_2/CO[2]
                         net (fo=1, routed)           0.000     1.994    UART/baud_tick_blk/acc_reg[18]_i_2_n_1
    SLICE_X10Y100        FDRE                                         r  UART/baud_tick_blk/acc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.841     2.006    UART/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  UART/baud_tick_blk/acc_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.129     1.889    UART/baud_tick_blk/acc_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UTC/TX_control_inst0/hold_state_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/TX_control_inst0/hold_state_timer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.495    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UTC/TX_control_inst0/hold_state_timer_reg[3]/Q
                         net (fo=2, routed)           0.120     1.757    UTC/TX_control_inst0/hold_state_timer_reg[3]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.917    UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.971 r  UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1_n_7
    SLICE_X11Y100        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.841     2.006    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[4]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    UTC/TX_control_inst0/hold_state_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UTC/TX_control_inst0/hold_state_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/TX_control_inst0/hold_state_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.495    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UTC/TX_control_inst0/hold_state_timer_reg[3]/Q
                         net (fo=2, routed)           0.120     1.757    UTC/TX_control_inst0/hold_state_timer_reg[3]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.917    UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.982 r  UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1_n_5
    SLICE_X11Y100        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.841     2.006    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[6]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    UTC/TX_control_inst0/hold_state_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 UART/baud_tick_blk/acc_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/baud_tick_blk/acc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.495    UART/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  UART/baud_tick_blk/acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.164     1.659 r  UART/baud_tick_blk/acc_reg[14]/Q
                         net (fo=1, routed)           0.114     1.774    UART/baud_tick_blk/acc[14]
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.930 r  UART/baud_tick_blk/acc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    UART/baud_tick_blk/acc_reg[15]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.019 r  UART/baud_tick_blk/acc_reg[18]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.019    UART/baud_tick_blk/acc_reg[18]_i_2_n_6
    SLICE_X10Y100        FDRE                                         r  UART/baud_tick_blk/acc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.841     2.006    UART/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  UART/baud_tick_blk/acc_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.134     1.894    UART/baud_tick_blk/acc_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 UTC/TX_control_inst0/hold_state_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/TX_control_inst0/hold_state_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.495    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UTC/TX_control_inst0/hold_state_timer_reg[3]/Q
                         net (fo=2, routed)           0.120     1.757    UTC/TX_control_inst0/hold_state_timer_reg[3]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.917    UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.007 r  UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.007    UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1_n_6
    SLICE_X11Y100        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.841     2.006    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[5]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    UTC/TX_control_inst0/hold_state_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 UTC/TX_control_inst0/hold_state_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/TX_control_inst0/hold_state_timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.495    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UTC/TX_control_inst0/hold_state_timer_reg[3]/Q
                         net (fo=2, routed)           0.120     1.757    UTC/TX_control_inst0/hold_state_timer_reg[3]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.917    UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.007 r  UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.007    UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1_n_4
    SLICE_X11Y100        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.841     2.006    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y100        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[7]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.105     1.865    UTC/TX_control_inst0/hold_state_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 UTC/TX_control_inst0/hold_state_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UTC/TX_control_inst0/hold_state_timer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.576     1.495    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y99         FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UTC/TX_control_inst0/hold_state_timer_reg[3]/Q
                         net (fo=2, routed)           0.120     1.757    UTC/TX_control_inst0/hold_state_timer_reg[3]
    SLICE_X11Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.917 r  UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.917    UTC/TX_control_inst0/hold_state_timer_reg[0]_i_2_n_0
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.956 r  UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.956    UTC/TX_control_inst0/hold_state_timer_reg[4]_i_1_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.010 r  UTC/TX_control_inst0/hold_state_timer_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.010    UTC/TX_control_inst0/hold_state_timer_reg[8]_i_1_n_7
    SLICE_X11Y101        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.841     2.006    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y101        FDRE                                         r  UTC/TX_control_inst0/hold_state_timer_reg[8]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.105     1.865    UTC/TX_control_inst0/hold_state_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UTC/TX_control_inst0/tx_data16_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/uart_tx_blk/tx_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (38.004%)  route 0.341ns (61.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.570     1.489    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  UTC/TX_control_inst0/tx_data16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  UTC/TX_control_inst0/tx_data16_reg[15]/Q
                         net (fo=1, routed)           0.341     1.994    UTC/TX_control_inst0/p_1_in[7]
    SLICE_X8Y99          LUT4 (Prop_lut4_I0_O)        0.045     2.039 r  UTC/TX_control_inst0/tx_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.039    UART/uart_tx_blk/tx_data[7]
    SLICE_X8Y99          FDRE                                         r  UART/uart_tx_blk/tx_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.847     2.012    UART/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  UART/uart_tx_blk/tx_data_reg_reg[7]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y99          FDRE (Hold_fdre_C_D)         0.120     1.886    UART/uart_tx_blk/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 UTC/TX_control_inst0/tx_data16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART/uart_tx_blk/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.598     1.517    UTC/TX_control_inst0/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  UTC/TX_control_inst0/tx_data16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  UTC/TX_control_inst0/tx_data16_reg[3]/Q
                         net (fo=1, routed)           0.049     1.731    UTC/TX_control_inst0/tx_data16_reg_n_0_[3]
    SLICE_X7Y101         LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  UTC/TX_control_inst0/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.776    UART/uart_tx_blk/tx_data[3]
    SLICE_X7Y101         FDRE                                         r  UART/uart_tx_blk/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.868     2.034    UART/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y101         FDRE                                         r  UART/uart_tx_blk/tx_data_reg_reg[3]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X7Y101         FDRE (Hold_fdre_C_D)         0.092     1.622    UART/uart_tx_blk/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y103    HTD/bcd_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y104   HTD/bcd_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y103   HTD/bcd_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y103   HTD/bcd_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y103    HTD/bcd_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y104   HTD/bcd_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y103   HTD/bcd_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y103   HTD/bcd_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y102   HTD/bcd_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    UART/baud_tick_blk/acc_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    UART/baud_tick_blk/acc_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    UART/baud_tick_blk/acc_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    UART/baud_tick_blk/acc_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y103    HTD/bcd_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y103   HTD/bcd_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y103   HTD/bcd_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y103    HTD/bcd_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y104   HTD/bcd_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y103   HTD/bcd_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    UART/baud_tick_blk/acc_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    UART/baud_tick_blk/acc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y99    UART/baud_tick_blk/acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    UART/baud_tick_blk/acc_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    UART/baud_tick_blk/acc_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    UART/baud_tick_blk/acc_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    UART/baud_tick_blk/acc_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    UART/baud_tick_blk/acc_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    UART/baud_tick_blk/acc_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y99     UART/uart_tx_blk/tx_data_reg_reg[7]/C



