{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588163005373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588163005373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 20:23:25 2020 " "Processing started: Wed Apr 29 20:23:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588163005373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163005373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163005373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588163006327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588163006327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "Lab2.v" "" { Text "D:/QuartusCode/Lab2/Lab2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163022637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022637 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init.v(117) " "Verilog HDL information at init.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588163022637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init.v 1 1 " "Found 1 design units, including 1 entities, in source file init.v" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163022637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_oper.v 1 1 " "Found 1 design units, including 1 entities, in source file wr_oper.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_Oper " "Found entity 1: WR_Oper" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163022637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showhz.v 1 1 " "Found 1 design units, including 1 entities, in source file showhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 showHz " "Found entity 1: showHz" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163022637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/QuartusCode/Lab2/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163022653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select.v 1 1 " "Found 1 design units, including 1 entities, in source file select.v" { { "Info" "ISGN_ENTITY_NAME" "1 select " "Found entity 1: select" {  } { { "select.v" "" { Text "D:/QuartusCode/Lab2/select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163022653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab2/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163022653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022653 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag_busy init.v(96) " "Verilog HDL Implicit Net warning at init.v(96): created implicit net for \"flag_busy\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163022653 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fail_pos_edge edge_detect.v(17) " "Verilog HDL Implicit Net warning at edge_detect.v(17): created implicit net for \"fail_pos_edge\"" {  } { { "edge_detect.v" "" { Text "D:/QuartusCode/Lab2/edge_detect.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163022653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab2 " "Elaborating entity \"Lab2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init init:ini " "Elaborating entity \"init\" for hierarchy \"init:ini\"" {  } { { "Lab2.v" "ini" { Text "D:/QuartusCode/Lab2/Lab2.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 init.v(191) " "Verilog HDL assignment warning at init.v(191): truncated value with size 32 to match size of target (1)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "init.v(129) " "Verilog HDL Case Statement information at init.v(129): all case item expressions in this case statement are onehot" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ins init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"Ins\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RS init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"RS\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RW init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"RW\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_complete init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"flag_complete\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW init.v(117) " "Inferred latch for \"RW\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS init.v(117) " "Inferred latch for \"RS\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[0\] init.v(117) " "Inferred latch for \"Ins\[0\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[1\] init.v(117) " "Inferred latch for \"Ins\[1\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[2\] init.v(117) " "Inferred latch for \"Ins\[2\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[3\] init.v(117) " "Inferred latch for \"Ins\[3\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[4\] init.v(117) " "Inferred latch for \"Ins\[4\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[5\] init.v(117) " "Inferred latch for \"Ins\[5\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[6\] init.v(117) " "Inferred latch for \"Ins\[6\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[7\] init.v(117) " "Inferred latch for \"Ins\[7\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S9 init.v(117) " "Inferred latch for \"next_state.S9\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S8 init.v(117) " "Inferred latch for \"next_state.S8\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7 init.v(117) " "Inferred latch for \"next_state.S7\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6 init.v(117) " "Inferred latch for \"next_state.S6\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 init.v(117) " "Inferred latch for \"next_state.S5\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 init.v(117) " "Inferred latch for \"next_state.S4\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_complete init.v(127) " "Inferred latch for \"flag_complete\" at init.v(127)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_Oper init:ini\|WR_Oper:WR_Oper1 " "Elaborating entity \"WR_Oper\" for hierarchy \"init:ini\|WR_Oper:WR_Oper1\"" {  } { { "init.v" "WR_Oper1" { Text "D:/QuartusCode/Lab2/init.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_DATA WR_Oper.v(35) " "Verilog HDL or VHDL warning at WR_Oper.v(35): object \"flag_DATA\" assigned a value but never read" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini|WR_Oper:WR_Oper1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state WR_Oper.v(47) " "Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini|WR_Oper:WR_Oper1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_EN WR_Oper.v(47) " "Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable \"flag_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini|WR_Oper:WR_Oper1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_RS_RW WR_Oper.v(47) " "Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable \"flag_RS_RW\", which holds its previous value in one or more paths through the always construct" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_RS_RW WR_Oper.v(47) " "Inferred latch for \"flag_RS_RW\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_EN WR_Oper.v(47) " "Inferred latch for \"flag_EN\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S001 WR_Oper.v(47) " "Inferred latch for \"next_state.S001\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S010 WR_Oper.v(47) " "Inferred latch for \"next_state.S010\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S100 WR_Oper.v(47) " "Inferred latch for \"next_state.S100\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 "|Lab2|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "showHz showHz:show " "Elaborating entity \"showHz\" for hierarchy \"showHz:show\"" {  } { { "Lab2.v" "show" { Text "D:/QuartusCode/Lab2/Lab2.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163022793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_enable showHz.v(53) " "Verilog HDL or VHDL warning at showHz.v(53): object \"flag_enable\" assigned a value but never read" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state showHz.v(151) " "Verilog HDL Always Construct warning at showHz.v(151): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RS showHz.v(151) " "Verilog HDL Always Construct warning at showHz.v(151): inferring latch(es) for variable \"RS\", which holds its previous value in one or more paths through the always construct" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RW showHz.v(151) " "Verilog HDL Always Construct warning at showHz.v(151): inferring latch(es) for variable \"RW\", which holds its previous value in one or more paths through the always construct" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ins showHz.v(151) " "Verilog HDL Always Construct warning at showHz.v(151): inferring latch(es) for variable \"Ins\", which holds its previous value in one or more paths through the always construct" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showHz.v(290) " "Verilog HDL assignment warning at showHz.v(290): truncated value with size 32 to match size of target (4)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showHz.v(291) " "Verilog HDL assignment warning at showHz.v(291): truncated value with size 32 to match size of target (4)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showHz.v(292) " "Verilog HDL assignment warning at showHz.v(292): truncated value with size 32 to match size of target (4)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showHz.v(293) " "Verilog HDL assignment warning at showHz.v(293): truncated value with size 32 to match size of target (4)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showHz.v(294) " "Verilog HDL assignment warning at showHz.v(294): truncated value with size 32 to match size of target (4)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showHz.v(295) " "Verilog HDL assignment warning at showHz.v(295): truncated value with size 32 to match size of target (4)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showHz.v(296) " "Verilog HDL assignment warning at showHz.v(296): truncated value with size 32 to match size of target (4)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 showHz.v(297) " "Verilog HDL assignment warning at showHz.v(297): truncated value with size 32 to match size of target (4)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[0\] showHz.v(151) " "Inferred latch for \"Ins\[0\]\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[1\] showHz.v(151) " "Inferred latch for \"Ins\[1\]\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[2\] showHz.v(151) " "Inferred latch for \"Ins\[2\]\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[3\] showHz.v(151) " "Inferred latch for \"Ins\[3\]\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[4\] showHz.v(151) " "Inferred latch for \"Ins\[4\]\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[5\] showHz.v(151) " "Inferred latch for \"Ins\[5\]\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[6\] showHz.v(151) " "Inferred latch for \"Ins\[6\]\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[7\] showHz.v(151) " "Inferred latch for \"Ins\[7\]\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW showHz.v(151) " "Inferred latch for \"RW\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS showHz.v(151) " "Inferred latch for \"RS\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S9 showHz.v(151) " "Inferred latch for \"next_state.S9\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S8 showHz.v(151) " "Inferred latch for \"next_state.S8\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7 showHz.v(151) " "Inferred latch for \"next_state.S7\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6 showHz.v(151) " "Inferred latch for \"next_state.S6\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 showHz.v(151) " "Inferred latch for \"next_state.S5\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 showHz.v(151) " "Inferred latch for \"next_state.S4\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3 showHz.v(151) " "Inferred latch for \"next_state.S3\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 showHz.v(151) " "Inferred latch for \"next_state.S2\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 showHz.v(151) " "Inferred latch for \"next_state.S1\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 showHz.v(151) " "Inferred latch for \"next_state.00001\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S0_adr showHz.v(151) " "Inferred latch for \"next_state.S0_adr\" at showHz.v(151)" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163022809 "|Lab2|showHz:show"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect showHz:show\|edge_detect:edge_detect1 " "Elaborating entity \"edge_detect\" for hierarchy \"showHz:show\|edge_detect:edge_detect1\"" {  } { { "showHz.v" "edge_detect1" { Text "D:/QuartusCode/Lab2/showHz.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163022871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fail_pos_edge edge_detect.v(17) " "Verilog HDL or VHDL warning at edge_detect.v(17): object \"fail_pos_edge\" assigned a value but never read" {  } { { "edge_detect.v" "" { Text "D:/QuartusCode/Lab2/edge_detect.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588163022871 "|Lab2|showHz:show|edge_detect:edge_detect1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select showHz:show\|select:slect_8 " "Elaborating entity \"select\" for hierarchy \"showHz:show\|select:slect_8\"" {  } { { "showHz.v" "slect_8" { Text "D:/QuartusCode/Lab2/showHz.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163022871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:switch1 " "Elaborating entity \"switch\" for hierarchy \"switch:switch1\"" {  } { { "Lab2.v" "switch1" { Text "D:/QuartusCode/Lab2/Lab2.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163022871 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "15 " "Inferred 15 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Mod7\"" {  } { { "showHz.v" "Mod7" { Text "D:/QuartusCode/Lab2/showHz.v" 297 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Div6\"" {  } { { "showHz.v" "Div6" { Text "D:/QuartusCode/Lab2/showHz.v" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Mod6\"" {  } { { "showHz.v" "Mod6" { Text "D:/QuartusCode/Lab2/showHz.v" 296 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Div5\"" {  } { { "showHz.v" "Div5" { Text "D:/QuartusCode/Lab2/showHz.v" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Mod5\"" {  } { { "showHz.v" "Mod5" { Text "D:/QuartusCode/Lab2/showHz.v" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Div4\"" {  } { { "showHz.v" "Div4" { Text "D:/QuartusCode/Lab2/showHz.v" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Mod4\"" {  } { { "showHz.v" "Mod4" { Text "D:/QuartusCode/Lab2/showHz.v" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Div3\"" {  } { { "showHz.v" "Div3" { Text "D:/QuartusCode/Lab2/showHz.v" 293 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Mod3\"" {  } { { "showHz.v" "Mod3" { Text "D:/QuartusCode/Lab2/showHz.v" 293 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Div2\"" {  } { { "showHz.v" "Div2" { Text "D:/QuartusCode/Lab2/showHz.v" 292 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Mod2\"" {  } { { "showHz.v" "Mod2" { Text "D:/QuartusCode/Lab2/showHz.v" 292 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Div1\"" {  } { { "showHz.v" "Div1" { Text "D:/QuartusCode/Lab2/showHz.v" 291 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Mod1\"" {  } { { "showHz.v" "Mod1" { Text "D:/QuartusCode/Lab2/showHz.v" 291 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Div0\"" {  } { { "showHz.v" "Div0" { Text "D:/QuartusCode/Lab2/showHz.v" 290 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "showHz:show\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"showHz:show\|Mod0\"" {  } { { "showHz.v" "Mod0" { Text "D:/QuartusCode/Lab2/showHz.v" 290 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163023575 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588163023575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showHz:show\|lpm_divide:Mod7 " "Elaborated megafunction instantiation \"showHz:show\|lpm_divide:Mod7\"" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 297 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163023638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showHz:show\|lpm_divide:Mod7 " "Instantiated megafunction \"showHz:show\|lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163023638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163023638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163023638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163023638 ""}  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 297 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588163023638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3bm " "Found entity 1: lpm_divide_3bm" {  } { { "db/lpm_divide_3bm.tdf" "" { Text "D:/QuartusCode/Lab2/db/lpm_divide_3bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163023700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163023700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/QuartusCode/Lab2/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163023716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163023716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163023778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163023778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/QuartusCode/Lab2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163023857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163023857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/QuartusCode/Lab2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163023919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163023919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showHz:show\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"showHz:show\|lpm_divide:Div6\"" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 296 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163023935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showHz:show\|lpm_divide:Div6 " "Instantiated megafunction \"showHz:show\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163023935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163023935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163023935 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163023935 ""}  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 296 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588163023935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "D:/QuartusCode/Lab2/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showHz:show\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"showHz:show\|lpm_divide:Div5\"" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 295 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163024049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showHz:show\|lpm_divide:Div5 " "Instantiated megafunction \"showHz:show\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024049 ""}  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 295 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588163024049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/QuartusCode/Lab2/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/QuartusCode/Lab2/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/QuartusCode/Lab2/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showHz:show\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"showHz:show\|lpm_divide:Div4\"" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 294 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163024249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showHz:show\|lpm_divide:Div4 " "Instantiated megafunction \"showHz:show\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024249 ""}  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 294 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588163024249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dkm " "Found entity 1: lpm_divide_dkm" {  } { { "db/lpm_divide_dkm.tdf" "" { Text "D:/QuartusCode/Lab2/db/lpm_divide_dkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/QuartusCode/Lab2/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u9f " "Found entity 1: alt_u_div_u9f" {  } { { "db/alt_u_div_u9f.tdf" "" { Text "D:/QuartusCode/Lab2/db/alt_u_div_u9f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showHz:show\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"showHz:show\|lpm_divide:Div3\"" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 293 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163024468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showHz:show\|lpm_divide:Div3 " "Instantiated megafunction \"showHz:show\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024468 ""}  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 293 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588163024468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "D:/QuartusCode/Lab2/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/QuartusCode/Lab2/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/QuartusCode/Lab2/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showHz:show\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"showHz:show\|lpm_divide:Div2\"" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 292 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163024670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showHz:show\|lpm_divide:Div2 " "Instantiated megafunction \"showHz:show\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024670 ""}  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 292 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588163024670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kkm " "Found entity 1: lpm_divide_kkm" {  } { { "db/lpm_divide_kkm.tdf" "" { Text "D:/QuartusCode/Lab2/db/lpm_divide_kkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "D:/QuartusCode/Lab2/db/sign_div_unsign_cnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_caf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_caf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_caf " "Found entity 1: alt_u_div_caf" {  } { { "db/alt_u_div_caf.tdf" "" { Text "D:/QuartusCode/Lab2/db/alt_u_div_caf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showHz:show\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"showHz:show\|lpm_divide:Div1\"" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 291 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163024889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showHz:show\|lpm_divide:Div1 " "Instantiated megafunction \"showHz:show\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163024889 ""}  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 291 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588163024889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ekm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ekm " "Found entity 1: lpm_divide_ekm" {  } { { "db/lpm_divide_ekm.tdf" "" { Text "D:/QuartusCode/Lab2/db/lpm_divide_ekm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "D:/QuartusCode/Lab2/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163024982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163024982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "D:/QuartusCode/Lab2/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163025098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163025098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "showHz:show\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"showHz:show\|lpm_divide:Div0\"" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 290 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163025162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "showHz:show\|lpm_divide:Div0 " "Instantiated megafunction \"showHz:show\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163025162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163025162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163025162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163025162 ""}  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 290 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588163025162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/QuartusCode/Lab2/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163025250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163025250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/QuartusCode/Lab2/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163025273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163025273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/QuartusCode/Lab2/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588163025397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163025397 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|WR_Oper:WR_Oper1\|next_state.S001_627 init:ini\|WR_Oper:WR_Oper1\|flag_EN " "Duplicate LATCH primitive \"init:ini\|WR_Oper:WR_Oper1\|next_state.S001_627\" merged with LATCH primitive \"init:ini\|WR_Oper:WR_Oper1\|flag_EN\"" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163027241 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "showHz:show\|WR_Oper:WR_Oper2\|next_state.S001_627 showHz:show\|WR_Oper:WR_Oper2\|flag_EN " "Duplicate LATCH primitive \"showHz:show\|WR_Oper:WR_Oper2\|next_state.S001_627\" merged with LATCH primitive \"showHz:show\|WR_Oper:WR_Oper2\|flag_EN\"" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 47 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163027241 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|next_state.S6_782 init:ini\|Ins\[0\] " "Duplicate LATCH primitive \"init:ini\|next_state.S6_782\" merged with LATCH primitive \"init:ini\|Ins\[0\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163027241 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|Ins\[2\] init:ini\|Ins\[1\] " "Duplicate LATCH primitive \"init:ini\|Ins\[2\]\" merged with LATCH primitive \"init:ini\|Ins\[1\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163027241 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|next_state.S4_790 init:ini\|Ins\[4\] " "Duplicate LATCH primitive \"init:ini\|next_state.S4_790\" merged with LATCH primitive \"init:ini\|Ins\[4\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163027241 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|Ins\[5\] init:ini\|Ins\[4\] " "Duplicate LATCH primitive \"init:ini\|Ins\[5\]\" merged with LATCH primitive \"init:ini\|Ins\[4\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163027241 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "showHz:show\|Ins\[5\] showHz:show\|Ins\[4\] " "Duplicate LATCH primitive \"showHz:show\|Ins\[5\]\" merged with LATCH primitive \"showHz:show\|Ins\[4\]\"" {  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1588163027241 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1588163027241 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "showHz:show\|Ins\[4\] " "Latch showHz:show\|Ins\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "Lab2.v" "" { Text "D:/QuartusCode/Lab2/Lab2.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588163027249 ""}  } { { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588163027249 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 61 -1 0 } } { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab2/WR_Oper.v" 107 -1 0 } } { "showHz.v" "" { Text "D:/QuartusCode/Lab2/showHz.v" 96 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588163027282 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588163027283 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_EN switch:switch1\|LCD_EN~_emulated switch:switch1\|LCD_EN~1 " "Register \"switch:switch1\|LCD_EN\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_EN~_emulated\" and latch \"switch:switch1\|LCD_EN~1\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab2/switch.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588163027284 "|Lab2|switch:switch1|LCD_EN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[0\] switch:switch1\|LCD_DATA\[0\]~_emulated switch:switch1\|LCD_DATA\[0\]~1 " "Register \"switch:switch1\|LCD_DATA\[0\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[0\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[0\]~1\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab2/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588163027284 "|Lab2|switch:switch1|LCD_DATA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[1\] switch:switch1\|LCD_DATA\[1\]~_emulated switch:switch1\|LCD_DATA\[1\]~5 " "Register \"switch:switch1\|LCD_DATA\[1\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[1\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[1\]~5\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab2/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588163027284 "|Lab2|switch:switch1|LCD_DATA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[2\] switch:switch1\|LCD_DATA\[2\]~_emulated switch:switch1\|LCD_DATA\[2\]~9 " "Register \"switch:switch1\|LCD_DATA\[2\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[2\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[2\]~9\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab2/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588163027284 "|Lab2|switch:switch1|LCD_DATA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[3\] switch:switch1\|LCD_DATA\[3\]~_emulated switch:switch1\|LCD_DATA\[3\]~13 " "Register \"switch:switch1\|LCD_DATA\[3\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[3\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[3\]~13\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab2/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588163027284 "|Lab2|switch:switch1|LCD_DATA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[4\] switch:switch1\|LCD_DATA\[4\]~_emulated switch:switch1\|LCD_DATA\[4\]~17 " "Register \"switch:switch1\|LCD_DATA\[4\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[4\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[4\]~17\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab2/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588163027284 "|Lab2|switch:switch1|LCD_DATA[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[5\] switch:switch1\|LCD_DATA\[5\]~_emulated switch:switch1\|LCD_DATA\[5\]~21 " "Register \"switch:switch1\|LCD_DATA\[5\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[5\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[5\]~21\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab2/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588163027284 "|Lab2|switch:switch1|LCD_DATA[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1588163027284 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Lab2.v" "" { Text "D:/QuartusCode/Lab2/Lab2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588163033363 "|Lab2|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Lab2.v" "" { Text "D:/QuartusCode/Lab2/Lab2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588163033363 "|Lab2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "Lab2.v" "" { Text "D:/QuartusCode/Lab2/Lab2.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588163033363 "|Lab2|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588163033363 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588163033648 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "init:ini\|counter\[0\] High " "Register init:ini\|counter\[0\] will power up to High" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab2/init.v" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1588163033836 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1588163033836 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588163036471 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 166 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 171 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 176 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod6\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod4\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 181 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod5\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod2\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod3\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod0\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_31_result_int\[0\]~0" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_25_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_25_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 116 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_26_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_26_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 121 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_27_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_27_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 126 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_28_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 131 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_29_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""} { "Info" "ISCL_SCL_CELL_NAME" "showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"showHz:show\|lpm_divide:Mod1\|lpm_divide_3bm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "D:/QuartusCode/Lab2/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588163036517 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1588163036517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusCode/Lab2/output_files/Lab2.map.smsg " "Generated suppressed messages file D:/QuartusCode/Lab2/output_files/Lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163036689 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588163037195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588163037195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6824 " "Implemented 6824 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588163037672 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588163037672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6807 " "Implemented 6807 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588163037672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588163037672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588163037750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 29 20:23:57 2020 " "Processing ended: Wed Apr 29 20:23:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588163037750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588163037750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588163037750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588163037750 ""}
