Cycle Number: 1
Instruction 1 :	addi $s0, $zero, 1000
Modified Register And New Value: $s0 = 1000

Cycle Number: 2
Instruction 2 :	addi $s1, $zero, 2500
Modified Register And New Value: $s1 = 2500

Cycle Number: 3
Instruction 3 :	addi $t0, $zero, 1
Modified Register And New Value: $t0 = 1

Cycle Number: 4
Instruction 4 :	addi $t1, $zero, 2
Modified Register And New Value: $t1 = 2

Cycle Number: 5
Instruction 5 :	addi $t2, $zero, 3
Modified Register And New Value: $t2 = 3

Cycle Number: 6
Instruction 6 :	addi $t3, $zero, 4
Modified Register And New Value: $t3 = 4

Cycle Number: 7
Instruction 7 :	sw $t0, 0($s0)	#store 1 at location 1000
DRAM Request Issued

Cycle Number: 8
Instruction 11 :	addi $t0, $zero, 10
Modified Register And New Value: $t0 = 10

Cycle Number: 9-19
Instruction 7 :	sw $t0, 0($s0)	#store 1 at location 1000
Modified Memory Location And New Value: 1000-1003: 1

Cycle Number: 20
Instruction 9 :	sw $t2, 4($s0)	#store 3 at location 1004
DRAM Request Issued

Cycle Number: 21-22
Instruction 9 :	sw $t2, 4($s0)	#store 3 at location 1004
Modified Memory Location And New Value: 1004-1007: 3

Cycle Number: 23
Instruction 8 :	sw $t1, 0($s1)	#store 2 at location 2500
DRAM Request Issued

Cycle Number: 24
Instruction 12 :	addi $t1, $zero, 20
Modified Register And New Value: $t1 = 20

Cycle Number: 25
Instruction 13 :	addi $t2, $zero, 30
Modified Register And New Value: $t2 = 30

Cycle Number: 26-45
Instruction 8 :	sw $t1, 0($s1)	#store 2 at location 2500
Modified Memory Location And New Value: 2500-2503: 2

Cycle Number: 46
Instruction 10 :	sw $t3, 4($s1)	#store 4 at location 2504
DRAM Request Issued

Cycle Number: 46
Instruction 11 :	addi $t0, $zero, 10
Modified Register And New Value: $t3 = 40

Cycle Number: 48-48
Instruction 10 :	sw $t3, 4($s1)	#store 4 at location 2504
Modified Memory Location And New Value: 2504-2507: 4

Cycle Number: 49
Instruction 18 :	lw $t8, 4($s1)
DRAM Request Issued

Cycle Number: 50-51
Instruction 18 :	lw $t8, 4($s1)
Modified Register And New Value: $t8 = 4

Cycle Number: 52
Instruction 15 :	lw $t5, 0($s0)
DRAM Request Issued

Cycle Number: 53-74
Instruction 15 :	lw $t5, 0($s0)
Modified Register And New Value: $t5 = 1

Cycle Number: 75
Instruction 17 :	lw $t7, 4($s0)
DRAM Request Issued

Cycle Number: 76-77
Instruction 17 :	lw $t7, 4($s0)
Modified Register And New Value: $t7 = 3

Cycle Number: 78
Instruction 16 :	lw $t6, 0($s1)
DRAM Request Issued

Cycle Number: 79-100
Instruction 16 :	lw $t6, 0($s1)
Modified Register And New Value: $t6 = 2

Execution Successful! 
Total Execution Time In Clock Cycles: 100
Number Of Row Buffer Updates: 8
