

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Jan 16 15:59:21 2024

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F46K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 09/02/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F46K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _ANSELCbits	set	3898
    48   000000                     _OSCCON	set	4051
    49   000000                     _LATCbits	set	3979
    50   000000                     _TRISCbits	set	3988
    51   000000                     _ANSELD	set	3899
    52   000000                     _TRISD	set	3989
    53   000000                     _LATD	set	3980
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58   00FFCE                     __pcinit:
    59                           	callstack 0
    60   00FFCE                     start_initialization:
    61                           	callstack 0
    62   00FFCE                     __initialization:
    63                           	callstack 0
    64   00FFCE                     end_of_initialization:
    65                           	callstack 0
    66   00FFCE                     __end_of__initialization:
    67                           	callstack 0
    68   00FFCE  0100               	movlb	0
    69   00FFD0  EFEA  F07F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72   000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74   000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 16 in file "main.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    95 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; Hardware stack levels required when called: 1
   101 ;; This function calls:
   102 ;;		_Configurations
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109   00FFD4                     __ptext0:
   110                           	callstack 0
   111   00FFD4                     _main:
   112                           	callstack 30
   113   00FFD4                     
   114                           ;main.c: 19:     Configurations();
   115   00FFD4  ECF0  F07F         	call	_Configurations	;wreg free
   116   00FFD8                     l21:
   117   00FFD8  EFEC  F07F         	goto	l21
   118   00FFDC  EF00  F000         	goto	start
   119   00FFE0                     __end_of_main:
   120                           	callstack 0
   121                           
   122 ;; *************** function _Configurations *****************
   123 ;; Defined at:
   124 ;;		line 28 in file "main.c"
   125 ;; Parameters:    Size  Location     Type
   126 ;;		None
   127 ;; Auto vars:     Size  Location     Type
   128 ;;		None
   129 ;; Return value:  Size  Location     Type
   130 ;;                  1    wreg      void 
   131 ;; Registers used:
   132 ;;		wreg, status,2
   133 ;; Tracked objects:
   134 ;;		On entry : 0/0
   135 ;;		On exit  : 0/0
   136 ;;		Unchanged: 0/0
   137 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   138 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   139 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   140 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   141 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   142 ;;Total ram usage:        0 bytes
   143 ;; Hardware stack levels used: 1
   144 ;; This function calls:
   145 ;;		Nothing
   146 ;; This function is called by:
   147 ;;		_main
   148 ;; This function uses a non-reentrant model
   149 ;;
   150                           
   151                           	psect	text1
   152   00FFE0                     __ptext1:
   153                           	callstack 0
   154   00FFE0                     _Configurations:
   155                           	callstack 30
   156   00FFE0                     
   157                           ;main.c: 30:     OSCCON = 0x72;
   158   00FFE0  0E72               	movlw	114
   159   00FFE2  6ED3               	movwf	211,c	;volatile
   160   00FFE4                     
   161                           ;main.c: 33:     ANSELCbits.ANSC4 = 0;
   162   00FFE4  010F               	movlb	15	; () banked
   163   00FFE6  993A               	bcf	58,4,b	;volatile
   164   00FFE8                     
   165                           ; BSR set to: 15
   166                           ;main.c: 34:     ANSELCbits.ANSC5 = 0;
   167   00FFE8  9B3A               	bcf	58,5,b	;volatile
   168                           
   169                           ;main.c: 36:     ANSELD = 0x00;
   170   00FFEA  0E00               	movlw	0
   171   00FFEC  6F3B               	movwf	59,b	;volatile
   172   00FFEE                     
   173                           ; BSR set to: 15
   174                           ;main.c: 39:     TRISCbits.RC4 = 0;
   175   00FFEE  9894               	bcf	148,4,c	;volatile
   176   00FFF0                     
   177                           ; BSR set to: 15
   178                           ;main.c: 40:     TRISCbits.RC5 = 0;
   179   00FFF0  9A94               	bcf	148,5,c	;volatile
   180                           
   181                           ;main.c: 42:     TRISD = 0x00;
   182   00FFF2  0E00               	movlw	0
   183   00FFF4  6E95               	movwf	149,c	;volatile
   184   00FFF6                     
   185                           ; BSR set to: 15
   186                           ;main.c: 45:     LATCbits.LC4 = 0;
   187   00FFF6  988B               	bcf	139,4,c	;volatile
   188   00FFF8                     
   189                           ; BSR set to: 15
   190                           ;main.c: 46:     LATCbits.LC5 = 0;
   191   00FFF8  9A8B               	bcf	139,5,c	;volatile
   192                           
   193                           ;main.c: 48:     LATD = 0;
   194   00FFFA  0E00               	movlw	0
   195   00FFFC  6E8C               	movwf	140,c	;volatile
   196   00FFFE                     
   197                           ; BSR set to: 15
   198   00FFFE  0012               	return		;funcret
   199   010000                     __end_of_Configurations:
   200                           	callstack 0
   201   000000                     
   202                           	psect	rparam
   203   000000                     
   204                           	psect	config
   205                           
   206                           ; Padding undefined space
   207   300000                     	org	3145728
   208   300000  FF                 	db	255
   209                           
   210                           ;Config register CONFIG1H @ 0x300001
   211                           ;	Oscillator Selection bits
   212                           ;	FOSC = INTIO67, Internal oscillator block
   213                           ;	4X PLL Enable
   214                           ;	PLLCFG = OFF, Oscillator used directly
   215                           ;	Primary clock enable bit
   216                           ;	PRICLKEN = ON, Primary clock is always enabled
   217                           ;	Fail-Safe Clock Monitor Enable bit
   218                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   219                           ;	Internal/External Oscillator Switchover bit
   220                           ;	IESO = OFF, Oscillator Switchover mode disabled
   221   300001                     	org	3145729
   222   300001  28                 	db	40
   223                           
   224                           ;Config register CONFIG2L @ 0x300002
   225                           ;	Power-up Timer Enable bit
   226                           ;	PWRTEN = OFF, Power up timer disabled
   227                           ;	Brown-out Reset Enable bits
   228                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   229                           ;	Brown Out Reset Voltage bits
   230                           ;	BORV = 190, VBOR set to 1.90 V nominal
   231   300002                     	org	3145730
   232   300002  1F                 	db	31
   233                           
   234                           ;Config register CONFIG2H @ 0x300003
   235                           ;	Watchdog Timer Enable bits
   236                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   237                           ;	Watchdog Timer Postscale Select bits
   238                           ;	WDTPS = 32768, 1:32768
   239   300003                     	org	3145731
   240   300003  3C                 	db	60
   241                           
   242                           ; Padding undefined space
   243   300004                     	org	3145732
   244   300004  FF                 	db	255
   245                           
   246                           ;Config register CONFIG3H @ 0x300005
   247                           ;	CCP2 MUX bit
   248                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   249                           ;	PORTB A/D Enable bit
   250                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   251                           ;	P3A/CCP3 Mux bit
   252                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   253                           ;	HFINTOSC Fast Start-up
   254                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   255                           ;	Timer3 Clock input mux bit
   256                           ;	T3CMX = PORTC0, T3CKI is on RC0
   257                           ;	ECCP2 B output mux bit
   258                           ;	P2BMX = PORTD2, P2B is on RD2
   259                           ;	MCLR Pin Enable bit
   260                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   261   300005                     	org	3145733
   262   300005  BF                 	db	191
   263                           
   264                           ;Config register CONFIG4L @ 0x300006
   265                           ;	Stack Full/Underflow Reset Enable bit
   266                           ;	STVREN = ON, Stack full/underflow will cause Reset
   267                           ;	Single-Supply ICSP Enable bit
   268                           ;	LVP = OFF, Single-Supply ICSP disabled
   269                           ;	Extended Instruction Set Enable bit
   270                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   271                           ;	Background Debug
   272                           ;	DEBUG = 0x1, unprogrammed default
   273   300006                     	org	3145734
   274   300006  81                 	db	129
   275                           
   276                           ; Padding undefined space
   277   300007                     	org	3145735
   278   300007  FF                 	db	255
   279                           
   280                           ;Config register CONFIG5L @ 0x300008
   281                           ;	Code Protection Block 0
   282                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   283                           ;	Code Protection Block 1
   284                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   285                           ;	Code Protection Block 2
   286                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   287                           ;	Code Protection Block 3
   288                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   289   300008                     	org	3145736
   290   300008  0F                 	db	15
   291                           
   292                           ;Config register CONFIG5H @ 0x300009
   293                           ;	Boot Block Code Protection bit
   294                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   295                           ;	Data EEPROM Code Protection bit
   296                           ;	CPD = OFF, Data EEPROM not code-protected
   297   300009                     	org	3145737
   298   300009  C0                 	db	192
   299                           
   300                           ;Config register CONFIG6L @ 0x30000A
   301                           ;	Write Protection Block 0
   302                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   303                           ;	Write Protection Block 1
   304                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   305                           ;	Write Protection Block 2
   306                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   307                           ;	Write Protection Block 3
   308                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   309   30000A                     	org	3145738
   310   30000A  0F                 	db	15
   311                           
   312                           ;Config register CONFIG6H @ 0x30000B
   313                           ;	Configuration Register Write Protection bit
   314                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   315                           ;	Boot Block Write Protection bit
   316                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   317                           ;	Data EEPROM Write Protection bit
   318                           ;	WRTD = OFF, Data EEPROM not write-protected
   319   30000B                     	org	3145739
   320   30000B  E0                 	db	224
   321                           
   322                           ;Config register CONFIG7L @ 0x30000C
   323                           ;	Table Read Protection Block 0
   324                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   325                           ;	Table Read Protection Block 1
   326                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   327                           ;	Table Read Protection Block 2
   328                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   329                           ;	Table Read Protection Block 3
   330                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   331   30000C                     	org	3145740
   332   30000C  0F                 	db	15
   333                           
   334                           ;Config register CONFIG7H @ 0x30000D
   335                           ;	Boot Block Table Read Protection bit
   336                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   337   30000D                     	org	3145741
   338   30000D  40                 	db	64
   339                           tosu	equ	0xFFF
   340                           tosh	equ	0xFFE
   341                           tosl	equ	0xFFD
   342                           stkptr	equ	0xFFC
   343                           pclatu	equ	0xFFB
   344                           pclath	equ	0xFFA
   345                           pcl	equ	0xFF9
   346                           tblptru	equ	0xFF8
   347                           tblptrh	equ	0xFF7
   348                           tblptrl	equ	0xFF6
   349                           tablat	equ	0xFF5
   350                           prodh	equ	0xFF4
   351                           prodl	equ	0xFF3
   352                           indf0	equ	0xFEF
   353                           postinc0	equ	0xFEE
   354                           postdec0	equ	0xFED
   355                           preinc0	equ	0xFEC
   356                           plusw0	equ	0xFEB
   357                           fsr0h	equ	0xFEA
   358                           fsr0l	equ	0xFE9
   359                           wreg	equ	0xFE8
   360                           indf1	equ	0xFE7
   361                           postinc1	equ	0xFE6
   362                           postdec1	equ	0xFE5
   363                           preinc1	equ	0xFE4
   364                           plusw1	equ	0xFE3
   365                           fsr1h	equ	0xFE2
   366                           fsr1l	equ	0xFE1
   367                           bsr	equ	0xFE0
   368                           indf2	equ	0xFDF
   369                           postinc2	equ	0xFDE
   370                           postdec2	equ	0xFDD
   371                           preinc2	equ	0xFDC
   372                           plusw2	equ	0xFDB
   373                           fsr2h	equ	0xFDA
   374                           fsr2l	equ	0xFD9
   375                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           56      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                     _Configurations
 ---------------------------------------------------------------------------------
 (1) _Configurations                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Configurations

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
ABS                  0      0       0      28        0.0%
BITBANK12          100      0       0      29        0.0%
BANK12             100      0       0      30        0.0%
BITBANK13          100      0       0      31        0.0%
BANK13             100      0       0      32        0.0%
BITBANK14          100      0       0      33        0.0%
BANK14             100      0       0      34        0.0%
BITBANK15           38      0       0      35        0.0%
BANK15              38      0       0      36        0.0%
BITBIGSFRh          2C      0       0      37        0.0%
BITBIGSFRlhh        3D      0       0      38        0.0%
BITBIGSFRlhlh        7      0       0      39        0.0%
BITBIGSFRlhll       4F      0       0      40        0.0%
BITBIGSFRll          2      0       0      41        0.0%
BIGRAM             F37      0       0      42        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Jan 16 15:59:21 2024

                     l21 FFD8                       l22 FFD8                       l27 FFFE  
                    l711 FFF0                      l703 FFE0                      l713 FFF6  
                    l705 FFE4                      l715 FFF8                      l707 FFE8  
                    l709 FFEE                      l717 FFD4                     _LATD 0F8C  
                   _main FFD4                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _TRISD 0F95          __initialization FFCE  
           __end_of_main FFE0                   ??_main 0000            __activetblptr 0000  
                 _ANSELD 0F3B                   _OSCCON 0FD3                   isa$std 0001  
             __accesstop 0060  __end_of__initialization FFCE            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit FFCE                  __ramtop 1000                  __ptext0 FFD4  
                __ptext1 FFE0     end_of_initialization FFCE                _TRISCbits 0F94  
    start_initialization FFCE           _Configurations FFE0   __end_of_Configurations 0000  
        ?_Configurations 0000                 _LATCbits 0F8B                 __Hrparam 0000  
               __Lrparam 0000               _ANSELCbits 0F3A                 isa$xinst 0000  
       ??_Configurations 0000  
