
WaveformBuffF446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c478  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  0800c648  0800c648  0000d648  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cb84  0800cb84  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cb84  0800cb84  0000db84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cb8c  0800cb8c  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cb8c  0800cb8c  0000db8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cb90  0800cb90  0000db90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800cb94  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009064  200001d8  0800cd6c  0000e1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000923c  0800cd6c  0000e23c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f2a8  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000485e  00000000  00000000  0002d4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001988  00000000  00000000  00031d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013c2  00000000  00000000  00033698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027af8  00000000  00000000  00034a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f98d  00000000  00000000  0005c552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e5d09  00000000  00000000  0007bedf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00161be8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a30  00000000  00000000  00161c2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0016965c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c630 	.word	0x0800c630

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800c630 	.word	0x0800c630

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <ADE9000_Pins>:
/* Includes ------------------------------------------------------------------*/
#include "ADE9000.h"
#include "main.h"

void ADE9000_Pins(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f1e:	4802      	ldr	r0, [pc, #8]	@ (8000f28 <ADE9000_Pins+0x14>)
 8000f20:	f002 fc76 	bl	8003810 <HAL_GPIO_WritePin>
}
 8000f24:	bf00      	nop
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	40020400 	.word	0x40020400

08000f2c <ADE9000_Setup>:

void ADE9000_Setup(void)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	// Configuro do ADE9000
	ADE9000SPI_Write16(ADDR_PGA_GAIN,ADE9000_PGA_GAIN);
 8000f30:	2100      	movs	r1, #0
 8000f32:	f240 40b9 	movw	r0, #1209	@ 0x4b9
 8000f36:	f000 f90d 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write32(ADDR_CONFIG0,ADE9000_CONFIG0);
 8000f3a:	2180      	movs	r1, #128	@ 0x80
 8000f3c:	2060      	movs	r0, #96	@ 0x60
 8000f3e:	f000 f94d 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write16(ADDR_CONFIG1,ADE9000_CONFIG1);
 8000f42:	2102      	movs	r1, #2
 8000f44:	f240 4081 	movw	r0, #1153	@ 0x481
 8000f48:	f000 f904 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write16(ADDR_CONFIG2,ADE9000_CONFIG2);
 8000f4c:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8000f50:	f240 40af 	movw	r0, #1199	@ 0x4af
 8000f54:	f000 f8fe 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write16(ADDR_CONFIG3,ADE9000_CONFIG3);
 8000f58:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000f5c:	f240 4093 	movw	r0, #1171	@ 0x493
 8000f60:	f000 f8f8 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write16(ADDR_ACCMODE,ADE9000_ACCMODE);
 8000f64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f68:	f240 4092 	movw	r0, #1170	@ 0x492
 8000f6c:	f000 f8f2 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write16(ADDR_TEMP_CFG,ADE9000_TEMP_CFG);
 8000f70:	2100      	movs	r1, #0
 8000f72:	f240 40b6 	movw	r0, #1206	@ 0x4b6
 8000f76:	f000 f8ed 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write16(ADDR_ZX_LP_SEL,ADE9000_ZX_LP_SEL);
 8000f7a:	211e      	movs	r1, #30
 8000f7c:	f240 409a 	movw	r0, #1178	@ 0x49a
 8000f80:	f000 f8e8 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write32(ADDR_MASK0,ADE9000_MASK0);
 8000f84:	f44f 3140 	mov.w	r1, #196608	@ 0x30000
 8000f88:	f240 4005 	movw	r0, #1029	@ 0x405
 8000f8c:	f000 f926 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_MASK1,ADE9000_MASK1);
 8000f90:	2100      	movs	r1, #0
 8000f92:	f240 4006 	movw	r0, #1030	@ 0x406
 8000f96:	f000 f921 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_EVENT_MASK,ADE9000_EVENT_MASK);
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	f240 4007 	movw	r0, #1031	@ 0x407
 8000fa0:	f000 f91c 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_VLEVEL,ADE9000_VLEVEL);
 8000fa4:	4927      	ldr	r1, [pc, #156]	@ (8001044 <ADE9000_Setup+0x118>)
 8000fa6:	f240 400f 	movw	r0, #1039	@ 0x40f
 8000faa:	f000 f917 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write16(ADDR_EGY_TIME,ADE9000_EGY_TIME);
 8000fae:	2101      	movs	r1, #1
 8000fb0:	f240 40b2 	movw	r0, #1202	@ 0x4b2
 8000fb4:	f000 f8ce 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write16(ADDR_EP_CFG,ADE9000_EP_CFG);
 8000fb8:	f24c 0121 	movw	r1, #49185	@ 0xc021
 8000fbc:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8000fc0:	f000 f8c8 	bl	8001154 <ADE9000SPI_Write16>

	// Limites do modulo de qualidade
	ADE9000SPI_Write32(ADDR_DIP_LVL, DIP_LVL);
 8000fc4:	f247 6194 	movw	r1, #30356	@ 0x7694
 8000fc8:	f44f 6082 	mov.w	r0, #1040	@ 0x410
 8000fcc:	f000 f906 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write16(ADDR_DIP_CYC, DIP_CYC);
 8000fd0:	2120      	movs	r1, #32
 8000fd2:	f240 408b 	movw	r0, #1163	@ 0x48b
 8000fd6:	f000 f8bd 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write32(ADDR_SWELL_LVL, SWELL_LVL);
 8000fda:	f64d 4137 	movw	r1, #56375	@ 0xdc37
 8000fde:	f240 4014 	movw	r0, #1044	@ 0x414
 8000fe2:	f000 f8fb 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write16(ADDR_SWELL_CYC, SWELL_CYC);
 8000fe6:	2120      	movs	r1, #32
 8000fe8:	f240 408c 	movw	r0, #1164	@ 0x48c
 8000fec:	f000 f8b2 	bl	8001154 <ADE9000SPI_Write16>
	ADE9000SPI_Write32(ADDR_OILVL, OI_LVL);
 8000ff0:	4915      	ldr	r1, [pc, #84]	@ (8001048 <ADE9000_Setup+0x11c>)
 8000ff2:	f240 4009 	movw	r0, #1033	@ 0x409
 8000ff6:	f000 f8f1 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_ACT_NL_LVL, ACT_NL_LVL);
 8000ffa:	f246 7178 	movw	r1, #26488	@ 0x6778
 8000ffe:	f240 401c 	movw	r0, #1052	@ 0x41c
 8001002:	f000 f8eb 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_REACT_NL_LVL, REACT_NL_LVL);
 8001006:	f246 7178 	movw	r1, #26488	@ 0x6778
 800100a:	f240 401d 	movw	r0, #1053	@ 0x41d
 800100e:	f000 f8e5 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_APP_NL_LVL, APP_NL_LVL);
 8001012:	f246 7178 	movw	r1, #26488	@ 0x6778
 8001016:	f240 401e 	movw	r0, #1054	@ 0x41e
 800101a:	f000 f8df 	bl	80011dc <ADE9000SPI_Write32>

	// Liga DSP do ADE9000
	ADE9000SPI_Write16(ADDR_RUN,ADE9000_RUN_ON);
 800101e:	2101      	movs	r1, #1
 8001020:	f44f 6090 	mov.w	r0, #1152	@ 0x480
 8001024:	f000 f896 	bl	8001154 <ADE9000SPI_Write16>

	// Limpa todas as interrupes
	ADE9000SPI_Write32(ADDR_STATUS0, 0xFFFFFFFF);
 8001028:	f04f 31ff 	mov.w	r1, #4294967295
 800102c:	f240 4002 	movw	r0, #1026	@ 0x402
 8001030:	f000 f8d4 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_STATUS1, 0xFFFFFFFF);
 8001034:	f04f 31ff 	mov.w	r1, #4294967295
 8001038:	f240 4003 	movw	r0, #1027	@ 0x403
 800103c:	f000 f8ce 	bl	80011dc <ADE9000SPI_Write32>
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	001637eb 	.word	0x001637eb
 8001048:	00121519 	.word	0x00121519

0800104c <ADE9000_Calibration>:

void ADE9000_Calibration(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	af00      	add	r7, sp, #0
	ADE9000SPI_Write32(ADDR_AIGAIN, AIGAIN);
 8001050:	4933      	ldr	r1, [pc, #204]	@ (8001120 <ADE9000_Calibration+0xd4>)
 8001052:	2000      	movs	r0, #0
 8001054:	f000 f8c2 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_BIGAIN, BIGAIN);
 8001058:	4932      	ldr	r1, [pc, #200]	@ (8001124 <ADE9000_Calibration+0xd8>)
 800105a:	2020      	movs	r0, #32
 800105c:	f000 f8be 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_CIGAIN, CIGAIN);
 8001060:	4931      	ldr	r1, [pc, #196]	@ (8001128 <ADE9000_Calibration+0xdc>)
 8001062:	2040      	movs	r0, #64	@ 0x40
 8001064:	f000 f8ba 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_AVGAIN, AVGAIN);
 8001068:	4930      	ldr	r1, [pc, #192]	@ (800112c <ADE9000_Calibration+0xe0>)
 800106a:	200b      	movs	r0, #11
 800106c:	f000 f8b6 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_BVGAIN, BVGAIN);
 8001070:	f240 3199 	movw	r1, #921	@ 0x399
 8001074:	202b      	movs	r0, #43	@ 0x2b
 8001076:	f000 f8b1 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_CVGAIN, CVGAIN);
 800107a:	2190      	movs	r1, #144	@ 0x90
 800107c:	204b      	movs	r0, #75	@ 0x4b
 800107e:	f000 f8ad 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_AIRMSOS, AIRMSOS);
 8001082:	2105      	movs	r1, #5
 8001084:	200c      	movs	r0, #12
 8001086:	f000 f8a9 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_BIRMSOS, BIRMSOS);
 800108a:	2105      	movs	r1, #5
 800108c:	202c      	movs	r0, #44	@ 0x2c
 800108e:	f000 f8a5 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_CIRMSOS, CIRMSOS);
 8001092:	2111      	movs	r1, #17
 8001094:	204c      	movs	r0, #76	@ 0x4c
 8001096:	f000 f8a1 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_AVRMSOS, AVRMSOS);
 800109a:	211b      	movs	r1, #27
 800109c:	200d      	movs	r0, #13
 800109e:	f000 f89d 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_BVRMSOS, BVRMSOS);
 80010a2:	2114      	movs	r1, #20
 80010a4:	202d      	movs	r0, #45	@ 0x2d
 80010a6:	f000 f899 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_CVRMSOS, CVRMSOS);
 80010aa:	f06f 0102 	mvn.w	r1, #2
 80010ae:	204d      	movs	r0, #77	@ 0x4d
 80010b0:	f000 f894 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_APHCAL0, APHCAL0);
 80010b4:	491e      	ldr	r1, [pc, #120]	@ (8001130 <ADE9000_Calibration+0xe4>)
 80010b6:	2006      	movs	r0, #6
 80010b8:	f000 f890 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_BPHCAL0, BPHCAL0);
 80010bc:	491d      	ldr	r1, [pc, #116]	@ (8001134 <ADE9000_Calibration+0xe8>)
 80010be:	2026      	movs	r0, #38	@ 0x26
 80010c0:	f000 f88c 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_CPHCAL0, CPHCAL0);
 80010c4:	491c      	ldr	r1, [pc, #112]	@ (8001138 <ADE9000_Calibration+0xec>)
 80010c6:	2046      	movs	r0, #70	@ 0x46
 80010c8:	f000 f888 	bl	80011dc <ADE9000SPI_Write32>

	ADE9000SPI_Write32(ADDR_APGAIN, APGAIN);
 80010cc:	f04f 4178 	mov.w	r1, #4160749568	@ 0xf8000000
 80010d0:	200e      	movs	r0, #14
 80010d2:	f000 f883 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_BPGAIN, BPGAIN);
 80010d6:	f04f 4178 	mov.w	r1, #4160749568	@ 0xf8000000
 80010da:	202e      	movs	r0, #46	@ 0x2e
 80010dc:	f000 f87e 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_CPGAIN, CPGAIN);
 80010e0:	f04f 4178 	mov.w	r1, #4160749568	@ 0xf8000000
 80010e4:	204e      	movs	r0, #78	@ 0x4e
 80010e6:	f000 f879 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_AWATTOS, AWATTOS);
 80010ea:	f06f 011b 	mvn.w	r1, #27
 80010ee:	200f      	movs	r0, #15
 80010f0:	f000 f874 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_BWATTOS, BWATTOS);
 80010f4:	212f      	movs	r1, #47	@ 0x2f
 80010f6:	202f      	movs	r0, #47	@ 0x2f
 80010f8:	f000 f870 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_CWATTOS, CWATTOS);
 80010fc:	2135      	movs	r1, #53	@ 0x35
 80010fe:	204f      	movs	r0, #79	@ 0x4f
 8001100:	f000 f86c 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_AVAROS, AVAROS);
 8001104:	212b      	movs	r1, #43	@ 0x2b
 8001106:	2010      	movs	r0, #16
 8001108:	f000 f868 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_BVAROS, BVAROS);
 800110c:	2133      	movs	r1, #51	@ 0x33
 800110e:	2030      	movs	r0, #48	@ 0x30
 8001110:	f000 f864 	bl	80011dc <ADE9000SPI_Write32>
	ADE9000SPI_Write32(ADDR_CVAROS, CVAROS);
 8001114:	2133      	movs	r1, #51	@ 0x33
 8001116:	2050      	movs	r0, #80	@ 0x50
 8001118:	f000 f860 	bl	80011dc <ADE9000SPI_Write32>
}
 800111c:	bf00      	nop
 800111e:	bd80      	pop	{r7, pc}
 8001120:	081b74b2 	.word	0x081b74b2
 8001124:	08212872 	.word	0x08212872
 8001128:	0822dea0 	.word	0x0822dea0
 800112c:	fff8d82a 	.word	0xfff8d82a
 8001130:	00643f49 	.word	0x00643f49
 8001134:	00f8351b 	.word	0x00f8351b
 8001138:	00d40232 	.word	0x00d40232

0800113c <ADE9000_Init>:


void ADE9000_Init()
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
	ADE9000_Pins();
 8001140:	f7ff fee8 	bl	8000f14 <ADE9000_Pins>
	ADE9000_Setup();
 8001144:	f7ff fef2 	bl	8000f2c <ADE9000_Setup>
	ADE9000_Calibration();
 8001148:	f7ff ff80 	bl	800104c <ADE9000_Calibration>
	ADE9000_Init_Trigger_Detector();
 800114c:	f000 fb0e 	bl	800176c <ADE9000_Init_Trigger_Detector>
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}

08001154 <ADE9000SPI_Write16>:
extern osMutexId_t spiMutexHandle;
uint16_t dma_tx_buffer[TOTAL_16BIT_BUFFER];


void ADE9000SPI_Write16(uint16_t Address, uint16_t Data)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af02      	add	r7, sp, #8
 800115a:	4603      	mov	r3, r0
 800115c:	460a      	mov	r2, r1
 800115e:	80fb      	strh	r3, [r7, #6]
 8001160:	4613      	mov	r3, r2
 8001162:	80bb      	strh	r3, [r7, #4]
	osMutexAcquire(spiMutexHandle, osWaitForever);
 8001164:	4b1a      	ldr	r3, [pc, #104]	@ (80011d0 <ADE9000SPI_Write16+0x7c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f04f 31ff 	mov.w	r1, #4294967295
 800116c:	4618      	mov	r0, r3
 800116e:	f005 fb4e 	bl	800680e <osMutexAcquire>

	Address = ((Address << 4) & 0xFFF0);
 8001172:	88fb      	ldrh	r3, [r7, #6]
 8001174:	011b      	lsls	r3, r3, #4
 8001176:	b29b      	uxth	r3, r3
 8001178:	80fb      	strh	r3, [r7, #6]

	uint16_t rxData[2] = {0};
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_RESET);
 800117e:	2200      	movs	r2, #0
 8001180:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001184:	4813      	ldr	r0, [pc, #76]	@ (80011d4 <ADE9000SPI_Write16+0x80>)
 8001186:	f002 fb43 	bl	8003810 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&hspi1,(uint8_t *)&Address,(uint8_t*)&rxData[0],1,100);
 800118a:	f107 020c 	add.w	r2, r7, #12
 800118e:	1db9      	adds	r1, r7, #6
 8001190:	2364      	movs	r3, #100	@ 0x64
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	4810      	ldr	r0, [pc, #64]	@ (80011d8 <ADE9000SPI_Write16+0x84>)
 8001198:	f003 f989 	bl	80044ae <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi1,(uint8_t *)&Data,(uint8_t*)&rxData[1],1,100);
 800119c:	f107 030c 	add.w	r3, r7, #12
 80011a0:	1c9a      	adds	r2, r3, #2
 80011a2:	1d39      	adds	r1, r7, #4
 80011a4:	2364      	movs	r3, #100	@ 0x64
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2301      	movs	r3, #1
 80011aa:	480b      	ldr	r0, [pc, #44]	@ (80011d8 <ADE9000SPI_Write16+0x84>)
 80011ac:	f003 f97f 	bl	80044ae <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_SET);
 80011b0:	2201      	movs	r2, #1
 80011b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011b6:	4807      	ldr	r0, [pc, #28]	@ (80011d4 <ADE9000SPI_Write16+0x80>)
 80011b8:	f002 fb2a 	bl	8003810 <HAL_GPIO_WritePin>

	osMutexRelease(spiMutexHandle);
 80011bc:	4b04      	ldr	r3, [pc, #16]	@ (80011d0 <ADE9000SPI_Write16+0x7c>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f005 fb6f 	bl	80068a4 <osMutexRelease>
}
 80011c6:	bf00      	nop
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	2000455c 	.word	0x2000455c
 80011d4:	40020400 	.word	0x40020400
 80011d8:	20004344 	.word	0x20004344

080011dc <ADE9000SPI_Write32>:

void ADE9000SPI_Write32(uint16_t Address , uint32_t Data )
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b088      	sub	sp, #32
 80011e0:	af02      	add	r7, sp, #8
 80011e2:	4603      	mov	r3, r0
 80011e4:	6039      	str	r1, [r7, #0]
 80011e6:	80fb      	strh	r3, [r7, #6]
	osMutexAcquire(spiMutexHandle, osWaitForever);
 80011e8:	4b25      	ldr	r3, [pc, #148]	@ (8001280 <ADE9000SPI_Write32+0xa4>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f04f 31ff 	mov.w	r1, #4294967295
 80011f0:	4618      	mov	r0, r3
 80011f2:	f005 fb0c 	bl	800680e <osMutexAcquire>

	Address = ((Address << 4) & 0xFFF0);
 80011f6:	88fb      	ldrh	r3, [r7, #6]
 80011f8:	011b      	lsls	r3, r3, #4
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	80fb      	strh	r3, [r7, #6]

	uint16_t temp_highpacket;
	uint16_t temp_lowpacket;
	uint16_t rxData[3] = {0};
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	809a      	strh	r2, [r3, #4]

	temp_highpacket= ((Data & 0xFFFF0000) >> 16);
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	0c1b      	lsrs	r3, r3, #16
 800120c:	b29b      	uxth	r3, r3
 800120e:	82fb      	strh	r3, [r7, #22]
	temp_lowpacket= (Data & 0x0000FFFF);
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	b29b      	uxth	r3, r3
 8001214:	82bb      	strh	r3, [r7, #20]

	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_RESET);
 8001216:	2200      	movs	r2, #0
 8001218:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800121c:	4819      	ldr	r0, [pc, #100]	@ (8001284 <ADE9000SPI_Write32+0xa8>)
 800121e:	f002 faf7 	bl	8003810 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(&hspi1,(uint8_t *)&Address,(uint8_t*)&rxData[0],1,100);
 8001222:	f107 020c 	add.w	r2, r7, #12
 8001226:	1db9      	adds	r1, r7, #6
 8001228:	2364      	movs	r3, #100	@ 0x64
 800122a:	9300      	str	r3, [sp, #0]
 800122c:	2301      	movs	r3, #1
 800122e:	4816      	ldr	r0, [pc, #88]	@ (8001288 <ADE9000SPI_Write32+0xac>)
 8001230:	f003 f93d 	bl	80044ae <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi1,(uint8_t *)&temp_highpacket,(uint8_t*)&rxData[1],1,100);
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	1c9a      	adds	r2, r3, #2
 800123a:	f107 0116 	add.w	r1, r7, #22
 800123e:	2364      	movs	r3, #100	@ 0x64
 8001240:	9300      	str	r3, [sp, #0]
 8001242:	2301      	movs	r3, #1
 8001244:	4810      	ldr	r0, [pc, #64]	@ (8001288 <ADE9000SPI_Write32+0xac>)
 8001246:	f003 f932 	bl	80044ae <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi1,(uint8_t *)&temp_lowpacket,(uint8_t*)&rxData[2],1,100);
 800124a:	f107 030c 	add.w	r3, r7, #12
 800124e:	1d1a      	adds	r2, r3, #4
 8001250:	f107 0114 	add.w	r1, r7, #20
 8001254:	2364      	movs	r3, #100	@ 0x64
 8001256:	9300      	str	r3, [sp, #0]
 8001258:	2301      	movs	r3, #1
 800125a:	480b      	ldr	r0, [pc, #44]	@ (8001288 <ADE9000SPI_Write32+0xac>)
 800125c:	f003 f927 	bl	80044ae <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_SET);
 8001260:	2201      	movs	r2, #1
 8001262:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001266:	4807      	ldr	r0, [pc, #28]	@ (8001284 <ADE9000SPI_Write32+0xa8>)
 8001268:	f002 fad2 	bl	8003810 <HAL_GPIO_WritePin>

	osMutexRelease(spiMutexHandle);
 800126c:	4b04      	ldr	r3, [pc, #16]	@ (8001280 <ADE9000SPI_Write32+0xa4>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4618      	mov	r0, r3
 8001272:	f005 fb17 	bl	80068a4 <osMutexRelease>
}
 8001276:	bf00      	nop
 8001278:	3718      	adds	r7, #24
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	2000455c 	.word	0x2000455c
 8001284:	40020400 	.word	0x40020400
 8001288:	20004344 	.word	0x20004344

0800128c <ADE9000SPI_Read16>:

uint16_t ADE9000SPI_Read16(uint16_t Address)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af02      	add	r7, sp, #8
 8001292:	4603      	mov	r3, r0
 8001294:	80fb      	strh	r3, [r7, #6]
	uint16_t returnData = 0;
 8001296:	2300      	movs	r3, #0
 8001298:	81fb      	strh	r3, [r7, #14]

	osMutexAcquire(spiMutexHandle, osWaitForever);
 800129a:	4b1d      	ldr	r3, [pc, #116]	@ (8001310 <ADE9000SPI_Read16+0x84>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f04f 31ff 	mov.w	r1, #4294967295
 80012a2:	4618      	mov	r0, r3
 80012a4:	f005 fab3 	bl	800680e <osMutexAcquire>

	Address = (((Address << 4) & 0xFFF0) + 8);
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	011b      	lsls	r3, r3, #4
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	3308      	adds	r3, #8
 80012b0:	80fb      	strh	r3, [r7, #6]

	uint16_t txData, rxData;

	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_RESET);
 80012b2:	2200      	movs	r2, #0
 80012b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012b8:	4816      	ldr	r0, [pc, #88]	@ (8001314 <ADE9000SPI_Read16+0x88>)
 80012ba:	f002 faa9 	bl	8003810 <HAL_GPIO_WritePin>

	txData = Address;
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	81bb      	strh	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&hspi1,(uint8_t *)&txData,(uint8_t *)&rxData,1,100);
 80012c2:	f107 020a 	add.w	r2, r7, #10
 80012c6:	f107 010c 	add.w	r1, r7, #12
 80012ca:	2364      	movs	r3, #100	@ 0x64
 80012cc:	9300      	str	r3, [sp, #0]
 80012ce:	2301      	movs	r3, #1
 80012d0:	4811      	ldr	r0, [pc, #68]	@ (8001318 <ADE9000SPI_Read16+0x8c>)
 80012d2:	f003 f8ec 	bl	80044ae <HAL_SPI_TransmitReceive>
	txData = 0x0000;
 80012d6:	2300      	movs	r3, #0
 80012d8:	81bb      	strh	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&hspi1,(uint8_t *)&txData,(uint8_t *)&returnData,1,100);
 80012da:	f107 020e 	add.w	r2, r7, #14
 80012de:	f107 010c 	add.w	r1, r7, #12
 80012e2:	2364      	movs	r3, #100	@ 0x64
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	2301      	movs	r3, #1
 80012e8:	480b      	ldr	r0, [pc, #44]	@ (8001318 <ADE9000SPI_Read16+0x8c>)
 80012ea:	f003 f8e0 	bl	80044ae <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_SET);
 80012ee:	2201      	movs	r2, #1
 80012f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012f4:	4807      	ldr	r0, [pc, #28]	@ (8001314 <ADE9000SPI_Read16+0x88>)
 80012f6:	f002 fa8b 	bl	8003810 <HAL_GPIO_WritePin>

	osMutexRelease(spiMutexHandle);
 80012fa:	4b05      	ldr	r3, [pc, #20]	@ (8001310 <ADE9000SPI_Read16+0x84>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	f005 fad0 	bl	80068a4 <osMutexRelease>
	return returnData;
 8001304:	89fb      	ldrh	r3, [r7, #14]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	2000455c 	.word	0x2000455c
 8001314:	40020400 	.word	0x40020400
 8001318:	20004344 	.word	0x20004344

0800131c <ADE9000SPI_Read32>:

uint32_t ADE9000SPI_Read32(uint16_t Address)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af02      	add	r7, sp, #8
 8001322:	4603      	mov	r3, r0
 8001324:	80fb      	strh	r3, [r7, #6]

	uint32_t returnData = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]

	osMutexAcquire(spiMutexHandle, osWaitForever);
 800132a:	4b27      	ldr	r3, [pc, #156]	@ (80013c8 <ADE9000SPI_Read32+0xac>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f04f 31ff 	mov.w	r1, #4294967295
 8001332:	4618      	mov	r0, r3
 8001334:	f005 fa6b 	bl	800680e <osMutexAcquire>

	Address = (((Address << 4) & 0xFFF0) + 8);
 8001338:	88fb      	ldrh	r3, [r7, #6]
 800133a:	011b      	lsls	r3, r3, #4
 800133c:	b29b      	uxth	r3, r3
 800133e:	3308      	adds	r3, #8
 8001340:	80fb      	strh	r3, [r7, #6]

	uint16_t txData,rxData;
	uint16_t temp_highpacket = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	81fb      	strh	r3, [r7, #14]
	uint16_t temp_lowpacket = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	81bb      	strh	r3, [r7, #12]

	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_RESET);
 800134a:	2200      	movs	r2, #0
 800134c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001350:	481e      	ldr	r0, [pc, #120]	@ (80013cc <ADE9000SPI_Read32+0xb0>)
 8001352:	f002 fa5d 	bl	8003810 <HAL_GPIO_WritePin>

	txData = Address;
 8001356:	88fb      	ldrh	r3, [r7, #6]
 8001358:	827b      	strh	r3, [r7, #18]
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&txData, (uint8_t *)&rxData, 1, 100);
 800135a:	f107 0210 	add.w	r2, r7, #16
 800135e:	f107 0112 	add.w	r1, r7, #18
 8001362:	2364      	movs	r3, #100	@ 0x64
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2301      	movs	r3, #1
 8001368:	4819      	ldr	r0, [pc, #100]	@ (80013d0 <ADE9000SPI_Read32+0xb4>)
 800136a:	f003 f8a0 	bl	80044ae <HAL_SPI_TransmitReceive>
	txData = 0x0000;
 800136e:	2300      	movs	r3, #0
 8001370:	827b      	strh	r3, [r7, #18]
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&txData, (uint8_t *)&temp_highpacket, 1, 100);
 8001372:	f107 020e 	add.w	r2, r7, #14
 8001376:	f107 0112 	add.w	r1, r7, #18
 800137a:	2364      	movs	r3, #100	@ 0x64
 800137c:	9300      	str	r3, [sp, #0]
 800137e:	2301      	movs	r3, #1
 8001380:	4813      	ldr	r0, [pc, #76]	@ (80013d0 <ADE9000SPI_Read32+0xb4>)
 8001382:	f003 f894 	bl	80044ae <HAL_SPI_TransmitReceive>
	txData = 0x0000;
 8001386:	2300      	movs	r3, #0
 8001388:	827b      	strh	r3, [r7, #18]
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t *)&txData, (uint8_t *)&temp_lowpacket, 1, 100);
 800138a:	f107 020c 	add.w	r2, r7, #12
 800138e:	f107 0112 	add.w	r1, r7, #18
 8001392:	2364      	movs	r3, #100	@ 0x64
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	2301      	movs	r3, #1
 8001398:	480d      	ldr	r0, [pc, #52]	@ (80013d0 <ADE9000SPI_Read32+0xb4>)
 800139a:	f003 f888 	bl	80044ae <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_SET);
 800139e:	2201      	movs	r2, #1
 80013a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013a4:	4809      	ldr	r0, [pc, #36]	@ (80013cc <ADE9000SPI_Read32+0xb0>)
 80013a6:	f002 fa33 	bl	8003810 <HAL_GPIO_WritePin>

	returnData = ((uint32_t)temp_highpacket << 16) | temp_lowpacket;
 80013aa:	89fb      	ldrh	r3, [r7, #14]
 80013ac:	041b      	lsls	r3, r3, #16
 80013ae:	89ba      	ldrh	r2, [r7, #12]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	617b      	str	r3, [r7, #20]

	osMutexRelease(spiMutexHandle);
 80013b4:	4b04      	ldr	r3, [pc, #16]	@ (80013c8 <ADE9000SPI_Read32+0xac>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4618      	mov	r0, r3
 80013ba:	f005 fa73 	bl	80068a4 <osMutexRelease>
	return returnData;
 80013be:	697b      	ldr	r3, [r7, #20]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3718      	adds	r7, #24
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	2000455c 	.word	0x2000455c
 80013cc:	40020400 	.word	0x40020400
 80013d0:	20004344 	.word	0x20004344

080013d4 <ADE9000SPI_BurstRead_DMA>:

void ADE9000SPI_BurstRead_DMA(uint16_t startAddr, int nWords,uint16_t *dma_rx_buffer)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b088      	sub	sp, #32
 80013d8:	af02      	add	r7, sp, #8
 80013da:	4603      	mov	r3, r0
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
 80013e0:	81fb      	strh	r3, [r7, #14]
	startAddr = (((startAddr <<4) & 0xFFF0) + 8);
 80013e2:	89fb      	ldrh	r3, [r7, #14]
 80013e4:	011b      	lsls	r3, r3, #4
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	3308      	adds	r3, #8
 80013ea:	81fb      	strh	r3, [r7, #14]
	uint16_t txCommand = startAddr;
 80013ec:	89fb      	ldrh	r3, [r7, #14]
 80013ee:	827b      	strh	r3, [r7, #18]
	uint16_t rxDummy;

	for(int i = 0; i < nWords;i++)
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
 80013f4:	e007      	b.n	8001406 <ADE9000SPI_BurstRead_DMA+0x32>
	dma_tx_buffer[i] = 0x0000;
 80013f6:	4a14      	ldr	r2, [pc, #80]	@ (8001448 <ADE9000SPI_BurstRead_DMA+0x74>)
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	2100      	movs	r1, #0
 80013fc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i = 0; i < nWords;i++)
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	3301      	adds	r3, #1
 8001404:	617b      	str	r3, [r7, #20]
 8001406:	697a      	ldr	r2, [r7, #20]
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	429a      	cmp	r2, r3
 800140c:	dbf3      	blt.n	80013f6 <ADE9000SPI_BurstRead_DMA+0x22>

	HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_RESET);
 800140e:	2200      	movs	r2, #0
 8001410:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001414:	480d      	ldr	r0, [pc, #52]	@ (800144c <ADE9000SPI_BurstRead_DMA+0x78>)
 8001416:	f002 f9fb 	bl	8003810 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&txCommand, (uint8_t*)&rxDummy, 1, HAL_MAX_DELAY);
 800141a:	f107 0210 	add.w	r2, r7, #16
 800141e:	f107 0112 	add.w	r1, r7, #18
 8001422:	f04f 33ff 	mov.w	r3, #4294967295
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	2301      	movs	r3, #1
 800142a:	4809      	ldr	r0, [pc, #36]	@ (8001450 <ADE9000SPI_BurstRead_DMA+0x7c>)
 800142c:	f003 f83f 	bl	80044ae <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t*)dma_tx_buffer, (uint8_t*)dma_rx_buffer, nWords);
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	b29b      	uxth	r3, r3
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	4904      	ldr	r1, [pc, #16]	@ (8001448 <ADE9000SPI_BurstRead_DMA+0x74>)
 8001438:	4805      	ldr	r0, [pc, #20]	@ (8001450 <ADE9000SPI_BurstRead_DMA+0x7c>)
 800143a:	f003 f9e1 	bl	8004800 <HAL_SPI_TransmitReceive_DMA>
}
 800143e:	bf00      	nop
 8001440:	3718      	adds	r7, #24
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200001f4 	.word	0x200001f4
 800144c:	40020400 	.word	0x40020400
 8001450:	20004344 	.word	0x20004344

08001454 <mainPrint_Waveform>:
extern osMessageQueueId_t xWaveformQueueHandle;

lumen_packet_t *currentPacket;

void mainPrint_Waveform()
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
	bool teste = false;
 800145a:	2300      	movs	r3, #0
 800145c:	71fb      	strb	r3, [r7, #7]
	bool firstTime = true;
 800145e:	2301      	movs	r3, #1
 8001460:	71bb      	strb	r3, [r7, #6]
	while(1)
	{
		while(lumen_available() > 0 )
 8001462:	e014      	b.n	800148e <mainPrint_Waveform+0x3a>
		{
			currentPacket = lumen_get_first_packet();
 8001464:	f000 fc9c 	bl	8001da0 <lumen_get_first_packet>
 8001468:	4603      	mov	r3, r0
 800146a:	4a15      	ldr	r2, [pc, #84]	@ (80014c0 <mainPrint_Waveform+0x6c>)
 800146c:	6013      	str	r3, [r2, #0]

			if(currentPacket != NULL)
 800146e:	4b14      	ldr	r3, [pc, #80]	@ (80014c0 <mainPrint_Waveform+0x6c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00b      	beq.n	800148e <mainPrint_Waveform+0x3a>
			{
				switch(currentPacket->address)
 8001476:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <mainPrint_Waveform+0x6c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	2b9e      	cmp	r3, #158	@ 0x9e
 800147e:	d001      	beq.n	8001484 <mainPrint_Waveform+0x30>
 8001480:	2b9f      	cmp	r3, #159	@ 0x9f
					case address_getVoltageValues:
						teste = currentPacket->data._bool;
						//getWaveformPrint(address_getVoltageValues);
						break;
					default:
						break;
 8001482:	e004      	b.n	800148e <mainPrint_Waveform+0x3a>
						teste = currentPacket->data._bool;
 8001484:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <mainPrint_Waveform+0x6c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	7a1b      	ldrb	r3, [r3, #8]
 800148a:	71fb      	strb	r3, [r7, #7]
						break;
 800148c:	bf00      	nop
		while(lumen_available() > 0 )
 800148e:	f000 fc1b 	bl	8001cc8 <lumen_available>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d1e5      	bne.n	8001464 <mainPrint_Waveform+0x10>
				}
			}
		}

		if(teste && firstTime)
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d006      	beq.n	80014ac <mainPrint_Waveform+0x58>
 800149e:	79bb      	ldrb	r3, [r7, #6]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d003      	beq.n	80014ac <mainPrint_Waveform+0x58>
		{
			ADE9000_Init();
 80014a4:	f7ff fe4a 	bl	800113c <ADE9000_Init>
			firstTime = false;
 80014a8:	2300      	movs	r3, #0
 80014aa:	71bb      	strb	r3, [r7, #6]
		}

		if(teste)
 80014ac:	79fb      	ldrb	r3, [r7, #7]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <mainPrint_Waveform+0x62>
		{
			ADE9000_Trigger_Detector();
 80014b2:	f000 f835 	bl	8001520 <ADE9000_Trigger_Detector>
		}
		osDelay(1);
 80014b6:	2001      	movs	r0, #1
 80014b8:	f005 f908 	bl	80066cc <osDelay>
		while(lumen_available() > 0 )
 80014bc:	e7e7      	b.n	800148e <mainPrint_Waveform+0x3a>
 80014be:	bf00      	nop
 80014c0:	200021f4 	.word	0x200021f4

080014c4 <UartTransmit>:
//
//									Funo executada por outra task para envio separdado dos dados para onde for necessrio
//
//================================================================================================================================================
void UartTransmit(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
	osStatus_t status;
	//(void)argument;

	while(1)
	{
		status = osMessageQueueGet(xWaveformQueueHandle,&receivedSample,NULL,osWaitForever);
 80014ca:	4b13      	ldr	r3, [pc, #76]	@ (8001518 <UartTransmit+0x54>)
 80014cc:	6818      	ldr	r0, [r3, #0]
 80014ce:	1d39      	adds	r1, r7, #4
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
 80014d4:	2200      	movs	r2, #0
 80014d6:	f005 faf5 	bl	8006ac4 <osMessageQueueGet>
 80014da:	60f8      	str	r0, [r7, #12]
		if(status == osOK)
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f3      	bne.n	80014ca <UartTransmit+0x6>
		{
			switch(receivedSample.channel)
 80014e2:	7a3b      	ldrb	r3, [r7, #8]
 80014e4:	2b05      	cmp	r3, #5
 80014e6:	d815      	bhi.n	8001514 <UartTransmit+0x50>
 80014e8:	a201      	add	r2, pc, #4	@ (adr r2, 80014f0 <UartTransmit+0x2c>)
 80014ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ee:	bf00      	nop
 80014f0:	08001515 	.word	0x08001515
 80014f4:	08001509 	.word	0x08001509
 80014f8:	08001515 	.word	0x08001515
 80014fc:	08001515 	.word	0x08001515
 8001500:	08001515 	.word	0x08001515
 8001504:	08001515 	.word	0x08001515
//					lumen_packet_t voltagePhaseA = {address_voltagePhaseA,kS32};
//					voltagePhaseA.data._s32 = receivedSample.value;
//					lumen_write_packet(&voltagePhaseA);

					//printf("%"PRId32"\n\r",receivedSample.value);
					printf("%d\n\r",(int)receivedSample.value);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4619      	mov	r1, r3
 800150c:	4803      	ldr	r0, [pc, #12]	@ (800151c <UartTransmit+0x58>)
 800150e:	f009 f8b3 	bl	800a678 <iprintf>
					break;
 8001512:	e000      	b.n	8001516 <UartTransmit+0x52>
//					lumen_write_packet(&voltagePhaseC);

					//printf("VC: %"PRId32"\n\r",receivedSample.value);
					break;
				default:
					break;
 8001514:	bf00      	nop
		status = osMessageQueueGet(xWaveformQueueHandle,&receivedSample,NULL,osWaitForever);
 8001516:	e7d8      	b.n	80014ca <UartTransmit+0x6>
 8001518:	20004558 	.word	0x20004558
 800151c:	0800c648 	.word	0x0800c648

08001520 <ADE9000_Trigger_Detector>:
volatile SpiDMAReadState_t spiReadState = SPI_STATE_IDLE;
volatile static DetectorState_t detectorState = STATE_IDLE;


void ADE9000_Trigger_Detector()
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b082      	sub	sp, #8
 8001524:	af00      	add	r7, sp, #0
	switch(detectorState)
 8001526:	4b80      	ldr	r3, [pc, #512]	@ (8001728 <ADE9000_Trigger_Detector+0x208>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	b2db      	uxtb	r3, r3
 800152c:	2b03      	cmp	r3, #3
 800152e:	f200 80f6 	bhi.w	800171e <ADE9000_Trigger_Detector+0x1fe>
 8001532:	a201      	add	r2, pc, #4	@ (adr r2, 8001538 <ADE9000_Trigger_Detector+0x18>)
 8001534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001538:	08001549 	.word	0x08001549
 800153c:	080016df 	.word	0x080016df
 8001540:	08001701 	.word	0x08001701
 8001544:	08001563 	.word	0x08001563
	{
		case STATE_IDLE:
			if(flagAconteceuDistorcao)
 8001548:	4b78      	ldr	r3, [pc, #480]	@ (800172c <ADE9000_Trigger_Detector+0x20c>)
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	f000 80e2 	beq.w	8001718 <ADE9000_Trigger_Detector+0x1f8>
			{
				flagAconteceuDistorcao = false;
 8001554:	4b75      	ldr	r3, [pc, #468]	@ (800172c <ADE9000_Trigger_Detector+0x20c>)
 8001556:	2200      	movs	r2, #0
 8001558:	701a      	strb	r2, [r3, #0]
				detectorState = STATE_CHECK_STATUS;
 800155a:	4b73      	ldr	r3, [pc, #460]	@ (8001728 <ADE9000_Trigger_Detector+0x208>)
 800155c:	2203      	movs	r2, #3
 800155e:	701a      	strb	r2, [r3, #0]
			}
		break;
 8001560:	e0da      	b.n	8001718 <ADE9000_Trigger_Detector+0x1f8>
		case STATE_CHECK_STATUS:

			uint32_t status1 = ADE9000SPI_Read32(ADDR_STATUS1);
 8001562:	f240 4003 	movw	r0, #1027	@ 0x403
 8001566:	f7ff fed9 	bl	800131c <ADE9000SPI_Read32>
 800156a:	6078      	str	r0, [r7, #4]

			if(status1 & STATUS1_DIPA_BIT){variationEvent |= (1 << 1);printf("DIP no canal A\n\r");} //DIP de tensao na fase A
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d009      	beq.n	800158a <ADE9000_Trigger_Detector+0x6a>
 8001576:	4b6e      	ldr	r3, [pc, #440]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 8001578:	881b      	ldrh	r3, [r3, #0]
 800157a:	f043 0302 	orr.w	r3, r3, #2
 800157e:	b29a      	uxth	r2, r3
 8001580:	4b6b      	ldr	r3, [pc, #428]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 8001582:	801a      	strh	r2, [r3, #0]
 8001584:	486b      	ldr	r0, [pc, #428]	@ (8001734 <ADE9000_Trigger_Detector+0x214>)
 8001586:	f009 f877 	bl	800a678 <iprintf>
			if(status1 & STATUS1_DIPB_BIT){variationEvent |= (1 << 2);printf("DIP no canal B\n\r");} //DIP de tensao na fase B
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d009      	beq.n	80015a8 <ADE9000_Trigger_Detector+0x88>
 8001594:	4b66      	ldr	r3, [pc, #408]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 8001596:	881b      	ldrh	r3, [r3, #0]
 8001598:	f043 0304 	orr.w	r3, r3, #4
 800159c:	b29a      	uxth	r2, r3
 800159e:	4b64      	ldr	r3, [pc, #400]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 80015a0:	801a      	strh	r2, [r3, #0]
 80015a2:	4865      	ldr	r0, [pc, #404]	@ (8001738 <ADE9000_Trigger_Detector+0x218>)
 80015a4:	f009 f868 	bl	800a678 <iprintf>
			if(status1 & STATUS1_DIPC_BIT){variationEvent |= (1 << 3);printf("DIP no canal C\n\r");} //DIP de tensao na fase C
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d009      	beq.n	80015c6 <ADE9000_Trigger_Detector+0xa6>
 80015b2:	4b5f      	ldr	r3, [pc, #380]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 80015b4:	881b      	ldrh	r3, [r3, #0]
 80015b6:	f043 0308 	orr.w	r3, r3, #8
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	4b5c      	ldr	r3, [pc, #368]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 80015be:	801a      	strh	r2, [r3, #0]
 80015c0:	485e      	ldr	r0, [pc, #376]	@ (800173c <ADE9000_Trigger_Detector+0x21c>)
 80015c2:	f009 f859 	bl	800a678 <iprintf>
			if(status1 & STATUS1_SWELLA_BIT){variationEvent |= (1 << 4);printf("SWELL no canal A\n\r");} //SWELL de tensao na fase A
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d009      	beq.n	80015e4 <ADE9000_Trigger_Detector+0xc4>
 80015d0:	4b57      	ldr	r3, [pc, #348]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 80015d2:	881b      	ldrh	r3, [r3, #0]
 80015d4:	f043 0310 	orr.w	r3, r3, #16
 80015d8:	b29a      	uxth	r2, r3
 80015da:	4b55      	ldr	r3, [pc, #340]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 80015dc:	801a      	strh	r2, [r3, #0]
 80015de:	4858      	ldr	r0, [pc, #352]	@ (8001740 <ADE9000_Trigger_Detector+0x220>)
 80015e0:	f009 f84a 	bl	800a678 <iprintf>
			if(status1 & STATUS1_SWELLB_BIT){variationEvent |= (1 << 5);printf("SWELL no canal B\n\r");} //SWELL de tensao na fase B
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d009      	beq.n	8001602 <ADE9000_Trigger_Detector+0xe2>
 80015ee:	4b50      	ldr	r3, [pc, #320]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 80015f0:	881b      	ldrh	r3, [r3, #0]
 80015f2:	f043 0320 	orr.w	r3, r3, #32
 80015f6:	b29a      	uxth	r2, r3
 80015f8:	4b4d      	ldr	r3, [pc, #308]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 80015fa:	801a      	strh	r2, [r3, #0]
 80015fc:	4851      	ldr	r0, [pc, #324]	@ (8001744 <ADE9000_Trigger_Detector+0x224>)
 80015fe:	f009 f83b 	bl	800a678 <iprintf>
			if(status1 & STATUS1_SWELLC_BIT){variationEvent |= (1 << 6);printf("SWELL no canal C\n\r");} //SWELL de tensao na fase C
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d009      	beq.n	8001620 <ADE9000_Trigger_Detector+0x100>
 800160c:	4b48      	ldr	r3, [pc, #288]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 800160e:	881b      	ldrh	r3, [r3, #0]
 8001610:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001614:	b29a      	uxth	r2, r3
 8001616:	4b46      	ldr	r3, [pc, #280]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 8001618:	801a      	strh	r2, [r3, #0]
 800161a:	484b      	ldr	r0, [pc, #300]	@ (8001748 <ADE9000_Trigger_Detector+0x228>)
 800161c:	f009 f82c 	bl	800a678 <iprintf>
			if(status1 & STATUS1_OI_BIT) //Aconteceu um overcurrent
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001626:	2b00      	cmp	r3, #0
 8001628:	d032      	beq.n	8001690 <ADE9000_Trigger_Detector+0x170>
			{
				uint16_t oistatus = ADE9000SPI_Read16(ADDR_OISTATUS);
 800162a:	f240 408f 	movw	r0, #1167	@ 0x48f
 800162e:	f7ff fe2d 	bl	800128c <ADE9000SPI_Read16>
 8001632:	4603      	mov	r3, r0
 8001634:	807b      	strh	r3, [r7, #2]
				if(oistatus & OISTATUS_IA_BIT){variationEvent |= (1 << 7);printf("OI no canal A\n\r");}
 8001636:	887b      	ldrh	r3, [r7, #2]
 8001638:	f003 0301 	and.w	r3, r3, #1
 800163c:	2b00      	cmp	r3, #0
 800163e:	d009      	beq.n	8001654 <ADE9000_Trigger_Detector+0x134>
 8001640:	4b3b      	ldr	r3, [pc, #236]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 8001642:	881b      	ldrh	r3, [r3, #0]
 8001644:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001648:	b29a      	uxth	r2, r3
 800164a:	4b39      	ldr	r3, [pc, #228]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 800164c:	801a      	strh	r2, [r3, #0]
 800164e:	483f      	ldr	r0, [pc, #252]	@ (800174c <ADE9000_Trigger_Detector+0x22c>)
 8001650:	f009 f812 	bl	800a678 <iprintf>
				if(oistatus & OISTATUS_IB_BIT){variationEvent |= (1 << 8);printf("OI no canal B\n\r");}
 8001654:	887b      	ldrh	r3, [r7, #2]
 8001656:	f003 0302 	and.w	r3, r3, #2
 800165a:	2b00      	cmp	r3, #0
 800165c:	d009      	beq.n	8001672 <ADE9000_Trigger_Detector+0x152>
 800165e:	4b34      	ldr	r3, [pc, #208]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 8001660:	881b      	ldrh	r3, [r3, #0]
 8001662:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001666:	b29a      	uxth	r2, r3
 8001668:	4b31      	ldr	r3, [pc, #196]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 800166a:	801a      	strh	r2, [r3, #0]
 800166c:	4838      	ldr	r0, [pc, #224]	@ (8001750 <ADE9000_Trigger_Detector+0x230>)
 800166e:	f009 f803 	bl	800a678 <iprintf>
				if(oistatus & OISTATUS_IC_BIT){variationEvent |= (1 << 9);printf("OI no canal C\n\r");}
 8001672:	887b      	ldrh	r3, [r7, #2]
 8001674:	f003 0304 	and.w	r3, r3, #4
 8001678:	2b00      	cmp	r3, #0
 800167a:	d009      	beq.n	8001690 <ADE9000_Trigger_Detector+0x170>
 800167c:	4b2c      	ldr	r3, [pc, #176]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 800167e:	881b      	ldrh	r3, [r3, #0]
 8001680:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001684:	b29a      	uxth	r2, r3
 8001686:	4b2a      	ldr	r3, [pc, #168]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 8001688:	801a      	strh	r2, [r3, #0]
 800168a:	4832      	ldr	r0, [pc, #200]	@ (8001754 <ADE9000_Trigger_Detector+0x234>)
 800168c:	f008 fff4 	bl	800a678 <iprintf>
			}

			uint16_t wfb_tgr_stat = ADE9000SPI_Read16(ADDR_WFB_TRG_STAT);
 8001690:	f240 40a3 	movw	r0, #1187	@ 0x4a3
 8001694:	f7ff fdfa 	bl	800128c <ADE9000SPI_Read16>
 8001698:	4603      	mov	r3, r0
 800169a:	803b      	strh	r3, [r7, #0]
			trigger_address = (wfb_tgr_stat & 0x7FF); //Operao de mscara apenas para filtrar os bits de WFB_TRG_ADDR
 800169c:	883b      	ldrh	r3, [r7, #0]
 800169e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001758 <ADE9000_Trigger_Detector+0x238>)
 80016a6:	801a      	strh	r2, [r3, #0]

			ADE9000SPI_Write32(ADDR_STATUS1,0xFFFFFFFF);//Dentro de status 1 eu reseto todos
 80016a8:	f04f 31ff 	mov.w	r1, #4294967295
 80016ac:	f240 4003 	movw	r0, #1027	@ 0x403
 80016b0:	f7ff fd94 	bl	80011dc <ADE9000SPI_Write32>

			osMutexAcquire(spiMutexHandle, osWaitForever);
 80016b4:	4b29      	ldr	r3, [pc, #164]	@ (800175c <ADE9000_Trigger_Detector+0x23c>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f04f 31ff 	mov.w	r1, #4294967295
 80016bc:	4618      	mov	r0, r3
 80016be:	f005 f8a6 	bl	800680e <osMutexAcquire>
			spiReadState = SPI_STATE_READING_FULL_BUFFER;
 80016c2:	4b27      	ldr	r3, [pc, #156]	@ (8001760 <ADE9000_Trigger_Detector+0x240>)
 80016c4:	2202      	movs	r2, #2
 80016c6:	701a      	strb	r2, [r3, #0]
			ADE9000SPI_BurstRead_DMA(ADDR_WFB_BASE, TOTAL_16BIT_BUFFER, dma_rx_buffer);
 80016c8:	4a26      	ldr	r2, [pc, #152]	@ (8001764 <ADE9000_Trigger_Detector+0x244>)
 80016ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80016ce:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80016d2:	f7ff fe7f 	bl	80013d4 <ADE9000SPI_BurstRead_DMA>
			detectorState = STATE_WAITING_FOR_DMA;
 80016d6:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <ADE9000_Trigger_Detector+0x208>)
 80016d8:	2201      	movs	r2, #1
 80016da:	701a      	strb	r2, [r3, #0]

			//detectorState = STATE_IDLE;
		break;
 80016dc:	e01f      	b.n	800171e <ADE9000_Trigger_Detector+0x1fe>
		case STATE_WAITING_FOR_DMA:
			if(flagDMATransferBufferComplete)
 80016de:	4b22      	ldr	r3, [pc, #136]	@ (8001768 <ADE9000_Trigger_Detector+0x248>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d019      	beq.n	800171c <ADE9000_Trigger_Detector+0x1fc>
			{
				osMutexRelease(spiMutexHandle);
 80016e8:	4b1c      	ldr	r3, [pc, #112]	@ (800175c <ADE9000_Trigger_Detector+0x23c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f005 f8d9 	bl	80068a4 <osMutexRelease>
				flagDMATransferBufferComplete = false;
 80016f2:	4b1d      	ldr	r3, [pc, #116]	@ (8001768 <ADE9000_Trigger_Detector+0x248>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
				detectorState = STATE_PROCESSING;
 80016f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <ADE9000_Trigger_Detector+0x208>)
 80016fa:	2202      	movs	r2, #2
 80016fc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80016fe:	e00d      	b.n	800171c <ADE9000_Trigger_Detector+0x1fc>
		case STATE_PROCESSING:
			Analisar_Forma_Onda_Capturada(variationEvent,trigger_address);
 8001700:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <ADE9000_Trigger_Detector+0x210>)
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	4a14      	ldr	r2, [pc, #80]	@ (8001758 <ADE9000_Trigger_Detector+0x238>)
 8001706:	8812      	ldrh	r2, [r2, #0]
 8001708:	4611      	mov	r1, r2
 800170a:	4618      	mov	r0, r3
 800170c:	f000 f864 	bl	80017d8 <Analisar_Forma_Onda_Capturada>

			//ADE9000SPI_Write16(ADDR_WFB_CFG, ADE9000_WFB_CFG_STOP);

			//ADE9000SPI_Write16(ADDR_WFB_CFG, ADE9000_WFB_CFG_START);

			detectorState = STATE_IDLE;
 8001710:	4b05      	ldr	r3, [pc, #20]	@ (8001728 <ADE9000_Trigger_Detector+0x208>)
 8001712:	2200      	movs	r2, #0
 8001714:	701a      	strb	r2, [r3, #0]
			break;
 8001716:	e002      	b.n	800171e <ADE9000_Trigger_Detector+0x1fe>
		break;
 8001718:	bf00      	nop
 800171a:	e000      	b.n	800171e <ADE9000_Trigger_Detector+0x1fe>
			break;
 800171c:	bf00      	nop
	}
}
 800171e:	bf00      	nop
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20004203 	.word	0x20004203
 800172c:	200021f9 	.word	0x200021f9
 8001730:	20004200 	.word	0x20004200
 8001734:	0800c650 	.word	0x0800c650
 8001738:	0800c664 	.word	0x0800c664
 800173c:	0800c678 	.word	0x0800c678
 8001740:	0800c68c 	.word	0x0800c68c
 8001744:	0800c6a0 	.word	0x0800c6a0
 8001748:	0800c6b4 	.word	0x0800c6b4
 800174c:	0800c6c8 	.word	0x0800c6c8
 8001750:	0800c6d8 	.word	0x0800c6d8
 8001754:	0800c6e8 	.word	0x0800c6e8
 8001758:	200021fc 	.word	0x200021fc
 800175c:	2000455c 	.word	0x2000455c
 8001760:	20004202 	.word	0x20004202
 8001764:	20002200 	.word	0x20002200
 8001768:	200021fb 	.word	0x200021fb

0800176c <ADE9000_Init_Trigger_Detector>:

void ADE9000_Init_Trigger_Detector()
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
	ADE9000SPI_Write16(ADDR_WFB_CFG,ADE9000_WFB_CFG_CONFIGURATION);
 8001770:	f44f 7168 	mov.w	r1, #928	@ 0x3a0
 8001774:	f44f 6094 	mov.w	r0, #1184	@ 0x4a0
 8001778:	f7ff fcec 	bl	8001154 <ADE9000SPI_Write16>

	ADE9000SPI_Write16(ADDR_WFB_TRG_CFG,ADE9000_16BIT_BLANK);
 800177c:	2100      	movs	r1, #0
 800177e:	f240 40a2 	movw	r0, #1186	@ 0x4a2
 8001782:	f7ff fce7 	bl	8001154 <ADE9000SPI_Write16>

	ADE9000SPI_Write16(ADDR_WFB_PG_IRQEN,ADE9000_WFB_PQ_IRQEN);
 8001786:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800178a:	f240 40a1 	movw	r0, #1185	@ 0x4a1
 800178e:	f7ff fce1 	bl	8001154 <ADE9000SPI_Write16>

	ADE9000SPI_Write16(ADDR_WFB_CFG,ADE9000_WFB_CFG_START); //SOMENTE nesse ponto do cdigo  inicado a captura de valores pelo WFB
 8001792:	f44f 716c 	mov.w	r1, #944	@ 0x3b0
 8001796:	f44f 6094 	mov.w	r0, #1184	@ 0x4a0
 800179a:	f7ff fcdb 	bl	8001154 <ADE9000SPI_Write16>

	while(flagBufferCheio != true){osDelay(1);} //Aqui  esperado a interrupo setada anteriormente, avisando que o buffer est cheio
 800179e:	e002      	b.n	80017a6 <ADE9000_Init_Trigger_Detector+0x3a>
 80017a0:	2001      	movs	r0, #1
 80017a2:	f004 ff93 	bl	80066cc <osDelay>
 80017a6:	4b0b      	ldr	r3, [pc, #44]	@ (80017d4 <ADE9000_Init_Trigger_Detector+0x68>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	f083 0301 	eor.w	r3, r3, #1
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1f4      	bne.n	80017a0 <ADE9000_Init_Trigger_Detector+0x34>

	flagBufferCheio = false;
 80017b6:	4b07      	ldr	r3, [pc, #28]	@ (80017d4 <ADE9000_Init_Trigger_Detector+0x68>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	701a      	strb	r2, [r3, #0]

	//ADE9000SPI_Write32(ADDR_STATUS0,STATUS0_PAGE_FULL);
	ADE9000SPI_Write16(ADDR_WFB_PG_IRQEN, ADE9000_16BIT_BLANK);
 80017bc:	2100      	movs	r1, #0
 80017be:	f240 40a1 	movw	r0, #1185	@ 0x4a1
 80017c2:	f7ff fcc7 	bl	8001154 <ADE9000SPI_Write16>

	ADE9000SPI_Write16(ADDR_WFB_TRG_CFG, ADE9000_WFB_TRG_CFG); //Aqui habilita todas as interrupes que realmente interessam
 80017c6:	2107      	movs	r1, #7
 80017c8:	f240 40a2 	movw	r0, #1186	@ 0x4a2
 80017cc:	f7ff fcc2 	bl	8001154 <ADE9000SPI_Write16>
}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	200021f8 	.word	0x200021f8

080017d8 <Analisar_Forma_Onda_Capturada>:

void Analisar_Forma_Onda_Capturada(uint16_t eventos,uint16_t trigger_addr_capturado)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	460a      	mov	r2, r1
 80017e2:	80fb      	strh	r3, [r7, #6]
 80017e4:	4613      	mov	r3, r2
 80017e6:	80bb      	strh	r3, [r7, #4]
	for(int i = 0;i < BUFFER_TAM; i++)
 80017e8:	2300      	movs	r3, #0
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	e01e      	b.n	800182c <Analisar_Forma_Onda_Capturada+0x54>
	{
		if((i%8) == 1) // O filtro "if" S deixa passar i = 1, 9, 17, 25, 33... (canal VA)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	425a      	negs	r2, r3
 80017f2:	f003 0307 	and.w	r3, r3, #7
 80017f6:	f002 0207 	and.w	r2, r2, #7
 80017fa:	bf58      	it	pl
 80017fc:	4253      	negpl	r3, r2
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d111      	bne.n	8001826 <Analisar_Forma_Onda_Capturada+0x4e>
		{
			getRealValues2(Sample_Linear_Remontado(i,trigger_addr_capturado), i%8);
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	b29b      	uxth	r3, r3
 8001806:	88ba      	ldrh	r2, [r7, #4]
 8001808:	4611      	mov	r1, r2
 800180a:	4618      	mov	r0, r3
 800180c:	f000 f818 	bl	8001840 <Sample_Linear_Remontado>
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	425a      	negs	r2, r3
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	f002 0207 	and.w	r2, r2, #7
 800181c:	bf58      	it	pl
 800181e:	4253      	negpl	r3, r2
 8001820:	4619      	mov	r1, r3
 8001822:	f000 f83d 	bl	80018a0 <getRealValues2>
	for(int i = 0;i < BUFFER_TAM; i++)
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	3301      	adds	r3, #1
 800182a:	60fb      	str	r3, [r7, #12]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001832:	dbdc      	blt.n	80017ee <Analisar_Forma_Onda_Capturada+0x16>
			//osDelay(1);
		}
	}
}
 8001834:	bf00      	nop
 8001836:	bf00      	nop
 8001838:	3710      	adds	r7, #16
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <Sample_Linear_Remontado>:

int32_t Sample_Linear_Remontado(uint16_t index_linear, uint16_t trigger_addr_capturado)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	460a      	mov	r2, r1
 800184a:	80fb      	strh	r3, [r7, #6]
 800184c:	4613      	mov	r3, r2
 800184e:	80bb      	strh	r3, [r7, #4]
	uint16_t indice_raw = (index_linear + trigger_addr_capturado - 1024 + 2048) % 2048;
 8001850:	88fa      	ldrh	r2, [r7, #6]
 8001852:	88bb      	ldrh	r3, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800185a:	425a      	negs	r2, r3
 800185c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001860:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001864:	bf58      	it	pl
 8001866:	4253      	negpl	r3, r2
 8001868:	81fb      	strh	r3, [r7, #14]

	uint16_t high_indice = indice_raw * 2;
 800186a:	89fb      	ldrh	r3, [r7, #14]
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	81bb      	strh	r3, [r7, #12]
	uint16_t low_indice = high_indice + 1;
 8001870:	89bb      	ldrh	r3, [r7, #12]
 8001872:	3301      	adds	r3, #1
 8001874:	817b      	strh	r3, [r7, #10]

	return ((int32_t) dma_rx_buffer[high_indice] << 16) | dma_rx_buffer[low_indice];
 8001876:	89bb      	ldrh	r3, [r7, #12]
 8001878:	4a07      	ldr	r2, [pc, #28]	@ (8001898 <Sample_Linear_Remontado+0x58>)
 800187a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800187e:	041b      	lsls	r3, r3, #16
 8001880:	897a      	ldrh	r2, [r7, #10]
 8001882:	4905      	ldr	r1, [pc, #20]	@ (8001898 <Sample_Linear_Remontado+0x58>)
 8001884:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001888:	4313      	orrs	r3, r2
}
 800188a:	4618      	mov	r0, r3
 800188c:	3714      	adds	r7, #20
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	20002200 	.word	0x20002200
 800189c:	00000000 	.word	0x00000000

080018a0 <getRealValues2>:

void getRealValues2(int32_t raw32, int word_in_sample)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b088      	sub	sp, #32
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
 80018a8:	6039      	str	r1, [r7, #0]
	if(word_in_sample <= 5)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	2b05      	cmp	r3, #5
 80018ae:	dc4c      	bgt.n	800194a <getRealValues2+0xaa>
	{
		WaveformSample_t sampleToSend;
		//osStatus_t status;
		double real_value_f = 0.0;
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	f04f 0300 	mov.w	r3, #0
 80018b8:	e9c7 2306 	strd	r2, r3, [r7, #24]
		double pin_voltage = ((double)raw32 / ADE9000_DSP_FS_DECIMAL) * ADE9000_PIN_FS_VOLTAGE;
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7fe fe51 	bl	8000564 <__aeabi_i2d>
 80018c2:	a327      	add	r3, pc, #156	@ (adr r3, 8001960 <getRealValues2+0xc0>)
 80018c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c8:	f7fe ffe0 	bl	800088c <__aeabi_ddiv>
 80018cc:	4602      	mov	r2, r0
 80018ce:	460b      	mov	r3, r1
 80018d0:	e9c7 2304 	strd	r2, r3, [r7, #16]

		if((word_in_sample % 2) == 0)//valores de corrente
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d10a      	bne.n	80018f4 <getRealValues2+0x54>
			real_value_f = pin_voltage * FATOR_DIVISOR_CORRENTE;
 80018de:	a322      	add	r3, pc, #136	@ (adr r3, 8001968 <getRealValues2+0xc8>)
 80018e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018e4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80018e8:	f7fe fea6 	bl	8000638 <__aeabi_dmul>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	e9c7 2306 	strd	r2, r3, [r7, #24]

		if((word_in_sample % 2) != 0)//valores de tensao
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d00a      	beq.n	8001914 <getRealValues2+0x74>
			real_value_f = pin_voltage * FATOR_DIVISOR_TENSAO;
 80018fe:	a31c      	add	r3, pc, #112	@ (adr r3, 8001970 <getRealValues2+0xd0>)
 8001900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001904:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001908:	f7fe fe96 	bl	8000638 <__aeabi_dmul>
 800190c:	4602      	mov	r2, r0
 800190e:	460b      	mov	r3, r1
 8001910:	e9c7 2306 	strd	r2, r3, [r7, #24]

		sampleToSend.channel = word_in_sample;
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	b2db      	uxtb	r3, r3
 8001918:	733b      	strb	r3, [r7, #12]
		sampleToSend.value = (int32_t)(real_value_f * SCALE_TO_MILLI_UNITS);
 800191a:	f04f 0200 	mov.w	r2, #0
 800191e:	4b0e      	ldr	r3, [pc, #56]	@ (8001958 <getRealValues2+0xb8>)
 8001920:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001924:	f7fe fe88 	bl	8000638 <__aeabi_dmul>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	4610      	mov	r0, r2
 800192e:	4619      	mov	r1, r3
 8001930:	f7ff f932 	bl	8000b98 <__aeabi_d2iz>
 8001934:	4603      	mov	r3, r0
 8001936:	60bb      	str	r3, [r7, #8]

		osMessageQueuePut(xWaveformQueueHandle, &sampleToSend,0U,0U);
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <getRealValues2+0xbc>)
 800193a:	6818      	ldr	r0, [r3, #0]
 800193c:	f107 0108 	add.w	r1, r7, #8
 8001940:	2300      	movs	r3, #0
 8001942:	2200      	movs	r2, #0
 8001944:	f005 f85e 	bl	8006a04 <osMessageQueuePut>
	}
	return;
 8001948:	bf00      	nop
 800194a:	bf00      	nop
}
 800194c:	3720      	adds	r7, #32
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	f3af 8000 	nop.w
 8001958:	408f4000 	.word	0x408f4000
 800195c:	20004558 	.word	0x20004558
 8001960:	b4000000 	.word	0xb4000000
 8001964:	4191c512 	.word	0x4191c512
 8001968:	1919191a 	.word	0x1919191a
 800196c:	3fd91919 	.word	0x3fd91919
 8001970:	00000000 	.word	0x00000000
 8001974:	40890800 	.word	0x40890800

08001978 <HAL_GPIO_EXTI_Callback>:
//														Funes de callback de interrupes e do DMA
//
//================================================================================================================================================

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	80fb      	strh	r3, [r7, #6]
	uint32_t bits_to_clear = 0x00000000;
 8001982:	2300      	movs	r3, #0
 8001984:	60fb      	str	r3, [r7, #12]

	if(GPIO_Pin == IRQ0_ADE_Pin)
 8001986:	88fb      	ldrh	r3, [r7, #6]
 8001988:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800198c:	d124      	bne.n	80019d8 <HAL_GPIO_EXTI_Callback+0x60>
	{
		uint32_t status0 = ADE9000SPI_Read32(ADDR_STATUS0);
 800198e:	f240 4002 	movw	r0, #1026	@ 0x402
 8001992:	f7ff fcc3 	bl	800131c <ADE9000SPI_Read32>
 8001996:	60b8      	str	r0, [r7, #8]

		if((status0 & STATUS0_PAGE_FULL))
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d006      	beq.n	80019b0 <HAL_GPIO_EXTI_Callback+0x38>
		{
			flagBufferCheio = true;
 80019a2:	4b0f      	ldr	r3, [pc, #60]	@ (80019e0 <HAL_GPIO_EXTI_Callback+0x68>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
			bits_to_clear |= STATUS0_PAGE_FULL;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019ae:	60fb      	str	r3, [r7, #12]
		}

		if(status0 & STATUS0_WFB_TRIG_IRQ)
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d006      	beq.n	80019c8 <HAL_GPIO_EXTI_Callback+0x50>
		{
			flagAconteceuDistorcao = true;
 80019ba:	4b0a      	ldr	r3, [pc, #40]	@ (80019e4 <HAL_GPIO_EXTI_Callback+0x6c>)
 80019bc:	2201      	movs	r2, #1
 80019be:	701a      	strb	r2, [r3, #0]
			bits_to_clear |= STATUS0_WFB_TRIG_IRQ;
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019c6:	60fb      	str	r3, [r7, #12]
		}

		if(bits_to_clear > 0)
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d004      	beq.n	80019d8 <HAL_GPIO_EXTI_Callback+0x60>
			ADE9000SPI_Write32(ADDR_STATUS0, bits_to_clear);
 80019ce:	68f9      	ldr	r1, [r7, #12]
 80019d0:	f240 4002 	movw	r0, #1026	@ 0x402
 80019d4:	f7ff fc02 	bl	80011dc <ADE9000SPI_Write32>
	}
}
 80019d8:	bf00      	nop
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	200021f8 	.word	0x200021f8
 80019e4:	200021f9 	.word	0x200021f9

080019e8 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a11      	ldr	r2, [pc, #68]	@ (8001a3c <HAL_SPI_TxRxCpltCallback+0x54>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d11b      	bne.n	8001a32 <HAL_SPI_TxRxCpltCallback+0x4a>
    {
        HAL_GPIO_WritePin(CS_SPI1_GPIO_Port, CS_SPI1_Pin, GPIO_PIN_SET);
 80019fa:	2201      	movs	r2, #1
 80019fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a00:	480f      	ldr	r0, [pc, #60]	@ (8001a40 <HAL_SPI_TxRxCpltCallback+0x58>)
 8001a02:	f001 ff05 	bl	8003810 <HAL_GPIO_WritePin>

        if(spiReadState == SPI_STATE_READING_PAGE)
 8001a06:	4b0f      	ldr	r3, [pc, #60]	@ (8001a44 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d105      	bne.n	8001a1c <HAL_SPI_TxRxCpltCallback+0x34>
        {
        	spiReadState = SPI_STATE_IDLE;
 8001a10:	4b0c      	ldr	r3, [pc, #48]	@ (8001a44 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	701a      	strb	r2, [r3, #0]
        	flagDMATransferPageComplete = true;
 8001a16:	4b0c      	ldr	r3, [pc, #48]	@ (8001a48 <HAL_SPI_TxRxCpltCallback+0x60>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	701a      	strb	r2, [r3, #0]
        }

        if(spiReadState == SPI_STATE_READING_FULL_BUFFER)
 8001a1c:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d105      	bne.n	8001a32 <HAL_SPI_TxRxCpltCallback+0x4a>
        {
        	spiReadState = SPI_STATE_IDLE;
 8001a26:	4b07      	ldr	r3, [pc, #28]	@ (8001a44 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	701a      	strb	r2, [r3, #0]
        	flagDMATransferBufferComplete = true;
 8001a2c:	4b07      	ldr	r3, [pc, #28]	@ (8001a4c <HAL_SPI_TxRxCpltCallback+0x64>)
 8001a2e:	2201      	movs	r2, #1
 8001a30:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40013000 	.word	0x40013000
 8001a40:	40020400 	.word	0x40020400
 8001a44:	20004202 	.word	0x20004202
 8001a48:	200021fa 	.word	0x200021fa
 8001a4c:	200021fb 	.word	0x200021fb

08001a50 <ParsePayload>:
      break;
  }
  return 1;
}

void ParsePayload() {
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  switch (_payloadIndex) {
 8001a54:	4b33      	ldr	r3, [pc, #204]	@ (8001b24 <ParsePayload+0xd4>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b03      	cmp	r3, #3
 8001a5a:	d85b      	bhi.n	8001b14 <ParsePayload+0xc4>
 8001a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8001a64 <ParsePayload+0x14>)
 8001a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a62:	bf00      	nop
 8001a64:	08001a75 	.word	0x08001a75
 8001a68:	08001ac9 	.word	0x08001ac9
 8001a6c:	08001a9f 	.word	0x08001a9f
 8001a70:	08001af3 	.word	0x08001af3
    case kCommand:
      {
        _dataIn[_dataIndex] = receivedData;
 8001a74:	4b2c      	ldr	r3, [pc, #176]	@ (8001b28 <ParsePayload+0xd8>)
 8001a76:	881a      	ldrh	r2, [r3, #0]
 8001a78:	4b2c      	ldr	r3, [pc, #176]	@ (8001b2c <ParsePayload+0xdc>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	b2d1      	uxtb	r1, r2
 8001a7e:	4a2c      	ldr	r2, [pc, #176]	@ (8001b30 <ParsePayload+0xe0>)
 8001a80:	54d1      	strb	r1, [r2, r3]
        ++_dataIndex;
 8001a82:	4b2a      	ldr	r3, [pc, #168]	@ (8001b2c <ParsePayload+0xdc>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	3301      	adds	r3, #1
 8001a88:	4a28      	ldr	r2, [pc, #160]	@ (8001b2c <ParsePayload+0xdc>)
 8001a8a:	6013      	str	r3, [r2, #0]
        _command = receivedData;
 8001a8c:	4b26      	ldr	r3, [pc, #152]	@ (8001b28 <ParsePayload+0xd8>)
 8001a8e:	881b      	ldrh	r3, [r3, #0]
 8001a90:	461a      	mov	r2, r3
 8001a92:	4b28      	ldr	r3, [pc, #160]	@ (8001b34 <ParsePayload+0xe4>)
 8001a94:	601a      	str	r2, [r3, #0]
        _payloadIndex = kAddressLow;
 8001a96:	4b23      	ldr	r3, [pc, #140]	@ (8001b24 <ParsePayload+0xd4>)
 8001a98:	2202      	movs	r2, #2
 8001a9a:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001a9c:	e03d      	b.n	8001b1a <ParsePayload+0xca>
    case kAddressLow:
      {
        _dataIn[_dataIndex] = receivedData;
 8001a9e:	4b22      	ldr	r3, [pc, #136]	@ (8001b28 <ParsePayload+0xd8>)
 8001aa0:	881a      	ldrh	r2, [r3, #0]
 8001aa2:	4b22      	ldr	r3, [pc, #136]	@ (8001b2c <ParsePayload+0xdc>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	b2d1      	uxtb	r1, r2
 8001aa8:	4a21      	ldr	r2, [pc, #132]	@ (8001b30 <ParsePayload+0xe0>)
 8001aaa:	54d1      	strb	r1, [r2, r3]
        ++_dataIndex;
 8001aac:	4b1f      	ldr	r3, [pc, #124]	@ (8001b2c <ParsePayload+0xdc>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	4a1e      	ldr	r2, [pc, #120]	@ (8001b2c <ParsePayload+0xdc>)
 8001ab4:	6013      	str	r3, [r2, #0]
        _address.byte.low = receivedData;
 8001ab6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b28 <ParsePayload+0xd8>)
 8001ab8:	881b      	ldrh	r3, [r3, #0]
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	4b1e      	ldr	r3, [pc, #120]	@ (8001b38 <ParsePayload+0xe8>)
 8001abe:	701a      	strb	r2, [r3, #0]
        _payloadIndex = kAddressHigh;
 8001ac0:	4b18      	ldr	r3, [pc, #96]	@ (8001b24 <ParsePayload+0xd4>)
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001ac6:	e028      	b.n	8001b1a <ParsePayload+0xca>
    case kAddressHigh:
      {
        _dataIn[_dataIndex] = receivedData;
 8001ac8:	4b17      	ldr	r3, [pc, #92]	@ (8001b28 <ParsePayload+0xd8>)
 8001aca:	881a      	ldrh	r2, [r3, #0]
 8001acc:	4b17      	ldr	r3, [pc, #92]	@ (8001b2c <ParsePayload+0xdc>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	b2d1      	uxtb	r1, r2
 8001ad2:	4a17      	ldr	r2, [pc, #92]	@ (8001b30 <ParsePayload+0xe0>)
 8001ad4:	54d1      	strb	r1, [r2, r3]
        ++_dataIndex;
 8001ad6:	4b15      	ldr	r3, [pc, #84]	@ (8001b2c <ParsePayload+0xdc>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	3301      	adds	r3, #1
 8001adc:	4a13      	ldr	r2, [pc, #76]	@ (8001b2c <ParsePayload+0xdc>)
 8001ade:	6013      	str	r3, [r2, #0]
        _address.byte.high = receivedData;
 8001ae0:	4b11      	ldr	r3, [pc, #68]	@ (8001b28 <ParsePayload+0xd8>)
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	b2da      	uxtb	r2, r3
 8001ae6:	4b14      	ldr	r3, [pc, #80]	@ (8001b38 <ParsePayload+0xe8>)
 8001ae8:	705a      	strb	r2, [r3, #1]
        _payloadIndex = kData;
 8001aea:	4b0e      	ldr	r3, [pc, #56]	@ (8001b24 <ParsePayload+0xd4>)
 8001aec:	2203      	movs	r2, #3
 8001aee:	701a      	strb	r2, [r3, #0]
      }
      break;
 8001af0:	e013      	b.n	8001b1a <ParsePayload+0xca>
    case kData:
      {
        if (_dataIndex < kDataLength) {
 8001af2:	4b0e      	ldr	r3, [pc, #56]	@ (8001b2c <ParsePayload+0xdc>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b25      	cmp	r3, #37	@ 0x25
 8001af8:	d80e      	bhi.n	8001b18 <ParsePayload+0xc8>
          _dataIn[_dataIndex] = receivedData;
 8001afa:	4b0b      	ldr	r3, [pc, #44]	@ (8001b28 <ParsePayload+0xd8>)
 8001afc:	881a      	ldrh	r2, [r3, #0]
 8001afe:	4b0b      	ldr	r3, [pc, #44]	@ (8001b2c <ParsePayload+0xdc>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	b2d1      	uxtb	r1, r2
 8001b04:	4a0a      	ldr	r2, [pc, #40]	@ (8001b30 <ParsePayload+0xe0>)
 8001b06:	54d1      	strb	r1, [r2, r3]
          ++_dataIndex;
 8001b08:	4b08      	ldr	r3, [pc, #32]	@ (8001b2c <ParsePayload+0xdc>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	4a07      	ldr	r2, [pc, #28]	@ (8001b2c <ParsePayload+0xdc>)
 8001b10:	6013      	str	r3, [r2, #0]
        }
      }
      break;
 8001b12:	e001      	b.n	8001b18 <ParsePayload+0xc8>
    default:
      break;
 8001b14:	bf00      	nop
 8001b16:	e000      	b.n	8001b1a <ParsePayload+0xca>
      break;
 8001b18:	bf00      	nop
  }
}
 8001b1a:	bf00      	nop
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	2000433a 	.word	0x2000433a
 8001b28:	20004308 	.word	0x20004308
 8001b2c:	20004304 	.word	0x20004304
 8001b30:	2000430c 	.word	0x2000430c
 8001b34:	20004334 	.word	0x20004334
 8001b38:	20004338 	.word	0x20004338

08001b3c <Pack>:

void Pack() {
 8001b3c:	b490      	push	{r4, r7}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
  if (_command == READ_FLAG) {
 8001b42:	4b58      	ldr	r3, [pc, #352]	@ (8001ca4 <Pack+0x168>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2ba1      	cmp	r3, #161	@ 0xa1
 8001b48:	f040 80a8 	bne.w	8001c9c <Pack+0x160>
    if (reading == true) {
 8001b4c:	4b56      	ldr	r3, [pc, #344]	@ (8001ca8 <Pack+0x16c>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d023      	beq.n	8001b9c <Pack+0x60>
      if (_address.value == readingPacket->address) {
 8001b54:	4b55      	ldr	r3, [pc, #340]	@ (8001cac <Pack+0x170>)
 8001b56:	881a      	ldrh	r2, [r3, #0]
 8001b58:	4b55      	ldr	r3, [pc, #340]	@ (8001cb0 <Pack+0x174>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d11c      	bne.n	8001b9c <Pack+0x60>

        uint8_t dataSize = _dataIndex - kData;
 8001b62:	4b54      	ldr	r3, [pc, #336]	@ (8001cb4 <Pack+0x178>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	3b03      	subs	r3, #3
 8001b6a:	70bb      	strb	r3, [r7, #2]

        for (uint8_t i = 0; i < dataSize; ++i) {
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	71fb      	strb	r3, [r7, #7]
 8001b70:	e00c      	b.n	8001b8c <Pack+0x50>
          readingPacket->data._string[i] = _dataIn[i + kData];
 8001b72:	79fb      	ldrb	r3, [r7, #7]
 8001b74:	1cd9      	adds	r1, r3, #3
 8001b76:	4b4e      	ldr	r3, [pc, #312]	@ (8001cb0 <Pack+0x174>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	79fb      	ldrb	r3, [r7, #7]
 8001b7c:	484e      	ldr	r0, [pc, #312]	@ (8001cb8 <Pack+0x17c>)
 8001b7e:	5c41      	ldrb	r1, [r0, r1]
 8001b80:	4413      	add	r3, r2
 8001b82:	460a      	mov	r2, r1
 8001b84:	721a      	strb	r2, [r3, #8]
        for (uint8_t i = 0; i < dataSize; ++i) {
 8001b86:	79fb      	ldrb	r3, [r7, #7]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	71fb      	strb	r3, [r7, #7]
 8001b8c:	79fa      	ldrb	r2, [r7, #7]
 8001b8e:	78bb      	ldrb	r3, [r7, #2]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d3ee      	bcc.n	8001b72 <Pack+0x36>
        }
        reading = false;
 8001b94:	4b44      	ldr	r3, [pc, #272]	@ (8001ca8 <Pack+0x16c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	701a      	strb	r2, [r3, #0]
        return;
 8001b9a:	e07f      	b.n	8001c9c <Pack+0x160>
      }
    }

    for (uint8_t packetIndex = 0; packetIndex < QUANTITY_OF_PACKETS; ++packetIndex) {
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	71bb      	strb	r3, [r7, #6]
 8001ba0:	e033      	b.n	8001c0a <Pack+0xce>
      if (occupiedSlots[packetIndex] == true) {
 8001ba2:	79bb      	ldrb	r3, [r7, #6]
 8001ba4:	4a45      	ldr	r2, [pc, #276]	@ (8001cbc <Pack+0x180>)
 8001ba6:	5cd3      	ldrb	r3, [r2, r3]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d02b      	beq.n	8001c04 <Pack+0xc8>
        if (packets[packetIndex].address == _address.value) {
 8001bac:	79ba      	ldrb	r2, [r7, #6]
 8001bae:	4944      	ldr	r1, [pc, #272]	@ (8001cc0 <Pack+0x184>)
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	4413      	add	r3, r2
 8001bb6:	00db      	lsls	r3, r3, #3
 8001bb8:	440b      	add	r3, r1
 8001bba:	881a      	ldrh	r2, [r3, #0]
 8001bbc:	4b3b      	ldr	r3, [pc, #236]	@ (8001cac <Pack+0x170>)
 8001bbe:	881b      	ldrh	r3, [r3, #0]
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d11f      	bne.n	8001c04 <Pack+0xc8>
          uint8_t dataSize = _dataIndex - kData;
 8001bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8001cb4 <Pack+0x178>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	3b03      	subs	r3, #3
 8001bcc:	707b      	strb	r3, [r7, #1]

          for (uint8_t i = 0; i < dataSize; ++i) {
 8001bce:	2300      	movs	r3, #0
 8001bd0:	717b      	strb	r3, [r7, #5]
 8001bd2:	e012      	b.n	8001bfa <Pack+0xbe>
            packets[packetIndex].data._string[i] = _dataIn[i + kData];
 8001bd4:	797b      	ldrb	r3, [r7, #5]
 8001bd6:	3303      	adds	r3, #3
 8001bd8:	79ba      	ldrb	r2, [r7, #6]
 8001bda:	7979      	ldrb	r1, [r7, #5]
 8001bdc:	4836      	ldr	r0, [pc, #216]	@ (8001cb8 <Pack+0x17c>)
 8001bde:	5cc4      	ldrb	r4, [r0, r3]
 8001be0:	4837      	ldr	r0, [pc, #220]	@ (8001cc0 <Pack+0x184>)
 8001be2:	4613      	mov	r3, r2
 8001be4:	005b      	lsls	r3, r3, #1
 8001be6:	4413      	add	r3, r2
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	4403      	add	r3, r0
 8001bec:	440b      	add	r3, r1
 8001bee:	3308      	adds	r3, #8
 8001bf0:	4622      	mov	r2, r4
 8001bf2:	701a      	strb	r2, [r3, #0]
          for (uint8_t i = 0; i < dataSize; ++i) {
 8001bf4:	797b      	ldrb	r3, [r7, #5]
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	717b      	strb	r3, [r7, #5]
 8001bfa:	797a      	ldrb	r2, [r7, #5]
 8001bfc:	787b      	ldrb	r3, [r7, #1]
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d3e8      	bcc.n	8001bd4 <Pack+0x98>
          }
          break;
 8001c02:	e005      	b.n	8001c10 <Pack+0xd4>
    for (uint8_t packetIndex = 0; packetIndex < QUANTITY_OF_PACKETS; ++packetIndex) {
 8001c04:	79bb      	ldrb	r3, [r7, #6]
 8001c06:	3301      	adds	r3, #1
 8001c08:	71bb      	strb	r3, [r7, #6]
 8001c0a:	79bb      	ldrb	r3, [r7, #6]
 8001c0c:	2b09      	cmp	r3, #9
 8001c0e:	d9c8      	bls.n	8001ba2 <Pack+0x66>
        }
      }
    }

    for (uint8_t packetIndex = 0; packetIndex < QUANTITY_OF_PACKETS; ++packetIndex) {
 8001c10:	2300      	movs	r3, #0
 8001c12:	713b      	strb	r3, [r7, #4]
 8001c14:	e03f      	b.n	8001c96 <Pack+0x15a>
      if (occupiedSlots[packetIndex] == false) {
 8001c16:	793b      	ldrb	r3, [r7, #4]
 8001c18:	4a28      	ldr	r2, [pc, #160]	@ (8001cbc <Pack+0x180>)
 8001c1a:	5cd3      	ldrb	r3, [r2, r3]
 8001c1c:	f083 0301 	eor.w	r3, r3, #1
 8001c20:	b2db      	uxtb	r3, r3
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d034      	beq.n	8001c90 <Pack+0x154>

        packets[packetIndex].address = _address.value;
 8001c26:	793a      	ldrb	r2, [r7, #4]
 8001c28:	4b20      	ldr	r3, [pc, #128]	@ (8001cac <Pack+0x170>)
 8001c2a:	8818      	ldrh	r0, [r3, #0]
 8001c2c:	4924      	ldr	r1, [pc, #144]	@ (8001cc0 <Pack+0x184>)
 8001c2e:	4613      	mov	r3, r2
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	4413      	add	r3, r2
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	440b      	add	r3, r1
 8001c38:	4602      	mov	r2, r0
 8001c3a:	801a      	strh	r2, [r3, #0]

        uint8_t dataSize = _dataIndex - kData;
 8001c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001cb4 <Pack+0x178>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	3b03      	subs	r3, #3
 8001c44:	703b      	strb	r3, [r7, #0]

        for (uint8_t i = 0; i < dataSize; ++i) {
 8001c46:	2300      	movs	r3, #0
 8001c48:	70fb      	strb	r3, [r7, #3]
 8001c4a:	e012      	b.n	8001c72 <Pack+0x136>
          packets[packetIndex].data._string[i] = _dataIn[i + kData];
 8001c4c:	78fb      	ldrb	r3, [r7, #3]
 8001c4e:	3303      	adds	r3, #3
 8001c50:	793a      	ldrb	r2, [r7, #4]
 8001c52:	78f9      	ldrb	r1, [r7, #3]
 8001c54:	4818      	ldr	r0, [pc, #96]	@ (8001cb8 <Pack+0x17c>)
 8001c56:	5cc4      	ldrb	r4, [r0, r3]
 8001c58:	4819      	ldr	r0, [pc, #100]	@ (8001cc0 <Pack+0x184>)
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	4403      	add	r3, r0
 8001c64:	440b      	add	r3, r1
 8001c66:	3308      	adds	r3, #8
 8001c68:	4622      	mov	r2, r4
 8001c6a:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < dataSize; ++i) {
 8001c6c:	78fb      	ldrb	r3, [r7, #3]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	70fb      	strb	r3, [r7, #3]
 8001c72:	78fa      	ldrb	r2, [r7, #3]
 8001c74:	783b      	ldrb	r3, [r7, #0]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d3e8      	bcc.n	8001c4c <Pack+0x110>
        }
        occupiedSlots[packetIndex] = true;
 8001c7a:	793b      	ldrb	r3, [r7, #4]
 8001c7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001cbc <Pack+0x180>)
 8001c7e:	2101      	movs	r1, #1
 8001c80:	54d1      	strb	r1, [r2, r3]

        ++quantityOfPacketsAvailable;
 8001c82:	4b10      	ldr	r3, [pc, #64]	@ (8001cc4 <Pack+0x188>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	3301      	adds	r3, #1
 8001c88:	b2da      	uxtb	r2, r3
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc4 <Pack+0x188>)
 8001c8c:	701a      	strb	r2, [r3, #0]
        break;
 8001c8e:	e005      	b.n	8001c9c <Pack+0x160>
    for (uint8_t packetIndex = 0; packetIndex < QUANTITY_OF_PACKETS; ++packetIndex) {
 8001c90:	793b      	ldrb	r3, [r7, #4]
 8001c92:	3301      	adds	r3, #1
 8001c94:	713b      	strb	r3, [r7, #4]
 8001c96:	793b      	ldrb	r3, [r7, #4]
 8001c98:	2b09      	cmp	r3, #9
 8001c9a:	d9bc      	bls.n	8001c16 <Pack+0xda>
#if USE_ACK
  else if (_command == ACK_FLAG) {
    _dataOutRetries[_address.byte.low] = 0;
  }
#endif
}
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc90      	pop	{r4, r7}
 8001ca2:	4770      	bx	lr
 8001ca4:	20004334 	.word	0x20004334
 8001ca8:	20004340 	.word	0x20004340
 8001cac:	20004338 	.word	0x20004338
 8001cb0:	2000433c 	.word	0x2000433c
 8001cb4:	20004304 	.word	0x20004304
 8001cb8:	2000430c 	.word	0x2000430c
 8001cbc:	200042f8 	.word	0x200042f8
 8001cc0:	20004208 	.word	0x20004208
 8001cc4:	20004205 	.word	0x20004205

08001cc8 <lumen_available>:

uint32_t lumen_available() {
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0

#if USE_PROJECT_UPDATE
  if (g_is_updating)
 8001ccc:	4b2d      	ldr	r3, [pc, #180]	@ (8001d84 <lumen_available+0xbc>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <lumen_available+0x12>
    return 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	e051      	b.n	8001d7e <lumen_available+0xb6>
  static uint16_t _crcIndex;
  static uint16_t _crcIndexDelayed;
  static uint16_t _crcData[3];
#endif

  receivedData = lumen_get_byte();
 8001cda:	f000 f8e3 	bl	8001ea4 <lumen_get_byte>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	4b29      	ldr	r3, [pc, #164]	@ (8001d88 <lumen_available+0xc0>)
 8001ce4:	801a      	strh	r2, [r3, #0]

  while (receivedData != 0xFFFF) {
 8001ce6:	e042      	b.n	8001d6e <lumen_available+0xa6>
    if (receivedData == START_FLAG) {
 8001ce8:	4b27      	ldr	r3, [pc, #156]	@ (8001d88 <lumen_available+0xc0>)
 8001cea:	881b      	ldrh	r3, [r3, #0]
 8001cec:	2b12      	cmp	r3, #18
 8001cee:	d10c      	bne.n	8001d0a <lumen_available+0x42>
      _crc.value = 0xFFFF;
      _crcIndex = 0;
      _crcStarted = false;
      _crcIndexDelayed = 0;
#endif
      _started = true;
 8001cf0:	4b26      	ldr	r3, [pc, #152]	@ (8001d8c <lumen_available+0xc4>)
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	701a      	strb	r2, [r3, #0]
      _escaped = false;
 8001cf6:	4b26      	ldr	r3, [pc, #152]	@ (8001d90 <lumen_available+0xc8>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
      _dataIndex = 0;
 8001cfc:	4b25      	ldr	r3, [pc, #148]	@ (8001d94 <lumen_available+0xcc>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	601a      	str	r2, [r3, #0]
      _payloadIndex = kCommand;
 8001d02:	4b25      	ldr	r3, [pc, #148]	@ (8001d98 <lumen_available+0xd0>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
 8001d08:	e02b      	b.n	8001d62 <lumen_available+0x9a>

    } else if (receivedData == END_FLAG) {
 8001d0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001d88 <lumen_available+0xc0>)
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	2b13      	cmp	r3, #19
 8001d10:	d108      	bne.n	8001d24 <lumen_available+0x5c>
      if ((_dataIn[_dataIndex - 2] == (_crc.byte.high)) && (_dataIn[_dataIndex - 1] == (_crc.byte.low))) {
        Pack();
      }
      _crcStarted = false;
#else
      Pack();
 8001d12:	f7ff ff13 	bl	8001b3c <Pack>

#endif
      _started = false;
 8001d16:	4b1d      	ldr	r3, [pc, #116]	@ (8001d8c <lumen_available+0xc4>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	701a      	strb	r2, [r3, #0]
      _payloadIndex = kPayloadNull;
 8001d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d98 <lumen_available+0xd0>)
 8001d1e:	2204      	movs	r2, #4
 8001d20:	701a      	strb	r2, [r3, #0]
 8001d22:	e01e      	b.n	8001d62 <lumen_available+0x9a>
    } else if (_started) {
 8001d24:	4b19      	ldr	r3, [pc, #100]	@ (8001d8c <lumen_available+0xc4>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d01a      	beq.n	8001d62 <lumen_available+0x9a>
      if (_escaped) {
 8001d2c:	4b18      	ldr	r3, [pc, #96]	@ (8001d90 <lumen_available+0xc8>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d00c      	beq.n	8001d4e <lumen_available+0x86>
        receivedData ^= XOR_FLAG;
 8001d34:	4b14      	ldr	r3, [pc, #80]	@ (8001d88 <lumen_available+0xc0>)
 8001d36:	881b      	ldrh	r3, [r3, #0]
 8001d38:	f083 0320 	eor.w	r3, r3, #32
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	4b12      	ldr	r3, [pc, #72]	@ (8001d88 <lumen_available+0xc0>)
 8001d40:	801a      	strh	r2, [r3, #0]
        _escaped = false;
 8001d42:	4b13      	ldr	r3, [pc, #76]	@ (8001d90 <lumen_available+0xc8>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	701a      	strb	r2, [r3, #0]
        ParsePayload();
 8001d48:	f7ff fe82 	bl	8001a50 <ParsePayload>
 8001d4c:	e009      	b.n	8001d62 <lumen_available+0x9a>
      } else if (receivedData == ESCAPE_FLAG) {
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d88 <lumen_available+0xc0>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	2b7d      	cmp	r3, #125	@ 0x7d
 8001d54:	d103      	bne.n	8001d5e <lumen_available+0x96>
        _escaped = true;
 8001d56:	4b0e      	ldr	r3, [pc, #56]	@ (8001d90 <lumen_available+0xc8>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	701a      	strb	r2, [r3, #0]
 8001d5c:	e001      	b.n	8001d62 <lumen_available+0x9a>
      } else {
        ParsePayload();
 8001d5e:	f7ff fe77 	bl	8001a50 <ParsePayload>
      }
    }
    receivedData = lumen_get_byte();
 8001d62:	f000 f89f 	bl	8001ea4 <lumen_get_byte>
 8001d66:	4603      	mov	r3, r0
 8001d68:	461a      	mov	r2, r3
 8001d6a:	4b07      	ldr	r3, [pc, #28]	@ (8001d88 <lumen_available+0xc0>)
 8001d6c:	801a      	strh	r2, [r3, #0]
  while (receivedData != 0xFFFF) {
 8001d6e:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <lumen_available+0xc0>)
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d1b6      	bne.n	8001ce8 <lumen_available+0x20>
  }
  return quantityOfPacketsAvailable;
 8001d7a:	4b08      	ldr	r3, [pc, #32]	@ (8001d9c <lumen_available+0xd4>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	20004204 	.word	0x20004204
 8001d88:	20004308 	.word	0x20004308
 8001d8c:	20004341 	.word	0x20004341
 8001d90:	20004342 	.word	0x20004342
 8001d94:	20004304 	.word	0x20004304
 8001d98:	2000433a 	.word	0x2000433a
 8001d9c:	20004205 	.word	0x20004205

08001da0 <lumen_get_first_packet>:

lumen_packet_t *lumen_get_first_packet() {
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0

#if USE_PROJECT_UPDATE
  if (g_is_updating)
 8001da6:	4b17      	ldr	r3, [pc, #92]	@ (8001e04 <lumen_get_first_packet+0x64>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <lumen_get_first_packet+0x14>
    return NULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	e020      	b.n	8001df6 <lumen_get_first_packet+0x56>
#endif

  for (uint8_t i = 0; i < QUANTITY_OF_PACKETS; ++i) {
 8001db4:	2300      	movs	r3, #0
 8001db6:	71fb      	strb	r3, [r7, #7]
 8001db8:	e019      	b.n	8001dee <lumen_get_first_packet+0x4e>
    if (occupiedSlots[i]) {
 8001dba:	79fb      	ldrb	r3, [r7, #7]
 8001dbc:	4a12      	ldr	r2, [pc, #72]	@ (8001e08 <lumen_get_first_packet+0x68>)
 8001dbe:	5cd3      	ldrb	r3, [r2, r3]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d011      	beq.n	8001de8 <lumen_get_first_packet+0x48>
      occupiedSlots[i] = false;
 8001dc4:	79fb      	ldrb	r3, [r7, #7]
 8001dc6:	4a10      	ldr	r2, [pc, #64]	@ (8001e08 <lumen_get_first_packet+0x68>)
 8001dc8:	2100      	movs	r1, #0
 8001dca:	54d1      	strb	r1, [r2, r3]
      --quantityOfPacketsAvailable;
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <lumen_get_first_packet+0x6c>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	b2da      	uxtb	r2, r3
 8001dd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001e0c <lumen_get_first_packet+0x6c>)
 8001dd6:	701a      	strb	r2, [r3, #0]
      return &packets[i];
 8001dd8:	79fa      	ldrb	r2, [r7, #7]
 8001dda:	4613      	mov	r3, r2
 8001ddc:	005b      	lsls	r3, r3, #1
 8001dde:	4413      	add	r3, r2
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	4a0b      	ldr	r2, [pc, #44]	@ (8001e10 <lumen_get_first_packet+0x70>)
 8001de4:	4413      	add	r3, r2
 8001de6:	e006      	b.n	8001df6 <lumen_get_first_packet+0x56>
  for (uint8_t i = 0; i < QUANTITY_OF_PACKETS; ++i) {
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	3301      	adds	r3, #1
 8001dec:	71fb      	strb	r3, [r7, #7]
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2b09      	cmp	r3, #9
 8001df2:	d9e2      	bls.n	8001dba <lumen_get_first_packet+0x1a>
    }
  }
  return NULL;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	370c      	adds	r7, #12
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	20004204 	.word	0x20004204
 8001e08:	200042f8 	.word	0x200042f8
 8001e0c:	20004205 	.word	0x20004205
 8001e10:	20004208 	.word	0x20004208

08001e14 <UART_StartReception>:
uint8_t uartRxBuffer[UART_RX_BUFFER_SIZE];
volatile uint16_t uartRxHead = 0;
volatile uint16_t uartRxTail = 0;

void UART_StartReception(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart6, &uartRxByte, 1);
 8001e18:	2201      	movs	r2, #1
 8001e1a:	4903      	ldr	r1, [pc, #12]	@ (8001e28 <UART_StartReception+0x14>)
 8001e1c:	4803      	ldr	r0, [pc, #12]	@ (8001e2c <UART_StartReception+0x18>)
 8001e1e:	f003 fba4 	bl	800556a <HAL_UART_Receive_IT>
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200045b0 	.word	0x200045b0
 8001e2c:	200044a4 	.word	0x200044a4

08001e30 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART6)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a13      	ldr	r2, [pc, #76]	@ (8001e8c <HAL_UART_RxCpltCallback+0x5c>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d11f      	bne.n	8001e82 <HAL_UART_RxCpltCallback+0x52>
	{
		uint16_t nextHead = (uartRxHead + 1) % UART_RX_BUFFER_SIZE;
 8001e42:	4b13      	ldr	r3, [pc, #76]	@ (8001e90 <HAL_UART_RxCpltCallback+0x60>)
 8001e44:	881b      	ldrh	r3, [r3, #0]
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	3301      	adds	r3, #1
 8001e4a:	425a      	negs	r2, r3
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	bf58      	it	pl
 8001e52:	4253      	negpl	r3, r2
 8001e54:	81fb      	strh	r3, [r7, #14]

		if(nextHead != uartRxTail)
 8001e56:	4b0f      	ldr	r3, [pc, #60]	@ (8001e94 <HAL_UART_RxCpltCallback+0x64>)
 8001e58:	881b      	ldrh	r3, [r3, #0]
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	89fa      	ldrh	r2, [r7, #14]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d00a      	beq.n	8001e78 <HAL_UART_RxCpltCallback+0x48>
		{
			uartRxBuffer[uartRxHead] = uartRxByte;
 8001e62:	4b0b      	ldr	r3, [pc, #44]	@ (8001e90 <HAL_UART_RxCpltCallback+0x60>)
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001e98 <HAL_UART_RxCpltCallback+0x68>)
 8001e6c:	7819      	ldrb	r1, [r3, #0]
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e9c <HAL_UART_RxCpltCallback+0x6c>)
 8001e70:	5499      	strb	r1, [r3, r2]
			uartRxHead = nextHead;
 8001e72:	4a07      	ldr	r2, [pc, #28]	@ (8001e90 <HAL_UART_RxCpltCallback+0x60>)
 8001e74:	89fb      	ldrh	r3, [r7, #14]
 8001e76:	8013      	strh	r3, [r2, #0]
		}

		HAL_UART_Receive_IT(&huart6, &uartRxByte, 1);
 8001e78:	2201      	movs	r2, #1
 8001e7a:	4907      	ldr	r1, [pc, #28]	@ (8001e98 <HAL_UART_RxCpltCallback+0x68>)
 8001e7c:	4808      	ldr	r0, [pc, #32]	@ (8001ea0 <HAL_UART_RxCpltCallback+0x70>)
 8001e7e:	f003 fb74 	bl	800556a <HAL_UART_Receive_IT>
	}
}
 8001e82:	bf00      	nop
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40011400 	.word	0x40011400
 8001e90:	200046b4 	.word	0x200046b4
 8001e94:	200046b6 	.word	0x200046b6
 8001e98:	200045b0 	.word	0x200045b0
 8001e9c:	200045b4 	.word	0x200045b4
 8001ea0:	200044a4 	.word	0x200044a4

08001ea4 <lumen_get_byte>:

void lumen_write_bytes(uint8_t *data, uint32_t length) {
    HAL_UART_Transmit(&huart6, data, length, HAL_MAX_DELAY);
}

uint16_t lumen_get_byte(void) {
 8001ea4:	b480      	push	{r7}
 8001ea6:	b083      	sub	sp, #12
 8001ea8:	af00      	add	r7, sp, #0
	if(uartRxHead == uartRxTail)
 8001eaa:	4b13      	ldr	r3, [pc, #76]	@ (8001ef8 <lumen_get_byte+0x54>)
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	b29a      	uxth	r2, r3
 8001eb0:	4b12      	ldr	r3, [pc, #72]	@ (8001efc <lumen_get_byte+0x58>)
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d102      	bne.n	8001ec0 <lumen_get_byte+0x1c>
	{
		return DATA_NULL;
 8001eba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ebe:	e014      	b.n	8001eea <lumen_get_byte+0x46>
	}

	uint8_t byte = uartRxBuffer[uartRxTail];
 8001ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8001efc <lumen_get_byte+0x58>)
 8001ec2:	881b      	ldrh	r3, [r3, #0]
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	4b0d      	ldr	r3, [pc, #52]	@ (8001f00 <lumen_get_byte+0x5c>)
 8001eca:	5c9b      	ldrb	r3, [r3, r2]
 8001ecc:	71fb      	strb	r3, [r7, #7]
	uartRxTail = (uartRxTail + 1) % UART_RX_BUFFER_SIZE;
 8001ece:	4b0b      	ldr	r3, [pc, #44]	@ (8001efc <lumen_get_byte+0x58>)
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	425a      	negs	r2, r3
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	b2d2      	uxtb	r2, r2
 8001edc:	bf58      	it	pl
 8001ede:	4253      	negpl	r3, r2
 8001ee0:	b29a      	uxth	r2, r3
 8001ee2:	4b06      	ldr	r3, [pc, #24]	@ (8001efc <lumen_get_byte+0x58>)
 8001ee4:	801a      	strh	r2, [r3, #0]
	return byte;
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	b29b      	uxth	r3, r3
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
 8001ef6:	bf00      	nop
 8001ef8:	200046b4 	.word	0x200046b4
 8001efc:	200046b6 	.word	0x200046b6
 8001f00:	200045b4 	.word	0x200045b4

08001f04 <_write>:


//Transmissao para o console do PC
int _write(int fd, unsigned char *buf, int len) {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	60f8      	str	r0, [r7, #12]
 8001f0c:	60b9      	str	r1, [r7, #8]
 8001f0e:	607a      	str	r2, [r7, #4]
  if (fd == 1 || fd == 2) {                     // stdout or stderr ?
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d002      	beq.n	8001f1c <_write+0x18>
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2b02      	cmp	r3, #2
 8001f1a:	d107      	bne.n	8001f2c <_write+0x28>
    HAL_UART_Transmit(&huart2, buf, len, 999);  // Print to the UART
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001f24:	68b9      	ldr	r1, [r7, #8]
 8001f26:	4804      	ldr	r0, [pc, #16]	@ (8001f38 <_write+0x34>)
 8001f28:	f003 fa94 	bl	8005454 <HAL_UART_Transmit>
  }
  return len;
 8001f2c:	687b      	ldr	r3, [r7, #4]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3710      	adds	r7, #16
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	2000445c 	.word	0x2000445c

08001f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f40:	f000 fdac 	bl	8002a9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f44:	f000 f854 	bl	8001ff0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f48:	f000 f97e 	bl	8002248 <MX_GPIO_Init>
  MX_DMA_Init();
 8001f4c:	f000 f94c 	bl	80021e8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001f50:	f000 f8f2 	bl	8002138 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001f54:	f000 f8b8 	bl	80020c8 <MX_SPI1_Init>
  MX_USART6_UART_Init();
 8001f58:	f000 f918 	bl	800218c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  UART_StartReception();
 8001f5c:	f7ff ff5a 	bl	8001e14 <UART_StartReception>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001f60:	f004 fad8 	bl	8006514 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of spiMutex */
  spiMutexHandle = osMutexNew(&spiMutex_attributes);
 8001f64:	4815      	ldr	r0, [pc, #84]	@ (8001fbc <main+0x80>)
 8001f66:	f004 fbcc 	bl	8006702 <osMutexNew>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	4a14      	ldr	r2, [pc, #80]	@ (8001fc0 <main+0x84>)
 8001f6e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of xWaveformQueue */
  xWaveformQueueHandle = osMessageQueueNew (512, 8, &xWaveformQueue_attributes);
 8001f70:	4a14      	ldr	r2, [pc, #80]	@ (8001fc4 <main+0x88>)
 8001f72:	2108      	movs	r1, #8
 8001f74:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001f78:	f004 fcd1 	bl	800691e <osMessageQueueNew>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	4a12      	ldr	r2, [pc, #72]	@ (8001fc8 <main+0x8c>)
 8001f80:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of enernetTask */
  enernetTaskHandle = osThreadNew(StartEnernetTask, NULL, &enernetTask_attributes);
 8001f82:	4a12      	ldr	r2, [pc, #72]	@ (8001fcc <main+0x90>)
 8001f84:	2100      	movs	r1, #0
 8001f86:	4812      	ldr	r0, [pc, #72]	@ (8001fd0 <main+0x94>)
 8001f88:	f004 fb0e 	bl	80065a8 <osThreadNew>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	4a11      	ldr	r2, [pc, #68]	@ (8001fd4 <main+0x98>)
 8001f90:	6013      	str	r3, [r2, #0]

  /* creation of waveformTask */
  waveformTaskHandle = osThreadNew(StartWaveformTask, NULL, &waveformTask_attributes);
 8001f92:	4a11      	ldr	r2, [pc, #68]	@ (8001fd8 <main+0x9c>)
 8001f94:	2100      	movs	r1, #0
 8001f96:	4811      	ldr	r0, [pc, #68]	@ (8001fdc <main+0xa0>)
 8001f98:	f004 fb06 	bl	80065a8 <osThreadNew>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	4a10      	ldr	r2, [pc, #64]	@ (8001fe0 <main+0xa4>)
 8001fa0:	6013      	str	r3, [r2, #0]

  /* creation of uartTransmitTas */
  uartTransmitTasHandle = osThreadNew(StartUartTransmitTask, NULL, &uartTransmitTas_attributes);
 8001fa2:	4a10      	ldr	r2, [pc, #64]	@ (8001fe4 <main+0xa8>)
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4810      	ldr	r0, [pc, #64]	@ (8001fe8 <main+0xac>)
 8001fa8:	f004 fafe 	bl	80065a8 <osThreadNew>
 8001fac:	4603      	mov	r3, r0
 8001fae:	4a0f      	ldr	r2, [pc, #60]	@ (8001fec <main+0xb0>)
 8001fb0:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001fb2:	f004 fad3 	bl	800655c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001fb6:	bf00      	nop
 8001fb8:	e7fd      	b.n	8001fb6 <main+0x7a>
 8001fba:	bf00      	nop
 8001fbc:	0800c7dc 	.word	0x0800c7dc
 8001fc0:	2000455c 	.word	0x2000455c
 8001fc4:	0800c7c4 	.word	0x0800c7c4
 8001fc8:	20004558 	.word	0x20004558
 8001fcc:	0800c758 	.word	0x0800c758
 8001fd0:	08002365 	.word	0x08002365
 8001fd4:	2000454c 	.word	0x2000454c
 8001fd8:	0800c77c 	.word	0x0800c77c
 8001fdc:	08002375 	.word	0x08002375
 8001fe0:	20004550 	.word	0x20004550
 8001fe4:	0800c7a0 	.word	0x0800c7a0
 8001fe8:	0800238b 	.word	0x0800238b
 8001fec:	20004554 	.word	0x20004554

08001ff0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b094      	sub	sp, #80	@ 0x50
 8001ff4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ff6:	f107 031c 	add.w	r3, r7, #28
 8001ffa:	2234      	movs	r2, #52	@ 0x34
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	4618      	mov	r0, r3
 8002000:	f008 fc24 	bl	800a84c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002004:	f107 0308 	add.w	r3, r7, #8
 8002008:	2200      	movs	r2, #0
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	605a      	str	r2, [r3, #4]
 800200e:	609a      	str	r2, [r3, #8]
 8002010:	60da      	str	r2, [r3, #12]
 8002012:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002014:	2300      	movs	r3, #0
 8002016:	607b      	str	r3, [r7, #4]
 8002018:	4b29      	ldr	r3, [pc, #164]	@ (80020c0 <SystemClock_Config+0xd0>)
 800201a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201c:	4a28      	ldr	r2, [pc, #160]	@ (80020c0 <SystemClock_Config+0xd0>)
 800201e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002022:	6413      	str	r3, [r2, #64]	@ 0x40
 8002024:	4b26      	ldr	r3, [pc, #152]	@ (80020c0 <SystemClock_Config+0xd0>)
 8002026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800202c:	607b      	str	r3, [r7, #4]
 800202e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002030:	2300      	movs	r3, #0
 8002032:	603b      	str	r3, [r7, #0]
 8002034:	4b23      	ldr	r3, [pc, #140]	@ (80020c4 <SystemClock_Config+0xd4>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a22      	ldr	r2, [pc, #136]	@ (80020c4 <SystemClock_Config+0xd4>)
 800203a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <SystemClock_Config+0xd4>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002048:	603b      	str	r3, [r7, #0]
 800204a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800204c:	2302      	movs	r3, #2
 800204e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002050:	2301      	movs	r3, #1
 8002052:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002054:	2310      	movs	r3, #16
 8002056:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002058:	2302      	movs	r3, #2
 800205a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800205c:	2300      	movs	r3, #0
 800205e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002060:	2308      	movs	r3, #8
 8002062:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 150;
 8002064:	2396      	movs	r3, #150	@ 0x96
 8002066:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002068:	2302      	movs	r3, #2
 800206a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800206c:	2302      	movs	r3, #2
 800206e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002070:	2302      	movs	r3, #2
 8002072:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002074:	f107 031c 	add.w	r3, r7, #28
 8002078:	4618      	mov	r0, r3
 800207a:	f001 fef1 	bl	8003e60 <HAL_RCC_OscConfig>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002084:	f000 f99e 	bl	80023c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002088:	230f      	movs	r3, #15
 800208a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800208c:	2302      	movs	r3, #2
 800208e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002094:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002098:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800209a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800209e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80020a0:	f107 0308 	add.w	r3, r7, #8
 80020a4:	2104      	movs	r1, #4
 80020a6:	4618      	mov	r0, r3
 80020a8:	f001 fbe4 	bl	8003874 <HAL_RCC_ClockConfig>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80020b2:	f000 f987 	bl	80023c4 <Error_Handler>
  }
}
 80020b6:	bf00      	nop
 80020b8:	3750      	adds	r7, #80	@ 0x50
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40007000 	.word	0x40007000

080020c8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80020cc:	4b18      	ldr	r3, [pc, #96]	@ (8002130 <MX_SPI1_Init+0x68>)
 80020ce:	4a19      	ldr	r2, [pc, #100]	@ (8002134 <MX_SPI1_Init+0x6c>)
 80020d0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020d2:	4b17      	ldr	r3, [pc, #92]	@ (8002130 <MX_SPI1_Init+0x68>)
 80020d4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80020d8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020da:	4b15      	ldr	r3, [pc, #84]	@ (8002130 <MX_SPI1_Init+0x68>)
 80020dc:	2200      	movs	r2, #0
 80020de:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80020e0:	4b13      	ldr	r3, [pc, #76]	@ (8002130 <MX_SPI1_Init+0x68>)
 80020e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020e6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020e8:	4b11      	ldr	r3, [pc, #68]	@ (8002130 <MX_SPI1_Init+0x68>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020ee:	4b10      	ldr	r3, [pc, #64]	@ (8002130 <MX_SPI1_Init+0x68>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002130 <MX_SPI1_Init+0x68>)
 80020f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020fa:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80020fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002130 <MX_SPI1_Init+0x68>)
 80020fe:	2208      	movs	r2, #8
 8002100:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002102:	4b0b      	ldr	r3, [pc, #44]	@ (8002130 <MX_SPI1_Init+0x68>)
 8002104:	2200      	movs	r2, #0
 8002106:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002108:	4b09      	ldr	r3, [pc, #36]	@ (8002130 <MX_SPI1_Init+0x68>)
 800210a:	2200      	movs	r2, #0
 800210c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800210e:	4b08      	ldr	r3, [pc, #32]	@ (8002130 <MX_SPI1_Init+0x68>)
 8002110:	2200      	movs	r2, #0
 8002112:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002114:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <MX_SPI1_Init+0x68>)
 8002116:	220a      	movs	r2, #10
 8002118:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800211a:	4805      	ldr	r0, [pc, #20]	@ (8002130 <MX_SPI1_Init+0x68>)
 800211c:	f002 f93e 	bl	800439c <HAL_SPI_Init>
 8002120:	4603      	mov	r3, r0
 8002122:	2b00      	cmp	r3, #0
 8002124:	d001      	beq.n	800212a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002126:	f000 f94d 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800212a:	bf00      	nop
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20004344 	.word	0x20004344
 8002134:	40013000 	.word	0x40013000

08002138 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800213c:	4b11      	ldr	r3, [pc, #68]	@ (8002184 <MX_USART2_UART_Init+0x4c>)
 800213e:	4a12      	ldr	r2, [pc, #72]	@ (8002188 <MX_USART2_UART_Init+0x50>)
 8002140:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002142:	4b10      	ldr	r3, [pc, #64]	@ (8002184 <MX_USART2_UART_Init+0x4c>)
 8002144:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002148:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800214a:	4b0e      	ldr	r3, [pc, #56]	@ (8002184 <MX_USART2_UART_Init+0x4c>)
 800214c:	2200      	movs	r2, #0
 800214e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002150:	4b0c      	ldr	r3, [pc, #48]	@ (8002184 <MX_USART2_UART_Init+0x4c>)
 8002152:	2200      	movs	r2, #0
 8002154:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002156:	4b0b      	ldr	r3, [pc, #44]	@ (8002184 <MX_USART2_UART_Init+0x4c>)
 8002158:	2200      	movs	r2, #0
 800215a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800215c:	4b09      	ldr	r3, [pc, #36]	@ (8002184 <MX_USART2_UART_Init+0x4c>)
 800215e:	220c      	movs	r2, #12
 8002160:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002162:	4b08      	ldr	r3, [pc, #32]	@ (8002184 <MX_USART2_UART_Init+0x4c>)
 8002164:	2200      	movs	r2, #0
 8002166:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002168:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <MX_USART2_UART_Init+0x4c>)
 800216a:	2200      	movs	r2, #0
 800216c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800216e:	4805      	ldr	r0, [pc, #20]	@ (8002184 <MX_USART2_UART_Init+0x4c>)
 8002170:	f003 f920 	bl	80053b4 <HAL_UART_Init>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800217a:	f000 f923 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	2000445c 	.word	0x2000445c
 8002188:	40004400 	.word	0x40004400

0800218c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */
  huart6.hdmatx = &hdma_usart6_tx;
 8002190:	4b12      	ldr	r3, [pc, #72]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 8002192:	4a13      	ldr	r2, [pc, #76]	@ (80021e0 <MX_USART6_UART_Init+0x54>)
 8002194:	639a      	str	r2, [r3, #56]	@ 0x38
  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002196:	4b11      	ldr	r3, [pc, #68]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 8002198:	4a12      	ldr	r2, [pc, #72]	@ (80021e4 <MX_USART6_UART_Init+0x58>)
 800219a:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800219c:	4b0f      	ldr	r3, [pc, #60]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 800219e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80021a2:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80021a4:	4b0d      	ldr	r3, [pc, #52]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80021aa:	4b0c      	ldr	r3, [pc, #48]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80021b0:	4b0a      	ldr	r3, [pc, #40]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80021b6:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 80021b8:	220c      	movs	r2, #12
 80021ba:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021bc:	4b07      	ldr	r3, [pc, #28]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 80021be:	2200      	movs	r2, #0
 80021c0:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80021c2:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80021c8:	4804      	ldr	r0, [pc, #16]	@ (80021dc <MX_USART6_UART_Init+0x50>)
 80021ca:	f003 f8f3 	bl	80053b4 <HAL_UART_Init>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_USART6_UART_Init+0x4c>
  {
    Error_Handler();
 80021d4:	f000 f8f6 	bl	80023c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80021d8:	bf00      	nop
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	200044a4 	.word	0x200044a4
 80021e0:	200044ec 	.word	0x200044ec
 80021e4:	40011400 	.word	0x40011400

080021e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	607b      	str	r3, [r7, #4]
 80021f2:	4b14      	ldr	r3, [pc, #80]	@ (8002244 <MX_DMA_Init+0x5c>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f6:	4a13      	ldr	r2, [pc, #76]	@ (8002244 <MX_DMA_Init+0x5c>)
 80021f8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80021fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021fe:	4b11      	ldr	r3, [pc, #68]	@ (8002244 <MX_DMA_Init+0x5c>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002202:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002206:	607b      	str	r3, [r7, #4]
 8002208:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800220a:	2200      	movs	r2, #0
 800220c:	2105      	movs	r1, #5
 800220e:	2038      	movs	r0, #56	@ 0x38
 8002210:	f000 fd3e 	bl	8002c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002214:	2038      	movs	r0, #56	@ 0x38
 8002216:	f000 fd57 	bl	8002cc8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 800221a:	2200      	movs	r2, #0
 800221c:	2105      	movs	r1, #5
 800221e:	203b      	movs	r0, #59	@ 0x3b
 8002220:	f000 fd36 	bl	8002c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002224:	203b      	movs	r0, #59	@ 0x3b
 8002226:	f000 fd4f 	bl	8002cc8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 800222a:	2200      	movs	r2, #0
 800222c:	2105      	movs	r1, #5
 800222e:	2045      	movs	r0, #69	@ 0x45
 8002230:	f000 fd2e 	bl	8002c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002234:	2045      	movs	r0, #69	@ 0x45
 8002236:	f000 fd47 	bl	8002cc8 <HAL_NVIC_EnableIRQ>

}
 800223a:	bf00      	nop
 800223c:	3708      	adds	r7, #8
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40023800 	.word	0x40023800

08002248 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b08a      	sub	sp, #40	@ 0x28
 800224c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224e:	f107 0314 	add.w	r3, r7, #20
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	60da      	str	r2, [r3, #12]
 800225c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	4b3d      	ldr	r3, [pc, #244]	@ (8002358 <MX_GPIO_Init+0x110>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002266:	4a3c      	ldr	r2, [pc, #240]	@ (8002358 <MX_GPIO_Init+0x110>)
 8002268:	f043 0304 	orr.w	r3, r3, #4
 800226c:	6313      	str	r3, [r2, #48]	@ 0x30
 800226e:	4b3a      	ldr	r3, [pc, #232]	@ (8002358 <MX_GPIO_Init+0x110>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002272:	f003 0304 	and.w	r3, r3, #4
 8002276:	613b      	str	r3, [r7, #16]
 8002278:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	4b36      	ldr	r3, [pc, #216]	@ (8002358 <MX_GPIO_Init+0x110>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	4a35      	ldr	r2, [pc, #212]	@ (8002358 <MX_GPIO_Init+0x110>)
 8002284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002288:	6313      	str	r3, [r2, #48]	@ 0x30
 800228a:	4b33      	ldr	r3, [pc, #204]	@ (8002358 <MX_GPIO_Init+0x110>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	60bb      	str	r3, [r7, #8]
 800229a:	4b2f      	ldr	r3, [pc, #188]	@ (8002358 <MX_GPIO_Init+0x110>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	4a2e      	ldr	r2, [pc, #184]	@ (8002358 <MX_GPIO_Init+0x110>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a6:	4b2c      	ldr	r3, [pc, #176]	@ (8002358 <MX_GPIO_Init+0x110>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	60bb      	str	r3, [r7, #8]
 80022b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	607b      	str	r3, [r7, #4]
 80022b6:	4b28      	ldr	r3, [pc, #160]	@ (8002358 <MX_GPIO_Init+0x110>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ba:	4a27      	ldr	r2, [pc, #156]	@ (8002358 <MX_GPIO_Init+0x110>)
 80022bc:	f043 0302 	orr.w	r3, r3, #2
 80022c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c2:	4b25      	ldr	r3, [pc, #148]	@ (8002358 <MX_GPIO_Init+0x110>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c6:	f003 0302 	and.w	r3, r3, #2
 80022ca:	607b      	str	r3, [r7, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|CS_SPI1_Pin, GPIO_PIN_RESET);
 80022ce:	2200      	movs	r2, #0
 80022d0:	f44f 5104 	mov.w	r1, #8448	@ 0x2100
 80022d4:	4821      	ldr	r0, [pc, #132]	@ (800235c <MX_GPIO_Init+0x114>)
 80022d6:	f001 fa9b 	bl	8003810 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IRQ1_ADE_Pin */
  GPIO_InitStruct.Pin = IRQ1_ADE_Pin;
 80022da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80022e0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80022e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022e6:	2301      	movs	r3, #1
 80022e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRQ1_ADE_GPIO_Port, &GPIO_InitStruct);
 80022ea:	f107 0314 	add.w	r3, r7, #20
 80022ee:	4619      	mov	r1, r3
 80022f0:	481a      	ldr	r0, [pc, #104]	@ (800235c <MX_GPIO_Init+0x114>)
 80022f2:	f001 f8f9 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin CS_SPI1_Pin */
  GPIO_InitStruct.Pin = LED_Pin|CS_SPI1_Pin;
 80022f6:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 80022fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022fc:	2301      	movs	r3, #1
 80022fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002304:	2300      	movs	r3, #0
 8002306:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002308:	f107 0314 	add.w	r3, r7, #20
 800230c:	4619      	mov	r1, r3
 800230e:	4813      	ldr	r0, [pc, #76]	@ (800235c <MX_GPIO_Init+0x114>)
 8002310:	f001 f8ea 	bl	80034e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ0_ADE_Pin */
  GPIO_InitStruct.Pin = IRQ0_ADE_Pin;
 8002314:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002318:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800231a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800231e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002320:	2301      	movs	r3, #1
 8002322:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRQ0_ADE_GPIO_Port, &GPIO_InitStruct);
 8002324:	f107 0314 	add.w	r3, r7, #20
 8002328:	4619      	mov	r1, r3
 800232a:	480d      	ldr	r0, [pc, #52]	@ (8002360 <MX_GPIO_Init+0x118>)
 800232c:	f001 f8dc 	bl	80034e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002330:	2200      	movs	r2, #0
 8002332:	2105      	movs	r1, #5
 8002334:	2017      	movs	r0, #23
 8002336:	f000 fcab 	bl	8002c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800233a:	2017      	movs	r0, #23
 800233c:	f000 fcc4 	bl	8002cc8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002340:	2200      	movs	r2, #0
 8002342:	2105      	movs	r1, #5
 8002344:	2028      	movs	r0, #40	@ 0x28
 8002346:	f000 fca3 	bl	8002c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800234a:	2028      	movs	r0, #40	@ 0x28
 800234c:	f000 fcbc 	bl	8002cc8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002350:	bf00      	nop
 8002352:	3728      	adds	r7, #40	@ 0x28
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40023800 	.word	0x40023800
 800235c:	40020400 	.word	0x40020400
 8002360:	40020000 	.word	0x40020000

08002364 <StartEnernetTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEnernetTask */
void StartEnernetTask(void *argument)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	//App_loop();
	//ADE9000_Trigger_Detector();
    osDelay(1);
 800236c:	2001      	movs	r0, #1
 800236e:	f004 f9ad 	bl	80066cc <osDelay>
 8002372:	e7fb      	b.n	800236c <StartEnernetTask+0x8>

08002374 <StartWaveformTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWaveformTask */
void StartWaveformTask(void *argument)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  //ADE9000_Init();
  /* Infinite loop */
  for(;;)
  {
	//ADE9000_Main_WFB();
	mainPrint_Waveform();
 800237c:	f7ff f86a 	bl	8001454 <mainPrint_Waveform>
    osDelay(1);
 8002380:	2001      	movs	r0, #1
 8002382:	f004 f9a3 	bl	80066cc <osDelay>
	mainPrint_Waveform();
 8002386:	bf00      	nop
 8002388:	e7f8      	b.n	800237c <StartWaveformTask+0x8>

0800238a <StartUartTransmitTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartUartTransmitTask */
void StartUartTransmitTask(void *argument)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	b082      	sub	sp, #8
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartUartTransmitTask */
  /* Infinite loop */
  for(;;)
  {
	UartTransmit();
 8002392:	f7ff f897 	bl	80014c4 <UartTransmit>
    osDelay(1);
 8002396:	2001      	movs	r0, #1
 8002398:	f004 f998 	bl	80066cc <osDelay>
	UartTransmit();
 800239c:	bf00      	nop
 800239e:	e7f8      	b.n	8002392 <StartUartTransmitTask+0x8>

080023a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a04      	ldr	r2, [pc, #16]	@ (80023c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d101      	bne.n	80023b6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80023b2:	f000 fb95 	bl	8002ae0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40001400 	.word	0x40001400

080023c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023c8:	b672      	cpsid	i
}
 80023ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <Error_Handler+0x8>

080023d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023d6:	2300      	movs	r3, #0
 80023d8:	607b      	str	r3, [r7, #4]
 80023da:	4b12      	ldr	r3, [pc, #72]	@ (8002424 <HAL_MspInit+0x54>)
 80023dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023de:	4a11      	ldr	r2, [pc, #68]	@ (8002424 <HAL_MspInit+0x54>)
 80023e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002424 <HAL_MspInit+0x54>)
 80023e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023ee:	607b      	str	r3, [r7, #4]
 80023f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	603b      	str	r3, [r7, #0]
 80023f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002424 <HAL_MspInit+0x54>)
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002424 <HAL_MspInit+0x54>)
 80023fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002400:	6413      	str	r3, [r2, #64]	@ 0x40
 8002402:	4b08      	ldr	r3, [pc, #32]	@ (8002424 <HAL_MspInit+0x54>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240a:	603b      	str	r3, [r7, #0]
 800240c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800240e:	2200      	movs	r2, #0
 8002410:	210f      	movs	r1, #15
 8002412:	f06f 0001 	mvn.w	r0, #1
 8002416:	f000 fc3b 	bl	8002c90 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	40023800 	.word	0x40023800

08002428 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b08a      	sub	sp, #40	@ 0x28
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002430:	f107 0314 	add.w	r3, r7, #20
 8002434:	2200      	movs	r2, #0
 8002436:	601a      	str	r2, [r3, #0]
 8002438:	605a      	str	r2, [r3, #4]
 800243a:	609a      	str	r2, [r3, #8]
 800243c:	60da      	str	r2, [r3, #12]
 800243e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a49      	ldr	r2, [pc, #292]	@ (800256c <HAL_SPI_MspInit+0x144>)
 8002446:	4293      	cmp	r3, r2
 8002448:	f040 808c 	bne.w	8002564 <HAL_SPI_MspInit+0x13c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800244c:	2300      	movs	r3, #0
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	4b47      	ldr	r3, [pc, #284]	@ (8002570 <HAL_SPI_MspInit+0x148>)
 8002452:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002454:	4a46      	ldr	r2, [pc, #280]	@ (8002570 <HAL_SPI_MspInit+0x148>)
 8002456:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800245a:	6453      	str	r3, [r2, #68]	@ 0x44
 800245c:	4b44      	ldr	r3, [pc, #272]	@ (8002570 <HAL_SPI_MspInit+0x148>)
 800245e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002460:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002464:	613b      	str	r3, [r7, #16]
 8002466:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002468:	2300      	movs	r3, #0
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	4b40      	ldr	r3, [pc, #256]	@ (8002570 <HAL_SPI_MspInit+0x148>)
 800246e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002470:	4a3f      	ldr	r2, [pc, #252]	@ (8002570 <HAL_SPI_MspInit+0x148>)
 8002472:	f043 0301 	orr.w	r3, r3, #1
 8002476:	6313      	str	r3, [r2, #48]	@ 0x30
 8002478:	4b3d      	ldr	r3, [pc, #244]	@ (8002570 <HAL_SPI_MspInit+0x148>)
 800247a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247c:	f003 0301 	and.w	r3, r3, #1
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002484:	23e0      	movs	r3, #224	@ 0xe0
 8002486:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002488:	2302      	movs	r3, #2
 800248a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248c:	2300      	movs	r3, #0
 800248e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002490:	2303      	movs	r3, #3
 8002492:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002494:	2305      	movs	r3, #5
 8002496:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002498:	f107 0314 	add.w	r3, r7, #20
 800249c:	4619      	mov	r1, r3
 800249e:	4835      	ldr	r0, [pc, #212]	@ (8002574 <HAL_SPI_MspInit+0x14c>)
 80024a0:	f001 f822 	bl	80034e8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 80024a4:	4b34      	ldr	r3, [pc, #208]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024a6:	4a35      	ldr	r2, [pc, #212]	@ (800257c <HAL_SPI_MspInit+0x154>)
 80024a8:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 80024aa:	4b33      	ldr	r3, [pc, #204]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024ac:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80024b0:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024b2:	4b31      	ldr	r3, [pc, #196]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024b8:	4b2f      	ldr	r3, [pc, #188]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024be:	4b2e      	ldr	r3, [pc, #184]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024c4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80024c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80024cc:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024ce:	4b2a      	ldr	r3, [pc, #168]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024d4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80024d6:	4b28      	ldr	r3, [pc, #160]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024d8:	2200      	movs	r2, #0
 80024da:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024dc:	4b26      	ldr	r3, [pc, #152]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024de:	2200      	movs	r2, #0
 80024e0:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024e2:	4b25      	ldr	r3, [pc, #148]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80024e8:	4823      	ldr	r0, [pc, #140]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024ea:	f000 fbfb 	bl	8002ce4 <HAL_DMA_Init>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <HAL_SPI_MspInit+0xd0>
    {
      Error_Handler();
 80024f4:	f7ff ff66 	bl	80023c4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a1f      	ldr	r2, [pc, #124]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 80024fc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80024fe:	4a1e      	ldr	r2, [pc, #120]	@ (8002578 <HAL_SPI_MspInit+0x150>)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002504:	4b1e      	ldr	r3, [pc, #120]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 8002506:	4a1f      	ldr	r2, [pc, #124]	@ (8002584 <HAL_SPI_MspInit+0x15c>)
 8002508:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 800250a:	4b1d      	ldr	r3, [pc, #116]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 800250c:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002510:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002512:	4b1b      	ldr	r3, [pc, #108]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 8002514:	2240      	movs	r2, #64	@ 0x40
 8002516:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002518:	4b19      	ldr	r3, [pc, #100]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 800251a:	2200      	movs	r2, #0
 800251c:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800251e:	4b18      	ldr	r3, [pc, #96]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 8002520:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002524:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002526:	4b16      	ldr	r3, [pc, #88]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 8002528:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800252c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800252e:	4b14      	ldr	r3, [pc, #80]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 8002530:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002534:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002536:	4b12      	ldr	r3, [pc, #72]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 8002538:	2200      	movs	r2, #0
 800253a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800253c:	4b10      	ldr	r3, [pc, #64]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 800253e:	2200      	movs	r2, #0
 8002540:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002542:	4b0f      	ldr	r3, [pc, #60]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 8002544:	2200      	movs	r2, #0
 8002546:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002548:	480d      	ldr	r0, [pc, #52]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 800254a:	f000 fbcb 	bl	8002ce4 <HAL_DMA_Init>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <HAL_SPI_MspInit+0x130>
    {
      Error_Handler();
 8002554:	f7ff ff36 	bl	80023c4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a09      	ldr	r2, [pc, #36]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 800255c:	649a      	str	r2, [r3, #72]	@ 0x48
 800255e:	4a08      	ldr	r2, [pc, #32]	@ (8002580 <HAL_SPI_MspInit+0x158>)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002564:	bf00      	nop
 8002566:	3728      	adds	r7, #40	@ 0x28
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	40013000 	.word	0x40013000
 8002570:	40023800 	.word	0x40023800
 8002574:	40020000 	.word	0x40020000
 8002578:	2000439c 	.word	0x2000439c
 800257c:	40026410 	.word	0x40026410
 8002580:	200043fc 	.word	0x200043fc
 8002584:	40026458 	.word	0x40026458

08002588 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b08c      	sub	sp, #48	@ 0x30
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002590:	f107 031c 	add.w	r3, r7, #28
 8002594:	2200      	movs	r2, #0
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	605a      	str	r2, [r3, #4]
 800259a:	609a      	str	r2, [r3, #8]
 800259c:	60da      	str	r2, [r3, #12]
 800259e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a51      	ldr	r2, [pc, #324]	@ (80026ec <HAL_UART_MspInit+0x164>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d134      	bne.n	8002614 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	61bb      	str	r3, [r7, #24]
 80025ae:	4b50      	ldr	r3, [pc, #320]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	4a4f      	ldr	r2, [pc, #316]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 80025b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ba:	4b4d      	ldr	r3, [pc, #308]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 80025bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c2:	61bb      	str	r3, [r7, #24]
 80025c4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
 80025ca:	4b49      	ldr	r3, [pc, #292]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ce:	4a48      	ldr	r2, [pc, #288]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 80025d0:	f043 0301 	orr.w	r3, r3, #1
 80025d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025d6:	4b46      	ldr	r3, [pc, #280]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80025e2:	230c      	movs	r3, #12
 80025e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e6:	2302      	movs	r3, #2
 80025e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ea:	2300      	movs	r3, #0
 80025ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ee:	2303      	movs	r3, #3
 80025f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025f2:	2307      	movs	r3, #7
 80025f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f6:	f107 031c 	add.w	r3, r7, #28
 80025fa:	4619      	mov	r1, r3
 80025fc:	483d      	ldr	r0, [pc, #244]	@ (80026f4 <HAL_UART_MspInit+0x16c>)
 80025fe:	f000 ff73 	bl	80034e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002602:	2200      	movs	r2, #0
 8002604:	2105      	movs	r1, #5
 8002606:	2026      	movs	r0, #38	@ 0x26
 8002608:	f000 fb42 	bl	8002c90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800260c:	2026      	movs	r0, #38	@ 0x26
 800260e:	f000 fb5b 	bl	8002cc8 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002612:	e066      	b.n	80026e2 <HAL_UART_MspInit+0x15a>
  else if(huart->Instance==USART6)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a37      	ldr	r2, [pc, #220]	@ (80026f8 <HAL_UART_MspInit+0x170>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d161      	bne.n	80026e2 <HAL_UART_MspInit+0x15a>
    __HAL_RCC_USART6_CLK_ENABLE();
 800261e:	2300      	movs	r3, #0
 8002620:	613b      	str	r3, [r7, #16]
 8002622:	4b33      	ldr	r3, [pc, #204]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 8002624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002626:	4a32      	ldr	r2, [pc, #200]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 8002628:	f043 0320 	orr.w	r3, r3, #32
 800262c:	6453      	str	r3, [r2, #68]	@ 0x44
 800262e:	4b30      	ldr	r3, [pc, #192]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 8002630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002632:	f003 0320 	and.w	r3, r3, #32
 8002636:	613b      	str	r3, [r7, #16]
 8002638:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800263a:	2300      	movs	r3, #0
 800263c:	60fb      	str	r3, [r7, #12]
 800263e:	4b2c      	ldr	r3, [pc, #176]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	4a2b      	ldr	r2, [pc, #172]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 8002644:	f043 0304 	orr.w	r3, r3, #4
 8002648:	6313      	str	r3, [r2, #48]	@ 0x30
 800264a:	4b29      	ldr	r3, [pc, #164]	@ (80026f0 <HAL_UART_MspInit+0x168>)
 800264c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264e:	f003 0304 	and.w	r3, r3, #4
 8002652:	60fb      	str	r3, [r7, #12]
 8002654:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002656:	23c0      	movs	r3, #192	@ 0xc0
 8002658:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265a:	2302      	movs	r3, #2
 800265c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265e:	2300      	movs	r3, #0
 8002660:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002662:	2303      	movs	r3, #3
 8002664:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002666:	2308      	movs	r3, #8
 8002668:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800266a:	f107 031c 	add.w	r3, r7, #28
 800266e:	4619      	mov	r1, r3
 8002670:	4822      	ldr	r0, [pc, #136]	@ (80026fc <HAL_UART_MspInit+0x174>)
 8002672:	f000 ff39 	bl	80034e8 <HAL_GPIO_Init>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8002676:	4b22      	ldr	r3, [pc, #136]	@ (8002700 <HAL_UART_MspInit+0x178>)
 8002678:	4a22      	ldr	r2, [pc, #136]	@ (8002704 <HAL_UART_MspInit+0x17c>)
 800267a:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800267c:	4b20      	ldr	r3, [pc, #128]	@ (8002700 <HAL_UART_MspInit+0x178>)
 800267e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002682:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002684:	4b1e      	ldr	r3, [pc, #120]	@ (8002700 <HAL_UART_MspInit+0x178>)
 8002686:	2240      	movs	r2, #64	@ 0x40
 8002688:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800268a:	4b1d      	ldr	r3, [pc, #116]	@ (8002700 <HAL_UART_MspInit+0x178>)
 800268c:	2200      	movs	r2, #0
 800268e:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002690:	4b1b      	ldr	r3, [pc, #108]	@ (8002700 <HAL_UART_MspInit+0x178>)
 8002692:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002696:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002698:	4b19      	ldr	r3, [pc, #100]	@ (8002700 <HAL_UART_MspInit+0x178>)
 800269a:	2200      	movs	r2, #0
 800269c:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800269e:	4b18      	ldr	r3, [pc, #96]	@ (8002700 <HAL_UART_MspInit+0x178>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 80026a4:	4b16      	ldr	r3, [pc, #88]	@ (8002700 <HAL_UART_MspInit+0x178>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80026aa:	4b15      	ldr	r3, [pc, #84]	@ (8002700 <HAL_UART_MspInit+0x178>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026b0:	4b13      	ldr	r3, [pc, #76]	@ (8002700 <HAL_UART_MspInit+0x178>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 80026b6:	4812      	ldr	r0, [pc, #72]	@ (8002700 <HAL_UART_MspInit+0x178>)
 80026b8:	f000 fb14 	bl	8002ce4 <HAL_DMA_Init>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <HAL_UART_MspInit+0x13e>
      Error_Handler();
 80026c2:	f7ff fe7f 	bl	80023c4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002700 <HAL_UART_MspInit+0x178>)
 80026ca:	639a      	str	r2, [r3, #56]	@ 0x38
 80026cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002700 <HAL_UART_MspInit+0x178>)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2105      	movs	r1, #5
 80026d6:	2047      	movs	r0, #71	@ 0x47
 80026d8:	f000 fada 	bl	8002c90 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80026dc:	2047      	movs	r0, #71	@ 0x47
 80026de:	f000 faf3 	bl	8002cc8 <HAL_NVIC_EnableIRQ>
}
 80026e2:	bf00      	nop
 80026e4:	3730      	adds	r7, #48	@ 0x30
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40004400 	.word	0x40004400
 80026f0:	40023800 	.word	0x40023800
 80026f4:	40020000 	.word	0x40020000
 80026f8:	40011400 	.word	0x40011400
 80026fc:	40020800 	.word	0x40020800
 8002700:	200044ec 	.word	0x200044ec
 8002704:	400264a0 	.word	0x400264a0

08002708 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08e      	sub	sp, #56	@ 0x38
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002710:	2300      	movs	r3, #0
 8002712:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002718:	2300      	movs	r3, #0
 800271a:	60fb      	str	r3, [r7, #12]
 800271c:	4b33      	ldr	r3, [pc, #204]	@ (80027ec <HAL_InitTick+0xe4>)
 800271e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002720:	4a32      	ldr	r2, [pc, #200]	@ (80027ec <HAL_InitTick+0xe4>)
 8002722:	f043 0320 	orr.w	r3, r3, #32
 8002726:	6413      	str	r3, [r2, #64]	@ 0x40
 8002728:	4b30      	ldr	r3, [pc, #192]	@ (80027ec <HAL_InitTick+0xe4>)
 800272a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272c:	f003 0320 	and.w	r3, r3, #32
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002734:	f107 0210 	add.w	r2, r7, #16
 8002738:	f107 0314 	add.w	r3, r7, #20
 800273c:	4611      	mov	r1, r2
 800273e:	4618      	mov	r0, r3
 8002740:	f001 f9b2 	bl	8003aa8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002744:	6a3b      	ldr	r3, [r7, #32]
 8002746:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800274a:	2b00      	cmp	r3, #0
 800274c:	d103      	bne.n	8002756 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800274e:	f001 f983 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 8002752:	6378      	str	r0, [r7, #52]	@ 0x34
 8002754:	e004      	b.n	8002760 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002756:	f001 f97f 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 800275a:	4603      	mov	r3, r0
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002760:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002762:	4a23      	ldr	r2, [pc, #140]	@ (80027f0 <HAL_InitTick+0xe8>)
 8002764:	fba2 2303 	umull	r2, r3, r2, r3
 8002768:	0c9b      	lsrs	r3, r3, #18
 800276a:	3b01      	subs	r3, #1
 800276c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 800276e:	4b21      	ldr	r3, [pc, #132]	@ (80027f4 <HAL_InitTick+0xec>)
 8002770:	4a21      	ldr	r2, [pc, #132]	@ (80027f8 <HAL_InitTick+0xf0>)
 8002772:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8002774:	4b1f      	ldr	r3, [pc, #124]	@ (80027f4 <HAL_InitTick+0xec>)
 8002776:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800277a:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 800277c:	4a1d      	ldr	r2, [pc, #116]	@ (80027f4 <HAL_InitTick+0xec>)
 800277e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002780:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002782:	4b1c      	ldr	r3, [pc, #112]	@ (80027f4 <HAL_InitTick+0xec>)
 8002784:	2200      	movs	r2, #0
 8002786:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002788:	4b1a      	ldr	r3, [pc, #104]	@ (80027f4 <HAL_InitTick+0xec>)
 800278a:	2200      	movs	r2, #0
 800278c:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800278e:	4b19      	ldr	r3, [pc, #100]	@ (80027f4 <HAL_InitTick+0xec>)
 8002790:	2200      	movs	r2, #0
 8002792:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8002794:	4817      	ldr	r0, [pc, #92]	@ (80027f4 <HAL_InitTick+0xec>)
 8002796:	f002 fb71 	bl	8004e7c <HAL_TIM_Base_Init>
 800279a:	4603      	mov	r3, r0
 800279c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80027a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d11b      	bne.n	80027e0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80027a8:	4812      	ldr	r0, [pc, #72]	@ (80027f4 <HAL_InitTick+0xec>)
 80027aa:	f002 fbc1 	bl	8004f30 <HAL_TIM_Base_Start_IT>
 80027ae:	4603      	mov	r3, r0
 80027b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80027b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d111      	bne.n	80027e0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80027bc:	2037      	movs	r0, #55	@ 0x37
 80027be:	f000 fa83 	bl	8002cc8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2b0f      	cmp	r3, #15
 80027c6:	d808      	bhi.n	80027da <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80027c8:	2200      	movs	r2, #0
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	2037      	movs	r0, #55	@ 0x37
 80027ce:	f000 fa5f 	bl	8002c90 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027d2:	4a0a      	ldr	r2, [pc, #40]	@ (80027fc <HAL_InitTick+0xf4>)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6013      	str	r3, [r2, #0]
 80027d8:	e002      	b.n	80027e0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80027e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3738      	adds	r7, #56	@ 0x38
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40023800 	.word	0x40023800
 80027f0:	431bde83 	.word	0x431bde83
 80027f4:	200046b8 	.word	0x200046b8
 80027f8:	40001400 	.word	0x40001400
 80027fc:	20000004 	.word	0x20000004

08002800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002804:	bf00      	nop
 8002806:	e7fd      	b.n	8002804 <NMI_Handler+0x4>

08002808 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800280c:	bf00      	nop
 800280e:	e7fd      	b.n	800280c <HardFault_Handler+0x4>

08002810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002814:	bf00      	nop
 8002816:	e7fd      	b.n	8002814 <MemManage_Handler+0x4>

08002818 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002818:	b480      	push	{r7}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800281c:	bf00      	nop
 800281e:	e7fd      	b.n	800281c <BusFault_Handler+0x4>

08002820 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002824:	bf00      	nop
 8002826:	e7fd      	b.n	8002824 <UsageFault_Handler+0x4>

08002828 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002828:	b480      	push	{r7}
 800282a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800282c:	bf00      	nop
 800282e:	46bd      	mov	sp, r7
 8002830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002834:	4770      	bx	lr

08002836 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ0_ADE_Pin);
 800283a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800283e:	f001 f801 	bl	8003844 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002842:	bf00      	nop
 8002844:	bd80      	pop	{r7, pc}
	...

08002848 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800284c:	4802      	ldr	r0, [pc, #8]	@ (8002858 <USART2_IRQHandler+0x10>)
 800284e:	f002 feb1 	bl	80055b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002852:	bf00      	nop
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	2000445c 	.word	0x2000445c

0800285c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ1_ADE_Pin);
 8002860:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002864:	f000 ffee 	bl	8003844 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002868:	bf00      	nop
 800286a:	bd80      	pop	{r7, pc}

0800286c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002870:	4802      	ldr	r0, [pc, #8]	@ (800287c <TIM7_IRQHandler+0x10>)
 8002872:	f002 fbcd 	bl	8005010 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002876:	bf00      	nop
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	200046b8 	.word	0x200046b8

08002880 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002884:	4802      	ldr	r0, [pc, #8]	@ (8002890 <DMA2_Stream0_IRQHandler+0x10>)
 8002886:	f000 fbc5 	bl	8003014 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800288a:	bf00      	nop
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	2000439c 	.word	0x2000439c

08002894 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002898:	4802      	ldr	r0, [pc, #8]	@ (80028a4 <DMA2_Stream3_IRQHandler+0x10>)
 800289a:	f000 fbbb 	bl	8003014 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800289e:	bf00      	nop
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	200043fc 	.word	0x200043fc

080028a8 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80028ac:	4802      	ldr	r0, [pc, #8]	@ (80028b8 <DMA2_Stream6_IRQHandler+0x10>)
 80028ae:	f000 fbb1 	bl	8003014 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80028b2:	bf00      	nop
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	200044ec 	.word	0x200044ec

080028bc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80028c0:	4802      	ldr	r0, [pc, #8]	@ (80028cc <USART6_IRQHandler+0x10>)
 80028c2:	f002 fe77 	bl	80055b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80028c6:	bf00      	nop
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	200044a4 	.word	0x200044a4

080028d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  return 1;
 80028d4:	2301      	movs	r3, #1
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <_kill>:

int _kill(int pid, int sig)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b082      	sub	sp, #8
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80028ea:	f008 f85f 	bl	800a9ac <__errno>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2216      	movs	r2, #22
 80028f2:	601a      	str	r2, [r3, #0]
  return -1;
 80028f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <_exit>:

void _exit (int status)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002908:	f04f 31ff 	mov.w	r1, #4294967295
 800290c:	6878      	ldr	r0, [r7, #4]
 800290e:	f7ff ffe7 	bl	80028e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002912:	bf00      	nop
 8002914:	e7fd      	b.n	8002912 <_exit+0x12>

08002916 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002916:	b580      	push	{r7, lr}
 8002918:	b086      	sub	sp, #24
 800291a:	af00      	add	r7, sp, #0
 800291c:	60f8      	str	r0, [r7, #12]
 800291e:	60b9      	str	r1, [r7, #8]
 8002920:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002922:	2300      	movs	r3, #0
 8002924:	617b      	str	r3, [r7, #20]
 8002926:	e00a      	b.n	800293e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002928:	f3af 8000 	nop.w
 800292c:	4601      	mov	r1, r0
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	1c5a      	adds	r2, r3, #1
 8002932:	60ba      	str	r2, [r7, #8]
 8002934:	b2ca      	uxtb	r2, r1
 8002936:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	3301      	adds	r3, #1
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	429a      	cmp	r2, r3
 8002944:	dbf0      	blt.n	8002928 <_read+0x12>
  }

  return len;
 8002946:	687b      	ldr	r3, [r7, #4]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <_close>:
  }
  return len;
}
*/
int _close(int file)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002958:	f04f 33ff 	mov.w	r3, #4294967295
}
 800295c:	4618      	mov	r0, r3
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr

08002968 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002978:	605a      	str	r2, [r3, #4]
  return 0;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	370c      	adds	r7, #12
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <_isatty>:

int _isatty(int file)
{
 8002988:	b480      	push	{r7}
 800298a:	b083      	sub	sp, #12
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002990:	2301      	movs	r3, #1
}
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr

0800299e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800299e:	b480      	push	{r7}
 80029a0:	b085      	sub	sp, #20
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	60f8      	str	r0, [r7, #12]
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029aa:	2300      	movs	r3, #0
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3714      	adds	r7, #20
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029c0:	4a14      	ldr	r2, [pc, #80]	@ (8002a14 <_sbrk+0x5c>)
 80029c2:	4b15      	ldr	r3, [pc, #84]	@ (8002a18 <_sbrk+0x60>)
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029cc:	4b13      	ldr	r3, [pc, #76]	@ (8002a1c <_sbrk+0x64>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d102      	bne.n	80029da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d4:	4b11      	ldr	r3, [pc, #68]	@ (8002a1c <_sbrk+0x64>)
 80029d6:	4a12      	ldr	r2, [pc, #72]	@ (8002a20 <_sbrk+0x68>)
 80029d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029da:	4b10      	ldr	r3, [pc, #64]	@ (8002a1c <_sbrk+0x64>)
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d207      	bcs.n	80029f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029e8:	f007 ffe0 	bl	800a9ac <__errno>
 80029ec:	4603      	mov	r3, r0
 80029ee:	220c      	movs	r2, #12
 80029f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029f2:	f04f 33ff 	mov.w	r3, #4294967295
 80029f6:	e009      	b.n	8002a0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029f8:	4b08      	ldr	r3, [pc, #32]	@ (8002a1c <_sbrk+0x64>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029fe:	4b07      	ldr	r3, [pc, #28]	@ (8002a1c <_sbrk+0x64>)
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4413      	add	r3, r2
 8002a06:	4a05      	ldr	r2, [pc, #20]	@ (8002a1c <_sbrk+0x64>)
 8002a08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20020000 	.word	0x20020000
 8002a18:	00000400 	.word	0x00000400
 8002a1c:	20004700 	.word	0x20004700
 8002a20:	20009240 	.word	0x20009240

08002a24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a28:	4b06      	ldr	r3, [pc, #24]	@ (8002a44 <SystemInit+0x20>)
 8002a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a2e:	4a05      	ldr	r2, [pc, #20]	@ (8002a44 <SystemInit+0x20>)
 8002a30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a38:	bf00      	nop
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	e000ed00 	.word	0xe000ed00

08002a48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002a48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002a80 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002a4c:	f7ff ffea 	bl	8002a24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a50:	480c      	ldr	r0, [pc, #48]	@ (8002a84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a52:	490d      	ldr	r1, [pc, #52]	@ (8002a88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a54:	4a0d      	ldr	r2, [pc, #52]	@ (8002a8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a58:	e002      	b.n	8002a60 <LoopCopyDataInit>

08002a5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a5e:	3304      	adds	r3, #4

08002a60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a64:	d3f9      	bcc.n	8002a5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a66:	4a0a      	ldr	r2, [pc, #40]	@ (8002a90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002a68:	4c0a      	ldr	r4, [pc, #40]	@ (8002a94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002a6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a6c:	e001      	b.n	8002a72 <LoopFillZerobss>

08002a6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a70:	3204      	adds	r2, #4

08002a72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a74:	d3fb      	bcc.n	8002a6e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002a76:	f007 ff9f 	bl	800a9b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a7a:	f7ff fa5f 	bl	8001f3c <main>
  bx  lr    
 8002a7e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002a80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a88:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002a8c:	0800cb94 	.word	0x0800cb94
  ldr r2, =_sbss
 8002a90:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002a94:	2000923c 	.word	0x2000923c

08002a98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a98:	e7fe      	b.n	8002a98 <ADC_IRQHandler>
	...

08002a9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002aa0:	4b0e      	ldr	r3, [pc, #56]	@ (8002adc <HAL_Init+0x40>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8002adc <HAL_Init+0x40>)
 8002aa6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002aaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002aac:	4b0b      	ldr	r3, [pc, #44]	@ (8002adc <HAL_Init+0x40>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a0a      	ldr	r2, [pc, #40]	@ (8002adc <HAL_Init+0x40>)
 8002ab2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ab6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ab8:	4b08      	ldr	r3, [pc, #32]	@ (8002adc <HAL_Init+0x40>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a07      	ldr	r2, [pc, #28]	@ (8002adc <HAL_Init+0x40>)
 8002abe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ac2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ac4:	2003      	movs	r0, #3
 8002ac6:	f000 f8d8 	bl	8002c7a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002aca:	200f      	movs	r0, #15
 8002acc:	f7ff fe1c 	bl	8002708 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ad0:	f7ff fc7e 	bl	80023d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	40023c00 	.word	0x40023c00

08002ae0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ae4:	4b06      	ldr	r3, [pc, #24]	@ (8002b00 <HAL_IncTick+0x20>)
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	461a      	mov	r2, r3
 8002aea:	4b06      	ldr	r3, [pc, #24]	@ (8002b04 <HAL_IncTick+0x24>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4413      	add	r3, r2
 8002af0:	4a04      	ldr	r2, [pc, #16]	@ (8002b04 <HAL_IncTick+0x24>)
 8002af2:	6013      	str	r3, [r2, #0]
}
 8002af4:	bf00      	nop
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	20000008 	.word	0x20000008
 8002b04:	20004704 	.word	0x20004704

08002b08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b0c:	4b03      	ldr	r3, [pc, #12]	@ (8002b1c <HAL_GetTick+0x14>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	20004704 	.word	0x20004704

08002b20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b30:	4b0c      	ldr	r3, [pc, #48]	@ (8002b64 <__NVIC_SetPriorityGrouping+0x44>)
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b36:	68ba      	ldr	r2, [r7, #8]
 8002b38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b52:	4a04      	ldr	r2, [pc, #16]	@ (8002b64 <__NVIC_SetPriorityGrouping+0x44>)
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	60d3      	str	r3, [r2, #12]
}
 8002b58:	bf00      	nop
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr
 8002b64:	e000ed00 	.word	0xe000ed00

08002b68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b6c:	4b04      	ldr	r3, [pc, #16]	@ (8002b80 <__NVIC_GetPriorityGrouping+0x18>)
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	0a1b      	lsrs	r3, r3, #8
 8002b72:	f003 0307 	and.w	r3, r3, #7
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7e:	4770      	bx	lr
 8002b80:	e000ed00 	.word	0xe000ed00

08002b84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	db0b      	blt.n	8002bae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b96:	79fb      	ldrb	r3, [r7, #7]
 8002b98:	f003 021f 	and.w	r2, r3, #31
 8002b9c:	4907      	ldr	r1, [pc, #28]	@ (8002bbc <__NVIC_EnableIRQ+0x38>)
 8002b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba2:	095b      	lsrs	r3, r3, #5
 8002ba4:	2001      	movs	r0, #1
 8002ba6:	fa00 f202 	lsl.w	r2, r0, r2
 8002baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	e000e100 	.word	0xe000e100

08002bc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	6039      	str	r1, [r7, #0]
 8002bca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	db0a      	blt.n	8002bea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	490c      	ldr	r1, [pc, #48]	@ (8002c0c <__NVIC_SetPriority+0x4c>)
 8002bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bde:	0112      	lsls	r2, r2, #4
 8002be0:	b2d2      	uxtb	r2, r2
 8002be2:	440b      	add	r3, r1
 8002be4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002be8:	e00a      	b.n	8002c00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	b2da      	uxtb	r2, r3
 8002bee:	4908      	ldr	r1, [pc, #32]	@ (8002c10 <__NVIC_SetPriority+0x50>)
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	f003 030f 	and.w	r3, r3, #15
 8002bf6:	3b04      	subs	r3, #4
 8002bf8:	0112      	lsls	r2, r2, #4
 8002bfa:	b2d2      	uxtb	r2, r2
 8002bfc:	440b      	add	r3, r1
 8002bfe:	761a      	strb	r2, [r3, #24]
}
 8002c00:	bf00      	nop
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr
 8002c0c:	e000e100 	.word	0xe000e100
 8002c10:	e000ed00 	.word	0xe000ed00

08002c14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b089      	sub	sp, #36	@ 0x24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	f1c3 0307 	rsb	r3, r3, #7
 8002c2e:	2b04      	cmp	r3, #4
 8002c30:	bf28      	it	cs
 8002c32:	2304      	movcs	r3, #4
 8002c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	3304      	adds	r3, #4
 8002c3a:	2b06      	cmp	r3, #6
 8002c3c:	d902      	bls.n	8002c44 <NVIC_EncodePriority+0x30>
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	3b03      	subs	r3, #3
 8002c42:	e000      	b.n	8002c46 <NVIC_EncodePriority+0x32>
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c48:	f04f 32ff 	mov.w	r2, #4294967295
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43da      	mvns	r2, r3
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	401a      	ands	r2, r3
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	fa01 f303 	lsl.w	r3, r1, r3
 8002c66:	43d9      	mvns	r1, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c6c:	4313      	orrs	r3, r2
         );
}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	3724      	adds	r7, #36	@ 0x24
 8002c72:	46bd      	mov	sp, r7
 8002c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c78:	4770      	bx	lr

08002c7a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b082      	sub	sp, #8
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7ff ff4c 	bl	8002b20 <__NVIC_SetPriorityGrouping>
}
 8002c88:	bf00      	nop
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
 8002c9c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca2:	f7ff ff61 	bl	8002b68 <__NVIC_GetPriorityGrouping>
 8002ca6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	68b9      	ldr	r1, [r7, #8]
 8002cac:	6978      	ldr	r0, [r7, #20]
 8002cae:	f7ff ffb1 	bl	8002c14 <NVIC_EncodePriority>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cb8:	4611      	mov	r1, r2
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff ff80 	bl	8002bc0 <__NVIC_SetPriority>
}
 8002cc0:	bf00      	nop
 8002cc2:	3718      	adds	r7, #24
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}

08002cc8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f7ff ff54 	bl	8002b84 <__NVIC_EnableIRQ>
}
 8002cdc:	bf00      	nop
 8002cde:	3708      	adds	r7, #8
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cf0:	f7ff ff0a 	bl	8002b08 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e099      	b.n	8002e34 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2202      	movs	r2, #2
 8002d04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f022 0201 	bic.w	r2, r2, #1
 8002d1e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d20:	e00f      	b.n	8002d42 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d22:	f7ff fef1 	bl	8002b08 <HAL_GetTick>
 8002d26:	4602      	mov	r2, r0
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	1ad3      	subs	r3, r2, r3
 8002d2c:	2b05      	cmp	r3, #5
 8002d2e:	d908      	bls.n	8002d42 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2220      	movs	r2, #32
 8002d34:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2203      	movs	r2, #3
 8002d3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e078      	b.n	8002e34 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1e8      	bne.n	8002d22 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d58:	697a      	ldr	r2, [r7, #20]
 8002d5a:	4b38      	ldr	r3, [pc, #224]	@ (8002e3c <HAL_DMA_Init+0x158>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685a      	ldr	r2, [r3, #4]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	691b      	ldr	r3, [r3, #16]
 8002d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d8e:	697a      	ldr	r2, [r7, #20]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d107      	bne.n	8002dac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da4:	4313      	orrs	r3, r2
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	697a      	ldr	r2, [r7, #20]
 8002db2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	f023 0307 	bic.w	r3, r3, #7
 8002dc2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	d117      	bne.n	8002e06 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d00e      	beq.n	8002e06 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 fb01 	bl	80033f0 <DMA_CheckFifoParam>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d008      	beq.n	8002e06 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2240      	movs	r2, #64	@ 0x40
 8002df8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e02:	2301      	movs	r3, #1
 8002e04:	e016      	b.n	8002e34 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f000 fab8 	bl	8003384 <DMA_CalcBaseAndBitshift>
 8002e14:	4603      	mov	r3, r0
 8002e16:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e1c:	223f      	movs	r2, #63	@ 0x3f
 8002e1e:	409a      	lsls	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e32:	2300      	movs	r3, #0
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3718      	adds	r7, #24
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	f010803f 	.word	0xf010803f

08002e40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
 8002e4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e56:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d101      	bne.n	8002e66 <HAL_DMA_Start_IT+0x26>
 8002e62:	2302      	movs	r3, #2
 8002e64:	e040      	b.n	8002ee8 <HAL_DMA_Start_IT+0xa8>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d12f      	bne.n	8002eda <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	68b9      	ldr	r1, [r7, #8]
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f000 fa4a 	bl	8003328 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e98:	223f      	movs	r2, #63	@ 0x3f
 8002e9a:	409a      	lsls	r2, r3
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f042 0216 	orr.w	r2, r2, #22
 8002eae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d007      	beq.n	8002ec8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0208 	orr.w	r2, r2, #8
 8002ec6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 0201 	orr.w	r2, r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	e005      	b.n	8002ee6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}

08002ef0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002efc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002efe:	f7ff fe03 	bl	8002b08 <HAL_GetTick>
 8002f02:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d008      	beq.n	8002f22 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2280      	movs	r2, #128	@ 0x80
 8002f14:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e052      	b.n	8002fc8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f022 0216 	bic.w	r2, r2, #22
 8002f30:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	695a      	ldr	r2, [r3, #20]
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f40:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d103      	bne.n	8002f52 <HAL_DMA_Abort+0x62>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d007      	beq.n	8002f62 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f022 0208 	bic.w	r2, r2, #8
 8002f60:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 0201 	bic.w	r2, r2, #1
 8002f70:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f72:	e013      	b.n	8002f9c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f74:	f7ff fdc8 	bl	8002b08 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b05      	cmp	r3, #5
 8002f80:	d90c      	bls.n	8002f9c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2220      	movs	r2, #32
 8002f86:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2203      	movs	r2, #3
 8002f8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	e015      	b.n	8002fc8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d1e4      	bne.n	8002f74 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fae:	223f      	movs	r2, #63	@ 0x3f
 8002fb0:	409a      	lsls	r2, r3
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2201      	movs	r2, #1
 8002fba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d004      	beq.n	8002fee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2280      	movs	r2, #128	@ 0x80
 8002fe8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e00c      	b.n	8003008 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2205      	movs	r2, #5
 8002ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0201 	bic.w	r2, r2, #1
 8003004:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003006:	2300      	movs	r3, #0
}
 8003008:	4618      	mov	r0, r3
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b086      	sub	sp, #24
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800301c:	2300      	movs	r3, #0
 800301e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003020:	4b8e      	ldr	r3, [pc, #568]	@ (800325c <HAL_DMA_IRQHandler+0x248>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a8e      	ldr	r2, [pc, #568]	@ (8003260 <HAL_DMA_IRQHandler+0x24c>)
 8003026:	fba2 2303 	umull	r2, r3, r2, r3
 800302a:	0a9b      	lsrs	r3, r3, #10
 800302c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003032:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800303e:	2208      	movs	r2, #8
 8003040:	409a      	lsls	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	4013      	ands	r3, r2
 8003046:	2b00      	cmp	r3, #0
 8003048:	d01a      	beq.n	8003080 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0304 	and.w	r3, r3, #4
 8003054:	2b00      	cmp	r3, #0
 8003056:	d013      	beq.n	8003080 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f022 0204 	bic.w	r2, r2, #4
 8003066:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306c:	2208      	movs	r2, #8
 800306e:	409a      	lsls	r2, r3
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003078:	f043 0201 	orr.w	r2, r3, #1
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003084:	2201      	movs	r2, #1
 8003086:	409a      	lsls	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4013      	ands	r3, r2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d012      	beq.n	80030b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00b      	beq.n	80030b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a2:	2201      	movs	r2, #1
 80030a4:	409a      	lsls	r2, r3
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ae:	f043 0202 	orr.w	r2, r3, #2
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ba:	2204      	movs	r2, #4
 80030bc:	409a      	lsls	r2, r3
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	4013      	ands	r3, r2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d012      	beq.n	80030ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0302 	and.w	r3, r3, #2
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d00b      	beq.n	80030ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d8:	2204      	movs	r2, #4
 80030da:	409a      	lsls	r2, r3
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e4:	f043 0204 	orr.w	r2, r3, #4
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030f0:	2210      	movs	r2, #16
 80030f2:	409a      	lsls	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	4013      	ands	r3, r2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d043      	beq.n	8003184 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0308 	and.w	r3, r3, #8
 8003106:	2b00      	cmp	r3, #0
 8003108:	d03c      	beq.n	8003184 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800310e:	2210      	movs	r2, #16
 8003110:	409a      	lsls	r2, r3
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d018      	beq.n	8003156 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d108      	bne.n	8003144 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	2b00      	cmp	r3, #0
 8003138:	d024      	beq.n	8003184 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	4798      	blx	r3
 8003142:	e01f      	b.n	8003184 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003148:	2b00      	cmp	r3, #0
 800314a:	d01b      	beq.n	8003184 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	4798      	blx	r3
 8003154:	e016      	b.n	8003184 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003160:	2b00      	cmp	r3, #0
 8003162:	d107      	bne.n	8003174 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 0208 	bic.w	r2, r2, #8
 8003172:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003178:	2b00      	cmp	r3, #0
 800317a:	d003      	beq.n	8003184 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003188:	2220      	movs	r2, #32
 800318a:	409a      	lsls	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	4013      	ands	r3, r2
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 808f 	beq.w	80032b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0310 	and.w	r3, r3, #16
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 8087 	beq.w	80032b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031aa:	2220      	movs	r2, #32
 80031ac:	409a      	lsls	r2, r3
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b05      	cmp	r3, #5
 80031bc:	d136      	bne.n	800322c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 0216 	bic.w	r2, r2, #22
 80031cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	695a      	ldr	r2, [r3, #20]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d103      	bne.n	80031ee <HAL_DMA_IRQHandler+0x1da>
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d007      	beq.n	80031fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f022 0208 	bic.w	r2, r2, #8
 80031fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003202:	223f      	movs	r2, #63	@ 0x3f
 8003204:	409a      	lsls	r2, r3
 8003206:	693b      	ldr	r3, [r7, #16]
 8003208:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800321e:	2b00      	cmp	r3, #0
 8003220:	d07e      	beq.n	8003320 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	4798      	blx	r3
        }
        return;
 800322a:	e079      	b.n	8003320 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d01d      	beq.n	8003276 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d10d      	bne.n	8003264 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800324c:	2b00      	cmp	r3, #0
 800324e:	d031      	beq.n	80032b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	4798      	blx	r3
 8003258:	e02c      	b.n	80032b4 <HAL_DMA_IRQHandler+0x2a0>
 800325a:	bf00      	nop
 800325c:	20000000 	.word	0x20000000
 8003260:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003268:	2b00      	cmp	r3, #0
 800326a:	d023      	beq.n	80032b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003270:	6878      	ldr	r0, [r7, #4]
 8003272:	4798      	blx	r3
 8003274:	e01e      	b.n	80032b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003280:	2b00      	cmp	r3, #0
 8003282:	d10f      	bne.n	80032a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f022 0210 	bic.w	r2, r2, #16
 8003292:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d003      	beq.n	80032b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d032      	beq.n	8003322 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c0:	f003 0301 	and.w	r3, r3, #1
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d022      	beq.n	800330e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2205      	movs	r2, #5
 80032cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f022 0201 	bic.w	r2, r2, #1
 80032de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	3301      	adds	r3, #1
 80032e4:	60bb      	str	r3, [r7, #8]
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d307      	bcc.n	80032fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0301 	and.w	r3, r3, #1
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1f2      	bne.n	80032e0 <HAL_DMA_IRQHandler+0x2cc>
 80032fa:	e000      	b.n	80032fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80032fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003312:	2b00      	cmp	r3, #0
 8003314:	d005      	beq.n	8003322 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	4798      	blx	r3
 800331e:	e000      	b.n	8003322 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003320:	bf00      	nop
    }
  }
}
 8003322:	3718      	adds	r7, #24
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}

08003328 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
 8003334:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003344:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	683a      	ldr	r2, [r7, #0]
 800334c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	2b40      	cmp	r3, #64	@ 0x40
 8003354:	d108      	bne.n	8003368 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	687a      	ldr	r2, [r7, #4]
 800335c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68ba      	ldr	r2, [r7, #8]
 8003364:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003366:	e007      	b.n	8003378 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	68ba      	ldr	r2, [r7, #8]
 800336e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	60da      	str	r2, [r3, #12]
}
 8003378:	bf00      	nop
 800337a:	3714      	adds	r7, #20
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003384:	b480      	push	{r7}
 8003386:	b085      	sub	sp, #20
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	b2db      	uxtb	r3, r3
 8003392:	3b10      	subs	r3, #16
 8003394:	4a14      	ldr	r2, [pc, #80]	@ (80033e8 <DMA_CalcBaseAndBitshift+0x64>)
 8003396:	fba2 2303 	umull	r2, r3, r2, r3
 800339a:	091b      	lsrs	r3, r3, #4
 800339c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800339e:	4a13      	ldr	r2, [pc, #76]	@ (80033ec <DMA_CalcBaseAndBitshift+0x68>)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	4413      	add	r3, r2
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	461a      	mov	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2b03      	cmp	r3, #3
 80033b0:	d909      	bls.n	80033c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033ba:	f023 0303 	bic.w	r3, r3, #3
 80033be:	1d1a      	adds	r2, r3, #4
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80033c4:	e007      	b.n	80033d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033ce:	f023 0303 	bic.w	r3, r3, #3
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3714      	adds	r7, #20
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	aaaaaaab 	.word	0xaaaaaaab
 80033ec:	0800c804 	.word	0x0800c804

080033f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b085      	sub	sp, #20
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033f8:	2300      	movs	r3, #0
 80033fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003400:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d11f      	bne.n	800344a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	2b03      	cmp	r3, #3
 800340e:	d856      	bhi.n	80034be <DMA_CheckFifoParam+0xce>
 8003410:	a201      	add	r2, pc, #4	@ (adr r2, 8003418 <DMA_CheckFifoParam+0x28>)
 8003412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003416:	bf00      	nop
 8003418:	08003429 	.word	0x08003429
 800341c:	0800343b 	.word	0x0800343b
 8003420:	08003429 	.word	0x08003429
 8003424:	080034bf 	.word	0x080034bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800342c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d046      	beq.n	80034c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003438:	e043      	b.n	80034c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003442:	d140      	bne.n	80034c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003448:	e03d      	b.n	80034c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003452:	d121      	bne.n	8003498 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	2b03      	cmp	r3, #3
 8003458:	d837      	bhi.n	80034ca <DMA_CheckFifoParam+0xda>
 800345a:	a201      	add	r2, pc, #4	@ (adr r2, 8003460 <DMA_CheckFifoParam+0x70>)
 800345c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003460:	08003471 	.word	0x08003471
 8003464:	08003477 	.word	0x08003477
 8003468:	08003471 	.word	0x08003471
 800346c:	08003489 	.word	0x08003489
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	73fb      	strb	r3, [r7, #15]
      break;
 8003474:	e030      	b.n	80034d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d025      	beq.n	80034ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003486:	e022      	b.n	80034ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800348c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003490:	d11f      	bne.n	80034d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003496:	e01c      	b.n	80034d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	2b02      	cmp	r3, #2
 800349c:	d903      	bls.n	80034a6 <DMA_CheckFifoParam+0xb6>
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	2b03      	cmp	r3, #3
 80034a2:	d003      	beq.n	80034ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034a4:	e018      	b.n	80034d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	73fb      	strb	r3, [r7, #15]
      break;
 80034aa:	e015      	b.n	80034d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00e      	beq.n	80034d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	73fb      	strb	r3, [r7, #15]
      break;
 80034bc:	e00b      	b.n	80034d6 <DMA_CheckFifoParam+0xe6>
      break;
 80034be:	bf00      	nop
 80034c0:	e00a      	b.n	80034d8 <DMA_CheckFifoParam+0xe8>
      break;
 80034c2:	bf00      	nop
 80034c4:	e008      	b.n	80034d8 <DMA_CheckFifoParam+0xe8>
      break;
 80034c6:	bf00      	nop
 80034c8:	e006      	b.n	80034d8 <DMA_CheckFifoParam+0xe8>
      break;
 80034ca:	bf00      	nop
 80034cc:	e004      	b.n	80034d8 <DMA_CheckFifoParam+0xe8>
      break;
 80034ce:	bf00      	nop
 80034d0:	e002      	b.n	80034d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80034d2:	bf00      	nop
 80034d4:	e000      	b.n	80034d8 <DMA_CheckFifoParam+0xe8>
      break;
 80034d6:	bf00      	nop
    }
  } 
  
  return status; 
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop

080034e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b089      	sub	sp, #36	@ 0x24
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034f2:	2300      	movs	r3, #0
 80034f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80034f6:	2300      	movs	r3, #0
 80034f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80034fa:	2300      	movs	r3, #0
 80034fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034fe:	2300      	movs	r3, #0
 8003500:	61fb      	str	r3, [r7, #28]
 8003502:	e165      	b.n	80037d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003504:	2201      	movs	r2, #1
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	697a      	ldr	r2, [r7, #20]
 8003514:	4013      	ands	r3, r2
 8003516:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	429a      	cmp	r2, r3
 800351e:	f040 8154 	bne.w	80037ca <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f003 0303 	and.w	r3, r3, #3
 800352a:	2b01      	cmp	r3, #1
 800352c:	d005      	beq.n	800353a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003536:	2b02      	cmp	r3, #2
 8003538:	d130      	bne.n	800359c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	005b      	lsls	r3, r3, #1
 8003544:	2203      	movs	r2, #3
 8003546:	fa02 f303 	lsl.w	r3, r2, r3
 800354a:	43db      	mvns	r3, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4013      	ands	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	68da      	ldr	r2, [r3, #12]
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4313      	orrs	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	69ba      	ldr	r2, [r7, #24]
 8003568:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003570:	2201      	movs	r2, #1
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	fa02 f303 	lsl.w	r3, r2, r3
 8003578:	43db      	mvns	r3, r3
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	4013      	ands	r3, r2
 800357e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	091b      	lsrs	r3, r3, #4
 8003586:	f003 0201 	and.w	r2, r3, #1
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	69ba      	ldr	r2, [r7, #24]
 8003592:	4313      	orrs	r3, r2
 8003594:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f003 0303 	and.w	r3, r3, #3
 80035a4:	2b03      	cmp	r3, #3
 80035a6:	d017      	beq.n	80035d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	68db      	ldr	r3, [r3, #12]
 80035ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	005b      	lsls	r3, r3, #1
 80035b2:	2203      	movs	r2, #3
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	43db      	mvns	r3, r3
 80035ba:	69ba      	ldr	r2, [r7, #24]
 80035bc:	4013      	ands	r3, r2
 80035be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f003 0303 	and.w	r3, r3, #3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d123      	bne.n	800362c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	08da      	lsrs	r2, r3, #3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3208      	adds	r2, #8
 80035ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035f2:	69fb      	ldr	r3, [r7, #28]
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	220f      	movs	r2, #15
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	43db      	mvns	r3, r3
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	4013      	ands	r3, r2
 8003606:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	691a      	ldr	r2, [r3, #16]
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	f003 0307 	and.w	r3, r3, #7
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	fa02 f303 	lsl.w	r3, r2, r3
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	4313      	orrs	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	08da      	lsrs	r2, r3, #3
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	3208      	adds	r2, #8
 8003626:	69b9      	ldr	r1, [r7, #24]
 8003628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	005b      	lsls	r3, r3, #1
 8003636:	2203      	movs	r2, #3
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	43db      	mvns	r3, r3
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	4013      	ands	r3, r2
 8003642:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f003 0203 	and.w	r2, r3, #3
 800364c:	69fb      	ldr	r3, [r7, #28]
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	fa02 f303 	lsl.w	r3, r2, r3
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	4313      	orrs	r3, r2
 8003658:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003668:	2b00      	cmp	r3, #0
 800366a:	f000 80ae 	beq.w	80037ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
 8003672:	4b5d      	ldr	r3, [pc, #372]	@ (80037e8 <HAL_GPIO_Init+0x300>)
 8003674:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003676:	4a5c      	ldr	r2, [pc, #368]	@ (80037e8 <HAL_GPIO_Init+0x300>)
 8003678:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800367c:	6453      	str	r3, [r2, #68]	@ 0x44
 800367e:	4b5a      	ldr	r3, [pc, #360]	@ (80037e8 <HAL_GPIO_Init+0x300>)
 8003680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003682:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800368a:	4a58      	ldr	r2, [pc, #352]	@ (80037ec <HAL_GPIO_Init+0x304>)
 800368c:	69fb      	ldr	r3, [r7, #28]
 800368e:	089b      	lsrs	r3, r3, #2
 8003690:	3302      	adds	r3, #2
 8003692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003696:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f003 0303 	and.w	r3, r3, #3
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	220f      	movs	r2, #15
 80036a2:	fa02 f303 	lsl.w	r3, r2, r3
 80036a6:	43db      	mvns	r3, r3
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	4013      	ands	r3, r2
 80036ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a4f      	ldr	r2, [pc, #316]	@ (80037f0 <HAL_GPIO_Init+0x308>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d025      	beq.n	8003702 <HAL_GPIO_Init+0x21a>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a4e      	ldr	r2, [pc, #312]	@ (80037f4 <HAL_GPIO_Init+0x30c>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d01f      	beq.n	80036fe <HAL_GPIO_Init+0x216>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a4d      	ldr	r2, [pc, #308]	@ (80037f8 <HAL_GPIO_Init+0x310>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d019      	beq.n	80036fa <HAL_GPIO_Init+0x212>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a4c      	ldr	r2, [pc, #304]	@ (80037fc <HAL_GPIO_Init+0x314>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d013      	beq.n	80036f6 <HAL_GPIO_Init+0x20e>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a4b      	ldr	r2, [pc, #300]	@ (8003800 <HAL_GPIO_Init+0x318>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d00d      	beq.n	80036f2 <HAL_GPIO_Init+0x20a>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a4a      	ldr	r2, [pc, #296]	@ (8003804 <HAL_GPIO_Init+0x31c>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d007      	beq.n	80036ee <HAL_GPIO_Init+0x206>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a49      	ldr	r2, [pc, #292]	@ (8003808 <HAL_GPIO_Init+0x320>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d101      	bne.n	80036ea <HAL_GPIO_Init+0x202>
 80036e6:	2306      	movs	r3, #6
 80036e8:	e00c      	b.n	8003704 <HAL_GPIO_Init+0x21c>
 80036ea:	2307      	movs	r3, #7
 80036ec:	e00a      	b.n	8003704 <HAL_GPIO_Init+0x21c>
 80036ee:	2305      	movs	r3, #5
 80036f0:	e008      	b.n	8003704 <HAL_GPIO_Init+0x21c>
 80036f2:	2304      	movs	r3, #4
 80036f4:	e006      	b.n	8003704 <HAL_GPIO_Init+0x21c>
 80036f6:	2303      	movs	r3, #3
 80036f8:	e004      	b.n	8003704 <HAL_GPIO_Init+0x21c>
 80036fa:	2302      	movs	r3, #2
 80036fc:	e002      	b.n	8003704 <HAL_GPIO_Init+0x21c>
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <HAL_GPIO_Init+0x21c>
 8003702:	2300      	movs	r3, #0
 8003704:	69fa      	ldr	r2, [r7, #28]
 8003706:	f002 0203 	and.w	r2, r2, #3
 800370a:	0092      	lsls	r2, r2, #2
 800370c:	4093      	lsls	r3, r2
 800370e:	69ba      	ldr	r2, [r7, #24]
 8003710:	4313      	orrs	r3, r2
 8003712:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003714:	4935      	ldr	r1, [pc, #212]	@ (80037ec <HAL_GPIO_Init+0x304>)
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	089b      	lsrs	r3, r3, #2
 800371a:	3302      	adds	r3, #2
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003722:	4b3a      	ldr	r3, [pc, #232]	@ (800380c <HAL_GPIO_Init+0x324>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	43db      	mvns	r3, r3
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	4013      	ands	r3, r2
 8003730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d003      	beq.n	8003746 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	4313      	orrs	r3, r2
 8003744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003746:	4a31      	ldr	r2, [pc, #196]	@ (800380c <HAL_GPIO_Init+0x324>)
 8003748:	69bb      	ldr	r3, [r7, #24]
 800374a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800374c:	4b2f      	ldr	r3, [pc, #188]	@ (800380c <HAL_GPIO_Init+0x324>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	43db      	mvns	r3, r3
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4013      	ands	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d003      	beq.n	8003770 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	4313      	orrs	r3, r2
 800376e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003770:	4a26      	ldr	r2, [pc, #152]	@ (800380c <HAL_GPIO_Init+0x324>)
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003776:	4b25      	ldr	r3, [pc, #148]	@ (800380c <HAL_GPIO_Init+0x324>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	43db      	mvns	r3, r3
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	4013      	ands	r3, r2
 8003784:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	4313      	orrs	r3, r2
 8003798:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800379a:	4a1c      	ldr	r2, [pc, #112]	@ (800380c <HAL_GPIO_Init+0x324>)
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037a0:	4b1a      	ldr	r3, [pc, #104]	@ (800380c <HAL_GPIO_Init+0x324>)
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	43db      	mvns	r3, r3
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	4013      	ands	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037c4:	4a11      	ldr	r2, [pc, #68]	@ (800380c <HAL_GPIO_Init+0x324>)
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	3301      	adds	r3, #1
 80037ce:	61fb      	str	r3, [r7, #28]
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	2b0f      	cmp	r3, #15
 80037d4:	f67f ae96 	bls.w	8003504 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037d8:	bf00      	nop
 80037da:	bf00      	nop
 80037dc:	3724      	adds	r7, #36	@ 0x24
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40023800 	.word	0x40023800
 80037ec:	40013800 	.word	0x40013800
 80037f0:	40020000 	.word	0x40020000
 80037f4:	40020400 	.word	0x40020400
 80037f8:	40020800 	.word	0x40020800
 80037fc:	40020c00 	.word	0x40020c00
 8003800:	40021000 	.word	0x40021000
 8003804:	40021400 	.word	0x40021400
 8003808:	40021800 	.word	0x40021800
 800380c:	40013c00 	.word	0x40013c00

08003810 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
 8003818:	460b      	mov	r3, r1
 800381a:	807b      	strh	r3, [r7, #2]
 800381c:	4613      	mov	r3, r2
 800381e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003820:	787b      	ldrb	r3, [r7, #1]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003826:	887a      	ldrh	r2, [r7, #2]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800382c:	e003      	b.n	8003836 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800382e:	887b      	ldrh	r3, [r7, #2]
 8003830:	041a      	lsls	r2, r3, #16
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	619a      	str	r2, [r3, #24]
}
 8003836:	bf00      	nop
 8003838:	370c      	adds	r7, #12
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
	...

08003844 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	4603      	mov	r3, r0
 800384c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800384e:	4b08      	ldr	r3, [pc, #32]	@ (8003870 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003850:	695a      	ldr	r2, [r3, #20]
 8003852:	88fb      	ldrh	r3, [r7, #6]
 8003854:	4013      	ands	r3, r2
 8003856:	2b00      	cmp	r3, #0
 8003858:	d006      	beq.n	8003868 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800385a:	4a05      	ldr	r2, [pc, #20]	@ (8003870 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800385c:	88fb      	ldrh	r3, [r7, #6]
 800385e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003860:	88fb      	ldrh	r3, [r7, #6]
 8003862:	4618      	mov	r0, r3
 8003864:	f7fe f888 	bl	8001978 <HAL_GPIO_EXTI_Callback>
  }
}
 8003868:	bf00      	nop
 800386a:	3708      	adds	r7, #8
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}
 8003870:	40013c00 	.word	0x40013c00

08003874 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
 800387c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d101      	bne.n	8003888 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e0cc      	b.n	8003a22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003888:	4b68      	ldr	r3, [pc, #416]	@ (8003a2c <HAL_RCC_ClockConfig+0x1b8>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f003 030f 	and.w	r3, r3, #15
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	429a      	cmp	r2, r3
 8003894:	d90c      	bls.n	80038b0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003896:	4b65      	ldr	r3, [pc, #404]	@ (8003a2c <HAL_RCC_ClockConfig+0x1b8>)
 8003898:	683a      	ldr	r2, [r7, #0]
 800389a:	b2d2      	uxtb	r2, r2
 800389c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800389e:	4b63      	ldr	r3, [pc, #396]	@ (8003a2c <HAL_RCC_ClockConfig+0x1b8>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 030f 	and.w	r3, r3, #15
 80038a6:	683a      	ldr	r2, [r7, #0]
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d001      	beq.n	80038b0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e0b8      	b.n	8003a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0302 	and.w	r3, r3, #2
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d020      	beq.n	80038fe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d005      	beq.n	80038d4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038c8:	4b59      	ldr	r3, [pc, #356]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	4a58      	ldr	r2, [pc, #352]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80038ce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80038d2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0308 	and.w	r3, r3, #8
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d005      	beq.n	80038ec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038e0:	4b53      	ldr	r3, [pc, #332]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	4a52      	ldr	r2, [pc, #328]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80038e6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80038ea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038ec:	4b50      	ldr	r3, [pc, #320]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80038ee:	689b      	ldr	r3, [r3, #8]
 80038f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	689b      	ldr	r3, [r3, #8]
 80038f8:	494d      	ldr	r1, [pc, #308]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d044      	beq.n	8003994 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d107      	bne.n	8003922 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003912:	4b47      	ldr	r3, [pc, #284]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d119      	bne.n	8003952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e07f      	b.n	8003a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	2b02      	cmp	r3, #2
 8003928:	d003      	beq.n	8003932 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800392e:	2b03      	cmp	r3, #3
 8003930:	d107      	bne.n	8003942 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003932:	4b3f      	ldr	r3, [pc, #252]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d109      	bne.n	8003952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e06f      	b.n	8003a22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003942:	4b3b      	ldr	r3, [pc, #236]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0302 	and.w	r3, r3, #2
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e067      	b.n	8003a22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003952:	4b37      	ldr	r3, [pc, #220]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f023 0203 	bic.w	r2, r3, #3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	4934      	ldr	r1, [pc, #208]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 8003960:	4313      	orrs	r3, r2
 8003962:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003964:	f7ff f8d0 	bl	8002b08 <HAL_GetTick>
 8003968:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800396a:	e00a      	b.n	8003982 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800396c:	f7ff f8cc 	bl	8002b08 <HAL_GetTick>
 8003970:	4602      	mov	r2, r0
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	1ad3      	subs	r3, r2, r3
 8003976:	f241 3288 	movw	r2, #5000	@ 0x1388
 800397a:	4293      	cmp	r3, r2
 800397c:	d901      	bls.n	8003982 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800397e:	2303      	movs	r3, #3
 8003980:	e04f      	b.n	8003a22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003982:	4b2b      	ldr	r3, [pc, #172]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f003 020c 	and.w	r2, r3, #12
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	429a      	cmp	r2, r3
 8003992:	d1eb      	bne.n	800396c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003994:	4b25      	ldr	r3, [pc, #148]	@ (8003a2c <HAL_RCC_ClockConfig+0x1b8>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d20c      	bcs.n	80039bc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a2:	4b22      	ldr	r3, [pc, #136]	@ (8003a2c <HAL_RCC_ClockConfig+0x1b8>)
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039aa:	4b20      	ldr	r3, [pc, #128]	@ (8003a2c <HAL_RCC_ClockConfig+0x1b8>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d001      	beq.n	80039bc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e032      	b.n	8003a22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0304 	and.w	r3, r3, #4
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d008      	beq.n	80039da <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039c8:	4b19      	ldr	r3, [pc, #100]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	4916      	ldr	r1, [pc, #88]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80039d6:	4313      	orrs	r3, r2
 80039d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0308 	and.w	r3, r3, #8
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d009      	beq.n	80039fa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039e6:	4b12      	ldr	r3, [pc, #72]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	490e      	ldr	r1, [pc, #56]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 80039f6:	4313      	orrs	r3, r2
 80039f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039fa:	f000 f887 	bl	8003b0c <HAL_RCC_GetSysClockFreq>
 80039fe:	4602      	mov	r2, r0
 8003a00:	4b0b      	ldr	r3, [pc, #44]	@ (8003a30 <HAL_RCC_ClockConfig+0x1bc>)
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	091b      	lsrs	r3, r3, #4
 8003a06:	f003 030f 	and.w	r3, r3, #15
 8003a0a:	490a      	ldr	r1, [pc, #40]	@ (8003a34 <HAL_RCC_ClockConfig+0x1c0>)
 8003a0c:	5ccb      	ldrb	r3, [r1, r3]
 8003a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a12:	4a09      	ldr	r2, [pc, #36]	@ (8003a38 <HAL_RCC_ClockConfig+0x1c4>)
 8003a14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003a16:	4b09      	ldr	r3, [pc, #36]	@ (8003a3c <HAL_RCC_ClockConfig+0x1c8>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f7fe fe74 	bl	8002708 <HAL_InitTick>

  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40023c00 	.word	0x40023c00
 8003a30:	40023800 	.word	0x40023800
 8003a34:	0800c7ec 	.word	0x0800c7ec
 8003a38:	20000000 	.word	0x20000000
 8003a3c:	20000004 	.word	0x20000004

08003a40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a44:	4b03      	ldr	r3, [pc, #12]	@ (8003a54 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a46:	681b      	ldr	r3, [r3, #0]
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	20000000 	.word	0x20000000

08003a58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a5c:	f7ff fff0 	bl	8003a40 <HAL_RCC_GetHCLKFreq>
 8003a60:	4602      	mov	r2, r0
 8003a62:	4b05      	ldr	r3, [pc, #20]	@ (8003a78 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a64:	689b      	ldr	r3, [r3, #8]
 8003a66:	0a9b      	lsrs	r3, r3, #10
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	4903      	ldr	r1, [pc, #12]	@ (8003a7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a6e:	5ccb      	ldrb	r3, [r1, r3]
 8003a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	0800c7fc 	.word	0x0800c7fc

08003a80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a84:	f7ff ffdc 	bl	8003a40 <HAL_RCC_GetHCLKFreq>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	4b05      	ldr	r3, [pc, #20]	@ (8003aa0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	0b5b      	lsrs	r3, r3, #13
 8003a90:	f003 0307 	and.w	r3, r3, #7
 8003a94:	4903      	ldr	r1, [pc, #12]	@ (8003aa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a96:	5ccb      	ldrb	r3, [r1, r3]
 8003a98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	0800c7fc 	.word	0x0800c7fc

08003aa8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
 8003ab0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	220f      	movs	r2, #15
 8003ab6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003ab8:	4b12      	ldr	r3, [pc, #72]	@ (8003b04 <HAL_RCC_GetClockConfig+0x5c>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f003 0203 	and.w	r2, r3, #3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8003b04 <HAL_RCC_GetClockConfig+0x5c>)
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ad0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b04 <HAL_RCC_GetClockConfig+0x5c>)
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003adc:	4b09      	ldr	r3, [pc, #36]	@ (8003b04 <HAL_RCC_GetClockConfig+0x5c>)
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	08db      	lsrs	r3, r3, #3
 8003ae2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003aea:	4b07      	ldr	r3, [pc, #28]	@ (8003b08 <HAL_RCC_GetClockConfig+0x60>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 020f 	and.w	r2, r3, #15
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	601a      	str	r2, [r3, #0]
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40023800 	.word	0x40023800
 8003b08:	40023c00 	.word	0x40023c00

08003b0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b10:	b0a6      	sub	sp, #152	@ 0x98
 8003b12:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003b20:	2300      	movs	r3, #0
 8003b22:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b32:	4bc8      	ldr	r3, [pc, #800]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 030c 	and.w	r3, r3, #12
 8003b3a:	2b0c      	cmp	r3, #12
 8003b3c:	f200 817e 	bhi.w	8003e3c <HAL_RCC_GetSysClockFreq+0x330>
 8003b40:	a201      	add	r2, pc, #4	@ (adr r2, 8003b48 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003b42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b46:	bf00      	nop
 8003b48:	08003b7d 	.word	0x08003b7d
 8003b4c:	08003e3d 	.word	0x08003e3d
 8003b50:	08003e3d 	.word	0x08003e3d
 8003b54:	08003e3d 	.word	0x08003e3d
 8003b58:	08003b85 	.word	0x08003b85
 8003b5c:	08003e3d 	.word	0x08003e3d
 8003b60:	08003e3d 	.word	0x08003e3d
 8003b64:	08003e3d 	.word	0x08003e3d
 8003b68:	08003b8d 	.word	0x08003b8d
 8003b6c:	08003e3d 	.word	0x08003e3d
 8003b70:	08003e3d 	.word	0x08003e3d
 8003b74:	08003e3d 	.word	0x08003e3d
 8003b78:	08003cf7 	.word	0x08003cf7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b7c:	4bb6      	ldr	r3, [pc, #728]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003b7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003b82:	e15f      	b.n	8003e44 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b84:	4bb5      	ldr	r3, [pc, #724]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x350>)
 8003b86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003b8a:	e15b      	b.n	8003e44 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b8c:	4bb1      	ldr	r3, [pc, #708]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003b94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b98:	4bae      	ldr	r3, [pc, #696]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d031      	beq.n	8003c08 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ba4:	4bab      	ldr	r3, [pc, #684]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	099b      	lsrs	r3, r3, #6
 8003baa:	2200      	movs	r2, #0
 8003bac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003bae:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003bb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bb6:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bb8:	2300      	movs	r3, #0
 8003bba:	667b      	str	r3, [r7, #100]	@ 0x64
 8003bbc:	4ba7      	ldr	r3, [pc, #668]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x350>)
 8003bbe:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003bc2:	462a      	mov	r2, r5
 8003bc4:	fb03 f202 	mul.w	r2, r3, r2
 8003bc8:	2300      	movs	r3, #0
 8003bca:	4621      	mov	r1, r4
 8003bcc:	fb01 f303 	mul.w	r3, r1, r3
 8003bd0:	4413      	add	r3, r2
 8003bd2:	4aa2      	ldr	r2, [pc, #648]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x350>)
 8003bd4:	4621      	mov	r1, r4
 8003bd6:	fba1 1202 	umull	r1, r2, r1, r2
 8003bda:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003bdc:	460a      	mov	r2, r1
 8003bde:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003be0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003be2:	4413      	add	r3, r2
 8003be4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003be6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bea:	2200      	movs	r2, #0
 8003bec:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003bee:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003bf0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003bf4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003bf8:	f7fc fff6 	bl	8000be8 <__aeabi_uldivmod>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	460b      	mov	r3, r1
 8003c00:	4613      	mov	r3, r2
 8003c02:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003c06:	e064      	b.n	8003cd2 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c08:	4b92      	ldr	r3, [pc, #584]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003c0a:	685b      	ldr	r3, [r3, #4]
 8003c0c:	099b      	lsrs	r3, r3, #6
 8003c0e:	2200      	movs	r2, #0
 8003c10:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c12:	657a      	str	r2, [r7, #84]	@ 0x54
 8003c14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c20:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003c24:	4622      	mov	r2, r4
 8003c26:	462b      	mov	r3, r5
 8003c28:	f04f 0000 	mov.w	r0, #0
 8003c2c:	f04f 0100 	mov.w	r1, #0
 8003c30:	0159      	lsls	r1, r3, #5
 8003c32:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c36:	0150      	lsls	r0, r2, #5
 8003c38:	4602      	mov	r2, r0
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	4621      	mov	r1, r4
 8003c3e:	1a51      	subs	r1, r2, r1
 8003c40:	6139      	str	r1, [r7, #16]
 8003c42:	4629      	mov	r1, r5
 8003c44:	eb63 0301 	sbc.w	r3, r3, r1
 8003c48:	617b      	str	r3, [r7, #20]
 8003c4a:	f04f 0200 	mov.w	r2, #0
 8003c4e:	f04f 0300 	mov.w	r3, #0
 8003c52:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c56:	4659      	mov	r1, fp
 8003c58:	018b      	lsls	r3, r1, #6
 8003c5a:	4651      	mov	r1, sl
 8003c5c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c60:	4651      	mov	r1, sl
 8003c62:	018a      	lsls	r2, r1, #6
 8003c64:	4651      	mov	r1, sl
 8003c66:	ebb2 0801 	subs.w	r8, r2, r1
 8003c6a:	4659      	mov	r1, fp
 8003c6c:	eb63 0901 	sbc.w	r9, r3, r1
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c80:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003c84:	4690      	mov	r8, r2
 8003c86:	4699      	mov	r9, r3
 8003c88:	4623      	mov	r3, r4
 8003c8a:	eb18 0303 	adds.w	r3, r8, r3
 8003c8e:	60bb      	str	r3, [r7, #8]
 8003c90:	462b      	mov	r3, r5
 8003c92:	eb49 0303 	adc.w	r3, r9, r3
 8003c96:	60fb      	str	r3, [r7, #12]
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003ca4:	4629      	mov	r1, r5
 8003ca6:	028b      	lsls	r3, r1, #10
 8003ca8:	4621      	mov	r1, r4
 8003caa:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003cae:	4621      	mov	r1, r4
 8003cb0:	028a      	lsls	r2, r1, #10
 8003cb2:	4610      	mov	r0, r2
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003cba:	2200      	movs	r2, #0
 8003cbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8003cbe:	647a      	str	r2, [r7, #68]	@ 0x44
 8003cc0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003cc4:	f7fc ff90 	bl	8000be8 <__aeabi_uldivmod>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	460b      	mov	r3, r1
 8003ccc:	4613      	mov	r3, r2
 8003cce:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003cd2:	4b60      	ldr	r3, [pc, #384]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	0c1b      	lsrs	r3, r3, #16
 8003cd8:	f003 0303 	and.w	r3, r3, #3
 8003cdc:	3301      	adds	r3, #1
 8003cde:	005b      	lsls	r3, r3, #1
 8003ce0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003ce4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003ce8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cf0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003cf4:	e0a6      	b.n	8003e44 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003cf6:	4b57      	ldr	r3, [pc, #348]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cfe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d02:	4b54      	ldr	r3, [pc, #336]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d02a      	beq.n	8003d64 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d0e:	4b51      	ldr	r3, [pc, #324]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	099b      	lsrs	r3, r3, #6
 8003d14:	2200      	movs	r2, #0
 8003d16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d18:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003d1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d1c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003d20:	2100      	movs	r1, #0
 8003d22:	4b4e      	ldr	r3, [pc, #312]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x350>)
 8003d24:	fb03 f201 	mul.w	r2, r3, r1
 8003d28:	2300      	movs	r3, #0
 8003d2a:	fb00 f303 	mul.w	r3, r0, r3
 8003d2e:	4413      	add	r3, r2
 8003d30:	4a4a      	ldr	r2, [pc, #296]	@ (8003e5c <HAL_RCC_GetSysClockFreq+0x350>)
 8003d32:	fba0 1202 	umull	r1, r2, r0, r2
 8003d36:	677a      	str	r2, [r7, #116]	@ 0x74
 8003d38:	460a      	mov	r2, r1
 8003d3a:	673a      	str	r2, [r7, #112]	@ 0x70
 8003d3c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003d3e:	4413      	add	r3, r2
 8003d40:	677b      	str	r3, [r7, #116]	@ 0x74
 8003d42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d46:	2200      	movs	r2, #0
 8003d48:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d4a:	637a      	str	r2, [r7, #52]	@ 0x34
 8003d4c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003d50:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003d54:	f7fc ff48 	bl	8000be8 <__aeabi_uldivmod>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d62:	e05b      	b.n	8003e1c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d64:	4b3b      	ldr	r3, [pc, #236]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	099b      	lsrs	r3, r3, #6
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003d6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d76:	623b      	str	r3, [r7, #32]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d7c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003d80:	4642      	mov	r2, r8
 8003d82:	464b      	mov	r3, r9
 8003d84:	f04f 0000 	mov.w	r0, #0
 8003d88:	f04f 0100 	mov.w	r1, #0
 8003d8c:	0159      	lsls	r1, r3, #5
 8003d8e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d92:	0150      	lsls	r0, r2, #5
 8003d94:	4602      	mov	r2, r0
 8003d96:	460b      	mov	r3, r1
 8003d98:	4641      	mov	r1, r8
 8003d9a:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d9e:	4649      	mov	r1, r9
 8003da0:	eb63 0b01 	sbc.w	fp, r3, r1
 8003da4:	f04f 0200 	mov.w	r2, #0
 8003da8:	f04f 0300 	mov.w	r3, #0
 8003dac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003db0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003db4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003db8:	ebb2 040a 	subs.w	r4, r2, sl
 8003dbc:	eb63 050b 	sbc.w	r5, r3, fp
 8003dc0:	f04f 0200 	mov.w	r2, #0
 8003dc4:	f04f 0300 	mov.w	r3, #0
 8003dc8:	00eb      	lsls	r3, r5, #3
 8003dca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dce:	00e2      	lsls	r2, r4, #3
 8003dd0:	4614      	mov	r4, r2
 8003dd2:	461d      	mov	r5, r3
 8003dd4:	4643      	mov	r3, r8
 8003dd6:	18e3      	adds	r3, r4, r3
 8003dd8:	603b      	str	r3, [r7, #0]
 8003dda:	464b      	mov	r3, r9
 8003ddc:	eb45 0303 	adc.w	r3, r5, r3
 8003de0:	607b      	str	r3, [r7, #4]
 8003de2:	f04f 0200 	mov.w	r2, #0
 8003de6:	f04f 0300 	mov.w	r3, #0
 8003dea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003dee:	4629      	mov	r1, r5
 8003df0:	028b      	lsls	r3, r1, #10
 8003df2:	4621      	mov	r1, r4
 8003df4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003df8:	4621      	mov	r1, r4
 8003dfa:	028a      	lsls	r2, r1, #10
 8003dfc:	4610      	mov	r0, r2
 8003dfe:	4619      	mov	r1, r3
 8003e00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e04:	2200      	movs	r2, #0
 8003e06:	61bb      	str	r3, [r7, #24]
 8003e08:	61fa      	str	r2, [r7, #28]
 8003e0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e0e:	f7fc feeb 	bl	8000be8 <__aeabi_uldivmod>
 8003e12:	4602      	mov	r2, r0
 8003e14:	460b      	mov	r3, r1
 8003e16:	4613      	mov	r3, r2
 8003e18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003e1c:	4b0d      	ldr	r3, [pc, #52]	@ (8003e54 <HAL_RCC_GetSysClockFreq+0x348>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	0f1b      	lsrs	r3, r3, #28
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8003e2a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003e2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003e3a:	e003      	b.n	8003e44 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e3c:	4b06      	ldr	r3, [pc, #24]	@ (8003e58 <HAL_RCC_GetSysClockFreq+0x34c>)
 8003e3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003e42:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e44:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3798      	adds	r7, #152	@ 0x98
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e52:	bf00      	nop
 8003e54:	40023800 	.word	0x40023800
 8003e58:	00f42400 	.word	0x00f42400
 8003e5c:	017d7840 	.word	0x017d7840

08003e60 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e28d      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	f000 8083 	beq.w	8003f86 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e80:	4b94      	ldr	r3, [pc, #592]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f003 030c 	and.w	r3, r3, #12
 8003e88:	2b04      	cmp	r3, #4
 8003e8a:	d019      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e8c:	4b91      	ldr	r3, [pc, #580]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f003 030c 	and.w	r3, r3, #12
        || \
 8003e94:	2b08      	cmp	r3, #8
 8003e96:	d106      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003e98:	4b8e      	ldr	r3, [pc, #568]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ea0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ea4:	d00c      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ea6:	4b8b      	ldr	r3, [pc, #556]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003eae:	2b0c      	cmp	r3, #12
 8003eb0:	d112      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003eb2:	4b88      	ldr	r3, [pc, #544]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003eba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003ebe:	d10b      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ec0:	4b84      	ldr	r3, [pc, #528]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d05b      	beq.n	8003f84 <HAL_RCC_OscConfig+0x124>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d157      	bne.n	8003f84 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e25a      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ee0:	d106      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x90>
 8003ee2:	4b7c      	ldr	r3, [pc, #496]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a7b      	ldr	r2, [pc, #492]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003ee8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eec:	6013      	str	r3, [r2, #0]
 8003eee:	e01d      	b.n	8003f2c <HAL_RCC_OscConfig+0xcc>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ef8:	d10c      	bne.n	8003f14 <HAL_RCC_OscConfig+0xb4>
 8003efa:	4b76      	ldr	r3, [pc, #472]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a75      	ldr	r2, [pc, #468]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f04:	6013      	str	r3, [r2, #0]
 8003f06:	4b73      	ldr	r3, [pc, #460]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a72      	ldr	r2, [pc, #456]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f10:	6013      	str	r3, [r2, #0]
 8003f12:	e00b      	b.n	8003f2c <HAL_RCC_OscConfig+0xcc>
 8003f14:	4b6f      	ldr	r3, [pc, #444]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a6e      	ldr	r2, [pc, #440]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f1e:	6013      	str	r3, [r2, #0]
 8003f20:	4b6c      	ldr	r3, [pc, #432]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a6b      	ldr	r2, [pc, #428]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f2a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d013      	beq.n	8003f5c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f34:	f7fe fde8 	bl	8002b08 <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f3a:	e008      	b.n	8003f4e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f3c:	f7fe fde4 	bl	8002b08 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	2b64      	cmp	r3, #100	@ 0x64
 8003f48:	d901      	bls.n	8003f4e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	e21f      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f4e:	4b61      	ldr	r3, [pc, #388]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d0f0      	beq.n	8003f3c <HAL_RCC_OscConfig+0xdc>
 8003f5a:	e014      	b.n	8003f86 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f5c:	f7fe fdd4 	bl	8002b08 <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f64:	f7fe fdd0 	bl	8002b08 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b64      	cmp	r3, #100	@ 0x64
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e20b      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f76:	4b57      	ldr	r3, [pc, #348]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1f0      	bne.n	8003f64 <HAL_RCC_OscConfig+0x104>
 8003f82:	e000      	b.n	8003f86 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f003 0302 	and.w	r3, r3, #2
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d06f      	beq.n	8004072 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003f92:	4b50      	ldr	r3, [pc, #320]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f003 030c 	and.w	r3, r3, #12
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d017      	beq.n	8003fce <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003f9e:	4b4d      	ldr	r3, [pc, #308]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f003 030c 	and.w	r3, r3, #12
        || \
 8003fa6:	2b08      	cmp	r3, #8
 8003fa8:	d105      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003faa:	4b4a      	ldr	r3, [pc, #296]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00b      	beq.n	8003fce <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fb6:	4b47      	ldr	r3, [pc, #284]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003fbe:	2b0c      	cmp	r3, #12
 8003fc0:	d11c      	bne.n	8003ffc <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003fc2:	4b44      	ldr	r3, [pc, #272]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d116      	bne.n	8003ffc <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fce:	4b41      	ldr	r3, [pc, #260]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d005      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x186>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	68db      	ldr	r3, [r3, #12]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d001      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e1d3      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	4937      	ldr	r1, [pc, #220]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ffa:	e03a      	b.n	8004072 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d020      	beq.n	8004046 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004004:	4b34      	ldr	r3, [pc, #208]	@ (80040d8 <HAL_RCC_OscConfig+0x278>)
 8004006:	2201      	movs	r2, #1
 8004008:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800400a:	f7fe fd7d 	bl	8002b08 <HAL_GetTick>
 800400e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004010:	e008      	b.n	8004024 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004012:	f7fe fd79 	bl	8002b08 <HAL_GetTick>
 8004016:	4602      	mov	r2, r0
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	1ad3      	subs	r3, r2, r3
 800401c:	2b02      	cmp	r3, #2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e1b4      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004024:	4b2b      	ldr	r3, [pc, #172]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d0f0      	beq.n	8004012 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004030:	4b28      	ldr	r3, [pc, #160]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	00db      	lsls	r3, r3, #3
 800403e:	4925      	ldr	r1, [pc, #148]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8004040:	4313      	orrs	r3, r2
 8004042:	600b      	str	r3, [r1, #0]
 8004044:	e015      	b.n	8004072 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004046:	4b24      	ldr	r3, [pc, #144]	@ (80040d8 <HAL_RCC_OscConfig+0x278>)
 8004048:	2200      	movs	r2, #0
 800404a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800404c:	f7fe fd5c 	bl	8002b08 <HAL_GetTick>
 8004050:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004052:	e008      	b.n	8004066 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004054:	f7fe fd58 	bl	8002b08 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d901      	bls.n	8004066 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	e193      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004066:	4b1b      	ldr	r3, [pc, #108]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d1f0      	bne.n	8004054 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0308 	and.w	r3, r3, #8
 800407a:	2b00      	cmp	r3, #0
 800407c:	d036      	beq.n	80040ec <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d016      	beq.n	80040b4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004086:	4b15      	ldr	r3, [pc, #84]	@ (80040dc <HAL_RCC_OscConfig+0x27c>)
 8004088:	2201      	movs	r2, #1
 800408a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800408c:	f7fe fd3c 	bl	8002b08 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004094:	f7fe fd38 	bl	8002b08 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e173      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040a6:	4b0b      	ldr	r3, [pc, #44]	@ (80040d4 <HAL_RCC_OscConfig+0x274>)
 80040a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0f0      	beq.n	8004094 <HAL_RCC_OscConfig+0x234>
 80040b2:	e01b      	b.n	80040ec <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040b4:	4b09      	ldr	r3, [pc, #36]	@ (80040dc <HAL_RCC_OscConfig+0x27c>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ba:	f7fe fd25 	bl	8002b08 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040c0:	e00e      	b.n	80040e0 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040c2:	f7fe fd21 	bl	8002b08 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	2b02      	cmp	r3, #2
 80040ce:	d907      	bls.n	80040e0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80040d0:	2303      	movs	r3, #3
 80040d2:	e15c      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
 80040d4:	40023800 	.word	0x40023800
 80040d8:	42470000 	.word	0x42470000
 80040dc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040e0:	4b8a      	ldr	r3, [pc, #552]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 80040e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80040e4:	f003 0302 	and.w	r3, r3, #2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1ea      	bne.n	80040c2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0304 	and.w	r3, r3, #4
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f000 8097 	beq.w	8004228 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040fa:	2300      	movs	r3, #0
 80040fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040fe:	4b83      	ldr	r3, [pc, #524]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004106:	2b00      	cmp	r3, #0
 8004108:	d10f      	bne.n	800412a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800410a:	2300      	movs	r3, #0
 800410c:	60bb      	str	r3, [r7, #8]
 800410e:	4b7f      	ldr	r3, [pc, #508]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004112:	4a7e      	ldr	r2, [pc, #504]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004114:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004118:	6413      	str	r3, [r2, #64]	@ 0x40
 800411a:	4b7c      	ldr	r3, [pc, #496]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 800411c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004122:	60bb      	str	r3, [r7, #8]
 8004124:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004126:	2301      	movs	r3, #1
 8004128:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800412a:	4b79      	ldr	r3, [pc, #484]	@ (8004310 <HAL_RCC_OscConfig+0x4b0>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004132:	2b00      	cmp	r3, #0
 8004134:	d118      	bne.n	8004168 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004136:	4b76      	ldr	r3, [pc, #472]	@ (8004310 <HAL_RCC_OscConfig+0x4b0>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a75      	ldr	r2, [pc, #468]	@ (8004310 <HAL_RCC_OscConfig+0x4b0>)
 800413c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004140:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004142:	f7fe fce1 	bl	8002b08 <HAL_GetTick>
 8004146:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004148:	e008      	b.n	800415c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800414a:	f7fe fcdd 	bl	8002b08 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	693b      	ldr	r3, [r7, #16]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	2b02      	cmp	r3, #2
 8004156:	d901      	bls.n	800415c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e118      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800415c:	4b6c      	ldr	r3, [pc, #432]	@ (8004310 <HAL_RCC_OscConfig+0x4b0>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0f0      	beq.n	800414a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d106      	bne.n	800417e <HAL_RCC_OscConfig+0x31e>
 8004170:	4b66      	ldr	r3, [pc, #408]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004174:	4a65      	ldr	r2, [pc, #404]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004176:	f043 0301 	orr.w	r3, r3, #1
 800417a:	6713      	str	r3, [r2, #112]	@ 0x70
 800417c:	e01c      	b.n	80041b8 <HAL_RCC_OscConfig+0x358>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	689b      	ldr	r3, [r3, #8]
 8004182:	2b05      	cmp	r3, #5
 8004184:	d10c      	bne.n	80041a0 <HAL_RCC_OscConfig+0x340>
 8004186:	4b61      	ldr	r3, [pc, #388]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800418a:	4a60      	ldr	r2, [pc, #384]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 800418c:	f043 0304 	orr.w	r3, r3, #4
 8004190:	6713      	str	r3, [r2, #112]	@ 0x70
 8004192:	4b5e      	ldr	r3, [pc, #376]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004196:	4a5d      	ldr	r2, [pc, #372]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004198:	f043 0301 	orr.w	r3, r3, #1
 800419c:	6713      	str	r3, [r2, #112]	@ 0x70
 800419e:	e00b      	b.n	80041b8 <HAL_RCC_OscConfig+0x358>
 80041a0:	4b5a      	ldr	r3, [pc, #360]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 80041a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041a4:	4a59      	ldr	r2, [pc, #356]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 80041a6:	f023 0301 	bic.w	r3, r3, #1
 80041aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ac:	4b57      	ldr	r3, [pc, #348]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 80041ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b0:	4a56      	ldr	r2, [pc, #344]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 80041b2:	f023 0304 	bic.w	r3, r3, #4
 80041b6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d015      	beq.n	80041ec <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041c0:	f7fe fca2 	bl	8002b08 <HAL_GetTick>
 80041c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041c6:	e00a      	b.n	80041de <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041c8:	f7fe fc9e 	bl	8002b08 <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d901      	bls.n	80041de <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e0d7      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041de:	4b4b      	ldr	r3, [pc, #300]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 80041e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e2:	f003 0302 	and.w	r3, r3, #2
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d0ee      	beq.n	80041c8 <HAL_RCC_OscConfig+0x368>
 80041ea:	e014      	b.n	8004216 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041ec:	f7fe fc8c 	bl	8002b08 <HAL_GetTick>
 80041f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041f2:	e00a      	b.n	800420a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f4:	f7fe fc88 	bl	8002b08 <HAL_GetTick>
 80041f8:	4602      	mov	r2, r0
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	1ad3      	subs	r3, r2, r3
 80041fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004202:	4293      	cmp	r3, r2
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e0c1      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800420a:	4b40      	ldr	r3, [pc, #256]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 800420c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1ee      	bne.n	80041f4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004216:	7dfb      	ldrb	r3, [r7, #23]
 8004218:	2b01      	cmp	r3, #1
 800421a:	d105      	bne.n	8004228 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800421c:	4b3b      	ldr	r3, [pc, #236]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 800421e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004220:	4a3a      	ldr	r2, [pc, #232]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004222:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004226:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	2b00      	cmp	r3, #0
 800422e:	f000 80ad 	beq.w	800438c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004232:	4b36      	ldr	r3, [pc, #216]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	f003 030c 	and.w	r3, r3, #12
 800423a:	2b08      	cmp	r3, #8
 800423c:	d060      	beq.n	8004300 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	2b02      	cmp	r3, #2
 8004244:	d145      	bne.n	80042d2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004246:	4b33      	ldr	r3, [pc, #204]	@ (8004314 <HAL_RCC_OscConfig+0x4b4>)
 8004248:	2200      	movs	r2, #0
 800424a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800424c:	f7fe fc5c 	bl	8002b08 <HAL_GetTick>
 8004250:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004252:	e008      	b.n	8004266 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004254:	f7fe fc58 	bl	8002b08 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b02      	cmp	r3, #2
 8004260:	d901      	bls.n	8004266 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e093      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004266:	4b29      	ldr	r3, [pc, #164]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1f0      	bne.n	8004254 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	69da      	ldr	r2, [r3, #28]
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	431a      	orrs	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004280:	019b      	lsls	r3, r3, #6
 8004282:	431a      	orrs	r2, r3
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004288:	085b      	lsrs	r3, r3, #1
 800428a:	3b01      	subs	r3, #1
 800428c:	041b      	lsls	r3, r3, #16
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004294:	061b      	lsls	r3, r3, #24
 8004296:	431a      	orrs	r2, r3
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800429c:	071b      	lsls	r3, r3, #28
 800429e:	491b      	ldr	r1, [pc, #108]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004314 <HAL_RCC_OscConfig+0x4b4>)
 80042a6:	2201      	movs	r2, #1
 80042a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042aa:	f7fe fc2d 	bl	8002b08 <HAL_GetTick>
 80042ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042b0:	e008      	b.n	80042c4 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b2:	f7fe fc29 	bl	8002b08 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e064      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80042c4:	4b11      	ldr	r3, [pc, #68]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d0f0      	beq.n	80042b2 <HAL_RCC_OscConfig+0x452>
 80042d0:	e05c      	b.n	800438c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042d2:	4b10      	ldr	r3, [pc, #64]	@ (8004314 <HAL_RCC_OscConfig+0x4b4>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d8:	f7fe fc16 	bl	8002b08 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042e0:	f7fe fc12 	bl	8002b08 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e04d      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042f2:	4b06      	ldr	r3, [pc, #24]	@ (800430c <HAL_RCC_OscConfig+0x4ac>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1f0      	bne.n	80042e0 <HAL_RCC_OscConfig+0x480>
 80042fe:	e045      	b.n	800438c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	2b01      	cmp	r3, #1
 8004306:	d107      	bne.n	8004318 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e040      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
 800430c:	40023800 	.word	0x40023800
 8004310:	40007000 	.word	0x40007000
 8004314:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004318:	4b1f      	ldr	r3, [pc, #124]	@ (8004398 <HAL_RCC_OscConfig+0x538>)
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	2b01      	cmp	r3, #1
 8004324:	d030      	beq.n	8004388 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004330:	429a      	cmp	r2, r3
 8004332:	d129      	bne.n	8004388 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800433e:	429a      	cmp	r2, r3
 8004340:	d122      	bne.n	8004388 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004342:	68fa      	ldr	r2, [r7, #12]
 8004344:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004348:	4013      	ands	r3, r2
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800434e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004350:	4293      	cmp	r3, r2
 8004352:	d119      	bne.n	8004388 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800435e:	085b      	lsrs	r3, r3, #1
 8004360:	3b01      	subs	r3, #1
 8004362:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004364:	429a      	cmp	r2, r3
 8004366:	d10f      	bne.n	8004388 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004372:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004374:	429a      	cmp	r2, r3
 8004376:	d107      	bne.n	8004388 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004382:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004384:	429a      	cmp	r2, r3
 8004386:	d001      	beq.n	800438c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e000      	b.n	800438e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3718      	adds	r7, #24
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}
 8004396:	bf00      	nop
 8004398:	40023800 	.word	0x40023800

0800439c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d101      	bne.n	80043ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e07b      	b.n	80044a6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d108      	bne.n	80043c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043be:	d009      	beq.n	80043d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	61da      	str	r2, [r3, #28]
 80043c6:	e005      	b.n	80043d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2200      	movs	r2, #0
 80043cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2200      	movs	r2, #0
 80043d2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d106      	bne.n	80043f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f7fe f81a 	bl	8002428 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2202      	movs	r2, #2
 80043f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800440a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800441c:	431a      	orrs	r2, r3
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004426:	431a      	orrs	r2, r3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	431a      	orrs	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	431a      	orrs	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	699b      	ldr	r3, [r3, #24]
 8004440:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004444:	431a      	orrs	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	69db      	ldr	r3, [r3, #28]
 800444a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800444e:	431a      	orrs	r2, r3
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6a1b      	ldr	r3, [r3, #32]
 8004454:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004458:	ea42 0103 	orr.w	r1, r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004460:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	0c1b      	lsrs	r3, r3, #16
 8004472:	f003 0104 	and.w	r1, r3, #4
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447a:	f003 0210 	and.w	r2, r3, #16
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	430a      	orrs	r2, r1
 8004484:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	69da      	ldr	r2, [r3, #28]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004494:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80044a4:	2300      	movs	r3, #0
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3708      	adds	r7, #8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b08a      	sub	sp, #40	@ 0x28
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	60f8      	str	r0, [r7, #12]
 80044b6:	60b9      	str	r1, [r7, #8]
 80044b8:	607a      	str	r2, [r7, #4]
 80044ba:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80044bc:	2301      	movs	r3, #1
 80044be:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044c0:	f7fe fb22 	bl	8002b08 <HAL_GetTick>
 80044c4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80044cc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80044d4:	887b      	ldrh	r3, [r7, #2]
 80044d6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80044d8:	7ffb      	ldrb	r3, [r7, #31]
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d00c      	beq.n	80044f8 <HAL_SPI_TransmitReceive+0x4a>
 80044de:	69bb      	ldr	r3, [r7, #24]
 80044e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044e4:	d106      	bne.n	80044f4 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d102      	bne.n	80044f4 <HAL_SPI_TransmitReceive+0x46>
 80044ee:	7ffb      	ldrb	r3, [r7, #31]
 80044f0:	2b04      	cmp	r3, #4
 80044f2:	d001      	beq.n	80044f8 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80044f4:	2302      	movs	r3, #2
 80044f6:	e17f      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d005      	beq.n	800450a <HAL_SPI_TransmitReceive+0x5c>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d002      	beq.n	800450a <HAL_SPI_TransmitReceive+0x5c>
 8004504:	887b      	ldrh	r3, [r7, #2]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d101      	bne.n	800450e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e174      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004514:	2b01      	cmp	r3, #1
 8004516:	d101      	bne.n	800451c <HAL_SPI_TransmitReceive+0x6e>
 8004518:	2302      	movs	r3, #2
 800451a:	e16d      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34a>
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800452a:	b2db      	uxtb	r3, r3
 800452c:	2b04      	cmp	r3, #4
 800452e:	d003      	beq.n	8004538 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2205      	movs	r2, #5
 8004534:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	887a      	ldrh	r2, [r7, #2]
 8004548:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	887a      	ldrh	r2, [r7, #2]
 800454e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	68ba      	ldr	r2, [r7, #8]
 8004554:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	887a      	ldrh	r2, [r7, #2]
 800455a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	887a      	ldrh	r2, [r7, #2]
 8004560:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2200      	movs	r2, #0
 800456c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004578:	2b40      	cmp	r3, #64	@ 0x40
 800457a:	d007      	beq.n	800458c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800458a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004594:	d17e      	bne.n	8004694 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d002      	beq.n	80045a4 <HAL_SPI_TransmitReceive+0xf6>
 800459e:	8afb      	ldrh	r3, [r7, #22]
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d16c      	bne.n	800467e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a8:	881a      	ldrh	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b4:	1c9a      	adds	r2, r3, #2
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045be:	b29b      	uxth	r3, r3
 80045c0:	3b01      	subs	r3, #1
 80045c2:	b29a      	uxth	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045c8:	e059      	b.n	800467e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	689b      	ldr	r3, [r3, #8]
 80045d0:	f003 0302 	and.w	r3, r3, #2
 80045d4:	2b02      	cmp	r3, #2
 80045d6:	d11b      	bne.n	8004610 <HAL_SPI_TransmitReceive+0x162>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045dc:	b29b      	uxth	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d016      	beq.n	8004610 <HAL_SPI_TransmitReceive+0x162>
 80045e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d113      	bne.n	8004610 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ec:	881a      	ldrh	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f8:	1c9a      	adds	r2, r3, #2
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004602:	b29b      	uxth	r3, r3
 8004604:	3b01      	subs	r3, #1
 8004606:	b29a      	uxth	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800460c:	2300      	movs	r3, #0
 800460e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b01      	cmp	r3, #1
 800461c:	d119      	bne.n	8004652 <HAL_SPI_TransmitReceive+0x1a4>
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004622:	b29b      	uxth	r3, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	d014      	beq.n	8004652 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68da      	ldr	r2, [r3, #12]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004632:	b292      	uxth	r2, r2
 8004634:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800463a:	1c9a      	adds	r2, r3, #2
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004644:	b29b      	uxth	r3, r3
 8004646:	3b01      	subs	r3, #1
 8004648:	b29a      	uxth	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800464e:	2301      	movs	r3, #1
 8004650:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004652:	f7fe fa59 	bl	8002b08 <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	6a3b      	ldr	r3, [r7, #32]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800465e:	429a      	cmp	r2, r3
 8004660:	d80d      	bhi.n	800467e <HAL_SPI_TransmitReceive+0x1d0>
 8004662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004668:	d009      	beq.n	800467e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2201      	movs	r2, #1
 800466e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e0bc      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004682:	b29b      	uxth	r3, r3
 8004684:	2b00      	cmp	r3, #0
 8004686:	d1a0      	bne.n	80045ca <HAL_SPI_TransmitReceive+0x11c>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800468c:	b29b      	uxth	r3, r3
 800468e:	2b00      	cmp	r3, #0
 8004690:	d19b      	bne.n	80045ca <HAL_SPI_TransmitReceive+0x11c>
 8004692:	e082      	b.n	800479a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d002      	beq.n	80046a2 <HAL_SPI_TransmitReceive+0x1f4>
 800469c:	8afb      	ldrh	r3, [r7, #22]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d171      	bne.n	8004786 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	330c      	adds	r3, #12
 80046ac:	7812      	ldrb	r2, [r2, #0]
 80046ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b4:	1c5a      	adds	r2, r3, #1
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046be:	b29b      	uxth	r3, r3
 80046c0:	3b01      	subs	r3, #1
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046c8:	e05d      	b.n	8004786 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d11c      	bne.n	8004712 <HAL_SPI_TransmitReceive+0x264>
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80046dc:	b29b      	uxth	r3, r3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d017      	beq.n	8004712 <HAL_SPI_TransmitReceive+0x264>
 80046e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d114      	bne.n	8004712 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	330c      	adds	r3, #12
 80046f2:	7812      	ldrb	r2, [r2, #0]
 80046f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fa:	1c5a      	adds	r2, r3, #1
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004704:	b29b      	uxth	r3, r3
 8004706:	3b01      	subs	r3, #1
 8004708:	b29a      	uxth	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800470e:	2300      	movs	r3, #0
 8004710:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f003 0301 	and.w	r3, r3, #1
 800471c:	2b01      	cmp	r3, #1
 800471e:	d119      	bne.n	8004754 <HAL_SPI_TransmitReceive+0x2a6>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004724:	b29b      	uxth	r3, r3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d014      	beq.n	8004754 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68da      	ldr	r2, [r3, #12]
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004734:	b2d2      	uxtb	r2, r2
 8004736:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800473c:	1c5a      	adds	r2, r3, #1
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004746:	b29b      	uxth	r3, r3
 8004748:	3b01      	subs	r3, #1
 800474a:	b29a      	uxth	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004750:	2301      	movs	r3, #1
 8004752:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004754:	f7fe f9d8 	bl	8002b08 <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	6a3b      	ldr	r3, [r7, #32]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004760:	429a      	cmp	r2, r3
 8004762:	d803      	bhi.n	800476c <HAL_SPI_TransmitReceive+0x2be>
 8004764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800476a:	d102      	bne.n	8004772 <HAL_SPI_TransmitReceive+0x2c4>
 800476c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476e:	2b00      	cmp	r3, #0
 8004770:	d109      	bne.n	8004786 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e038      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800478a:	b29b      	uxth	r3, r3
 800478c:	2b00      	cmp	r3, #0
 800478e:	d19c      	bne.n	80046ca <HAL_SPI_TransmitReceive+0x21c>
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d197      	bne.n	80046ca <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800479a:	6a3a      	ldr	r2, [r7, #32]
 800479c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f000 fb18 	bl	8004dd4 <SPI_EndRxTxTransaction>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d008      	beq.n	80047bc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2220      	movs	r2, #32
 80047ae:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e01d      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d10a      	bne.n	80047da <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047c4:	2300      	movs	r3, #0
 80047c6:	613b      	str	r3, [r7, #16]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	613b      	str	r3, [r7, #16]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	613b      	str	r3, [r7, #16]
 80047d8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d001      	beq.n	80047f6 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e000      	b.n	80047f8 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80047f6:	2300      	movs	r3, #0
  }
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3728      	adds	r7, #40	@ 0x28
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}

08004800 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
 800480c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004814:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	685b      	ldr	r3, [r3, #4]
 800481a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800481c:	7dfb      	ldrb	r3, [r7, #23]
 800481e:	2b01      	cmp	r3, #1
 8004820:	d00c      	beq.n	800483c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004828:	d106      	bne.n	8004838 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d102      	bne.n	8004838 <HAL_SPI_TransmitReceive_DMA+0x38>
 8004832:	7dfb      	ldrb	r3, [r7, #23]
 8004834:	2b04      	cmp	r3, #4
 8004836:	d001      	beq.n	800483c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004838:	2302      	movs	r3, #2
 800483a:	e0cf      	b.n	80049dc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d005      	beq.n	800484e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d002      	beq.n	800484e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8004848:	887b      	ldrh	r3, [r7, #2]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e0c4      	b.n	80049dc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004858:	2b01      	cmp	r3, #1
 800485a:	d101      	bne.n	8004860 <HAL_SPI_TransmitReceive_DMA+0x60>
 800485c:	2302      	movs	r3, #2
 800485e:	e0bd      	b.n	80049dc <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800486e:	b2db      	uxtb	r3, r3
 8004870:	2b04      	cmp	r3, #4
 8004872:	d003      	beq.n	800487c <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2205      	movs	r2, #5
 8004878:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	68ba      	ldr	r2, [r7, #8]
 8004886:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	887a      	ldrh	r2, [r7, #2]
 800488c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	887a      	ldrh	r2, [r7, #2]
 8004892:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	887a      	ldrh	r2, [r7, #2]
 800489e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	887a      	ldrh	r2, [r7, #2]
 80048a4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2200      	movs	r2, #0
 80048b0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d108      	bne.n	80048d0 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048c2:	4a48      	ldr	r2, [pc, #288]	@ (80049e4 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80048c4:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ca:	4a47      	ldr	r2, [pc, #284]	@ (80049e8 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80048cc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80048ce:	e007      	b.n	80048e0 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d4:	4a45      	ldr	r2, [pc, #276]	@ (80049ec <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80048d6:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048dc:	4a44      	ldr	r2, [pc, #272]	@ (80049f0 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80048de:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048e4:	4a43      	ldr	r2, [pc, #268]	@ (80049f4 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80048e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ec:	2200      	movs	r2, #0
 80048ee:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	330c      	adds	r3, #12
 80048fa:	4619      	mov	r1, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004900:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004906:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004908:	f7fe fa9a 	bl	8002e40 <HAL_DMA_Start_IT>
 800490c:	4603      	mov	r3, r0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00b      	beq.n	800492a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004916:	f043 0210 	orr.w	r2, r3, #16
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004926:	2301      	movs	r3, #1
 8004928:	e058      	b.n	80049dc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	685a      	ldr	r2, [r3, #4]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f042 0201 	orr.w	r2, r2, #1
 8004938:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800493e:	2200      	movs	r2, #0
 8004940:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004946:	2200      	movs	r2, #0
 8004948:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800494e:	2200      	movs	r2, #0
 8004950:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004956:	2200      	movs	r2, #0
 8004958:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004962:	4619      	mov	r1, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	330c      	adds	r3, #12
 800496a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004970:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004972:	f7fe fa65 	bl	8002e40 <HAL_DMA_Start_IT>
 8004976:	4603      	mov	r3, r0
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00b      	beq.n	8004994 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004980:	f043 0210 	orr.w	r2, r3, #16
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e023      	b.n	80049dc <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800499e:	2b40      	cmp	r3, #64	@ 0x40
 80049a0:	d007      	beq.n	80049b2 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80049b0:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685a      	ldr	r2, [r3, #4]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f042 0220 	orr.w	r2, r2, #32
 80049c8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	685a      	ldr	r2, [r3, #4]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f042 0202 	orr.w	r2, r2, #2
 80049d8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80049da:	2300      	movs	r3, #0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3718      	adds	r7, #24
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}
 80049e4:	08004b81 	.word	0x08004b81
 80049e8:	08004a49 	.word	0x08004a49
 80049ec:	08004b9d 	.word	0x08004b9d
 80049f0:	08004af1 	.word	0x08004af1
 80049f4:	08004bb9 	.word	0x08004bb9

080049f8 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004a00:	bf00      	nop
 8004a02:	370c      	adds	r7, #12
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004a14:	bf00      	nop
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr

08004a20 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a54:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a56:	f7fe f857 	bl	8002b08 <HAL_GetTick>
 8004a5a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a6a:	d03b      	beq.n	8004ae4 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	685a      	ldr	r2, [r3, #4]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0220 	bic.w	r2, r2, #32
 8004a7a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	689b      	ldr	r3, [r3, #8]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d10d      	bne.n	8004aa0 <SPI_DMAReceiveCplt+0x58>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a8c:	d108      	bne.n	8004aa0 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	685a      	ldr	r2, [r3, #4]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f022 0203 	bic.w	r2, r2, #3
 8004a9c:	605a      	str	r2, [r3, #4]
 8004a9e:	e007      	b.n	8004ab0 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0201 	bic.w	r2, r2, #1
 8004aae:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	2164      	movs	r1, #100	@ 0x64
 8004ab4:	68f8      	ldr	r0, [r7, #12]
 8004ab6:	f000 f927 	bl	8004d08 <SPI_EndRxTransaction>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d002      	beq.n	8004ac6 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d003      	beq.n	8004ae4 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004adc:	68f8      	ldr	r0, [r7, #12]
 8004ade:	f7ff ffa9 	bl	8004a34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004ae2:	e002      	b.n	8004aea <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004ae4:	68f8      	ldr	r0, [r7, #12]
 8004ae6:	f7ff ff87 	bl	80049f8 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004aea:	3710      	adds	r7, #16
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b084      	sub	sp, #16
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004afc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004afe:	f7fe f803 	bl	8002b08 <HAL_GetTick>
 8004b02:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b12:	d02f      	beq.n	8004b74 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685a      	ldr	r2, [r3, #4]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f022 0220 	bic.w	r2, r2, #32
 8004b22:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	2164      	movs	r1, #100	@ 0x64
 8004b28:	68f8      	ldr	r0, [r7, #12]
 8004b2a:	f000 f953 	bl	8004dd4 <SPI_EndRxTxTransaction>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d005      	beq.n	8004b40 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b38:	f043 0220 	orr.w	r2, r3, #32
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 0203 	bic.w	r2, r2, #3
 8004b4e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d003      	beq.n	8004b74 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b6c:	68f8      	ldr	r0, [r7, #12]
 8004b6e:	f7ff ff61 	bl	8004a34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b72:	e002      	b.n	8004b7a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8004b74:	68f8      	ldr	r0, [r7, #12]
 8004b76:	f7fc ff37 	bl	80019e8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b7a:	3710      	adds	r7, #16
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bd80      	pop	{r7, pc}

08004b80 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f7ff ff3c 	bl	8004a0c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b94:	bf00      	nop
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8004baa:	68f8      	ldr	r0, [r7, #12]
 8004bac:	f7ff ff38 	bl	8004a20 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bb0:	bf00      	nop
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	685a      	ldr	r2, [r3, #4]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 0203 	bic.w	r2, r2, #3
 8004bd4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bda:	f043 0210 	orr.w	r2, r3, #16
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004bea:	68f8      	ldr	r0, [r7, #12]
 8004bec:	f7ff ff22 	bl	8004a34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bf0:	bf00      	nop
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b088      	sub	sp, #32
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	603b      	str	r3, [r7, #0]
 8004c04:	4613      	mov	r3, r2
 8004c06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c08:	f7fd ff7e 	bl	8002b08 <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c10:	1a9b      	subs	r3, r3, r2
 8004c12:	683a      	ldr	r2, [r7, #0]
 8004c14:	4413      	add	r3, r2
 8004c16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c18:	f7fd ff76 	bl	8002b08 <HAL_GetTick>
 8004c1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c1e:	4b39      	ldr	r3, [pc, #228]	@ (8004d04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	015b      	lsls	r3, r3, #5
 8004c24:	0d1b      	lsrs	r3, r3, #20
 8004c26:	69fa      	ldr	r2, [r7, #28]
 8004c28:	fb02 f303 	mul.w	r3, r2, r3
 8004c2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c2e:	e055      	b.n	8004cdc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c36:	d051      	beq.n	8004cdc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c38:	f7fd ff66 	bl	8002b08 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	69fa      	ldr	r2, [r7, #28]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d902      	bls.n	8004c4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d13d      	bne.n	8004cca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c66:	d111      	bne.n	8004c8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c70:	d004      	beq.n	8004c7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c7a:	d107      	bne.n	8004c8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c94:	d10f      	bne.n	8004cb6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ca4:	601a      	str	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e018      	b.n	8004cfc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d102      	bne.n	8004cd6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	61fb      	str	r3, [r7, #28]
 8004cd4:	e002      	b.n	8004cdc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	3b01      	subs	r3, #1
 8004cda:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689a      	ldr	r2, [r3, #8]
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	68ba      	ldr	r2, [r7, #8]
 8004ce8:	429a      	cmp	r2, r3
 8004cea:	bf0c      	ite	eq
 8004cec:	2301      	moveq	r3, #1
 8004cee:	2300      	movne	r3, #0
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	79fb      	ldrb	r3, [r7, #7]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d19a      	bne.n	8004c30 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004cfa:	2300      	movs	r3, #0
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3720      	adds	r7, #32
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	20000000 	.word	0x20000000

08004d08 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af02      	add	r7, sp, #8
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d1c:	d111      	bne.n	8004d42 <SPI_EndRxTransaction+0x3a>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d26:	d004      	beq.n	8004d32 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d30:	d107      	bne.n	8004d42 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d40:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d4a:	d12a      	bne.n	8004da2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d54:	d012      	beq.n	8004d7c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	9300      	str	r3, [sp, #0]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	2180      	movs	r1, #128	@ 0x80
 8004d60:	68f8      	ldr	r0, [r7, #12]
 8004d62:	f7ff ff49 	bl	8004bf8 <SPI_WaitFlagStateUntilTimeout>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d02d      	beq.n	8004dc8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d70:	f043 0220 	orr.w	r2, r3, #32
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e026      	b.n	8004dca <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2200      	movs	r2, #0
 8004d84:	2101      	movs	r1, #1
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f7ff ff36 	bl	8004bf8 <SPI_WaitFlagStateUntilTimeout>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d01a      	beq.n	8004dc8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d96:	f043 0220 	orr.w	r2, r3, #32
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004d9e:	2303      	movs	r3, #3
 8004da0:	e013      	b.n	8004dca <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	9300      	str	r3, [sp, #0]
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	2200      	movs	r2, #0
 8004daa:	2101      	movs	r1, #1
 8004dac:	68f8      	ldr	r0, [r7, #12]
 8004dae:	f7ff ff23 	bl	8004bf8 <SPI_WaitFlagStateUntilTimeout>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d007      	beq.n	8004dc8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dbc:	f043 0220 	orr.w	r2, r3, #32
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e000      	b.n	8004dca <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
	...

08004dd4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b088      	sub	sp, #32
 8004dd8:	af02      	add	r7, sp, #8
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	9300      	str	r3, [sp, #0]
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	2201      	movs	r2, #1
 8004de8:	2102      	movs	r1, #2
 8004dea:	68f8      	ldr	r0, [r7, #12]
 8004dec:	f7ff ff04 	bl	8004bf8 <SPI_WaitFlagStateUntilTimeout>
 8004df0:	4603      	mov	r3, r0
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d007      	beq.n	8004e06 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dfa:	f043 0220 	orr.w	r2, r3, #32
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e032      	b.n	8004e6c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004e06:	4b1b      	ldr	r3, [pc, #108]	@ (8004e74 <SPI_EndRxTxTransaction+0xa0>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8004e78 <SPI_EndRxTxTransaction+0xa4>)
 8004e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004e10:	0d5b      	lsrs	r3, r3, #21
 8004e12:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004e16:	fb02 f303 	mul.w	r3, r2, r3
 8004e1a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e24:	d112      	bne.n	8004e4c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	68bb      	ldr	r3, [r7, #8]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	2180      	movs	r1, #128	@ 0x80
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f7ff fee1 	bl	8004bf8 <SPI_WaitFlagStateUntilTimeout>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d016      	beq.n	8004e6a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e40:	f043 0220 	orr.w	r2, r3, #32
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	e00f      	b.n	8004e6c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d00a      	beq.n	8004e68 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	3b01      	subs	r3, #1
 8004e56:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e62:	2b80      	cmp	r3, #128	@ 0x80
 8004e64:	d0f2      	beq.n	8004e4c <SPI_EndRxTxTransaction+0x78>
 8004e66:	e000      	b.n	8004e6a <SPI_EndRxTxTransaction+0x96>
        break;
 8004e68:	bf00      	nop
  }

  return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	20000000 	.word	0x20000000
 8004e78:	165e9f81 	.word	0x165e9f81

08004e7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b082      	sub	sp, #8
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e041      	b.n	8004f12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d106      	bne.n	8004ea8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 f839 	bl	8004f1a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2202      	movs	r2, #2
 8004eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	3304      	adds	r3, #4
 8004eb8:	4619      	mov	r1, r3
 8004eba:	4610      	mov	r0, r2
 8004ebc:	f000 f9c0 	bl	8005240 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2201      	movs	r2, #1
 8004edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2201      	movs	r2, #1
 8004eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2201      	movs	r2, #1
 8004ef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3708      	adds	r7, #8
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}

08004f1a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004f22:	bf00      	nop
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
	...

08004f30 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d001      	beq.n	8004f48 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e04e      	b.n	8004fe6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68da      	ldr	r2, [r3, #12]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a23      	ldr	r2, [pc, #140]	@ (8004ff4 <HAL_TIM_Base_Start_IT+0xc4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d022      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f72:	d01d      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a1f      	ldr	r2, [pc, #124]	@ (8004ff8 <HAL_TIM_Base_Start_IT+0xc8>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d018      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a1e      	ldr	r2, [pc, #120]	@ (8004ffc <HAL_TIM_Base_Start_IT+0xcc>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d013      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a1c      	ldr	r2, [pc, #112]	@ (8005000 <HAL_TIM_Base_Start_IT+0xd0>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d00e      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a1b      	ldr	r2, [pc, #108]	@ (8005004 <HAL_TIM_Base_Start_IT+0xd4>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d009      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a19      	ldr	r2, [pc, #100]	@ (8005008 <HAL_TIM_Base_Start_IT+0xd8>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d004      	beq.n	8004fb0 <HAL_TIM_Base_Start_IT+0x80>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a18      	ldr	r2, [pc, #96]	@ (800500c <HAL_TIM_Base_Start_IT+0xdc>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d111      	bne.n	8004fd4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	689b      	ldr	r3, [r3, #8]
 8004fb6:	f003 0307 	and.w	r3, r3, #7
 8004fba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2b06      	cmp	r3, #6
 8004fc0:	d010      	beq.n	8004fe4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f042 0201 	orr.w	r2, r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd2:	e007      	b.n	8004fe4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f042 0201 	orr.w	r2, r2, #1
 8004fe2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3714      	adds	r7, #20
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	40010000 	.word	0x40010000
 8004ff8:	40000400 	.word	0x40000400
 8004ffc:	40000800 	.word	0x40000800
 8005000:	40000c00 	.word	0x40000c00
 8005004:	40010400 	.word	0x40010400
 8005008:	40014000 	.word	0x40014000
 800500c:	40001800 	.word	0x40001800

08005010 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	691b      	ldr	r3, [r3, #16]
 8005026:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	f003 0302 	and.w	r3, r3, #2
 800502e:	2b00      	cmp	r3, #0
 8005030:	d020      	beq.n	8005074 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f003 0302 	and.w	r3, r3, #2
 8005038:	2b00      	cmp	r3, #0
 800503a:	d01b      	beq.n	8005074 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f06f 0202 	mvn.w	r2, #2
 8005044:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2201      	movs	r2, #1
 800504a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	f003 0303 	and.w	r3, r3, #3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d003      	beq.n	8005062 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800505a:	6878      	ldr	r0, [r7, #4]
 800505c:	f000 f8d2 	bl	8005204 <HAL_TIM_IC_CaptureCallback>
 8005060:	e005      	b.n	800506e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f000 f8c4 	bl	80051f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f000 f8d5 	bl	8005218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f003 0304 	and.w	r3, r3, #4
 800507a:	2b00      	cmp	r3, #0
 800507c:	d020      	beq.n	80050c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f003 0304 	and.w	r3, r3, #4
 8005084:	2b00      	cmp	r3, #0
 8005086:	d01b      	beq.n	80050c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0204 	mvn.w	r2, #4
 8005090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2202      	movs	r2, #2
 8005096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f000 f8ac 	bl	8005204 <HAL_TIM_IC_CaptureCallback>
 80050ac:	e005      	b.n	80050ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 f89e 	bl	80051f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 f8af 	bl	8005218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d020      	beq.n	800510c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f003 0308 	and.w	r3, r3, #8
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d01b      	beq.n	800510c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f06f 0208 	mvn.w	r2, #8
 80050dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2204      	movs	r2, #4
 80050e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	69db      	ldr	r3, [r3, #28]
 80050ea:	f003 0303 	and.w	r3, r3, #3
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d003      	beq.n	80050fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f000 f886 	bl	8005204 <HAL_TIM_IC_CaptureCallback>
 80050f8:	e005      	b.n	8005106 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f878 	bl	80051f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 f889 	bl	8005218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	f003 0310 	and.w	r3, r3, #16
 8005112:	2b00      	cmp	r3, #0
 8005114:	d020      	beq.n	8005158 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f003 0310 	and.w	r3, r3, #16
 800511c:	2b00      	cmp	r3, #0
 800511e:	d01b      	beq.n	8005158 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f06f 0210 	mvn.w	r2, #16
 8005128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2208      	movs	r2, #8
 800512e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800513a:	2b00      	cmp	r3, #0
 800513c:	d003      	beq.n	8005146 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 f860 	bl	8005204 <HAL_TIM_IC_CaptureCallback>
 8005144:	e005      	b.n	8005152 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 f852 	bl	80051f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f000 f863 	bl	8005218 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00c      	beq.n	800517c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b00      	cmp	r3, #0
 800516a:	d007      	beq.n	800517c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f06f 0201 	mvn.w	r2, #1
 8005174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7fd f912 	bl	80023a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00c      	beq.n	80051a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800518c:	2b00      	cmp	r3, #0
 800518e:	d007      	beq.n	80051a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f900 	bl	80053a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00c      	beq.n	80051c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d007      	beq.n	80051c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f000 f834 	bl	800522c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f003 0320 	and.w	r3, r3, #32
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00c      	beq.n	80051e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f003 0320 	and.w	r3, r3, #32
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d007      	beq.n	80051e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f06f 0220 	mvn.w	r2, #32
 80051e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f000 f8d2 	bl	800538c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051e8:	bf00      	nop
 80051ea:	3710      	adds	r7, #16
 80051ec:	46bd      	mov	sp, r7
 80051ee:	bd80      	pop	{r7, pc}

080051f0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800520c:	bf00      	nop
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005240:	b480      	push	{r7}
 8005242:	b085      	sub	sp, #20
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
 8005248:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	4a43      	ldr	r2, [pc, #268]	@ (8005360 <TIM_Base_SetConfig+0x120>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d013      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800525e:	d00f      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a40      	ldr	r2, [pc, #256]	@ (8005364 <TIM_Base_SetConfig+0x124>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d00b      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a3f      	ldr	r2, [pc, #252]	@ (8005368 <TIM_Base_SetConfig+0x128>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d007      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a3e      	ldr	r2, [pc, #248]	@ (800536c <TIM_Base_SetConfig+0x12c>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d003      	beq.n	8005280 <TIM_Base_SetConfig+0x40>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a3d      	ldr	r2, [pc, #244]	@ (8005370 <TIM_Base_SetConfig+0x130>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d108      	bne.n	8005292 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005286:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a32      	ldr	r2, [pc, #200]	@ (8005360 <TIM_Base_SetConfig+0x120>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d02b      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a0:	d027      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a2f      	ldr	r2, [pc, #188]	@ (8005364 <TIM_Base_SetConfig+0x124>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d023      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005368 <TIM_Base_SetConfig+0x128>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d01f      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a2d      	ldr	r2, [pc, #180]	@ (800536c <TIM_Base_SetConfig+0x12c>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d01b      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a2c      	ldr	r2, [pc, #176]	@ (8005370 <TIM_Base_SetConfig+0x130>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d017      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a2b      	ldr	r2, [pc, #172]	@ (8005374 <TIM_Base_SetConfig+0x134>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d013      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a2a      	ldr	r2, [pc, #168]	@ (8005378 <TIM_Base_SetConfig+0x138>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d00f      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a29      	ldr	r2, [pc, #164]	@ (800537c <TIM_Base_SetConfig+0x13c>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d00b      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a28      	ldr	r2, [pc, #160]	@ (8005380 <TIM_Base_SetConfig+0x140>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d007      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a27      	ldr	r2, [pc, #156]	@ (8005384 <TIM_Base_SetConfig+0x144>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d003      	beq.n	80052f2 <TIM_Base_SetConfig+0xb2>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a26      	ldr	r2, [pc, #152]	@ (8005388 <TIM_Base_SetConfig+0x148>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d108      	bne.n	8005304 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	4313      	orrs	r3, r2
 8005302:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	4313      	orrs	r3, r2
 8005310:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	689a      	ldr	r2, [r3, #8]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	4a0e      	ldr	r2, [pc, #56]	@ (8005360 <TIM_Base_SetConfig+0x120>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d003      	beq.n	8005332 <TIM_Base_SetConfig+0xf2>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a10      	ldr	r2, [pc, #64]	@ (8005370 <TIM_Base_SetConfig+0x130>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d103      	bne.n	800533a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	691a      	ldr	r2, [r3, #16]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f043 0204 	orr.w	r2, r3, #4
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	601a      	str	r2, [r3, #0]
}
 8005352:	bf00      	nop
 8005354:	3714      	adds	r7, #20
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	40010000 	.word	0x40010000
 8005364:	40000400 	.word	0x40000400
 8005368:	40000800 	.word	0x40000800
 800536c:	40000c00 	.word	0x40000c00
 8005370:	40010400 	.word	0x40010400
 8005374:	40014000 	.word	0x40014000
 8005378:	40014400 	.word	0x40014400
 800537c:	40014800 	.word	0x40014800
 8005380:	40001800 	.word	0x40001800
 8005384:	40001c00 	.word	0x40001c00
 8005388:	40002000 	.word	0x40002000

0800538c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e042      	b.n	800544c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d106      	bne.n	80053e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f7fd f8d4 	bl	8002588 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2224      	movs	r2, #36	@ 0x24
 80053e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68da      	ldr	r2, [r3, #12]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f000 fdd3 	bl	8005fa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	691a      	ldr	r2, [r3, #16]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800540c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	695a      	ldr	r2, [r3, #20]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800541c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68da      	ldr	r2, [r3, #12]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800542c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2220      	movs	r2, #32
 8005438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b08a      	sub	sp, #40	@ 0x28
 8005458:	af02      	add	r7, sp, #8
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	603b      	str	r3, [r7, #0]
 8005460:	4613      	mov	r3, r2
 8005462:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005464:	2300      	movs	r3, #0
 8005466:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800546e:	b2db      	uxtb	r3, r3
 8005470:	2b20      	cmp	r3, #32
 8005472:	d175      	bne.n	8005560 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d002      	beq.n	8005480 <HAL_UART_Transmit+0x2c>
 800547a:	88fb      	ldrh	r3, [r7, #6]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d101      	bne.n	8005484 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e06e      	b.n	8005562 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2221      	movs	r2, #33	@ 0x21
 800548e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005492:	f7fd fb39 	bl	8002b08 <HAL_GetTick>
 8005496:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	88fa      	ldrh	r2, [r7, #6]
 800549c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	88fa      	ldrh	r2, [r7, #6]
 80054a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054ac:	d108      	bne.n	80054c0 <HAL_UART_Transmit+0x6c>
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d104      	bne.n	80054c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80054b6:	2300      	movs	r3, #0
 80054b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	61bb      	str	r3, [r7, #24]
 80054be:	e003      	b.n	80054c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054c4:	2300      	movs	r3, #0
 80054c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054c8:	e02e      	b.n	8005528 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	2200      	movs	r2, #0
 80054d2:	2180      	movs	r1, #128	@ 0x80
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	f000 fb37 	bl	8005b48 <UART_WaitOnFlagUntilTimeout>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d005      	beq.n	80054ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2220      	movs	r2, #32
 80054e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80054e8:	2303      	movs	r3, #3
 80054ea:	e03a      	b.n	8005562 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10b      	bne.n	800550a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	881b      	ldrh	r3, [r3, #0]
 80054f6:	461a      	mov	r2, r3
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005500:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	3302      	adds	r3, #2
 8005506:	61bb      	str	r3, [r7, #24]
 8005508:	e007      	b.n	800551a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	781a      	ldrb	r2, [r3, #0]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	3301      	adds	r3, #1
 8005518:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800551e:	b29b      	uxth	r3, r3
 8005520:	3b01      	subs	r3, #1
 8005522:	b29a      	uxth	r2, r3
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800552c:	b29b      	uxth	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d1cb      	bne.n	80054ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	9300      	str	r3, [sp, #0]
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	2200      	movs	r2, #0
 800553a:	2140      	movs	r1, #64	@ 0x40
 800553c:	68f8      	ldr	r0, [r7, #12]
 800553e:	f000 fb03 	bl	8005b48 <UART_WaitOnFlagUntilTimeout>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d005      	beq.n	8005554 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2220      	movs	r2, #32
 800554c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005550:	2303      	movs	r3, #3
 8005552:	e006      	b.n	8005562 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2220      	movs	r2, #32
 8005558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800555c:	2300      	movs	r3, #0
 800555e:	e000      	b.n	8005562 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005560:	2302      	movs	r3, #2
  }
}
 8005562:	4618      	mov	r0, r3
 8005564:	3720      	adds	r7, #32
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}

0800556a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800556a:	b580      	push	{r7, lr}
 800556c:	b084      	sub	sp, #16
 800556e:	af00      	add	r7, sp, #0
 8005570:	60f8      	str	r0, [r7, #12]
 8005572:	60b9      	str	r1, [r7, #8]
 8005574:	4613      	mov	r3, r2
 8005576:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b20      	cmp	r3, #32
 8005582:	d112      	bne.n	80055aa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d002      	beq.n	8005590 <HAL_UART_Receive_IT+0x26>
 800558a:	88fb      	ldrh	r3, [r7, #6]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d101      	bne.n	8005594 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005590:	2301      	movs	r3, #1
 8005592:	e00b      	b.n	80055ac <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2200      	movs	r2, #0
 8005598:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800559a:	88fb      	ldrh	r3, [r7, #6]
 800559c:	461a      	mov	r2, r3
 800559e:	68b9      	ldr	r1, [r7, #8]
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f000 fb2a 	bl	8005bfa <UART_Start_Receive_IT>
 80055a6:	4603      	mov	r3, r0
 80055a8:	e000      	b.n	80055ac <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80055aa:	2302      	movs	r3, #2
  }
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3710      	adds	r7, #16
 80055b0:	46bd      	mov	sp, r7
 80055b2:	bd80      	pop	{r7, pc}

080055b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b0ba      	sub	sp, #232	@ 0xe8
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68db      	ldr	r3, [r3, #12]
 80055cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80055da:	2300      	movs	r3, #0
 80055dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80055e0:	2300      	movs	r3, #0
 80055e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80055f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10f      	bne.n	800561a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055fe:	f003 0320 	and.w	r3, r3, #32
 8005602:	2b00      	cmp	r3, #0
 8005604:	d009      	beq.n	800561a <HAL_UART_IRQHandler+0x66>
 8005606:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800560a:	f003 0320 	and.w	r3, r3, #32
 800560e:	2b00      	cmp	r3, #0
 8005610:	d003      	beq.n	800561a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005612:	6878      	ldr	r0, [r7, #4]
 8005614:	f000 fc07 	bl	8005e26 <UART_Receive_IT>
      return;
 8005618:	e273      	b.n	8005b02 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800561a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800561e:	2b00      	cmp	r3, #0
 8005620:	f000 80de 	beq.w	80057e0 <HAL_UART_IRQHandler+0x22c>
 8005624:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005628:	f003 0301 	and.w	r3, r3, #1
 800562c:	2b00      	cmp	r3, #0
 800562e:	d106      	bne.n	800563e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005630:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005634:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005638:	2b00      	cmp	r3, #0
 800563a:	f000 80d1 	beq.w	80057e0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800563e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	2b00      	cmp	r3, #0
 8005648:	d00b      	beq.n	8005662 <HAL_UART_IRQHandler+0xae>
 800564a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800564e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005652:	2b00      	cmp	r3, #0
 8005654:	d005      	beq.n	8005662 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800565a:	f043 0201 	orr.w	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005662:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005666:	f003 0304 	and.w	r3, r3, #4
 800566a:	2b00      	cmp	r3, #0
 800566c:	d00b      	beq.n	8005686 <HAL_UART_IRQHandler+0xd2>
 800566e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005672:	f003 0301 	and.w	r3, r3, #1
 8005676:	2b00      	cmp	r3, #0
 8005678:	d005      	beq.n	8005686 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800567e:	f043 0202 	orr.w	r2, r3, #2
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800568a:	f003 0302 	and.w	r3, r3, #2
 800568e:	2b00      	cmp	r3, #0
 8005690:	d00b      	beq.n	80056aa <HAL_UART_IRQHandler+0xf6>
 8005692:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b00      	cmp	r3, #0
 800569c:	d005      	beq.n	80056aa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056a2:	f043 0204 	orr.w	r2, r3, #4
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80056aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056ae:	f003 0308 	and.w	r3, r3, #8
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d011      	beq.n	80056da <HAL_UART_IRQHandler+0x126>
 80056b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056ba:	f003 0320 	and.w	r3, r3, #32
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d105      	bne.n	80056ce <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80056c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d005      	beq.n	80056da <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d2:	f043 0208 	orr.w	r2, r3, #8
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f000 820a 	beq.w	8005af8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056e8:	f003 0320 	and.w	r3, r3, #32
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d008      	beq.n	8005702 <HAL_UART_IRQHandler+0x14e>
 80056f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056f4:	f003 0320 	and.w	r3, r3, #32
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d002      	beq.n	8005702 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80056fc:	6878      	ldr	r0, [r7, #4]
 80056fe:	f000 fb92 	bl	8005e26 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	695b      	ldr	r3, [r3, #20]
 8005708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800570c:	2b40      	cmp	r3, #64	@ 0x40
 800570e:	bf0c      	ite	eq
 8005710:	2301      	moveq	r3, #1
 8005712:	2300      	movne	r3, #0
 8005714:	b2db      	uxtb	r3, r3
 8005716:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800571e:	f003 0308 	and.w	r3, r3, #8
 8005722:	2b00      	cmp	r3, #0
 8005724:	d103      	bne.n	800572e <HAL_UART_IRQHandler+0x17a>
 8005726:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800572a:	2b00      	cmp	r3, #0
 800572c:	d04f      	beq.n	80057ce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 fa9d 	bl	8005c6e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800573e:	2b40      	cmp	r3, #64	@ 0x40
 8005740:	d141      	bne.n	80057c6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	3314      	adds	r3, #20
 8005748:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800574c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005750:	e853 3f00 	ldrex	r3, [r3]
 8005754:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005758:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800575c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005760:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	3314      	adds	r3, #20
 800576a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800576e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005772:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005776:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800577a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800577e:	e841 2300 	strex	r3, r2, [r1]
 8005782:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005786:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1d9      	bne.n	8005742 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005792:	2b00      	cmp	r3, #0
 8005794:	d013      	beq.n	80057be <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800579a:	4a8a      	ldr	r2, [pc, #552]	@ (80059c4 <HAL_UART_IRQHandler+0x410>)
 800579c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7fd fc14 	bl	8002fd0 <HAL_DMA_Abort_IT>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d016      	beq.n	80057dc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80057b8:	4610      	mov	r0, r2
 80057ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057bc:	e00e      	b.n	80057dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f9ac 	bl	8005b1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057c4:	e00a      	b.n	80057dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 f9a8 	bl	8005b1c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057cc:	e006      	b.n	80057dc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f9a4 	bl	8005b1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80057da:	e18d      	b.n	8005af8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057dc:	bf00      	nop
    return;
 80057de:	e18b      	b.n	8005af8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e4:	2b01      	cmp	r3, #1
 80057e6:	f040 8167 	bne.w	8005ab8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80057ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ee:	f003 0310 	and.w	r3, r3, #16
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 8160 	beq.w	8005ab8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80057f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057fc:	f003 0310 	and.w	r3, r3, #16
 8005800:	2b00      	cmp	r3, #0
 8005802:	f000 8159 	beq.w	8005ab8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005806:	2300      	movs	r3, #0
 8005808:	60bb      	str	r3, [r7, #8]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	60bb      	str	r3, [r7, #8]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	685b      	ldr	r3, [r3, #4]
 8005818:	60bb      	str	r3, [r7, #8]
 800581a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005826:	2b40      	cmp	r3, #64	@ 0x40
 8005828:	f040 80ce 	bne.w	80059c8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005838:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 80a9 	beq.w	8005994 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005846:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800584a:	429a      	cmp	r2, r3
 800584c:	f080 80a2 	bcs.w	8005994 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005856:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800585c:	69db      	ldr	r3, [r3, #28]
 800585e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005862:	f000 8088 	beq.w	8005976 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	330c      	adds	r3, #12
 800586c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005870:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005874:	e853 3f00 	ldrex	r3, [r3]
 8005878:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800587c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005880:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005884:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	330c      	adds	r3, #12
 800588e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005892:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005896:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800589a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800589e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80058a2:	e841 2300 	strex	r3, r2, [r1]
 80058a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80058aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1d9      	bne.n	8005866 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3314      	adds	r3, #20
 80058b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058bc:	e853 3f00 	ldrex	r3, [r3]
 80058c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80058c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058c4:	f023 0301 	bic.w	r3, r3, #1
 80058c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	3314      	adds	r3, #20
 80058d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80058d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80058da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80058de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80058e2:	e841 2300 	strex	r3, r2, [r1]
 80058e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80058e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1e1      	bne.n	80058b2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	3314      	adds	r3, #20
 80058f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058f8:	e853 3f00 	ldrex	r3, [r3]
 80058fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80058fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005900:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005904:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	3314      	adds	r3, #20
 800590e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005912:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005914:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005916:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005918:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800591a:	e841 2300 	strex	r3, r2, [r1]
 800591e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005920:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1e3      	bne.n	80058ee <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2220      	movs	r2, #32
 800592a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	330c      	adds	r3, #12
 800593a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800593c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800593e:	e853 3f00 	ldrex	r3, [r3]
 8005942:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005944:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005946:	f023 0310 	bic.w	r3, r3, #16
 800594a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	330c      	adds	r3, #12
 8005954:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005958:	65ba      	str	r2, [r7, #88]	@ 0x58
 800595a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800595c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800595e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005960:	e841 2300 	strex	r3, r2, [r1]
 8005964:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005966:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005968:	2b00      	cmp	r3, #0
 800596a:	d1e3      	bne.n	8005934 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005970:	4618      	mov	r0, r3
 8005972:	f7fd fabd 	bl	8002ef0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2202      	movs	r2, #2
 800597a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005984:	b29b      	uxth	r3, r3
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	b29b      	uxth	r3, r3
 800598a:	4619      	mov	r1, r3
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f8cf 	bl	8005b30 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005992:	e0b3      	b.n	8005afc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005998:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800599c:	429a      	cmp	r2, r3
 800599e:	f040 80ad 	bne.w	8005afc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059a6:	69db      	ldr	r3, [r3, #28]
 80059a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80059ac:	f040 80a6 	bne.w	8005afc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059ba:	4619      	mov	r1, r3
 80059bc:	6878      	ldr	r0, [r7, #4]
 80059be:	f000 f8b7 	bl	8005b30 <HAL_UARTEx_RxEventCallback>
      return;
 80059c2:	e09b      	b.n	8005afc <HAL_UART_IRQHandler+0x548>
 80059c4:	08005d35 	.word	0x08005d35
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	1ad3      	subs	r3, r2, r3
 80059d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059dc:	b29b      	uxth	r3, r3
 80059de:	2b00      	cmp	r3, #0
 80059e0:	f000 808e 	beq.w	8005b00 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80059e4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	f000 8089 	beq.w	8005b00 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	330c      	adds	r3, #12
 80059f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059f8:	e853 3f00 	ldrex	r3, [r3]
 80059fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a04:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	330c      	adds	r3, #12
 8005a0e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005a12:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a14:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a16:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a18:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a1a:	e841 2300 	strex	r3, r2, [r1]
 8005a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1e3      	bne.n	80059ee <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	3314      	adds	r3, #20
 8005a2c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a30:	e853 3f00 	ldrex	r3, [r3]
 8005a34:	623b      	str	r3, [r7, #32]
   return(result);
 8005a36:	6a3b      	ldr	r3, [r7, #32]
 8005a38:	f023 0301 	bic.w	r3, r3, #1
 8005a3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	3314      	adds	r3, #20
 8005a46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a52:	e841 2300 	strex	r3, r2, [r1]
 8005a56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1e3      	bne.n	8005a26 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2220      	movs	r2, #32
 8005a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	330c      	adds	r3, #12
 8005a72:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a74:	693b      	ldr	r3, [r7, #16]
 8005a76:	e853 3f00 	ldrex	r3, [r3]
 8005a7a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 0310 	bic.w	r3, r3, #16
 8005a82:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	330c      	adds	r3, #12
 8005a8c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005a90:	61fa      	str	r2, [r7, #28]
 8005a92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a94:	69b9      	ldr	r1, [r7, #24]
 8005a96:	69fa      	ldr	r2, [r7, #28]
 8005a98:	e841 2300 	strex	r3, r2, [r1]
 8005a9c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d1e3      	bne.n	8005a6c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2202      	movs	r2, #2
 8005aa8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005aaa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005aae:	4619      	mov	r1, r3
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f000 f83d 	bl	8005b30 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ab6:	e023      	b.n	8005b00 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005abc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d009      	beq.n	8005ad8 <HAL_UART_IRQHandler+0x524>
 8005ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ac8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d003      	beq.n	8005ad8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 f940 	bl	8005d56 <UART_Transmit_IT>
    return;
 8005ad6:	e014      	b.n	8005b02 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005adc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00e      	beq.n	8005b02 <HAL_UART_IRQHandler+0x54e>
 8005ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d008      	beq.n	8005b02 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 f980 	bl	8005df6 <UART_EndTransmit_IT>
    return;
 8005af6:	e004      	b.n	8005b02 <HAL_UART_IRQHandler+0x54e>
    return;
 8005af8:	bf00      	nop
 8005afa:	e002      	b.n	8005b02 <HAL_UART_IRQHandler+0x54e>
      return;
 8005afc:	bf00      	nop
 8005afe:	e000      	b.n	8005b02 <HAL_UART_IRQHandler+0x54e>
      return;
 8005b00:	bf00      	nop
  }
}
 8005b02:	37e8      	adds	r7, #232	@ 0xe8
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b10:	bf00      	nop
 8005b12:	370c      	adds	r7, #12
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b24:	bf00      	nop
 8005b26:	370c      	adds	r7, #12
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	460b      	mov	r3, r1
 8005b3a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b086      	sub	sp, #24
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	60f8      	str	r0, [r7, #12]
 8005b50:	60b9      	str	r1, [r7, #8]
 8005b52:	603b      	str	r3, [r7, #0]
 8005b54:	4613      	mov	r3, r2
 8005b56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b58:	e03b      	b.n	8005bd2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b5a:	6a3b      	ldr	r3, [r7, #32]
 8005b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b60:	d037      	beq.n	8005bd2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b62:	f7fc ffd1 	bl	8002b08 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	6a3a      	ldr	r2, [r7, #32]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d302      	bcc.n	8005b78 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e03a      	b.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68db      	ldr	r3, [r3, #12]
 8005b82:	f003 0304 	and.w	r3, r3, #4
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d023      	beq.n	8005bd2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	2b80      	cmp	r3, #128	@ 0x80
 8005b8e:	d020      	beq.n	8005bd2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	2b40      	cmp	r3, #64	@ 0x40
 8005b94:	d01d      	beq.n	8005bd2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0308 	and.w	r3, r3, #8
 8005ba0:	2b08      	cmp	r3, #8
 8005ba2:	d116      	bne.n	8005bd2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	617b      	str	r3, [r7, #20]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	617b      	str	r3, [r7, #20]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	617b      	str	r3, [r7, #20]
 8005bb8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bba:	68f8      	ldr	r0, [r7, #12]
 8005bbc:	f000 f857 	bl	8005c6e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2208      	movs	r2, #8
 8005bc4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e00f      	b.n	8005bf2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	4013      	ands	r3, r2
 8005bdc:	68ba      	ldr	r2, [r7, #8]
 8005bde:	429a      	cmp	r2, r3
 8005be0:	bf0c      	ite	eq
 8005be2:	2301      	moveq	r3, #1
 8005be4:	2300      	movne	r3, #0
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	461a      	mov	r2, r3
 8005bea:	79fb      	ldrb	r3, [r7, #7]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d0b4      	beq.n	8005b5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005bf0:	2300      	movs	r3, #0
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b085      	sub	sp, #20
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	60f8      	str	r0, [r7, #12]
 8005c02:	60b9      	str	r1, [r7, #8]
 8005c04:	4613      	mov	r3, r2
 8005c06:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	68ba      	ldr	r2, [r7, #8]
 8005c0c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	88fa      	ldrh	r2, [r7, #6]
 8005c12:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	88fa      	ldrh	r2, [r7, #6]
 8005c18:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2222      	movs	r2, #34	@ 0x22
 8005c24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	691b      	ldr	r3, [r3, #16]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d007      	beq.n	8005c40 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68da      	ldr	r2, [r3, #12]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c3e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	695a      	ldr	r2, [r3, #20]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f042 0201 	orr.w	r2, r2, #1
 8005c4e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	68da      	ldr	r2, [r3, #12]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f042 0220 	orr.w	r2, r2, #32
 8005c5e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3714      	adds	r7, #20
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr

08005c6e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c6e:	b480      	push	{r7}
 8005c70:	b095      	sub	sp, #84	@ 0x54
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	330c      	adds	r3, #12
 8005c7c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c80:	e853 3f00 	ldrex	r3, [r3]
 8005c84:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	330c      	adds	r3, #12
 8005c94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c96:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c9c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c9e:	e841 2300 	strex	r3, r2, [r1]
 8005ca2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1e5      	bne.n	8005c76 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	3314      	adds	r3, #20
 8005cb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cb2:	6a3b      	ldr	r3, [r7, #32]
 8005cb4:	e853 3f00 	ldrex	r3, [r3]
 8005cb8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	f023 0301 	bic.w	r3, r3, #1
 8005cc0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	3314      	adds	r3, #20
 8005cc8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cd0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cd2:	e841 2300 	strex	r3, r2, [r1]
 8005cd6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1e5      	bne.n	8005caa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d119      	bne.n	8005d1a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	330c      	adds	r3, #12
 8005cec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	e853 3f00 	ldrex	r3, [r3]
 8005cf4:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	f023 0310 	bic.w	r3, r3, #16
 8005cfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	330c      	adds	r3, #12
 8005d04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d06:	61ba      	str	r2, [r7, #24]
 8005d08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0a:	6979      	ldr	r1, [r7, #20]
 8005d0c:	69ba      	ldr	r2, [r7, #24]
 8005d0e:	e841 2300 	strex	r3, r2, [r1]
 8005d12:	613b      	str	r3, [r7, #16]
   return(result);
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1e5      	bne.n	8005ce6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005d28:	bf00      	nop
 8005d2a:	3754      	adds	r7, #84	@ 0x54
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d48:	68f8      	ldr	r0, [r7, #12]
 8005d4a:	f7ff fee7 	bl	8005b1c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d4e:	bf00      	nop
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d56:	b480      	push	{r7}
 8005d58:	b085      	sub	sp, #20
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b21      	cmp	r3, #33	@ 0x21
 8005d68:	d13e      	bne.n	8005de8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	689b      	ldr	r3, [r3, #8]
 8005d6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d72:	d114      	bne.n	8005d9e <UART_Transmit_IT+0x48>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d110      	bne.n	8005d9e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	881b      	ldrh	r3, [r3, #0]
 8005d86:	461a      	mov	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d90:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	1c9a      	adds	r2, r3, #2
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	621a      	str	r2, [r3, #32]
 8005d9c:	e008      	b.n	8005db0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	1c59      	adds	r1, r3, #1
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6211      	str	r1, [r2, #32]
 8005da8:	781a      	ldrb	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005db4:	b29b      	uxth	r3, r3
 8005db6:	3b01      	subs	r3, #1
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10f      	bne.n	8005de4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005dd2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	68da      	ldr	r2, [r3, #12]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005de2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005de4:	2300      	movs	r3, #0
 8005de6:	e000      	b.n	8005dea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005de8:	2302      	movs	r3, #2
  }
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3714      	adds	r7, #20
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr

08005df6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005df6:	b580      	push	{r7, lr}
 8005df8:	b082      	sub	sp, #8
 8005dfa:	af00      	add	r7, sp, #0
 8005dfc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68da      	ldr	r2, [r3, #12]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e0c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2220      	movs	r2, #32
 8005e12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f7ff fe76 	bl	8005b08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3708      	adds	r7, #8
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}

08005e26 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e26:	b580      	push	{r7, lr}
 8005e28:	b08c      	sub	sp, #48	@ 0x30
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005e2e:	2300      	movs	r3, #0
 8005e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005e32:	2300      	movs	r3, #0
 8005e34:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	2b22      	cmp	r3, #34	@ 0x22
 8005e40:	f040 80aa 	bne.w	8005f98 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e4c:	d115      	bne.n	8005e7a <UART_Receive_IT+0x54>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d111      	bne.n	8005e7a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e6c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e72:	1c9a      	adds	r2, r3, #2
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e78:	e024      	b.n	8005ec4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e88:	d007      	beq.n	8005e9a <UART_Receive_IT+0x74>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	689b      	ldr	r3, [r3, #8]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d10a      	bne.n	8005ea8 <UART_Receive_IT+0x82>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d106      	bne.n	8005ea8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	b2da      	uxtb	r2, r3
 8005ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea4:	701a      	strb	r2, [r3, #0]
 8005ea6:	e008      	b.n	8005eba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	685b      	ldr	r3, [r3, #4]
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005eb4:	b2da      	uxtb	r2, r3
 8005eb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eb8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ebe:	1c5a      	adds	r2, r3, #1
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	3b01      	subs	r3, #1
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d15d      	bne.n	8005f94 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68da      	ldr	r2, [r3, #12]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f022 0220 	bic.w	r2, r2, #32
 8005ee6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68da      	ldr	r2, [r3, #12]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ef6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	695a      	ldr	r2, [r3, #20]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f022 0201 	bic.w	r2, r2, #1
 8005f06:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d135      	bne.n	8005f8a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	330c      	adds	r3, #12
 8005f2a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f2c:	697b      	ldr	r3, [r7, #20]
 8005f2e:	e853 3f00 	ldrex	r3, [r3]
 8005f32:	613b      	str	r3, [r7, #16]
   return(result);
 8005f34:	693b      	ldr	r3, [r7, #16]
 8005f36:	f023 0310 	bic.w	r3, r3, #16
 8005f3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	330c      	adds	r3, #12
 8005f42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f44:	623a      	str	r2, [r7, #32]
 8005f46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f48:	69f9      	ldr	r1, [r7, #28]
 8005f4a:	6a3a      	ldr	r2, [r7, #32]
 8005f4c:	e841 2300 	strex	r3, r2, [r1]
 8005f50:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d1e5      	bne.n	8005f24 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0310 	and.w	r3, r3, #16
 8005f62:	2b10      	cmp	r3, #16
 8005f64:	d10a      	bne.n	8005f7c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f66:	2300      	movs	r3, #0
 8005f68:	60fb      	str	r3, [r7, #12]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	60fb      	str	r3, [r7, #12]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	60fb      	str	r3, [r7, #12]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f80:	4619      	mov	r1, r3
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f7ff fdd4 	bl	8005b30 <HAL_UARTEx_RxEventCallback>
 8005f88:	e002      	b.n	8005f90 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f7fb ff50 	bl	8001e30 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f90:	2300      	movs	r3, #0
 8005f92:	e002      	b.n	8005f9a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	e000      	b.n	8005f9a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f98:	2302      	movs	r3, #2
  }
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3730      	adds	r7, #48	@ 0x30
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
	...

08005fa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fa8:	b0c0      	sub	sp, #256	@ 0x100
 8005faa:	af00      	add	r7, sp, #0
 8005fac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	691b      	ldr	r3, [r3, #16]
 8005fb8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc0:	68d9      	ldr	r1, [r3, #12]
 8005fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	ea40 0301 	orr.w	r3, r0, r1
 8005fcc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd2:	689a      	ldr	r2, [r3, #8]
 8005fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	431a      	orrs	r2, r3
 8005fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe0:	695b      	ldr	r3, [r3, #20]
 8005fe2:	431a      	orrs	r2, r3
 8005fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe8:	69db      	ldr	r3, [r3, #28]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68db      	ldr	r3, [r3, #12]
 8005ff8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005ffc:	f021 010c 	bic.w	r1, r1, #12
 8006000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800600a:	430b      	orrs	r3, r1
 800600c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800600e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800601a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800601e:	6999      	ldr	r1, [r3, #24]
 8006020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	ea40 0301 	orr.w	r3, r0, r1
 800602a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800602c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	4b8f      	ldr	r3, [pc, #572]	@ (8006270 <UART_SetConfig+0x2cc>)
 8006034:	429a      	cmp	r2, r3
 8006036:	d005      	beq.n	8006044 <UART_SetConfig+0xa0>
 8006038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800603c:	681a      	ldr	r2, [r3, #0]
 800603e:	4b8d      	ldr	r3, [pc, #564]	@ (8006274 <UART_SetConfig+0x2d0>)
 8006040:	429a      	cmp	r2, r3
 8006042:	d104      	bne.n	800604e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006044:	f7fd fd1c 	bl	8003a80 <HAL_RCC_GetPCLK2Freq>
 8006048:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800604c:	e003      	b.n	8006056 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800604e:	f7fd fd03 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 8006052:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800605a:	69db      	ldr	r3, [r3, #28]
 800605c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006060:	f040 810c 	bne.w	800627c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006064:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006068:	2200      	movs	r2, #0
 800606a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800606e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006072:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006076:	4622      	mov	r2, r4
 8006078:	462b      	mov	r3, r5
 800607a:	1891      	adds	r1, r2, r2
 800607c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800607e:	415b      	adcs	r3, r3
 8006080:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006082:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006086:	4621      	mov	r1, r4
 8006088:	eb12 0801 	adds.w	r8, r2, r1
 800608c:	4629      	mov	r1, r5
 800608e:	eb43 0901 	adc.w	r9, r3, r1
 8006092:	f04f 0200 	mov.w	r2, #0
 8006096:	f04f 0300 	mov.w	r3, #0
 800609a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800609e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80060a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80060a6:	4690      	mov	r8, r2
 80060a8:	4699      	mov	r9, r3
 80060aa:	4623      	mov	r3, r4
 80060ac:	eb18 0303 	adds.w	r3, r8, r3
 80060b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80060b4:	462b      	mov	r3, r5
 80060b6:	eb49 0303 	adc.w	r3, r9, r3
 80060ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80060be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80060ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80060d2:	460b      	mov	r3, r1
 80060d4:	18db      	adds	r3, r3, r3
 80060d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80060d8:	4613      	mov	r3, r2
 80060da:	eb42 0303 	adc.w	r3, r2, r3
 80060de:	657b      	str	r3, [r7, #84]	@ 0x54
 80060e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80060e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80060e8:	f7fa fd7e 	bl	8000be8 <__aeabi_uldivmod>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4b61      	ldr	r3, [pc, #388]	@ (8006278 <UART_SetConfig+0x2d4>)
 80060f2:	fba3 2302 	umull	r2, r3, r3, r2
 80060f6:	095b      	lsrs	r3, r3, #5
 80060f8:	011c      	lsls	r4, r3, #4
 80060fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060fe:	2200      	movs	r2, #0
 8006100:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006104:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006108:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800610c:	4642      	mov	r2, r8
 800610e:	464b      	mov	r3, r9
 8006110:	1891      	adds	r1, r2, r2
 8006112:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006114:	415b      	adcs	r3, r3
 8006116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006118:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800611c:	4641      	mov	r1, r8
 800611e:	eb12 0a01 	adds.w	sl, r2, r1
 8006122:	4649      	mov	r1, r9
 8006124:	eb43 0b01 	adc.w	fp, r3, r1
 8006128:	f04f 0200 	mov.w	r2, #0
 800612c:	f04f 0300 	mov.w	r3, #0
 8006130:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006134:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006138:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800613c:	4692      	mov	sl, r2
 800613e:	469b      	mov	fp, r3
 8006140:	4643      	mov	r3, r8
 8006142:	eb1a 0303 	adds.w	r3, sl, r3
 8006146:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800614a:	464b      	mov	r3, r9
 800614c:	eb4b 0303 	adc.w	r3, fp, r3
 8006150:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006160:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006164:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006168:	460b      	mov	r3, r1
 800616a:	18db      	adds	r3, r3, r3
 800616c:	643b      	str	r3, [r7, #64]	@ 0x40
 800616e:	4613      	mov	r3, r2
 8006170:	eb42 0303 	adc.w	r3, r2, r3
 8006174:	647b      	str	r3, [r7, #68]	@ 0x44
 8006176:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800617a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800617e:	f7fa fd33 	bl	8000be8 <__aeabi_uldivmod>
 8006182:	4602      	mov	r2, r0
 8006184:	460b      	mov	r3, r1
 8006186:	4611      	mov	r1, r2
 8006188:	4b3b      	ldr	r3, [pc, #236]	@ (8006278 <UART_SetConfig+0x2d4>)
 800618a:	fba3 2301 	umull	r2, r3, r3, r1
 800618e:	095b      	lsrs	r3, r3, #5
 8006190:	2264      	movs	r2, #100	@ 0x64
 8006192:	fb02 f303 	mul.w	r3, r2, r3
 8006196:	1acb      	subs	r3, r1, r3
 8006198:	00db      	lsls	r3, r3, #3
 800619a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800619e:	4b36      	ldr	r3, [pc, #216]	@ (8006278 <UART_SetConfig+0x2d4>)
 80061a0:	fba3 2302 	umull	r2, r3, r3, r2
 80061a4:	095b      	lsrs	r3, r3, #5
 80061a6:	005b      	lsls	r3, r3, #1
 80061a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80061ac:	441c      	add	r4, r3
 80061ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061b2:	2200      	movs	r2, #0
 80061b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80061bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80061c0:	4642      	mov	r2, r8
 80061c2:	464b      	mov	r3, r9
 80061c4:	1891      	adds	r1, r2, r2
 80061c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80061c8:	415b      	adcs	r3, r3
 80061ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80061d0:	4641      	mov	r1, r8
 80061d2:	1851      	adds	r1, r2, r1
 80061d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80061d6:	4649      	mov	r1, r9
 80061d8:	414b      	adcs	r3, r1
 80061da:	637b      	str	r3, [r7, #52]	@ 0x34
 80061dc:	f04f 0200 	mov.w	r2, #0
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80061e8:	4659      	mov	r1, fp
 80061ea:	00cb      	lsls	r3, r1, #3
 80061ec:	4651      	mov	r1, sl
 80061ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061f2:	4651      	mov	r1, sl
 80061f4:	00ca      	lsls	r2, r1, #3
 80061f6:	4610      	mov	r0, r2
 80061f8:	4619      	mov	r1, r3
 80061fa:	4603      	mov	r3, r0
 80061fc:	4642      	mov	r2, r8
 80061fe:	189b      	adds	r3, r3, r2
 8006200:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006204:	464b      	mov	r3, r9
 8006206:	460a      	mov	r2, r1
 8006208:	eb42 0303 	adc.w	r3, r2, r3
 800620c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800621c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006220:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006224:	460b      	mov	r3, r1
 8006226:	18db      	adds	r3, r3, r3
 8006228:	62bb      	str	r3, [r7, #40]	@ 0x28
 800622a:	4613      	mov	r3, r2
 800622c:	eb42 0303 	adc.w	r3, r2, r3
 8006230:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006232:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006236:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800623a:	f7fa fcd5 	bl	8000be8 <__aeabi_uldivmod>
 800623e:	4602      	mov	r2, r0
 8006240:	460b      	mov	r3, r1
 8006242:	4b0d      	ldr	r3, [pc, #52]	@ (8006278 <UART_SetConfig+0x2d4>)
 8006244:	fba3 1302 	umull	r1, r3, r3, r2
 8006248:	095b      	lsrs	r3, r3, #5
 800624a:	2164      	movs	r1, #100	@ 0x64
 800624c:	fb01 f303 	mul.w	r3, r1, r3
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	00db      	lsls	r3, r3, #3
 8006254:	3332      	adds	r3, #50	@ 0x32
 8006256:	4a08      	ldr	r2, [pc, #32]	@ (8006278 <UART_SetConfig+0x2d4>)
 8006258:	fba2 2303 	umull	r2, r3, r2, r3
 800625c:	095b      	lsrs	r3, r3, #5
 800625e:	f003 0207 	and.w	r2, r3, #7
 8006262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4422      	add	r2, r4
 800626a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800626c:	e106      	b.n	800647c <UART_SetConfig+0x4d8>
 800626e:	bf00      	nop
 8006270:	40011000 	.word	0x40011000
 8006274:	40011400 	.word	0x40011400
 8006278:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800627c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006280:	2200      	movs	r2, #0
 8006282:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006286:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800628a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800628e:	4642      	mov	r2, r8
 8006290:	464b      	mov	r3, r9
 8006292:	1891      	adds	r1, r2, r2
 8006294:	6239      	str	r1, [r7, #32]
 8006296:	415b      	adcs	r3, r3
 8006298:	627b      	str	r3, [r7, #36]	@ 0x24
 800629a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800629e:	4641      	mov	r1, r8
 80062a0:	1854      	adds	r4, r2, r1
 80062a2:	4649      	mov	r1, r9
 80062a4:	eb43 0501 	adc.w	r5, r3, r1
 80062a8:	f04f 0200 	mov.w	r2, #0
 80062ac:	f04f 0300 	mov.w	r3, #0
 80062b0:	00eb      	lsls	r3, r5, #3
 80062b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062b6:	00e2      	lsls	r2, r4, #3
 80062b8:	4614      	mov	r4, r2
 80062ba:	461d      	mov	r5, r3
 80062bc:	4643      	mov	r3, r8
 80062be:	18e3      	adds	r3, r4, r3
 80062c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80062c4:	464b      	mov	r3, r9
 80062c6:	eb45 0303 	adc.w	r3, r5, r3
 80062ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80062ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80062de:	f04f 0200 	mov.w	r2, #0
 80062e2:	f04f 0300 	mov.w	r3, #0
 80062e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80062ea:	4629      	mov	r1, r5
 80062ec:	008b      	lsls	r3, r1, #2
 80062ee:	4621      	mov	r1, r4
 80062f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062f4:	4621      	mov	r1, r4
 80062f6:	008a      	lsls	r2, r1, #2
 80062f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80062fc:	f7fa fc74 	bl	8000be8 <__aeabi_uldivmod>
 8006300:	4602      	mov	r2, r0
 8006302:	460b      	mov	r3, r1
 8006304:	4b60      	ldr	r3, [pc, #384]	@ (8006488 <UART_SetConfig+0x4e4>)
 8006306:	fba3 2302 	umull	r2, r3, r3, r2
 800630a:	095b      	lsrs	r3, r3, #5
 800630c:	011c      	lsls	r4, r3, #4
 800630e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006312:	2200      	movs	r2, #0
 8006314:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006318:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800631c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006320:	4642      	mov	r2, r8
 8006322:	464b      	mov	r3, r9
 8006324:	1891      	adds	r1, r2, r2
 8006326:	61b9      	str	r1, [r7, #24]
 8006328:	415b      	adcs	r3, r3
 800632a:	61fb      	str	r3, [r7, #28]
 800632c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006330:	4641      	mov	r1, r8
 8006332:	1851      	adds	r1, r2, r1
 8006334:	6139      	str	r1, [r7, #16]
 8006336:	4649      	mov	r1, r9
 8006338:	414b      	adcs	r3, r1
 800633a:	617b      	str	r3, [r7, #20]
 800633c:	f04f 0200 	mov.w	r2, #0
 8006340:	f04f 0300 	mov.w	r3, #0
 8006344:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006348:	4659      	mov	r1, fp
 800634a:	00cb      	lsls	r3, r1, #3
 800634c:	4651      	mov	r1, sl
 800634e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006352:	4651      	mov	r1, sl
 8006354:	00ca      	lsls	r2, r1, #3
 8006356:	4610      	mov	r0, r2
 8006358:	4619      	mov	r1, r3
 800635a:	4603      	mov	r3, r0
 800635c:	4642      	mov	r2, r8
 800635e:	189b      	adds	r3, r3, r2
 8006360:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006364:	464b      	mov	r3, r9
 8006366:	460a      	mov	r2, r1
 8006368:	eb42 0303 	adc.w	r3, r2, r3
 800636c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	67bb      	str	r3, [r7, #120]	@ 0x78
 800637a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800637c:	f04f 0200 	mov.w	r2, #0
 8006380:	f04f 0300 	mov.w	r3, #0
 8006384:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006388:	4649      	mov	r1, r9
 800638a:	008b      	lsls	r3, r1, #2
 800638c:	4641      	mov	r1, r8
 800638e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006392:	4641      	mov	r1, r8
 8006394:	008a      	lsls	r2, r1, #2
 8006396:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800639a:	f7fa fc25 	bl	8000be8 <__aeabi_uldivmod>
 800639e:	4602      	mov	r2, r0
 80063a0:	460b      	mov	r3, r1
 80063a2:	4611      	mov	r1, r2
 80063a4:	4b38      	ldr	r3, [pc, #224]	@ (8006488 <UART_SetConfig+0x4e4>)
 80063a6:	fba3 2301 	umull	r2, r3, r3, r1
 80063aa:	095b      	lsrs	r3, r3, #5
 80063ac:	2264      	movs	r2, #100	@ 0x64
 80063ae:	fb02 f303 	mul.w	r3, r2, r3
 80063b2:	1acb      	subs	r3, r1, r3
 80063b4:	011b      	lsls	r3, r3, #4
 80063b6:	3332      	adds	r3, #50	@ 0x32
 80063b8:	4a33      	ldr	r2, [pc, #204]	@ (8006488 <UART_SetConfig+0x4e4>)
 80063ba:	fba2 2303 	umull	r2, r3, r2, r3
 80063be:	095b      	lsrs	r3, r3, #5
 80063c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063c4:	441c      	add	r4, r3
 80063c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ca:	2200      	movs	r2, #0
 80063cc:	673b      	str	r3, [r7, #112]	@ 0x70
 80063ce:	677a      	str	r2, [r7, #116]	@ 0x74
 80063d0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80063d4:	4642      	mov	r2, r8
 80063d6:	464b      	mov	r3, r9
 80063d8:	1891      	adds	r1, r2, r2
 80063da:	60b9      	str	r1, [r7, #8]
 80063dc:	415b      	adcs	r3, r3
 80063de:	60fb      	str	r3, [r7, #12]
 80063e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063e4:	4641      	mov	r1, r8
 80063e6:	1851      	adds	r1, r2, r1
 80063e8:	6039      	str	r1, [r7, #0]
 80063ea:	4649      	mov	r1, r9
 80063ec:	414b      	adcs	r3, r1
 80063ee:	607b      	str	r3, [r7, #4]
 80063f0:	f04f 0200 	mov.w	r2, #0
 80063f4:	f04f 0300 	mov.w	r3, #0
 80063f8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80063fc:	4659      	mov	r1, fp
 80063fe:	00cb      	lsls	r3, r1, #3
 8006400:	4651      	mov	r1, sl
 8006402:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006406:	4651      	mov	r1, sl
 8006408:	00ca      	lsls	r2, r1, #3
 800640a:	4610      	mov	r0, r2
 800640c:	4619      	mov	r1, r3
 800640e:	4603      	mov	r3, r0
 8006410:	4642      	mov	r2, r8
 8006412:	189b      	adds	r3, r3, r2
 8006414:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006416:	464b      	mov	r3, r9
 8006418:	460a      	mov	r2, r1
 800641a:	eb42 0303 	adc.w	r3, r2, r3
 800641e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	663b      	str	r3, [r7, #96]	@ 0x60
 800642a:	667a      	str	r2, [r7, #100]	@ 0x64
 800642c:	f04f 0200 	mov.w	r2, #0
 8006430:	f04f 0300 	mov.w	r3, #0
 8006434:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006438:	4649      	mov	r1, r9
 800643a:	008b      	lsls	r3, r1, #2
 800643c:	4641      	mov	r1, r8
 800643e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006442:	4641      	mov	r1, r8
 8006444:	008a      	lsls	r2, r1, #2
 8006446:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800644a:	f7fa fbcd 	bl	8000be8 <__aeabi_uldivmod>
 800644e:	4602      	mov	r2, r0
 8006450:	460b      	mov	r3, r1
 8006452:	4b0d      	ldr	r3, [pc, #52]	@ (8006488 <UART_SetConfig+0x4e4>)
 8006454:	fba3 1302 	umull	r1, r3, r3, r2
 8006458:	095b      	lsrs	r3, r3, #5
 800645a:	2164      	movs	r1, #100	@ 0x64
 800645c:	fb01 f303 	mul.w	r3, r1, r3
 8006460:	1ad3      	subs	r3, r2, r3
 8006462:	011b      	lsls	r3, r3, #4
 8006464:	3332      	adds	r3, #50	@ 0x32
 8006466:	4a08      	ldr	r2, [pc, #32]	@ (8006488 <UART_SetConfig+0x4e4>)
 8006468:	fba2 2303 	umull	r2, r3, r2, r3
 800646c:	095b      	lsrs	r3, r3, #5
 800646e:	f003 020f 	and.w	r2, r3, #15
 8006472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4422      	add	r2, r4
 800647a:	609a      	str	r2, [r3, #8]
}
 800647c:	bf00      	nop
 800647e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006482:	46bd      	mov	sp, r7
 8006484:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006488:	51eb851f 	.word	0x51eb851f

0800648c <__NVIC_SetPriority>:
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	4603      	mov	r3, r0
 8006494:	6039      	str	r1, [r7, #0]
 8006496:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800649c:	2b00      	cmp	r3, #0
 800649e:	db0a      	blt.n	80064b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	b2da      	uxtb	r2, r3
 80064a4:	490c      	ldr	r1, [pc, #48]	@ (80064d8 <__NVIC_SetPriority+0x4c>)
 80064a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064aa:	0112      	lsls	r2, r2, #4
 80064ac:	b2d2      	uxtb	r2, r2
 80064ae:	440b      	add	r3, r1
 80064b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80064b4:	e00a      	b.n	80064cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	4908      	ldr	r1, [pc, #32]	@ (80064dc <__NVIC_SetPriority+0x50>)
 80064bc:	79fb      	ldrb	r3, [r7, #7]
 80064be:	f003 030f 	and.w	r3, r3, #15
 80064c2:	3b04      	subs	r3, #4
 80064c4:	0112      	lsls	r2, r2, #4
 80064c6:	b2d2      	uxtb	r2, r2
 80064c8:	440b      	add	r3, r1
 80064ca:	761a      	strb	r2, [r3, #24]
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr
 80064d8:	e000e100 	.word	0xe000e100
 80064dc:	e000ed00 	.word	0xe000ed00

080064e0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80064e0:	b580      	push	{r7, lr}
 80064e2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80064e4:	4b05      	ldr	r3, [pc, #20]	@ (80064fc <SysTick_Handler+0x1c>)
 80064e6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80064e8:	f002 fa32 	bl	8008950 <xTaskGetSchedulerState>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d001      	beq.n	80064f6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80064f2:	f003 f929 	bl	8009748 <xPortSysTickHandler>
  }
}
 80064f6:	bf00      	nop
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	bf00      	nop
 80064fc:	e000e010 	.word	0xe000e010

08006500 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006500:	b580      	push	{r7, lr}
 8006502:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006504:	2100      	movs	r1, #0
 8006506:	f06f 0004 	mvn.w	r0, #4
 800650a:	f7ff ffbf 	bl	800648c <__NVIC_SetPriority>
#endif
}
 800650e:	bf00      	nop
 8006510:	bd80      	pop	{r7, pc}
	...

08006514 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800651a:	f3ef 8305 	mrs	r3, IPSR
 800651e:	603b      	str	r3, [r7, #0]
  return(result);
 8006520:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006522:	2b00      	cmp	r3, #0
 8006524:	d003      	beq.n	800652e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006526:	f06f 0305 	mvn.w	r3, #5
 800652a:	607b      	str	r3, [r7, #4]
 800652c:	e00c      	b.n	8006548 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800652e:	4b0a      	ldr	r3, [pc, #40]	@ (8006558 <osKernelInitialize+0x44>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d105      	bne.n	8006542 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006536:	4b08      	ldr	r3, [pc, #32]	@ (8006558 <osKernelInitialize+0x44>)
 8006538:	2201      	movs	r2, #1
 800653a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800653c:	2300      	movs	r3, #0
 800653e:	607b      	str	r3, [r7, #4]
 8006540:	e002      	b.n	8006548 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006542:	f04f 33ff 	mov.w	r3, #4294967295
 8006546:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006548:	687b      	ldr	r3, [r7, #4]
}
 800654a:	4618      	mov	r0, r3
 800654c:	370c      	adds	r7, #12
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	20004708 	.word	0x20004708

0800655c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006562:	f3ef 8305 	mrs	r3, IPSR
 8006566:	603b      	str	r3, [r7, #0]
  return(result);
 8006568:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800656a:	2b00      	cmp	r3, #0
 800656c:	d003      	beq.n	8006576 <osKernelStart+0x1a>
    stat = osErrorISR;
 800656e:	f06f 0305 	mvn.w	r3, #5
 8006572:	607b      	str	r3, [r7, #4]
 8006574:	e010      	b.n	8006598 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006576:	4b0b      	ldr	r3, [pc, #44]	@ (80065a4 <osKernelStart+0x48>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2b01      	cmp	r3, #1
 800657c:	d109      	bne.n	8006592 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800657e:	f7ff ffbf 	bl	8006500 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006582:	4b08      	ldr	r3, [pc, #32]	@ (80065a4 <osKernelStart+0x48>)
 8006584:	2202      	movs	r2, #2
 8006586:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006588:	f001 fd6e 	bl	8008068 <vTaskStartScheduler>
      stat = osOK;
 800658c:	2300      	movs	r3, #0
 800658e:	607b      	str	r3, [r7, #4]
 8006590:	e002      	b.n	8006598 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006592:	f04f 33ff 	mov.w	r3, #4294967295
 8006596:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006598:	687b      	ldr	r3, [r7, #4]
}
 800659a:	4618      	mov	r0, r3
 800659c:	3708      	adds	r7, #8
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	20004708 	.word	0x20004708

080065a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b08e      	sub	sp, #56	@ 0x38
 80065ac:	af04      	add	r7, sp, #16
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80065b4:	2300      	movs	r3, #0
 80065b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065b8:	f3ef 8305 	mrs	r3, IPSR
 80065bc:	617b      	str	r3, [r7, #20]
  return(result);
 80065be:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d17e      	bne.n	80066c2 <osThreadNew+0x11a>
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d07b      	beq.n	80066c2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80065ca:	2380      	movs	r3, #128	@ 0x80
 80065cc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80065ce:	2318      	movs	r3, #24
 80065d0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80065d2:	2300      	movs	r3, #0
 80065d4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80065d6:	f04f 33ff 	mov.w	r3, #4294967295
 80065da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d045      	beq.n	800666e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d002      	beq.n	80065f0 <osThreadNew+0x48>
        name = attr->name;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d002      	beq.n	80065fe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	699b      	ldr	r3, [r3, #24]
 80065fc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d008      	beq.n	8006616 <osThreadNew+0x6e>
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	2b38      	cmp	r3, #56	@ 0x38
 8006608:	d805      	bhi.n	8006616 <osThreadNew+0x6e>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f003 0301 	and.w	r3, r3, #1
 8006612:	2b00      	cmp	r3, #0
 8006614:	d001      	beq.n	800661a <osThreadNew+0x72>
        return (NULL);
 8006616:	2300      	movs	r3, #0
 8006618:	e054      	b.n	80066c4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	695b      	ldr	r3, [r3, #20]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d003      	beq.n	800662a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	089b      	lsrs	r3, r3, #2
 8006628:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d00e      	beq.n	8006650 <osThreadNew+0xa8>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	2ba7      	cmp	r3, #167	@ 0xa7
 8006638:	d90a      	bls.n	8006650 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800663e:	2b00      	cmp	r3, #0
 8006640:	d006      	beq.n	8006650 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d002      	beq.n	8006650 <osThreadNew+0xa8>
        mem = 1;
 800664a:	2301      	movs	r3, #1
 800664c:	61bb      	str	r3, [r7, #24]
 800664e:	e010      	b.n	8006672 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d10c      	bne.n	8006672 <osThreadNew+0xca>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d108      	bne.n	8006672 <osThreadNew+0xca>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d104      	bne.n	8006672 <osThreadNew+0xca>
          mem = 0;
 8006668:	2300      	movs	r3, #0
 800666a:	61bb      	str	r3, [r7, #24]
 800666c:	e001      	b.n	8006672 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800666e:	2300      	movs	r3, #0
 8006670:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	2b01      	cmp	r3, #1
 8006676:	d110      	bne.n	800669a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006680:	9202      	str	r2, [sp, #8]
 8006682:	9301      	str	r3, [sp, #4]
 8006684:	69fb      	ldr	r3, [r7, #28]
 8006686:	9300      	str	r3, [sp, #0]
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	6a3a      	ldr	r2, [r7, #32]
 800668c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800668e:	68f8      	ldr	r0, [r7, #12]
 8006690:	f001 faf6 	bl	8007c80 <xTaskCreateStatic>
 8006694:	4603      	mov	r3, r0
 8006696:	613b      	str	r3, [r7, #16]
 8006698:	e013      	b.n	80066c2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d110      	bne.n	80066c2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80066a0:	6a3b      	ldr	r3, [r7, #32]
 80066a2:	b29a      	uxth	r2, r3
 80066a4:	f107 0310 	add.w	r3, r7, #16
 80066a8:	9301      	str	r3, [sp, #4]
 80066aa:	69fb      	ldr	r3, [r7, #28]
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80066b2:	68f8      	ldr	r0, [r7, #12]
 80066b4:	f001 fb44 	bl	8007d40 <xTaskCreate>
 80066b8:	4603      	mov	r3, r0
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	d001      	beq.n	80066c2 <osThreadNew+0x11a>
            hTask = NULL;
 80066be:	2300      	movs	r3, #0
 80066c0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80066c2:	693b      	ldr	r3, [r7, #16]
}
 80066c4:	4618      	mov	r0, r3
 80066c6:	3728      	adds	r7, #40	@ 0x28
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}

080066cc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066d4:	f3ef 8305 	mrs	r3, IPSR
 80066d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80066da:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d003      	beq.n	80066e8 <osDelay+0x1c>
    stat = osErrorISR;
 80066e0:	f06f 0305 	mvn.w	r3, #5
 80066e4:	60fb      	str	r3, [r7, #12]
 80066e6:	e007      	b.n	80066f8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80066e8:	2300      	movs	r3, #0
 80066ea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d002      	beq.n	80066f8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f001 fc82 	bl	8007ffc <vTaskDelay>
    }
  }

  return (stat);
 80066f8:	68fb      	ldr	r3, [r7, #12]
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3710      	adds	r7, #16
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006702:	b580      	push	{r7, lr}
 8006704:	b088      	sub	sp, #32
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800670a:	2300      	movs	r3, #0
 800670c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800670e:	f3ef 8305 	mrs	r3, IPSR
 8006712:	60bb      	str	r3, [r7, #8]
  return(result);
 8006714:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8006716:	2b00      	cmp	r3, #0
 8006718:	d174      	bne.n	8006804 <osMutexNew+0x102>
    if (attr != NULL) {
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d003      	beq.n	8006728 <osMutexNew+0x26>
      type = attr->attr_bits;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	61bb      	str	r3, [r7, #24]
 8006726:	e001      	b.n	800672c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8006728:	2300      	movs	r3, #0
 800672a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800672c:	69bb      	ldr	r3, [r7, #24]
 800672e:	f003 0301 	and.w	r3, r3, #1
 8006732:	2b00      	cmp	r3, #0
 8006734:	d002      	beq.n	800673c <osMutexNew+0x3a>
      rmtx = 1U;
 8006736:	2301      	movs	r3, #1
 8006738:	617b      	str	r3, [r7, #20]
 800673a:	e001      	b.n	8006740 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800673c:	2300      	movs	r3, #0
 800673e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	f003 0308 	and.w	r3, r3, #8
 8006746:	2b00      	cmp	r3, #0
 8006748:	d15c      	bne.n	8006804 <osMutexNew+0x102>
      mem = -1;
 800674a:	f04f 33ff 	mov.w	r3, #4294967295
 800674e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d015      	beq.n	8006782 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d006      	beq.n	800676c <osMutexNew+0x6a>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	68db      	ldr	r3, [r3, #12]
 8006762:	2b4f      	cmp	r3, #79	@ 0x4f
 8006764:	d902      	bls.n	800676c <osMutexNew+0x6a>
          mem = 1;
 8006766:	2301      	movs	r3, #1
 8006768:	613b      	str	r3, [r7, #16]
 800676a:	e00c      	b.n	8006786 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d108      	bne.n	8006786 <osMutexNew+0x84>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d104      	bne.n	8006786 <osMutexNew+0x84>
            mem = 0;
 800677c:	2300      	movs	r3, #0
 800677e:	613b      	str	r3, [r7, #16]
 8006780:	e001      	b.n	8006786 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8006782:	2300      	movs	r3, #0
 8006784:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8006786:	693b      	ldr	r3, [r7, #16]
 8006788:	2b01      	cmp	r3, #1
 800678a:	d112      	bne.n	80067b2 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d007      	beq.n	80067a2 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	4619      	mov	r1, r3
 8006798:	2004      	movs	r0, #4
 800679a:	f000 fc50 	bl	800703e <xQueueCreateMutexStatic>
 800679e:	61f8      	str	r0, [r7, #28]
 80067a0:	e016      	b.n	80067d0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	4619      	mov	r1, r3
 80067a8:	2001      	movs	r0, #1
 80067aa:	f000 fc48 	bl	800703e <xQueueCreateMutexStatic>
 80067ae:	61f8      	str	r0, [r7, #28]
 80067b0:	e00e      	b.n	80067d0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10b      	bne.n	80067d0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d004      	beq.n	80067c8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80067be:	2004      	movs	r0, #4
 80067c0:	f000 fc25 	bl	800700e <xQueueCreateMutex>
 80067c4:	61f8      	str	r0, [r7, #28]
 80067c6:	e003      	b.n	80067d0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80067c8:	2001      	movs	r0, #1
 80067ca:	f000 fc20 	bl	800700e <xQueueCreateMutex>
 80067ce:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00c      	beq.n	80067f0 <osMutexNew+0xee>
        if (attr != NULL) {
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d003      	beq.n	80067e4 <osMutexNew+0xe2>
          name = attr->name;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	60fb      	str	r3, [r7, #12]
 80067e2:	e001      	b.n	80067e8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80067e4:	2300      	movs	r3, #0
 80067e6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80067e8:	68f9      	ldr	r1, [r7, #12]
 80067ea:	69f8      	ldr	r0, [r7, #28]
 80067ec:	f001 f9ea 	bl	8007bc4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d006      	beq.n	8006804 <osMutexNew+0x102>
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d003      	beq.n	8006804 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80067fc:	69fb      	ldr	r3, [r7, #28]
 80067fe:	f043 0301 	orr.w	r3, r3, #1
 8006802:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8006804:	69fb      	ldr	r3, [r7, #28]
}
 8006806:	4618      	mov	r0, r3
 8006808:	3720      	adds	r7, #32
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800680e:	b580      	push	{r7, lr}
 8006810:	b086      	sub	sp, #24
 8006812:	af00      	add	r7, sp, #0
 8006814:	6078      	str	r0, [r7, #4]
 8006816:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	f023 0301 	bic.w	r3, r3, #1
 800681e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	f003 0301 	and.w	r3, r3, #1
 8006826:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006828:	2300      	movs	r3, #0
 800682a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800682c:	f3ef 8305 	mrs	r3, IPSR
 8006830:	60bb      	str	r3, [r7, #8]
  return(result);
 8006832:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006834:	2b00      	cmp	r3, #0
 8006836:	d003      	beq.n	8006840 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8006838:	f06f 0305 	mvn.w	r3, #5
 800683c:	617b      	str	r3, [r7, #20]
 800683e:	e02c      	b.n	800689a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d103      	bne.n	800684e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8006846:	f06f 0303 	mvn.w	r3, #3
 800684a:	617b      	str	r3, [r7, #20]
 800684c:	e025      	b.n	800689a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d011      	beq.n	8006878 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006854:	6839      	ldr	r1, [r7, #0]
 8006856:	6938      	ldr	r0, [r7, #16]
 8006858:	f000 fc41 	bl	80070de <xQueueTakeMutexRecursive>
 800685c:	4603      	mov	r3, r0
 800685e:	2b01      	cmp	r3, #1
 8006860:	d01b      	beq.n	800689a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d003      	beq.n	8006870 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006868:	f06f 0301 	mvn.w	r3, #1
 800686c:	617b      	str	r3, [r7, #20]
 800686e:	e014      	b.n	800689a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006870:	f06f 0302 	mvn.w	r3, #2
 8006874:	617b      	str	r3, [r7, #20]
 8006876:	e010      	b.n	800689a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006878:	6839      	ldr	r1, [r7, #0]
 800687a:	6938      	ldr	r0, [r7, #16]
 800687c:	f000 fee8 	bl	8007650 <xQueueSemaphoreTake>
 8006880:	4603      	mov	r3, r0
 8006882:	2b01      	cmp	r3, #1
 8006884:	d009      	beq.n	800689a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800688c:	f06f 0301 	mvn.w	r3, #1
 8006890:	617b      	str	r3, [r7, #20]
 8006892:	e002      	b.n	800689a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006894:	f06f 0302 	mvn.w	r3, #2
 8006898:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800689a:	697b      	ldr	r3, [r7, #20]
}
 800689c:	4618      	mov	r0, r3
 800689e:	3718      	adds	r7, #24
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b086      	sub	sp, #24
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f023 0301 	bic.w	r3, r3, #1
 80068b2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	f003 0301 	and.w	r3, r3, #1
 80068ba:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80068bc:	2300      	movs	r3, #0
 80068be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80068c0:	f3ef 8305 	mrs	r3, IPSR
 80068c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80068c6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d003      	beq.n	80068d4 <osMutexRelease+0x30>
    stat = osErrorISR;
 80068cc:	f06f 0305 	mvn.w	r3, #5
 80068d0:	617b      	str	r3, [r7, #20]
 80068d2:	e01f      	b.n	8006914 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d103      	bne.n	80068e2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80068da:	f06f 0303 	mvn.w	r3, #3
 80068de:	617b      	str	r3, [r7, #20]
 80068e0:	e018      	b.n	8006914 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d009      	beq.n	80068fc <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80068e8:	6938      	ldr	r0, [r7, #16]
 80068ea:	f000 fbc3 	bl	8007074 <xQueueGiveMutexRecursive>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d00f      	beq.n	8006914 <osMutexRelease+0x70>
        stat = osErrorResource;
 80068f4:	f06f 0302 	mvn.w	r3, #2
 80068f8:	617b      	str	r3, [r7, #20]
 80068fa:	e00b      	b.n	8006914 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80068fc:	2300      	movs	r3, #0
 80068fe:	2200      	movs	r2, #0
 8006900:	2100      	movs	r1, #0
 8006902:	6938      	ldr	r0, [r7, #16]
 8006904:	f000 fc22 	bl	800714c <xQueueGenericSend>
 8006908:	4603      	mov	r3, r0
 800690a:	2b01      	cmp	r3, #1
 800690c:	d002      	beq.n	8006914 <osMutexRelease+0x70>
        stat = osErrorResource;
 800690e:	f06f 0302 	mvn.w	r3, #2
 8006912:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006914:	697b      	ldr	r3, [r7, #20]
}
 8006916:	4618      	mov	r0, r3
 8006918:	3718      	adds	r7, #24
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800691e:	b580      	push	{r7, lr}
 8006920:	b08a      	sub	sp, #40	@ 0x28
 8006922:	af02      	add	r7, sp, #8
 8006924:	60f8      	str	r0, [r7, #12]
 8006926:	60b9      	str	r1, [r7, #8]
 8006928:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800692a:	2300      	movs	r3, #0
 800692c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800692e:	f3ef 8305 	mrs	r3, IPSR
 8006932:	613b      	str	r3, [r7, #16]
  return(result);
 8006934:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006936:	2b00      	cmp	r3, #0
 8006938:	d15f      	bne.n	80069fa <osMessageQueueNew+0xdc>
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d05c      	beq.n	80069fa <osMessageQueueNew+0xdc>
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d059      	beq.n	80069fa <osMessageQueueNew+0xdc>
    mem = -1;
 8006946:	f04f 33ff 	mov.w	r3, #4294967295
 800694a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d029      	beq.n	80069a6 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d012      	beq.n	8006980 <osMessageQueueNew+0x62>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	68db      	ldr	r3, [r3, #12]
 800695e:	2b4f      	cmp	r3, #79	@ 0x4f
 8006960:	d90e      	bls.n	8006980 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00a      	beq.n	8006980 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	695a      	ldr	r2, [r3, #20]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	68b9      	ldr	r1, [r7, #8]
 8006972:	fb01 f303 	mul.w	r3, r1, r3
 8006976:	429a      	cmp	r2, r3
 8006978:	d302      	bcc.n	8006980 <osMessageQueueNew+0x62>
        mem = 1;
 800697a:	2301      	movs	r3, #1
 800697c:	61bb      	str	r3, [r7, #24]
 800697e:	e014      	b.n	80069aa <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d110      	bne.n	80069aa <osMessageQueueNew+0x8c>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d10c      	bne.n	80069aa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006994:	2b00      	cmp	r3, #0
 8006996:	d108      	bne.n	80069aa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	695b      	ldr	r3, [r3, #20]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d104      	bne.n	80069aa <osMessageQueueNew+0x8c>
          mem = 0;
 80069a0:	2300      	movs	r3, #0
 80069a2:	61bb      	str	r3, [r7, #24]
 80069a4:	e001      	b.n	80069aa <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80069a6:	2300      	movs	r3, #0
 80069a8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80069aa:	69bb      	ldr	r3, [r7, #24]
 80069ac:	2b01      	cmp	r3, #1
 80069ae:	d10b      	bne.n	80069c8 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	691a      	ldr	r2, [r3, #16]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	689b      	ldr	r3, [r3, #8]
 80069b8:	2100      	movs	r1, #0
 80069ba:	9100      	str	r1, [sp, #0]
 80069bc:	68b9      	ldr	r1, [r7, #8]
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f000 fa30 	bl	8006e24 <xQueueGenericCreateStatic>
 80069c4:	61f8      	str	r0, [r7, #28]
 80069c6:	e008      	b.n	80069da <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d105      	bne.n	80069da <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80069ce:	2200      	movs	r2, #0
 80069d0:	68b9      	ldr	r1, [r7, #8]
 80069d2:	68f8      	ldr	r0, [r7, #12]
 80069d4:	f000 faa3 	bl	8006f1e <xQueueGenericCreate>
 80069d8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80069da:	69fb      	ldr	r3, [r7, #28]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00c      	beq.n	80069fa <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d003      	beq.n	80069ee <osMessageQueueNew+0xd0>
        name = attr->name;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	617b      	str	r3, [r7, #20]
 80069ec:	e001      	b.n	80069f2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80069ee:	2300      	movs	r3, #0
 80069f0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80069f2:	6979      	ldr	r1, [r7, #20]
 80069f4:	69f8      	ldr	r0, [r7, #28]
 80069f6:	f001 f8e5 	bl	8007bc4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80069fa:	69fb      	ldr	r3, [r7, #28]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3720      	adds	r7, #32
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b088      	sub	sp, #32
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	60f8      	str	r0, [r7, #12]
 8006a0c:	60b9      	str	r1, [r7, #8]
 8006a0e:	603b      	str	r3, [r7, #0]
 8006a10:	4613      	mov	r3, r2
 8006a12:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a1c:	f3ef 8305 	mrs	r3, IPSR
 8006a20:	617b      	str	r3, [r7, #20]
  return(result);
 8006a22:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d028      	beq.n	8006a7a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006a28:	69bb      	ldr	r3, [r7, #24]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d005      	beq.n	8006a3a <osMessageQueuePut+0x36>
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d002      	beq.n	8006a3a <osMessageQueuePut+0x36>
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d003      	beq.n	8006a42 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8006a3a:	f06f 0303 	mvn.w	r3, #3
 8006a3e:	61fb      	str	r3, [r7, #28]
 8006a40:	e038      	b.n	8006ab4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8006a42:	2300      	movs	r3, #0
 8006a44:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8006a46:	f107 0210 	add.w	r2, r7, #16
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	68b9      	ldr	r1, [r7, #8]
 8006a4e:	69b8      	ldr	r0, [r7, #24]
 8006a50:	f000 fc7e 	bl	8007350 <xQueueGenericSendFromISR>
 8006a54:	4603      	mov	r3, r0
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d003      	beq.n	8006a62 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8006a5a:	f06f 0302 	mvn.w	r3, #2
 8006a5e:	61fb      	str	r3, [r7, #28]
 8006a60:	e028      	b.n	8006ab4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d025      	beq.n	8006ab4 <osMessageQueuePut+0xb0>
 8006a68:	4b15      	ldr	r3, [pc, #84]	@ (8006ac0 <osMessageQueuePut+0xbc>)
 8006a6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a6e:	601a      	str	r2, [r3, #0]
 8006a70:	f3bf 8f4f 	dsb	sy
 8006a74:	f3bf 8f6f 	isb	sy
 8006a78:	e01c      	b.n	8006ab4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006a7a:	69bb      	ldr	r3, [r7, #24]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d002      	beq.n	8006a86 <osMessageQueuePut+0x82>
 8006a80:	68bb      	ldr	r3, [r7, #8]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d103      	bne.n	8006a8e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8006a86:	f06f 0303 	mvn.w	r3, #3
 8006a8a:	61fb      	str	r3, [r7, #28]
 8006a8c:	e012      	b.n	8006ab4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006a8e:	2300      	movs	r3, #0
 8006a90:	683a      	ldr	r2, [r7, #0]
 8006a92:	68b9      	ldr	r1, [r7, #8]
 8006a94:	69b8      	ldr	r0, [r7, #24]
 8006a96:	f000 fb59 	bl	800714c <xQueueGenericSend>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d009      	beq.n	8006ab4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d003      	beq.n	8006aae <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8006aa6:	f06f 0301 	mvn.w	r3, #1
 8006aaa:	61fb      	str	r3, [r7, #28]
 8006aac:	e002      	b.n	8006ab4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8006aae:	f06f 0302 	mvn.w	r3, #2
 8006ab2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006ab4:	69fb      	ldr	r3, [r7, #28]
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3720      	adds	r7, #32
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
 8006abe:	bf00      	nop
 8006ac0:	e000ed04 	.word	0xe000ed04

08006ac4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b088      	sub	sp, #32
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
 8006ad0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ada:	f3ef 8305 	mrs	r3, IPSR
 8006ade:	617b      	str	r3, [r7, #20]
  return(result);
 8006ae0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d028      	beq.n	8006b38 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d005      	beq.n	8006af8 <osMessageQueueGet+0x34>
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d002      	beq.n	8006af8 <osMessageQueueGet+0x34>
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d003      	beq.n	8006b00 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8006af8:	f06f 0303 	mvn.w	r3, #3
 8006afc:	61fb      	str	r3, [r7, #28]
 8006afe:	e037      	b.n	8006b70 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8006b00:	2300      	movs	r3, #0
 8006b02:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006b04:	f107 0310 	add.w	r3, r7, #16
 8006b08:	461a      	mov	r2, r3
 8006b0a:	68b9      	ldr	r1, [r7, #8]
 8006b0c:	69b8      	ldr	r0, [r7, #24]
 8006b0e:	f000 feaf 	bl	8007870 <xQueueReceiveFromISR>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d003      	beq.n	8006b20 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8006b18:	f06f 0302 	mvn.w	r3, #2
 8006b1c:	61fb      	str	r3, [r7, #28]
 8006b1e:	e027      	b.n	8006b70 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d024      	beq.n	8006b70 <osMessageQueueGet+0xac>
 8006b26:	4b15      	ldr	r3, [pc, #84]	@ (8006b7c <osMessageQueueGet+0xb8>)
 8006b28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b2c:	601a      	str	r2, [r3, #0]
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	f3bf 8f6f 	isb	sy
 8006b36:	e01b      	b.n	8006b70 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006b38:	69bb      	ldr	r3, [r7, #24]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d002      	beq.n	8006b44 <osMessageQueueGet+0x80>
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d103      	bne.n	8006b4c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8006b44:	f06f 0303 	mvn.w	r3, #3
 8006b48:	61fb      	str	r3, [r7, #28]
 8006b4a:	e011      	b.n	8006b70 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006b4c:	683a      	ldr	r2, [r7, #0]
 8006b4e:	68b9      	ldr	r1, [r7, #8]
 8006b50:	69b8      	ldr	r0, [r7, #24]
 8006b52:	f000 fc9b 	bl	800748c <xQueueReceive>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d009      	beq.n	8006b70 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d003      	beq.n	8006b6a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8006b62:	f06f 0301 	mvn.w	r3, #1
 8006b66:	61fb      	str	r3, [r7, #28]
 8006b68:	e002      	b.n	8006b70 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8006b6a:	f06f 0302 	mvn.w	r3, #2
 8006b6e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8006b70:	69fb      	ldr	r3, [r7, #28]
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	3720      	adds	r7, #32
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
 8006b7a:	bf00      	nop
 8006b7c:	e000ed04 	.word	0xe000ed04

08006b80 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006b80:	b480      	push	{r7}
 8006b82:	b085      	sub	sp, #20
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	60f8      	str	r0, [r7, #12]
 8006b88:	60b9      	str	r1, [r7, #8]
 8006b8a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	4a07      	ldr	r2, [pc, #28]	@ (8006bac <vApplicationGetIdleTaskMemory+0x2c>)
 8006b90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	4a06      	ldr	r2, [pc, #24]	@ (8006bb0 <vApplicationGetIdleTaskMemory+0x30>)
 8006b96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2280      	movs	r2, #128	@ 0x80
 8006b9c:	601a      	str	r2, [r3, #0]
}
 8006b9e:	bf00      	nop
 8006ba0:	3714      	adds	r7, #20
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	2000470c 	.word	0x2000470c
 8006bb0:	200047b4 	.word	0x200047b4

08006bb4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006bb4:	b480      	push	{r7}
 8006bb6:	b085      	sub	sp, #20
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	60f8      	str	r0, [r7, #12]
 8006bbc:	60b9      	str	r1, [r7, #8]
 8006bbe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	4a07      	ldr	r2, [pc, #28]	@ (8006be0 <vApplicationGetTimerTaskMemory+0x2c>)
 8006bc4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	4a06      	ldr	r2, [pc, #24]	@ (8006be4 <vApplicationGetTimerTaskMemory+0x30>)
 8006bca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006bd2:	601a      	str	r2, [r3, #0]
}
 8006bd4:	bf00      	nop
 8006bd6:	3714      	adds	r7, #20
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr
 8006be0:	200049b4 	.word	0x200049b4
 8006be4:	20004a5c 	.word	0x20004a5c

08006be8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	f103 0208 	add.w	r2, r3, #8
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8006c00:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f103 0208 	add.w	r2, r3, #8
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f103 0208 	add.w	r2, r3, #8
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006c36:	bf00      	nop
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr

08006c42 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c42:	b480      	push	{r7}
 8006c44:	b085      	sub	sp, #20
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
 8006c4a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	68fa      	ldr	r2, [r7, #12]
 8006c56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	689a      	ldr	r2, [r3, #8]
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	683a      	ldr	r2, [r7, #0]
 8006c66:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	683a      	ldr	r2, [r7, #0]
 8006c6c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	1c5a      	adds	r2, r3, #1
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	601a      	str	r2, [r3, #0]
}
 8006c7e:	bf00      	nop
 8006c80:	3714      	adds	r7, #20
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr

08006c8a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c8a:	b480      	push	{r7}
 8006c8c:	b085      	sub	sp, #20
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
 8006c92:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006c94:	683b      	ldr	r3, [r7, #0]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca0:	d103      	bne.n	8006caa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	691b      	ldr	r3, [r3, #16]
 8006ca6:	60fb      	str	r3, [r7, #12]
 8006ca8:	e00c      	b.n	8006cc4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	3308      	adds	r3, #8
 8006cae:	60fb      	str	r3, [r7, #12]
 8006cb0:	e002      	b.n	8006cb8 <vListInsert+0x2e>
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	60fb      	str	r3, [r7, #12]
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	685b      	ldr	r3, [r3, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	68ba      	ldr	r2, [r7, #8]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d2f6      	bcs.n	8006cb2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	685a      	ldr	r2, [r3, #4]
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	683a      	ldr	r2, [r7, #0]
 8006cd2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	68fa      	ldr	r2, [r7, #12]
 8006cd8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	683a      	ldr	r2, [r7, #0]
 8006cde:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	1c5a      	adds	r2, r3, #1
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	601a      	str	r2, [r3, #0]
}
 8006cf0:	bf00      	nop
 8006cf2:	3714      	adds	r7, #20
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b085      	sub	sp, #20
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	6892      	ldr	r2, [r2, #8]
 8006d12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	689b      	ldr	r3, [r3, #8]
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	6852      	ldr	r2, [r2, #4]
 8006d1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	687a      	ldr	r2, [r7, #4]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	d103      	bne.n	8006d30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	689a      	ldr	r2, [r3, #8]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	1e5a      	subs	r2, r3, #1
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3714      	adds	r7, #20
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4e:	4770      	bx	lr

08006d50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b084      	sub	sp, #16
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d10b      	bne.n	8006d7c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d68:	f383 8811 	msr	BASEPRI, r3
 8006d6c:	f3bf 8f6f 	isb	sy
 8006d70:	f3bf 8f4f 	dsb	sy
 8006d74:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006d76:	bf00      	nop
 8006d78:	bf00      	nop
 8006d7a:	e7fd      	b.n	8006d78 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006d7c:	f002 fc54 	bl	8009628 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681a      	ldr	r2, [r3, #0]
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d88:	68f9      	ldr	r1, [r7, #12]
 8006d8a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006d8c:	fb01 f303 	mul.w	r3, r1, r3
 8006d90:	441a      	add	r2, r3
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dac:	3b01      	subs	r3, #1
 8006dae:	68f9      	ldr	r1, [r7, #12]
 8006db0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006db2:	fb01 f303 	mul.w	r3, r1, r3
 8006db6:	441a      	add	r2, r3
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	22ff      	movs	r2, #255	@ 0xff
 8006dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	22ff      	movs	r2, #255	@ 0xff
 8006dc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d114      	bne.n	8006dfc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d01a      	beq.n	8006e10 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	3310      	adds	r3, #16
 8006dde:	4618      	mov	r0, r3
 8006de0:	f001 fbe0 	bl	80085a4 <xTaskRemoveFromEventList>
 8006de4:	4603      	mov	r3, r0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d012      	beq.n	8006e10 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006dea:	4b0d      	ldr	r3, [pc, #52]	@ (8006e20 <xQueueGenericReset+0xd0>)
 8006dec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006df0:	601a      	str	r2, [r3, #0]
 8006df2:	f3bf 8f4f 	dsb	sy
 8006df6:	f3bf 8f6f 	isb	sy
 8006dfa:	e009      	b.n	8006e10 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	3310      	adds	r3, #16
 8006e00:	4618      	mov	r0, r3
 8006e02:	f7ff fef1 	bl	8006be8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	3324      	adds	r3, #36	@ 0x24
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f7ff feec 	bl	8006be8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006e10:	f002 fc3c 	bl	800968c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006e14:	2301      	movs	r3, #1
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3710      	adds	r7, #16
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	e000ed04 	.word	0xe000ed04

08006e24 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b08e      	sub	sp, #56	@ 0x38
 8006e28:	af02      	add	r7, sp, #8
 8006e2a:	60f8      	str	r0, [r7, #12]
 8006e2c:	60b9      	str	r1, [r7, #8]
 8006e2e:	607a      	str	r2, [r7, #4]
 8006e30:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d10b      	bne.n	8006e50 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3c:	f383 8811 	msr	BASEPRI, r3
 8006e40:	f3bf 8f6f 	isb	sy
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006e4a:	bf00      	nop
 8006e4c:	bf00      	nop
 8006e4e:	e7fd      	b.n	8006e4c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d10b      	bne.n	8006e6e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5a:	f383 8811 	msr	BASEPRI, r3
 8006e5e:	f3bf 8f6f 	isb	sy
 8006e62:	f3bf 8f4f 	dsb	sy
 8006e66:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006e68:	bf00      	nop
 8006e6a:	bf00      	nop
 8006e6c:	e7fd      	b.n	8006e6a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d002      	beq.n	8006e7a <xQueueGenericCreateStatic+0x56>
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d001      	beq.n	8006e7e <xQueueGenericCreateStatic+0x5a>
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e000      	b.n	8006e80 <xQueueGenericCreateStatic+0x5c>
 8006e7e:	2300      	movs	r3, #0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d10b      	bne.n	8006e9c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e88:	f383 8811 	msr	BASEPRI, r3
 8006e8c:	f3bf 8f6f 	isb	sy
 8006e90:	f3bf 8f4f 	dsb	sy
 8006e94:	623b      	str	r3, [r7, #32]
}
 8006e96:	bf00      	nop
 8006e98:	bf00      	nop
 8006e9a:	e7fd      	b.n	8006e98 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d102      	bne.n	8006ea8 <xQueueGenericCreateStatic+0x84>
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d101      	bne.n	8006eac <xQueueGenericCreateStatic+0x88>
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e000      	b.n	8006eae <xQueueGenericCreateStatic+0x8a>
 8006eac:	2300      	movs	r3, #0
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10b      	bne.n	8006eca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb6:	f383 8811 	msr	BASEPRI, r3
 8006eba:	f3bf 8f6f 	isb	sy
 8006ebe:	f3bf 8f4f 	dsb	sy
 8006ec2:	61fb      	str	r3, [r7, #28]
}
 8006ec4:	bf00      	nop
 8006ec6:	bf00      	nop
 8006ec8:	e7fd      	b.n	8006ec6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006eca:	2350      	movs	r3, #80	@ 0x50
 8006ecc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	2b50      	cmp	r3, #80	@ 0x50
 8006ed2:	d00b      	beq.n	8006eec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ed8:	f383 8811 	msr	BASEPRI, r3
 8006edc:	f3bf 8f6f 	isb	sy
 8006ee0:	f3bf 8f4f 	dsb	sy
 8006ee4:	61bb      	str	r3, [r7, #24]
}
 8006ee6:	bf00      	nop
 8006ee8:	bf00      	nop
 8006eea:	e7fd      	b.n	8006ee8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006eec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d00d      	beq.n	8006f14 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f00:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006f04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f06:	9300      	str	r3, [sp, #0]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	68b9      	ldr	r1, [r7, #8]
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f000 f840 	bl	8006f94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3730      	adds	r7, #48	@ 0x30
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b08a      	sub	sp, #40	@ 0x28
 8006f22:	af02      	add	r7, sp, #8
 8006f24:	60f8      	str	r0, [r7, #12]
 8006f26:	60b9      	str	r1, [r7, #8]
 8006f28:	4613      	mov	r3, r2
 8006f2a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10b      	bne.n	8006f4a <xQueueGenericCreate+0x2c>
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	613b      	str	r3, [r7, #16]
}
 8006f44:	bf00      	nop
 8006f46:	bf00      	nop
 8006f48:	e7fd      	b.n	8006f46 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	68ba      	ldr	r2, [r7, #8]
 8006f4e:	fb02 f303 	mul.w	r3, r2, r3
 8006f52:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	3350      	adds	r3, #80	@ 0x50
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f002 fc87 	bl	800986c <pvPortMalloc>
 8006f5e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d011      	beq.n	8006f8a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006f66:	69bb      	ldr	r3, [r7, #24]
 8006f68:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	3350      	adds	r3, #80	@ 0x50
 8006f6e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006f70:	69bb      	ldr	r3, [r7, #24]
 8006f72:	2200      	movs	r2, #0
 8006f74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f78:	79fa      	ldrb	r2, [r7, #7]
 8006f7a:	69bb      	ldr	r3, [r7, #24]
 8006f7c:	9300      	str	r3, [sp, #0]
 8006f7e:	4613      	mov	r3, r2
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	68b9      	ldr	r1, [r7, #8]
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 f805 	bl	8006f94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006f8a:	69bb      	ldr	r3, [r7, #24]
	}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3720      	adds	r7, #32
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	60f8      	str	r0, [r7, #12]
 8006f9c:	60b9      	str	r1, [r7, #8]
 8006f9e:	607a      	str	r2, [r7, #4]
 8006fa0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d103      	bne.n	8006fb0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	69ba      	ldr	r2, [r7, #24]
 8006fac:	601a      	str	r2, [r3, #0]
 8006fae:	e002      	b.n	8006fb6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	687a      	ldr	r2, [r7, #4]
 8006fb4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	68fa      	ldr	r2, [r7, #12]
 8006fba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006fbc:	69bb      	ldr	r3, [r7, #24]
 8006fbe:	68ba      	ldr	r2, [r7, #8]
 8006fc0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006fc2:	2101      	movs	r1, #1
 8006fc4:	69b8      	ldr	r0, [r7, #24]
 8006fc6:	f7ff fec3 	bl	8006d50 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	78fa      	ldrb	r2, [r7, #3]
 8006fce:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006fd2:	bf00      	nop
 8006fd4:	3710      	adds	r7, #16
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b082      	sub	sp, #8
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d00e      	beq.n	8007006 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2200      	movs	r2, #0
 8006fec:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	2100      	movs	r1, #0
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f000 f8a3 	bl	800714c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007006:	bf00      	nop
 8007008:	3708      	adds	r7, #8
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}

0800700e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800700e:	b580      	push	{r7, lr}
 8007010:	b086      	sub	sp, #24
 8007012:	af00      	add	r7, sp, #0
 8007014:	4603      	mov	r3, r0
 8007016:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007018:	2301      	movs	r3, #1
 800701a:	617b      	str	r3, [r7, #20]
 800701c:	2300      	movs	r3, #0
 800701e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	461a      	mov	r2, r3
 8007024:	6939      	ldr	r1, [r7, #16]
 8007026:	6978      	ldr	r0, [r7, #20]
 8007028:	f7ff ff79 	bl	8006f1e <xQueueGenericCreate>
 800702c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800702e:	68f8      	ldr	r0, [r7, #12]
 8007030:	f7ff ffd3 	bl	8006fda <prvInitialiseMutex>

		return xNewQueue;
 8007034:	68fb      	ldr	r3, [r7, #12]
	}
 8007036:	4618      	mov	r0, r3
 8007038:	3718      	adds	r7, #24
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}

0800703e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800703e:	b580      	push	{r7, lr}
 8007040:	b088      	sub	sp, #32
 8007042:	af02      	add	r7, sp, #8
 8007044:	4603      	mov	r3, r0
 8007046:	6039      	str	r1, [r7, #0]
 8007048:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800704a:	2301      	movs	r3, #1
 800704c:	617b      	str	r3, [r7, #20]
 800704e:	2300      	movs	r3, #0
 8007050:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007052:	79fb      	ldrb	r3, [r7, #7]
 8007054:	9300      	str	r3, [sp, #0]
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	2200      	movs	r2, #0
 800705a:	6939      	ldr	r1, [r7, #16]
 800705c:	6978      	ldr	r0, [r7, #20]
 800705e:	f7ff fee1 	bl	8006e24 <xQueueGenericCreateStatic>
 8007062:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007064:	68f8      	ldr	r0, [r7, #12]
 8007066:	f7ff ffb8 	bl	8006fda <prvInitialiseMutex>

		return xNewQueue;
 800706a:	68fb      	ldr	r3, [r7, #12]
	}
 800706c:	4618      	mov	r0, r3
 800706e:	3718      	adds	r7, #24
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8007074:	b590      	push	{r4, r7, lr}
 8007076:	b087      	sub	sp, #28
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d10b      	bne.n	800709e <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8007086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708a:	f383 8811 	msr	BASEPRI, r3
 800708e:	f3bf 8f6f 	isb	sy
 8007092:	f3bf 8f4f 	dsb	sy
 8007096:	60fb      	str	r3, [r7, #12]
}
 8007098:	bf00      	nop
 800709a:	bf00      	nop
 800709c:	e7fd      	b.n	800709a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	689c      	ldr	r4, [r3, #8]
 80070a2:	f001 fc45 	bl	8008930 <xTaskGetCurrentTaskHandle>
 80070a6:	4603      	mov	r3, r0
 80070a8:	429c      	cmp	r4, r3
 80070aa:	d111      	bne.n	80070d0 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	1e5a      	subs	r2, r3, #1
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d105      	bne.n	80070ca <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 80070be:	2300      	movs	r3, #0
 80070c0:	2200      	movs	r2, #0
 80070c2:	2100      	movs	r1, #0
 80070c4:	6938      	ldr	r0, [r7, #16]
 80070c6:	f000 f841 	bl	800714c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 80070ca:	2301      	movs	r3, #1
 80070cc:	617b      	str	r3, [r7, #20]
 80070ce:	e001      	b.n	80070d4 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 80070d0:	2300      	movs	r3, #0
 80070d2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 80070d4:	697b      	ldr	r3, [r7, #20]
	}
 80070d6:	4618      	mov	r0, r3
 80070d8:	371c      	adds	r7, #28
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd90      	pop	{r4, r7, pc}

080070de <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 80070de:	b590      	push	{r4, r7, lr}
 80070e0:	b087      	sub	sp, #28
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
 80070e6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d10b      	bne.n	800710a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 80070f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f6:	f383 8811 	msr	BASEPRI, r3
 80070fa:	f3bf 8f6f 	isb	sy
 80070fe:	f3bf 8f4f 	dsb	sy
 8007102:	60fb      	str	r3, [r7, #12]
}
 8007104:	bf00      	nop
 8007106:	bf00      	nop
 8007108:	e7fd      	b.n	8007106 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	689c      	ldr	r4, [r3, #8]
 800710e:	f001 fc0f 	bl	8008930 <xTaskGetCurrentTaskHandle>
 8007112:	4603      	mov	r3, r0
 8007114:	429c      	cmp	r4, r3
 8007116:	d107      	bne.n	8007128 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	68db      	ldr	r3, [r3, #12]
 800711c:	1c5a      	adds	r2, r3, #1
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8007122:	2301      	movs	r3, #1
 8007124:	617b      	str	r3, [r7, #20]
 8007126:	e00c      	b.n	8007142 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007128:	6839      	ldr	r1, [r7, #0]
 800712a:	6938      	ldr	r0, [r7, #16]
 800712c:	f000 fa90 	bl	8007650 <xQueueSemaphoreTake>
 8007130:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d004      	beq.n	8007142 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	68db      	ldr	r3, [r3, #12]
 800713c:	1c5a      	adds	r2, r3, #1
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8007142:	697b      	ldr	r3, [r7, #20]
	}
 8007144:	4618      	mov	r0, r3
 8007146:	371c      	adds	r7, #28
 8007148:	46bd      	mov	sp, r7
 800714a:	bd90      	pop	{r4, r7, pc}

0800714c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b08e      	sub	sp, #56	@ 0x38
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	607a      	str	r2, [r7, #4]
 8007158:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800715a:	2300      	movs	r3, #0
 800715c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10b      	bne.n	8007180 <xQueueGenericSend+0x34>
	__asm volatile
 8007168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800716c:	f383 8811 	msr	BASEPRI, r3
 8007170:	f3bf 8f6f 	isb	sy
 8007174:	f3bf 8f4f 	dsb	sy
 8007178:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800717a:	bf00      	nop
 800717c:	bf00      	nop
 800717e:	e7fd      	b.n	800717c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d103      	bne.n	800718e <xQueueGenericSend+0x42>
 8007186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800718a:	2b00      	cmp	r3, #0
 800718c:	d101      	bne.n	8007192 <xQueueGenericSend+0x46>
 800718e:	2301      	movs	r3, #1
 8007190:	e000      	b.n	8007194 <xQueueGenericSend+0x48>
 8007192:	2300      	movs	r3, #0
 8007194:	2b00      	cmp	r3, #0
 8007196:	d10b      	bne.n	80071b0 <xQueueGenericSend+0x64>
	__asm volatile
 8007198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800719c:	f383 8811 	msr	BASEPRI, r3
 80071a0:	f3bf 8f6f 	isb	sy
 80071a4:	f3bf 8f4f 	dsb	sy
 80071a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80071aa:	bf00      	nop
 80071ac:	bf00      	nop
 80071ae:	e7fd      	b.n	80071ac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	2b02      	cmp	r3, #2
 80071b4:	d103      	bne.n	80071be <xQueueGenericSend+0x72>
 80071b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d101      	bne.n	80071c2 <xQueueGenericSend+0x76>
 80071be:	2301      	movs	r3, #1
 80071c0:	e000      	b.n	80071c4 <xQueueGenericSend+0x78>
 80071c2:	2300      	movs	r3, #0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d10b      	bne.n	80071e0 <xQueueGenericSend+0x94>
	__asm volatile
 80071c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071cc:	f383 8811 	msr	BASEPRI, r3
 80071d0:	f3bf 8f6f 	isb	sy
 80071d4:	f3bf 8f4f 	dsb	sy
 80071d8:	623b      	str	r3, [r7, #32]
}
 80071da:	bf00      	nop
 80071dc:	bf00      	nop
 80071de:	e7fd      	b.n	80071dc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071e0:	f001 fbb6 	bl	8008950 <xTaskGetSchedulerState>
 80071e4:	4603      	mov	r3, r0
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d102      	bne.n	80071f0 <xQueueGenericSend+0xa4>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d101      	bne.n	80071f4 <xQueueGenericSend+0xa8>
 80071f0:	2301      	movs	r3, #1
 80071f2:	e000      	b.n	80071f6 <xQueueGenericSend+0xaa>
 80071f4:	2300      	movs	r3, #0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10b      	bne.n	8007212 <xQueueGenericSend+0xc6>
	__asm volatile
 80071fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fe:	f383 8811 	msr	BASEPRI, r3
 8007202:	f3bf 8f6f 	isb	sy
 8007206:	f3bf 8f4f 	dsb	sy
 800720a:	61fb      	str	r3, [r7, #28]
}
 800720c:	bf00      	nop
 800720e:	bf00      	nop
 8007210:	e7fd      	b.n	800720e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007212:	f002 fa09 	bl	8009628 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007218:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800721a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800721e:	429a      	cmp	r2, r3
 8007220:	d302      	bcc.n	8007228 <xQueueGenericSend+0xdc>
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	2b02      	cmp	r3, #2
 8007226:	d129      	bne.n	800727c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007228:	683a      	ldr	r2, [r7, #0]
 800722a:	68b9      	ldr	r1, [r7, #8]
 800722c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800722e:	f000 fbb9 	bl	80079a4 <prvCopyDataToQueue>
 8007232:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007238:	2b00      	cmp	r3, #0
 800723a:	d010      	beq.n	800725e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800723c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800723e:	3324      	adds	r3, #36	@ 0x24
 8007240:	4618      	mov	r0, r3
 8007242:	f001 f9af 	bl	80085a4 <xTaskRemoveFromEventList>
 8007246:	4603      	mov	r3, r0
 8007248:	2b00      	cmp	r3, #0
 800724a:	d013      	beq.n	8007274 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800724c:	4b3f      	ldr	r3, [pc, #252]	@ (800734c <xQueueGenericSend+0x200>)
 800724e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007252:	601a      	str	r2, [r3, #0]
 8007254:	f3bf 8f4f 	dsb	sy
 8007258:	f3bf 8f6f 	isb	sy
 800725c:	e00a      	b.n	8007274 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800725e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007260:	2b00      	cmp	r3, #0
 8007262:	d007      	beq.n	8007274 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007264:	4b39      	ldr	r3, [pc, #228]	@ (800734c <xQueueGenericSend+0x200>)
 8007266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800726a:	601a      	str	r2, [r3, #0]
 800726c:	f3bf 8f4f 	dsb	sy
 8007270:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007274:	f002 fa0a 	bl	800968c <vPortExitCritical>
				return pdPASS;
 8007278:	2301      	movs	r3, #1
 800727a:	e063      	b.n	8007344 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d103      	bne.n	800728a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007282:	f002 fa03 	bl	800968c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007286:	2300      	movs	r3, #0
 8007288:	e05c      	b.n	8007344 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800728a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800728c:	2b00      	cmp	r3, #0
 800728e:	d106      	bne.n	800729e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007290:	f107 0314 	add.w	r3, r7, #20
 8007294:	4618      	mov	r0, r3
 8007296:	f001 f9e9 	bl	800866c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800729a:	2301      	movs	r3, #1
 800729c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800729e:	f002 f9f5 	bl	800968c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072a2:	f000 ff51 	bl	8008148 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072a6:	f002 f9bf 	bl	8009628 <vPortEnterCritical>
 80072aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80072b0:	b25b      	sxtb	r3, r3
 80072b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b6:	d103      	bne.n	80072c0 <xQueueGenericSend+0x174>
 80072b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072c6:	b25b      	sxtb	r3, r3
 80072c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072cc:	d103      	bne.n	80072d6 <xQueueGenericSend+0x18a>
 80072ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072d6:	f002 f9d9 	bl	800968c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072da:	1d3a      	adds	r2, r7, #4
 80072dc:	f107 0314 	add.w	r3, r7, #20
 80072e0:	4611      	mov	r1, r2
 80072e2:	4618      	mov	r0, r3
 80072e4:	f001 f9d8 	bl	8008698 <xTaskCheckForTimeOut>
 80072e8:	4603      	mov	r3, r0
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d124      	bne.n	8007338 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80072ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80072f0:	f000 fc50 	bl	8007b94 <prvIsQueueFull>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d018      	beq.n	800732c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80072fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072fc:	3310      	adds	r3, #16
 80072fe:	687a      	ldr	r2, [r7, #4]
 8007300:	4611      	mov	r1, r2
 8007302:	4618      	mov	r0, r3
 8007304:	f001 f8fc 	bl	8008500 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007308:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800730a:	f000 fbdb 	bl	8007ac4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800730e:	f000 ff29 	bl	8008164 <xTaskResumeAll>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	f47f af7c 	bne.w	8007212 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800731a:	4b0c      	ldr	r3, [pc, #48]	@ (800734c <xQueueGenericSend+0x200>)
 800731c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007320:	601a      	str	r2, [r3, #0]
 8007322:	f3bf 8f4f 	dsb	sy
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	e772      	b.n	8007212 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800732c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800732e:	f000 fbc9 	bl	8007ac4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007332:	f000 ff17 	bl	8008164 <xTaskResumeAll>
 8007336:	e76c      	b.n	8007212 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007338:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800733a:	f000 fbc3 	bl	8007ac4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800733e:	f000 ff11 	bl	8008164 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007342:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007344:	4618      	mov	r0, r3
 8007346:	3738      	adds	r7, #56	@ 0x38
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	e000ed04 	.word	0xe000ed04

08007350 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b090      	sub	sp, #64	@ 0x40
 8007354:	af00      	add	r7, sp, #0
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	60b9      	str	r1, [r7, #8]
 800735a:	607a      	str	r2, [r7, #4]
 800735c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007364:	2b00      	cmp	r3, #0
 8007366:	d10b      	bne.n	8007380 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800736c:	f383 8811 	msr	BASEPRI, r3
 8007370:	f3bf 8f6f 	isb	sy
 8007374:	f3bf 8f4f 	dsb	sy
 8007378:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800737a:	bf00      	nop
 800737c:	bf00      	nop
 800737e:	e7fd      	b.n	800737c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	2b00      	cmp	r3, #0
 8007384:	d103      	bne.n	800738e <xQueueGenericSendFromISR+0x3e>
 8007386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800738a:	2b00      	cmp	r3, #0
 800738c:	d101      	bne.n	8007392 <xQueueGenericSendFromISR+0x42>
 800738e:	2301      	movs	r3, #1
 8007390:	e000      	b.n	8007394 <xQueueGenericSendFromISR+0x44>
 8007392:	2300      	movs	r3, #0
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10b      	bne.n	80073b0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800739c:	f383 8811 	msr	BASEPRI, r3
 80073a0:	f3bf 8f6f 	isb	sy
 80073a4:	f3bf 8f4f 	dsb	sy
 80073a8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80073aa:	bf00      	nop
 80073ac:	bf00      	nop
 80073ae:	e7fd      	b.n	80073ac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	2b02      	cmp	r3, #2
 80073b4:	d103      	bne.n	80073be <xQueueGenericSendFromISR+0x6e>
 80073b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d101      	bne.n	80073c2 <xQueueGenericSendFromISR+0x72>
 80073be:	2301      	movs	r3, #1
 80073c0:	e000      	b.n	80073c4 <xQueueGenericSendFromISR+0x74>
 80073c2:	2300      	movs	r3, #0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d10b      	bne.n	80073e0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80073c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073cc:	f383 8811 	msr	BASEPRI, r3
 80073d0:	f3bf 8f6f 	isb	sy
 80073d4:	f3bf 8f4f 	dsb	sy
 80073d8:	623b      	str	r3, [r7, #32]
}
 80073da:	bf00      	nop
 80073dc:	bf00      	nop
 80073de:	e7fd      	b.n	80073dc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073e0:	f002 fa02 	bl	80097e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80073e4:	f3ef 8211 	mrs	r2, BASEPRI
 80073e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ec:	f383 8811 	msr	BASEPRI, r3
 80073f0:	f3bf 8f6f 	isb	sy
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	61fa      	str	r2, [r7, #28]
 80073fa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80073fc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80073fe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007402:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007408:	429a      	cmp	r2, r3
 800740a:	d302      	bcc.n	8007412 <xQueueGenericSendFromISR+0xc2>
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	2b02      	cmp	r3, #2
 8007410:	d12f      	bne.n	8007472 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007414:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007418:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800741c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007420:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007422:	683a      	ldr	r2, [r7, #0]
 8007424:	68b9      	ldr	r1, [r7, #8]
 8007426:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007428:	f000 fabc 	bl	80079a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800742c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007434:	d112      	bne.n	800745c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800743a:	2b00      	cmp	r3, #0
 800743c:	d016      	beq.n	800746c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800743e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007440:	3324      	adds	r3, #36	@ 0x24
 8007442:	4618      	mov	r0, r3
 8007444:	f001 f8ae 	bl	80085a4 <xTaskRemoveFromEventList>
 8007448:	4603      	mov	r3, r0
 800744a:	2b00      	cmp	r3, #0
 800744c:	d00e      	beq.n	800746c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00b      	beq.n	800746c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	601a      	str	r2, [r3, #0]
 800745a:	e007      	b.n	800746c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800745c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007460:	3301      	adds	r3, #1
 8007462:	b2db      	uxtb	r3, r3
 8007464:	b25a      	sxtb	r2, r3
 8007466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007468:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800746c:	2301      	movs	r3, #1
 800746e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007470:	e001      	b.n	8007476 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007472:	2300      	movs	r3, #0
 8007474:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007478:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007480:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007484:	4618      	mov	r0, r3
 8007486:	3740      	adds	r7, #64	@ 0x40
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b08c      	sub	sp, #48	@ 0x30
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007498:	2300      	movs	r3, #0
 800749a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80074a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d10b      	bne.n	80074be <xQueueReceive+0x32>
	__asm volatile
 80074a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074aa:	f383 8811 	msr	BASEPRI, r3
 80074ae:	f3bf 8f6f 	isb	sy
 80074b2:	f3bf 8f4f 	dsb	sy
 80074b6:	623b      	str	r3, [r7, #32]
}
 80074b8:	bf00      	nop
 80074ba:	bf00      	nop
 80074bc:	e7fd      	b.n	80074ba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d103      	bne.n	80074cc <xQueueReceive+0x40>
 80074c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d101      	bne.n	80074d0 <xQueueReceive+0x44>
 80074cc:	2301      	movs	r3, #1
 80074ce:	e000      	b.n	80074d2 <xQueueReceive+0x46>
 80074d0:	2300      	movs	r3, #0
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d10b      	bne.n	80074ee <xQueueReceive+0x62>
	__asm volatile
 80074d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074da:	f383 8811 	msr	BASEPRI, r3
 80074de:	f3bf 8f6f 	isb	sy
 80074e2:	f3bf 8f4f 	dsb	sy
 80074e6:	61fb      	str	r3, [r7, #28]
}
 80074e8:	bf00      	nop
 80074ea:	bf00      	nop
 80074ec:	e7fd      	b.n	80074ea <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80074ee:	f001 fa2f 	bl	8008950 <xTaskGetSchedulerState>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d102      	bne.n	80074fe <xQueueReceive+0x72>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d101      	bne.n	8007502 <xQueueReceive+0x76>
 80074fe:	2301      	movs	r3, #1
 8007500:	e000      	b.n	8007504 <xQueueReceive+0x78>
 8007502:	2300      	movs	r3, #0
 8007504:	2b00      	cmp	r3, #0
 8007506:	d10b      	bne.n	8007520 <xQueueReceive+0x94>
	__asm volatile
 8007508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800750c:	f383 8811 	msr	BASEPRI, r3
 8007510:	f3bf 8f6f 	isb	sy
 8007514:	f3bf 8f4f 	dsb	sy
 8007518:	61bb      	str	r3, [r7, #24]
}
 800751a:	bf00      	nop
 800751c:	bf00      	nop
 800751e:	e7fd      	b.n	800751c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007520:	f002 f882 	bl	8009628 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007528:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800752a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752c:	2b00      	cmp	r3, #0
 800752e:	d01f      	beq.n	8007570 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007530:	68b9      	ldr	r1, [r7, #8]
 8007532:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007534:	f000 faa0 	bl	8007a78 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007538:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753a:	1e5a      	subs	r2, r3, #1
 800753c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800753e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00f      	beq.n	8007568 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800754a:	3310      	adds	r3, #16
 800754c:	4618      	mov	r0, r3
 800754e:	f001 f829 	bl	80085a4 <xTaskRemoveFromEventList>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d007      	beq.n	8007568 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007558:	4b3c      	ldr	r3, [pc, #240]	@ (800764c <xQueueReceive+0x1c0>)
 800755a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800755e:	601a      	str	r2, [r3, #0]
 8007560:	f3bf 8f4f 	dsb	sy
 8007564:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007568:	f002 f890 	bl	800968c <vPortExitCritical>
				return pdPASS;
 800756c:	2301      	movs	r3, #1
 800756e:	e069      	b.n	8007644 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d103      	bne.n	800757e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007576:	f002 f889 	bl	800968c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800757a:	2300      	movs	r3, #0
 800757c:	e062      	b.n	8007644 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800757e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007580:	2b00      	cmp	r3, #0
 8007582:	d106      	bne.n	8007592 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007584:	f107 0310 	add.w	r3, r7, #16
 8007588:	4618      	mov	r0, r3
 800758a:	f001 f86f 	bl	800866c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800758e:	2301      	movs	r3, #1
 8007590:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007592:	f002 f87b 	bl	800968c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007596:	f000 fdd7 	bl	8008148 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800759a:	f002 f845 	bl	8009628 <vPortEnterCritical>
 800759e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80075a4:	b25b      	sxtb	r3, r3
 80075a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075aa:	d103      	bne.n	80075b4 <xQueueReceive+0x128>
 80075ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ae:	2200      	movs	r2, #0
 80075b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075ba:	b25b      	sxtb	r3, r3
 80075bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075c0:	d103      	bne.n	80075ca <xQueueReceive+0x13e>
 80075c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c4:	2200      	movs	r2, #0
 80075c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075ca:	f002 f85f 	bl	800968c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075ce:	1d3a      	adds	r2, r7, #4
 80075d0:	f107 0310 	add.w	r3, r7, #16
 80075d4:	4611      	mov	r1, r2
 80075d6:	4618      	mov	r0, r3
 80075d8:	f001 f85e 	bl	8008698 <xTaskCheckForTimeOut>
 80075dc:	4603      	mov	r3, r0
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d123      	bne.n	800762a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075e4:	f000 fac0 	bl	8007b68 <prvIsQueueEmpty>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d017      	beq.n	800761e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80075ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075f0:	3324      	adds	r3, #36	@ 0x24
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	4611      	mov	r1, r2
 80075f6:	4618      	mov	r0, r3
 80075f8:	f000 ff82 	bl	8008500 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80075fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80075fe:	f000 fa61 	bl	8007ac4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007602:	f000 fdaf 	bl	8008164 <xTaskResumeAll>
 8007606:	4603      	mov	r3, r0
 8007608:	2b00      	cmp	r3, #0
 800760a:	d189      	bne.n	8007520 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800760c:	4b0f      	ldr	r3, [pc, #60]	@ (800764c <xQueueReceive+0x1c0>)
 800760e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007612:	601a      	str	r2, [r3, #0]
 8007614:	f3bf 8f4f 	dsb	sy
 8007618:	f3bf 8f6f 	isb	sy
 800761c:	e780      	b.n	8007520 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800761e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007620:	f000 fa50 	bl	8007ac4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007624:	f000 fd9e 	bl	8008164 <xTaskResumeAll>
 8007628:	e77a      	b.n	8007520 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800762a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800762c:	f000 fa4a 	bl	8007ac4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007630:	f000 fd98 	bl	8008164 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007634:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007636:	f000 fa97 	bl	8007b68 <prvIsQueueEmpty>
 800763a:	4603      	mov	r3, r0
 800763c:	2b00      	cmp	r3, #0
 800763e:	f43f af6f 	beq.w	8007520 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007642:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007644:	4618      	mov	r0, r3
 8007646:	3730      	adds	r7, #48	@ 0x30
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	e000ed04 	.word	0xe000ed04

08007650 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b08e      	sub	sp, #56	@ 0x38
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800765a:	2300      	movs	r3, #0
 800765c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007662:	2300      	movs	r3, #0
 8007664:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007668:	2b00      	cmp	r3, #0
 800766a:	d10b      	bne.n	8007684 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800766c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007670:	f383 8811 	msr	BASEPRI, r3
 8007674:	f3bf 8f6f 	isb	sy
 8007678:	f3bf 8f4f 	dsb	sy
 800767c:	623b      	str	r3, [r7, #32]
}
 800767e:	bf00      	nop
 8007680:	bf00      	nop
 8007682:	e7fd      	b.n	8007680 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007684:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007688:	2b00      	cmp	r3, #0
 800768a:	d00b      	beq.n	80076a4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800768c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007690:	f383 8811 	msr	BASEPRI, r3
 8007694:	f3bf 8f6f 	isb	sy
 8007698:	f3bf 8f4f 	dsb	sy
 800769c:	61fb      	str	r3, [r7, #28]
}
 800769e:	bf00      	nop
 80076a0:	bf00      	nop
 80076a2:	e7fd      	b.n	80076a0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076a4:	f001 f954 	bl	8008950 <xTaskGetSchedulerState>
 80076a8:	4603      	mov	r3, r0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d102      	bne.n	80076b4 <xQueueSemaphoreTake+0x64>
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d101      	bne.n	80076b8 <xQueueSemaphoreTake+0x68>
 80076b4:	2301      	movs	r3, #1
 80076b6:	e000      	b.n	80076ba <xQueueSemaphoreTake+0x6a>
 80076b8:	2300      	movs	r3, #0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d10b      	bne.n	80076d6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80076be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c2:	f383 8811 	msr	BASEPRI, r3
 80076c6:	f3bf 8f6f 	isb	sy
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	61bb      	str	r3, [r7, #24]
}
 80076d0:	bf00      	nop
 80076d2:	bf00      	nop
 80076d4:	e7fd      	b.n	80076d2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076d6:	f001 ffa7 	bl	8009628 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80076da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076de:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80076e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d024      	beq.n	8007730 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80076e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e8:	1e5a      	subs	r2, r3, #1
 80076ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ec:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80076ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d104      	bne.n	8007700 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80076f6:	f001 faa5 	bl	8008c44 <pvTaskIncrementMutexHeldCount>
 80076fa:	4602      	mov	r2, r0
 80076fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076fe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007702:	691b      	ldr	r3, [r3, #16]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d00f      	beq.n	8007728 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800770a:	3310      	adds	r3, #16
 800770c:	4618      	mov	r0, r3
 800770e:	f000 ff49 	bl	80085a4 <xTaskRemoveFromEventList>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d007      	beq.n	8007728 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007718:	4b54      	ldr	r3, [pc, #336]	@ (800786c <xQueueSemaphoreTake+0x21c>)
 800771a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800771e:	601a      	str	r2, [r3, #0]
 8007720:	f3bf 8f4f 	dsb	sy
 8007724:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007728:	f001 ffb0 	bl	800968c <vPortExitCritical>
				return pdPASS;
 800772c:	2301      	movs	r3, #1
 800772e:	e098      	b.n	8007862 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	2b00      	cmp	r3, #0
 8007734:	d112      	bne.n	800775c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007738:	2b00      	cmp	r3, #0
 800773a:	d00b      	beq.n	8007754 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800773c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007740:	f383 8811 	msr	BASEPRI, r3
 8007744:	f3bf 8f6f 	isb	sy
 8007748:	f3bf 8f4f 	dsb	sy
 800774c:	617b      	str	r3, [r7, #20]
}
 800774e:	bf00      	nop
 8007750:	bf00      	nop
 8007752:	e7fd      	b.n	8007750 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007754:	f001 ff9a 	bl	800968c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007758:	2300      	movs	r3, #0
 800775a:	e082      	b.n	8007862 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800775c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800775e:	2b00      	cmp	r3, #0
 8007760:	d106      	bne.n	8007770 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007762:	f107 030c 	add.w	r3, r7, #12
 8007766:	4618      	mov	r0, r3
 8007768:	f000 ff80 	bl	800866c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800776c:	2301      	movs	r3, #1
 800776e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007770:	f001 ff8c 	bl	800968c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007774:	f000 fce8 	bl	8008148 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007778:	f001 ff56 	bl	8009628 <vPortEnterCritical>
 800777c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800777e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007782:	b25b      	sxtb	r3, r3
 8007784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007788:	d103      	bne.n	8007792 <xQueueSemaphoreTake+0x142>
 800778a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800778c:	2200      	movs	r2, #0
 800778e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007794:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007798:	b25b      	sxtb	r3, r3
 800779a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800779e:	d103      	bne.n	80077a8 <xQueueSemaphoreTake+0x158>
 80077a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a2:	2200      	movs	r2, #0
 80077a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077a8:	f001 ff70 	bl	800968c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077ac:	463a      	mov	r2, r7
 80077ae:	f107 030c 	add.w	r3, r7, #12
 80077b2:	4611      	mov	r1, r2
 80077b4:	4618      	mov	r0, r3
 80077b6:	f000 ff6f 	bl	8008698 <xTaskCheckForTimeOut>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d132      	bne.n	8007826 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80077c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80077c2:	f000 f9d1 	bl	8007b68 <prvIsQueueEmpty>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d026      	beq.n	800781a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80077cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d109      	bne.n	80077e8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80077d4:	f001 ff28 	bl	8009628 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80077d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	4618      	mov	r0, r3
 80077de:	f001 f8d5 	bl	800898c <xTaskPriorityInherit>
 80077e2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80077e4:	f001 ff52 	bl	800968c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80077e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ea:	3324      	adds	r3, #36	@ 0x24
 80077ec:	683a      	ldr	r2, [r7, #0]
 80077ee:	4611      	mov	r1, r2
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fe85 	bl	8008500 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80077f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80077f8:	f000 f964 	bl	8007ac4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80077fc:	f000 fcb2 	bl	8008164 <xTaskResumeAll>
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	f47f af67 	bne.w	80076d6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007808:	4b18      	ldr	r3, [pc, #96]	@ (800786c <xQueueSemaphoreTake+0x21c>)
 800780a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800780e:	601a      	str	r2, [r3, #0]
 8007810:	f3bf 8f4f 	dsb	sy
 8007814:	f3bf 8f6f 	isb	sy
 8007818:	e75d      	b.n	80076d6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800781a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800781c:	f000 f952 	bl	8007ac4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007820:	f000 fca0 	bl	8008164 <xTaskResumeAll>
 8007824:	e757      	b.n	80076d6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007826:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007828:	f000 f94c 	bl	8007ac4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800782c:	f000 fc9a 	bl	8008164 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007830:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007832:	f000 f999 	bl	8007b68 <prvIsQueueEmpty>
 8007836:	4603      	mov	r3, r0
 8007838:	2b00      	cmp	r3, #0
 800783a:	f43f af4c 	beq.w	80076d6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800783e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007840:	2b00      	cmp	r3, #0
 8007842:	d00d      	beq.n	8007860 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007844:	f001 fef0 	bl	8009628 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007848:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800784a:	f000 f893 	bl	8007974 <prvGetDisinheritPriorityAfterTimeout>
 800784e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007856:	4618      	mov	r0, r3
 8007858:	f001 f970 	bl	8008b3c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800785c:	f001 ff16 	bl	800968c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007860:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007862:	4618      	mov	r0, r3
 8007864:	3738      	adds	r7, #56	@ 0x38
 8007866:	46bd      	mov	sp, r7
 8007868:	bd80      	pop	{r7, pc}
 800786a:	bf00      	nop
 800786c:	e000ed04 	.word	0xe000ed04

08007870 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b08e      	sub	sp, #56	@ 0x38
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007882:	2b00      	cmp	r3, #0
 8007884:	d10b      	bne.n	800789e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800788a:	f383 8811 	msr	BASEPRI, r3
 800788e:	f3bf 8f6f 	isb	sy
 8007892:	f3bf 8f4f 	dsb	sy
 8007896:	623b      	str	r3, [r7, #32]
}
 8007898:	bf00      	nop
 800789a:	bf00      	nop
 800789c:	e7fd      	b.n	800789a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d103      	bne.n	80078ac <xQueueReceiveFromISR+0x3c>
 80078a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d101      	bne.n	80078b0 <xQueueReceiveFromISR+0x40>
 80078ac:	2301      	movs	r3, #1
 80078ae:	e000      	b.n	80078b2 <xQueueReceiveFromISR+0x42>
 80078b0:	2300      	movs	r3, #0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d10b      	bne.n	80078ce <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80078b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ba:	f383 8811 	msr	BASEPRI, r3
 80078be:	f3bf 8f6f 	isb	sy
 80078c2:	f3bf 8f4f 	dsb	sy
 80078c6:	61fb      	str	r3, [r7, #28]
}
 80078c8:	bf00      	nop
 80078ca:	bf00      	nop
 80078cc:	e7fd      	b.n	80078ca <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078ce:	f001 ff8b 	bl	80097e8 <vPortValidateInterruptPriority>
	__asm volatile
 80078d2:	f3ef 8211 	mrs	r2, BASEPRI
 80078d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078da:	f383 8811 	msr	BASEPRI, r3
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	f3bf 8f4f 	dsb	sy
 80078e6:	61ba      	str	r2, [r7, #24]
 80078e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80078ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80078ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80078f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d02f      	beq.n	800795a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80078fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007900:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007904:	68b9      	ldr	r1, [r7, #8]
 8007906:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007908:	f000 f8b6 	bl	8007a78 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800790c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800790e:	1e5a      	subs	r2, r3, #1
 8007910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007912:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007914:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800791c:	d112      	bne.n	8007944 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800791e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007920:	691b      	ldr	r3, [r3, #16]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d016      	beq.n	8007954 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007928:	3310      	adds	r3, #16
 800792a:	4618      	mov	r0, r3
 800792c:	f000 fe3a 	bl	80085a4 <xTaskRemoveFromEventList>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00e      	beq.n	8007954 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d00b      	beq.n	8007954 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2201      	movs	r2, #1
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	e007      	b.n	8007954 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007944:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007948:	3301      	adds	r3, #1
 800794a:	b2db      	uxtb	r3, r3
 800794c:	b25a      	sxtb	r2, r3
 800794e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007950:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007954:	2301      	movs	r3, #1
 8007956:	637b      	str	r3, [r7, #52]	@ 0x34
 8007958:	e001      	b.n	800795e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800795a:	2300      	movs	r3, #0
 800795c:	637b      	str	r3, [r7, #52]	@ 0x34
 800795e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007960:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	f383 8811 	msr	BASEPRI, r3
}
 8007968:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800796a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800796c:	4618      	mov	r0, r3
 800796e:	3738      	adds	r7, #56	@ 0x38
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}

08007974 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
 800797a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007980:	2b00      	cmp	r3, #0
 8007982:	d006      	beq.n	8007992 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800798e:	60fb      	str	r3, [r7, #12]
 8007990:	e001      	b.n	8007996 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007992:	2300      	movs	r3, #0
 8007994:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007996:	68fb      	ldr	r3, [r7, #12]
	}
 8007998:	4618      	mov	r0, r3
 800799a:	3714      	adds	r7, #20
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr

080079a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80079a4:	b580      	push	{r7, lr}
 80079a6:	b086      	sub	sp, #24
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	60f8      	str	r0, [r7, #12]
 80079ac:	60b9      	str	r1, [r7, #8]
 80079ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80079b0:	2300      	movs	r3, #0
 80079b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10d      	bne.n	80079de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d14d      	bne.n	8007a66 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	4618      	mov	r0, r3
 80079d0:	f001 f844 	bl	8008a5c <xTaskPriorityDisinherit>
 80079d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	2200      	movs	r2, #0
 80079da:	609a      	str	r2, [r3, #8]
 80079dc:	e043      	b.n	8007a66 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d119      	bne.n	8007a18 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6858      	ldr	r0, [r3, #4]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079ec:	461a      	mov	r2, r3
 80079ee:	68b9      	ldr	r1, [r7, #8]
 80079f0:	f003 f809 	bl	800aa06 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80079fc:	441a      	add	r2, r3
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	685a      	ldr	r2, [r3, #4]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	429a      	cmp	r2, r3
 8007a0c:	d32b      	bcc.n	8007a66 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	605a      	str	r2, [r3, #4]
 8007a16:	e026      	b.n	8007a66 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	68d8      	ldr	r0, [r3, #12]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a20:	461a      	mov	r2, r3
 8007a22:	68b9      	ldr	r1, [r7, #8]
 8007a24:	f002 ffef 	bl	800aa06 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	68da      	ldr	r2, [r3, #12]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a30:	425b      	negs	r3, r3
 8007a32:	441a      	add	r2, r3
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	68da      	ldr	r2, [r3, #12]
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	429a      	cmp	r2, r3
 8007a42:	d207      	bcs.n	8007a54 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	689a      	ldr	r2, [r3, #8]
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a4c:	425b      	negs	r3, r3
 8007a4e:	441a      	add	r2, r3
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2b02      	cmp	r3, #2
 8007a58:	d105      	bne.n	8007a66 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d002      	beq.n	8007a66 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	3b01      	subs	r3, #1
 8007a64:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007a66:	693b      	ldr	r3, [r7, #16]
 8007a68:	1c5a      	adds	r2, r3, #1
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007a6e:	697b      	ldr	r3, [r7, #20]
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3718      	adds	r7, #24
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b082      	sub	sp, #8
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d018      	beq.n	8007abc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	68da      	ldr	r2, [r3, #12]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a92:	441a      	add	r2, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	68da      	ldr	r2, [r3, #12]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d303      	bcc.n	8007aac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681a      	ldr	r2, [r3, #0]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	68d9      	ldr	r1, [r3, #12]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	6838      	ldr	r0, [r7, #0]
 8007ab8:	f002 ffa5 	bl	800aa06 <memcpy>
	}
}
 8007abc:	bf00      	nop
 8007abe:	3708      	adds	r7, #8
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007acc:	f001 fdac 	bl	8009628 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ad6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007ad8:	e011      	b.n	8007afe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d012      	beq.n	8007b08 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	3324      	adds	r3, #36	@ 0x24
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	f000 fd5c 	bl	80085a4 <xTaskRemoveFromEventList>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d001      	beq.n	8007af6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007af2:	f000 fe35 	bl	8008760 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007af6:	7bfb      	ldrb	r3, [r7, #15]
 8007af8:	3b01      	subs	r3, #1
 8007afa:	b2db      	uxtb	r3, r3
 8007afc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007afe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	dce9      	bgt.n	8007ada <prvUnlockQueue+0x16>
 8007b06:	e000      	b.n	8007b0a <prvUnlockQueue+0x46>
					break;
 8007b08:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	22ff      	movs	r2, #255	@ 0xff
 8007b0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007b12:	f001 fdbb 	bl	800968c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007b16:	f001 fd87 	bl	8009628 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b20:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b22:	e011      	b.n	8007b48 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	691b      	ldr	r3, [r3, #16]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d012      	beq.n	8007b52 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	3310      	adds	r3, #16
 8007b30:	4618      	mov	r0, r3
 8007b32:	f000 fd37 	bl	80085a4 <xTaskRemoveFromEventList>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d001      	beq.n	8007b40 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007b3c:	f000 fe10 	bl	8008760 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007b40:	7bbb      	ldrb	r3, [r7, #14]
 8007b42:	3b01      	subs	r3, #1
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	dce9      	bgt.n	8007b24 <prvUnlockQueue+0x60>
 8007b50:	e000      	b.n	8007b54 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007b52:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	22ff      	movs	r2, #255	@ 0xff
 8007b58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007b5c:	f001 fd96 	bl	800968c <vPortExitCritical>
}
 8007b60:	bf00      	nop
 8007b62:	3710      	adds	r7, #16
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007b70:	f001 fd5a 	bl	8009628 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d102      	bne.n	8007b82 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	60fb      	str	r3, [r7, #12]
 8007b80:	e001      	b.n	8007b86 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007b82:	2300      	movs	r3, #0
 8007b84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007b86:	f001 fd81 	bl	800968c <vPortExitCritical>

	return xReturn;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3710      	adds	r7, #16
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b084      	sub	sp, #16
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007b9c:	f001 fd44 	bl	8009628 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	d102      	bne.n	8007bb2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007bac:	2301      	movs	r3, #1
 8007bae:	60fb      	str	r3, [r7, #12]
 8007bb0:	e001      	b.n	8007bb6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007bb6:	f001 fd69 	bl	800968c <vPortExitCritical>

	return xReturn;
 8007bba:	68fb      	ldr	r3, [r7, #12]
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}

08007bc4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
 8007bcc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007bce:	2300      	movs	r3, #0
 8007bd0:	60fb      	str	r3, [r7, #12]
 8007bd2:	e014      	b.n	8007bfe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007bd4:	4a0f      	ldr	r2, [pc, #60]	@ (8007c14 <vQueueAddToRegistry+0x50>)
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d10b      	bne.n	8007bf8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007be0:	490c      	ldr	r1, [pc, #48]	@ (8007c14 <vQueueAddToRegistry+0x50>)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	683a      	ldr	r2, [r7, #0]
 8007be6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007bea:	4a0a      	ldr	r2, [pc, #40]	@ (8007c14 <vQueueAddToRegistry+0x50>)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	00db      	lsls	r3, r3, #3
 8007bf0:	4413      	add	r3, r2
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007bf6:	e006      	b.n	8007c06 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	60fb      	str	r3, [r7, #12]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2b07      	cmp	r3, #7
 8007c02:	d9e7      	bls.n	8007bd4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop
 8007c08:	3714      	adds	r7, #20
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c10:	4770      	bx	lr
 8007c12:	bf00      	nop
 8007c14:	20004e5c 	.word	0x20004e5c

08007c18 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b086      	sub	sp, #24
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007c28:	f001 fcfe 	bl	8009628 <vPortEnterCritical>
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c32:	b25b      	sxtb	r3, r3
 8007c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c38:	d103      	bne.n	8007c42 <vQueueWaitForMessageRestricted+0x2a>
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007c48:	b25b      	sxtb	r3, r3
 8007c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c4e:	d103      	bne.n	8007c58 <vQueueWaitForMessageRestricted+0x40>
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007c58:	f001 fd18 	bl	800968c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007c5c:	697b      	ldr	r3, [r7, #20]
 8007c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d106      	bne.n	8007c72 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	3324      	adds	r3, #36	@ 0x24
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	68b9      	ldr	r1, [r7, #8]
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	f000 fc6d 	bl	800854c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007c72:	6978      	ldr	r0, [r7, #20]
 8007c74:	f7ff ff26 	bl	8007ac4 <prvUnlockQueue>
	}
 8007c78:	bf00      	nop
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b08e      	sub	sp, #56	@ 0x38
 8007c84:	af04      	add	r7, sp, #16
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	607a      	str	r2, [r7, #4]
 8007c8c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d10b      	bne.n	8007cac <xTaskCreateStatic+0x2c>
	__asm volatile
 8007c94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c98:	f383 8811 	msr	BASEPRI, r3
 8007c9c:	f3bf 8f6f 	isb	sy
 8007ca0:	f3bf 8f4f 	dsb	sy
 8007ca4:	623b      	str	r3, [r7, #32]
}
 8007ca6:	bf00      	nop
 8007ca8:	bf00      	nop
 8007caa:	e7fd      	b.n	8007ca8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d10b      	bne.n	8007cca <xTaskCreateStatic+0x4a>
	__asm volatile
 8007cb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb6:	f383 8811 	msr	BASEPRI, r3
 8007cba:	f3bf 8f6f 	isb	sy
 8007cbe:	f3bf 8f4f 	dsb	sy
 8007cc2:	61fb      	str	r3, [r7, #28]
}
 8007cc4:	bf00      	nop
 8007cc6:	bf00      	nop
 8007cc8:	e7fd      	b.n	8007cc6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007cca:	23a8      	movs	r3, #168	@ 0xa8
 8007ccc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	2ba8      	cmp	r3, #168	@ 0xa8
 8007cd2:	d00b      	beq.n	8007cec <xTaskCreateStatic+0x6c>
	__asm volatile
 8007cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cd8:	f383 8811 	msr	BASEPRI, r3
 8007cdc:	f3bf 8f6f 	isb	sy
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	61bb      	str	r3, [r7, #24]
}
 8007ce6:	bf00      	nop
 8007ce8:	bf00      	nop
 8007cea:	e7fd      	b.n	8007ce8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007cec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d01e      	beq.n	8007d32 <xTaskCreateStatic+0xb2>
 8007cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d01b      	beq.n	8007d32 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007cfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cfc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d02:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d06:	2202      	movs	r2, #2
 8007d08:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	9303      	str	r3, [sp, #12]
 8007d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d12:	9302      	str	r3, [sp, #8]
 8007d14:	f107 0314 	add.w	r3, r7, #20
 8007d18:	9301      	str	r3, [sp, #4]
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d1c:	9300      	str	r3, [sp, #0]
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	68b9      	ldr	r1, [r7, #8]
 8007d24:	68f8      	ldr	r0, [r7, #12]
 8007d26:	f000 f851 	bl	8007dcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007d2a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007d2c:	f000 f8f6 	bl	8007f1c <prvAddNewTaskToReadyList>
 8007d30:	e001      	b.n	8007d36 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007d32:	2300      	movs	r3, #0
 8007d34:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007d36:	697b      	ldr	r3, [r7, #20]
	}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3728      	adds	r7, #40	@ 0x28
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b08c      	sub	sp, #48	@ 0x30
 8007d44:	af04      	add	r7, sp, #16
 8007d46:	60f8      	str	r0, [r7, #12]
 8007d48:	60b9      	str	r1, [r7, #8]
 8007d4a:	603b      	str	r3, [r7, #0]
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007d50:	88fb      	ldrh	r3, [r7, #6]
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	4618      	mov	r0, r3
 8007d56:	f001 fd89 	bl	800986c <pvPortMalloc>
 8007d5a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d00e      	beq.n	8007d80 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007d62:	20a8      	movs	r0, #168	@ 0xa8
 8007d64:	f001 fd82 	bl	800986c <pvPortMalloc>
 8007d68:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007d6a:	69fb      	ldr	r3, [r7, #28]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d003      	beq.n	8007d78 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	697a      	ldr	r2, [r7, #20]
 8007d74:	631a      	str	r2, [r3, #48]	@ 0x30
 8007d76:	e005      	b.n	8007d84 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007d78:	6978      	ldr	r0, [r7, #20]
 8007d7a:	f001 fe45 	bl	8009a08 <vPortFree>
 8007d7e:	e001      	b.n	8007d84 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007d80:	2300      	movs	r3, #0
 8007d82:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d017      	beq.n	8007dba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007d8a:	69fb      	ldr	r3, [r7, #28]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007d92:	88fa      	ldrh	r2, [r7, #6]
 8007d94:	2300      	movs	r3, #0
 8007d96:	9303      	str	r3, [sp, #12]
 8007d98:	69fb      	ldr	r3, [r7, #28]
 8007d9a:	9302      	str	r3, [sp, #8]
 8007d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d9e:	9301      	str	r3, [sp, #4]
 8007da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da2:	9300      	str	r3, [sp, #0]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	68b9      	ldr	r1, [r7, #8]
 8007da8:	68f8      	ldr	r0, [r7, #12]
 8007daa:	f000 f80f 	bl	8007dcc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007dae:	69f8      	ldr	r0, [r7, #28]
 8007db0:	f000 f8b4 	bl	8007f1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007db4:	2301      	movs	r3, #1
 8007db6:	61bb      	str	r3, [r7, #24]
 8007db8:	e002      	b.n	8007dc0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007dba:	f04f 33ff 	mov.w	r3, #4294967295
 8007dbe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007dc0:	69bb      	ldr	r3, [r7, #24]
	}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3720      	adds	r7, #32
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
	...

08007dcc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b088      	sub	sp, #32
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	60f8      	str	r0, [r7, #12]
 8007dd4:	60b9      	str	r1, [r7, #8]
 8007dd6:	607a      	str	r2, [r7, #4]
 8007dd8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ddc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	009b      	lsls	r3, r3, #2
 8007de2:	461a      	mov	r2, r3
 8007de4:	21a5      	movs	r1, #165	@ 0xa5
 8007de6:	f002 fd31 	bl	800a84c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007dea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007df4:	3b01      	subs	r3, #1
 8007df6:	009b      	lsls	r3, r3, #2
 8007df8:	4413      	add	r3, r2
 8007dfa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007dfc:	69bb      	ldr	r3, [r7, #24]
 8007dfe:	f023 0307 	bic.w	r3, r3, #7
 8007e02:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007e04:	69bb      	ldr	r3, [r7, #24]
 8007e06:	f003 0307 	and.w	r3, r3, #7
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d00b      	beq.n	8007e26 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e12:	f383 8811 	msr	BASEPRI, r3
 8007e16:	f3bf 8f6f 	isb	sy
 8007e1a:	f3bf 8f4f 	dsb	sy
 8007e1e:	617b      	str	r3, [r7, #20]
}
 8007e20:	bf00      	nop
 8007e22:	bf00      	nop
 8007e24:	e7fd      	b.n	8007e22 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d01f      	beq.n	8007e6c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	61fb      	str	r3, [r7, #28]
 8007e30:	e012      	b.n	8007e58 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	4413      	add	r3, r2
 8007e38:	7819      	ldrb	r1, [r3, #0]
 8007e3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	4413      	add	r3, r2
 8007e40:	3334      	adds	r3, #52	@ 0x34
 8007e42:	460a      	mov	r2, r1
 8007e44:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007e46:	68ba      	ldr	r2, [r7, #8]
 8007e48:	69fb      	ldr	r3, [r7, #28]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	781b      	ldrb	r3, [r3, #0]
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d006      	beq.n	8007e60 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007e52:	69fb      	ldr	r3, [r7, #28]
 8007e54:	3301      	adds	r3, #1
 8007e56:	61fb      	str	r3, [r7, #28]
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	2b0f      	cmp	r3, #15
 8007e5c:	d9e9      	bls.n	8007e32 <prvInitialiseNewTask+0x66>
 8007e5e:	e000      	b.n	8007e62 <prvInitialiseNewTask+0x96>
			{
				break;
 8007e60:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e64:	2200      	movs	r2, #0
 8007e66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e6a:	e003      	b.n	8007e74 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e6e:	2200      	movs	r2, #0
 8007e70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007e74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e76:	2b37      	cmp	r3, #55	@ 0x37
 8007e78:	d901      	bls.n	8007e7e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007e7a:	2337      	movs	r3, #55	@ 0x37
 8007e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007e7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e82:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e88:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e92:	3304      	adds	r3, #4
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7fe fec7 	bl	8006c28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e9c:	3318      	adds	r3, #24
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f7fe fec2 	bl	8006c28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ea8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007eaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eac:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eb8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ecc:	3354      	adds	r3, #84	@ 0x54
 8007ece:	224c      	movs	r2, #76	@ 0x4c
 8007ed0:	2100      	movs	r1, #0
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f002 fcba 	bl	800a84c <memset>
 8007ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eda:	4a0d      	ldr	r2, [pc, #52]	@ (8007f10 <prvInitialiseNewTask+0x144>)
 8007edc:	659a      	str	r2, [r3, #88]	@ 0x58
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	4a0c      	ldr	r2, [pc, #48]	@ (8007f14 <prvInitialiseNewTask+0x148>)
 8007ee2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee6:	4a0c      	ldr	r2, [pc, #48]	@ (8007f18 <prvInitialiseNewTask+0x14c>)
 8007ee8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007eea:	683a      	ldr	r2, [r7, #0]
 8007eec:	68f9      	ldr	r1, [r7, #12]
 8007eee:	69b8      	ldr	r0, [r7, #24]
 8007ef0:	f001 fa6a 	bl	80093c8 <pxPortInitialiseStack>
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d002      	beq.n	8007f06 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007f06:	bf00      	nop
 8007f08:	3720      	adds	r7, #32
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	bd80      	pop	{r7, pc}
 8007f0e:	bf00      	nop
 8007f10:	200090f0 	.word	0x200090f0
 8007f14:	20009158 	.word	0x20009158
 8007f18:	200091c0 	.word	0x200091c0

08007f1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b082      	sub	sp, #8
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007f24:	f001 fb80 	bl	8009628 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007f28:	4b2d      	ldr	r3, [pc, #180]	@ (8007fe0 <prvAddNewTaskToReadyList+0xc4>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	4a2c      	ldr	r2, [pc, #176]	@ (8007fe0 <prvAddNewTaskToReadyList+0xc4>)
 8007f30:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007f32:	4b2c      	ldr	r3, [pc, #176]	@ (8007fe4 <prvAddNewTaskToReadyList+0xc8>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d109      	bne.n	8007f4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007f3a:	4a2a      	ldr	r2, [pc, #168]	@ (8007fe4 <prvAddNewTaskToReadyList+0xc8>)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007f40:	4b27      	ldr	r3, [pc, #156]	@ (8007fe0 <prvAddNewTaskToReadyList+0xc4>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d110      	bne.n	8007f6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007f48:	f000 fc2e 	bl	80087a8 <prvInitialiseTaskLists>
 8007f4c:	e00d      	b.n	8007f6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007f4e:	4b26      	ldr	r3, [pc, #152]	@ (8007fe8 <prvAddNewTaskToReadyList+0xcc>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d109      	bne.n	8007f6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007f56:	4b23      	ldr	r3, [pc, #140]	@ (8007fe4 <prvAddNewTaskToReadyList+0xc8>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d802      	bhi.n	8007f6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007f64:	4a1f      	ldr	r2, [pc, #124]	@ (8007fe4 <prvAddNewTaskToReadyList+0xc8>)
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007f6a:	4b20      	ldr	r3, [pc, #128]	@ (8007fec <prvAddNewTaskToReadyList+0xd0>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	4a1e      	ldr	r2, [pc, #120]	@ (8007fec <prvAddNewTaskToReadyList+0xd0>)
 8007f72:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007f74:	4b1d      	ldr	r3, [pc, #116]	@ (8007fec <prvAddNewTaskToReadyList+0xd0>)
 8007f76:	681a      	ldr	r2, [r3, #0]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f80:	4b1b      	ldr	r3, [pc, #108]	@ (8007ff0 <prvAddNewTaskToReadyList+0xd4>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	429a      	cmp	r2, r3
 8007f86:	d903      	bls.n	8007f90 <prvAddNewTaskToReadyList+0x74>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f8c:	4a18      	ldr	r2, [pc, #96]	@ (8007ff0 <prvAddNewTaskToReadyList+0xd4>)
 8007f8e:	6013      	str	r3, [r2, #0]
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f94:	4613      	mov	r3, r2
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	4413      	add	r3, r2
 8007f9a:	009b      	lsls	r3, r3, #2
 8007f9c:	4a15      	ldr	r2, [pc, #84]	@ (8007ff4 <prvAddNewTaskToReadyList+0xd8>)
 8007f9e:	441a      	add	r2, r3
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	3304      	adds	r3, #4
 8007fa4:	4619      	mov	r1, r3
 8007fa6:	4610      	mov	r0, r2
 8007fa8:	f7fe fe4b 	bl	8006c42 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007fac:	f001 fb6e 	bl	800968c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8007fe8 <prvAddNewTaskToReadyList+0xcc>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d00e      	beq.n	8007fd6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007fb8:	4b0a      	ldr	r3, [pc, #40]	@ (8007fe4 <prvAddNewTaskToReadyList+0xc8>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d207      	bcs.n	8007fd6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ff8 <prvAddNewTaskToReadyList+0xdc>)
 8007fc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fcc:	601a      	str	r2, [r3, #0]
 8007fce:	f3bf 8f4f 	dsb	sy
 8007fd2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007fd6:	bf00      	nop
 8007fd8:	3708      	adds	r7, #8
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}
 8007fde:	bf00      	nop
 8007fe0:	20005370 	.word	0x20005370
 8007fe4:	20004e9c 	.word	0x20004e9c
 8007fe8:	2000537c 	.word	0x2000537c
 8007fec:	2000538c 	.word	0x2000538c
 8007ff0:	20005378 	.word	0x20005378
 8007ff4:	20004ea0 	.word	0x20004ea0
 8007ff8:	e000ed04 	.word	0xe000ed04

08007ffc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008004:	2300      	movs	r3, #0
 8008006:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2b00      	cmp	r3, #0
 800800c:	d018      	beq.n	8008040 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800800e:	4b14      	ldr	r3, [pc, #80]	@ (8008060 <vTaskDelay+0x64>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d00b      	beq.n	800802e <vTaskDelay+0x32>
	__asm volatile
 8008016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801a:	f383 8811 	msr	BASEPRI, r3
 800801e:	f3bf 8f6f 	isb	sy
 8008022:	f3bf 8f4f 	dsb	sy
 8008026:	60bb      	str	r3, [r7, #8]
}
 8008028:	bf00      	nop
 800802a:	bf00      	nop
 800802c:	e7fd      	b.n	800802a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800802e:	f000 f88b 	bl	8008148 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008032:	2100      	movs	r1, #0
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 fe19 	bl	8008c6c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800803a:	f000 f893 	bl	8008164 <xTaskResumeAll>
 800803e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d107      	bne.n	8008056 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008046:	4b07      	ldr	r3, [pc, #28]	@ (8008064 <vTaskDelay+0x68>)
 8008048:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800804c:	601a      	str	r2, [r3, #0]
 800804e:	f3bf 8f4f 	dsb	sy
 8008052:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008056:	bf00      	nop
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	20005398 	.word	0x20005398
 8008064:	e000ed04 	.word	0xe000ed04

08008068 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b08a      	sub	sp, #40	@ 0x28
 800806c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800806e:	2300      	movs	r3, #0
 8008070:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008072:	2300      	movs	r3, #0
 8008074:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008076:	463a      	mov	r2, r7
 8008078:	1d39      	adds	r1, r7, #4
 800807a:	f107 0308 	add.w	r3, r7, #8
 800807e:	4618      	mov	r0, r3
 8008080:	f7fe fd7e 	bl	8006b80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008084:	6839      	ldr	r1, [r7, #0]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	68ba      	ldr	r2, [r7, #8]
 800808a:	9202      	str	r2, [sp, #8]
 800808c:	9301      	str	r3, [sp, #4]
 800808e:	2300      	movs	r3, #0
 8008090:	9300      	str	r3, [sp, #0]
 8008092:	2300      	movs	r3, #0
 8008094:	460a      	mov	r2, r1
 8008096:	4924      	ldr	r1, [pc, #144]	@ (8008128 <vTaskStartScheduler+0xc0>)
 8008098:	4824      	ldr	r0, [pc, #144]	@ (800812c <vTaskStartScheduler+0xc4>)
 800809a:	f7ff fdf1 	bl	8007c80 <xTaskCreateStatic>
 800809e:	4603      	mov	r3, r0
 80080a0:	4a23      	ldr	r2, [pc, #140]	@ (8008130 <vTaskStartScheduler+0xc8>)
 80080a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80080a4:	4b22      	ldr	r3, [pc, #136]	@ (8008130 <vTaskStartScheduler+0xc8>)
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d002      	beq.n	80080b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80080ac:	2301      	movs	r3, #1
 80080ae:	617b      	str	r3, [r7, #20]
 80080b0:	e001      	b.n	80080b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80080b2:	2300      	movs	r3, #0
 80080b4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d102      	bne.n	80080c2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80080bc:	f000 fe2a 	bl	8008d14 <xTimerCreateTimerTask>
 80080c0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d11b      	bne.n	8008100 <vTaskStartScheduler+0x98>
	__asm volatile
 80080c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080cc:	f383 8811 	msr	BASEPRI, r3
 80080d0:	f3bf 8f6f 	isb	sy
 80080d4:	f3bf 8f4f 	dsb	sy
 80080d8:	613b      	str	r3, [r7, #16]
}
 80080da:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80080dc:	4b15      	ldr	r3, [pc, #84]	@ (8008134 <vTaskStartScheduler+0xcc>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	3354      	adds	r3, #84	@ 0x54
 80080e2:	4a15      	ldr	r2, [pc, #84]	@ (8008138 <vTaskStartScheduler+0xd0>)
 80080e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80080e6:	4b15      	ldr	r3, [pc, #84]	@ (800813c <vTaskStartScheduler+0xd4>)
 80080e8:	f04f 32ff 	mov.w	r2, #4294967295
 80080ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80080ee:	4b14      	ldr	r3, [pc, #80]	@ (8008140 <vTaskStartScheduler+0xd8>)
 80080f0:	2201      	movs	r2, #1
 80080f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80080f4:	4b13      	ldr	r3, [pc, #76]	@ (8008144 <vTaskStartScheduler+0xdc>)
 80080f6:	2200      	movs	r2, #0
 80080f8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80080fa:	f001 f9f1 	bl	80094e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80080fe:	e00f      	b.n	8008120 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008106:	d10b      	bne.n	8008120 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810c:	f383 8811 	msr	BASEPRI, r3
 8008110:	f3bf 8f6f 	isb	sy
 8008114:	f3bf 8f4f 	dsb	sy
 8008118:	60fb      	str	r3, [r7, #12]
}
 800811a:	bf00      	nop
 800811c:	bf00      	nop
 800811e:	e7fd      	b.n	800811c <vTaskStartScheduler+0xb4>
}
 8008120:	bf00      	nop
 8008122:	3718      	adds	r7, #24
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}
 8008128:	0800c740 	.word	0x0800c740
 800812c:	08008779 	.word	0x08008779
 8008130:	20005394 	.word	0x20005394
 8008134:	20004e9c 	.word	0x20004e9c
 8008138:	2000001c 	.word	0x2000001c
 800813c:	20005390 	.word	0x20005390
 8008140:	2000537c 	.word	0x2000537c
 8008144:	20005374 	.word	0x20005374

08008148 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008148:	b480      	push	{r7}
 800814a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800814c:	4b04      	ldr	r3, [pc, #16]	@ (8008160 <vTaskSuspendAll+0x18>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	3301      	adds	r3, #1
 8008152:	4a03      	ldr	r2, [pc, #12]	@ (8008160 <vTaskSuspendAll+0x18>)
 8008154:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008156:	bf00      	nop
 8008158:	46bd      	mov	sp, r7
 800815a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815e:	4770      	bx	lr
 8008160:	20005398 	.word	0x20005398

08008164 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800816a:	2300      	movs	r3, #0
 800816c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800816e:	2300      	movs	r3, #0
 8008170:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008172:	4b42      	ldr	r3, [pc, #264]	@ (800827c <xTaskResumeAll+0x118>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d10b      	bne.n	8008192 <xTaskResumeAll+0x2e>
	__asm volatile
 800817a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800817e:	f383 8811 	msr	BASEPRI, r3
 8008182:	f3bf 8f6f 	isb	sy
 8008186:	f3bf 8f4f 	dsb	sy
 800818a:	603b      	str	r3, [r7, #0]
}
 800818c:	bf00      	nop
 800818e:	bf00      	nop
 8008190:	e7fd      	b.n	800818e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008192:	f001 fa49 	bl	8009628 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008196:	4b39      	ldr	r3, [pc, #228]	@ (800827c <xTaskResumeAll+0x118>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	3b01      	subs	r3, #1
 800819c:	4a37      	ldr	r2, [pc, #220]	@ (800827c <xTaskResumeAll+0x118>)
 800819e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081a0:	4b36      	ldr	r3, [pc, #216]	@ (800827c <xTaskResumeAll+0x118>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d162      	bne.n	800826e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80081a8:	4b35      	ldr	r3, [pc, #212]	@ (8008280 <xTaskResumeAll+0x11c>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d05e      	beq.n	800826e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80081b0:	e02f      	b.n	8008212 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081b2:	4b34      	ldr	r3, [pc, #208]	@ (8008284 <xTaskResumeAll+0x120>)
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	3318      	adds	r3, #24
 80081be:	4618      	mov	r0, r3
 80081c0:	f7fe fd9c 	bl	8006cfc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	3304      	adds	r3, #4
 80081c8:	4618      	mov	r0, r3
 80081ca:	f7fe fd97 	bl	8006cfc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081d2:	4b2d      	ldr	r3, [pc, #180]	@ (8008288 <xTaskResumeAll+0x124>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d903      	bls.n	80081e2 <xTaskResumeAll+0x7e>
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081de:	4a2a      	ldr	r2, [pc, #168]	@ (8008288 <xTaskResumeAll+0x124>)
 80081e0:	6013      	str	r3, [r2, #0]
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081e6:	4613      	mov	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4413      	add	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	4a27      	ldr	r2, [pc, #156]	@ (800828c <xTaskResumeAll+0x128>)
 80081f0:	441a      	add	r2, r3
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	3304      	adds	r3, #4
 80081f6:	4619      	mov	r1, r3
 80081f8:	4610      	mov	r0, r2
 80081fa:	f7fe fd22 	bl	8006c42 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008202:	4b23      	ldr	r3, [pc, #140]	@ (8008290 <xTaskResumeAll+0x12c>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008208:	429a      	cmp	r2, r3
 800820a:	d302      	bcc.n	8008212 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800820c:	4b21      	ldr	r3, [pc, #132]	@ (8008294 <xTaskResumeAll+0x130>)
 800820e:	2201      	movs	r2, #1
 8008210:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008212:	4b1c      	ldr	r3, [pc, #112]	@ (8008284 <xTaskResumeAll+0x120>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d1cb      	bne.n	80081b2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d001      	beq.n	8008224 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008220:	f000 fb66 	bl	80088f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008224:	4b1c      	ldr	r3, [pc, #112]	@ (8008298 <xTaskResumeAll+0x134>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d010      	beq.n	8008252 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008230:	f000 f846 	bl	80082c0 <xTaskIncrementTick>
 8008234:	4603      	mov	r3, r0
 8008236:	2b00      	cmp	r3, #0
 8008238:	d002      	beq.n	8008240 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800823a:	4b16      	ldr	r3, [pc, #88]	@ (8008294 <xTaskResumeAll+0x130>)
 800823c:	2201      	movs	r2, #1
 800823e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	3b01      	subs	r3, #1
 8008244:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1f1      	bne.n	8008230 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800824c:	4b12      	ldr	r3, [pc, #72]	@ (8008298 <xTaskResumeAll+0x134>)
 800824e:	2200      	movs	r2, #0
 8008250:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008252:	4b10      	ldr	r3, [pc, #64]	@ (8008294 <xTaskResumeAll+0x130>)
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d009      	beq.n	800826e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800825a:	2301      	movs	r3, #1
 800825c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800825e:	4b0f      	ldr	r3, [pc, #60]	@ (800829c <xTaskResumeAll+0x138>)
 8008260:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008264:	601a      	str	r2, [r3, #0]
 8008266:	f3bf 8f4f 	dsb	sy
 800826a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800826e:	f001 fa0d 	bl	800968c <vPortExitCritical>

	return xAlreadyYielded;
 8008272:	68bb      	ldr	r3, [r7, #8]
}
 8008274:	4618      	mov	r0, r3
 8008276:	3710      	adds	r7, #16
 8008278:	46bd      	mov	sp, r7
 800827a:	bd80      	pop	{r7, pc}
 800827c:	20005398 	.word	0x20005398
 8008280:	20005370 	.word	0x20005370
 8008284:	20005330 	.word	0x20005330
 8008288:	20005378 	.word	0x20005378
 800828c:	20004ea0 	.word	0x20004ea0
 8008290:	20004e9c 	.word	0x20004e9c
 8008294:	20005384 	.word	0x20005384
 8008298:	20005380 	.word	0x20005380
 800829c:	e000ed04 	.word	0xe000ed04

080082a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80082a6:	4b05      	ldr	r3, [pc, #20]	@ (80082bc <xTaskGetTickCount+0x1c>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80082ac:	687b      	ldr	r3, [r7, #4]
}
 80082ae:	4618      	mov	r0, r3
 80082b0:	370c      	adds	r7, #12
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop
 80082bc:	20005374 	.word	0x20005374

080082c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b086      	sub	sp, #24
 80082c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80082c6:	2300      	movs	r3, #0
 80082c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082ca:	4b4f      	ldr	r3, [pc, #316]	@ (8008408 <xTaskIncrementTick+0x148>)
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	f040 8090 	bne.w	80083f4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80082d4:	4b4d      	ldr	r3, [pc, #308]	@ (800840c <xTaskIncrementTick+0x14c>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	3301      	adds	r3, #1
 80082da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80082dc:	4a4b      	ldr	r2, [pc, #300]	@ (800840c <xTaskIncrementTick+0x14c>)
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80082e2:	693b      	ldr	r3, [r7, #16]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d121      	bne.n	800832c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80082e8:	4b49      	ldr	r3, [pc, #292]	@ (8008410 <xTaskIncrementTick+0x150>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00b      	beq.n	800830a <xTaskIncrementTick+0x4a>
	__asm volatile
 80082f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f6:	f383 8811 	msr	BASEPRI, r3
 80082fa:	f3bf 8f6f 	isb	sy
 80082fe:	f3bf 8f4f 	dsb	sy
 8008302:	603b      	str	r3, [r7, #0]
}
 8008304:	bf00      	nop
 8008306:	bf00      	nop
 8008308:	e7fd      	b.n	8008306 <xTaskIncrementTick+0x46>
 800830a:	4b41      	ldr	r3, [pc, #260]	@ (8008410 <xTaskIncrementTick+0x150>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	60fb      	str	r3, [r7, #12]
 8008310:	4b40      	ldr	r3, [pc, #256]	@ (8008414 <xTaskIncrementTick+0x154>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4a3e      	ldr	r2, [pc, #248]	@ (8008410 <xTaskIncrementTick+0x150>)
 8008316:	6013      	str	r3, [r2, #0]
 8008318:	4a3e      	ldr	r2, [pc, #248]	@ (8008414 <xTaskIncrementTick+0x154>)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	6013      	str	r3, [r2, #0]
 800831e:	4b3e      	ldr	r3, [pc, #248]	@ (8008418 <xTaskIncrementTick+0x158>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	3301      	adds	r3, #1
 8008324:	4a3c      	ldr	r2, [pc, #240]	@ (8008418 <xTaskIncrementTick+0x158>)
 8008326:	6013      	str	r3, [r2, #0]
 8008328:	f000 fae2 	bl	80088f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800832c:	4b3b      	ldr	r3, [pc, #236]	@ (800841c <xTaskIncrementTick+0x15c>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	693a      	ldr	r2, [r7, #16]
 8008332:	429a      	cmp	r2, r3
 8008334:	d349      	bcc.n	80083ca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008336:	4b36      	ldr	r3, [pc, #216]	@ (8008410 <xTaskIncrementTick+0x150>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d104      	bne.n	800834a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008340:	4b36      	ldr	r3, [pc, #216]	@ (800841c <xTaskIncrementTick+0x15c>)
 8008342:	f04f 32ff 	mov.w	r2, #4294967295
 8008346:	601a      	str	r2, [r3, #0]
					break;
 8008348:	e03f      	b.n	80083ca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800834a:	4b31      	ldr	r3, [pc, #196]	@ (8008410 <xTaskIncrementTick+0x150>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	68db      	ldr	r3, [r3, #12]
 8008352:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800835a:	693a      	ldr	r2, [r7, #16]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	429a      	cmp	r2, r3
 8008360:	d203      	bcs.n	800836a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008362:	4a2e      	ldr	r2, [pc, #184]	@ (800841c <xTaskIncrementTick+0x15c>)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008368:	e02f      	b.n	80083ca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	3304      	adds	r3, #4
 800836e:	4618      	mov	r0, r3
 8008370:	f7fe fcc4 	bl	8006cfc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008374:	68bb      	ldr	r3, [r7, #8]
 8008376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008378:	2b00      	cmp	r3, #0
 800837a:	d004      	beq.n	8008386 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	3318      	adds	r3, #24
 8008380:	4618      	mov	r0, r3
 8008382:	f7fe fcbb 	bl	8006cfc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800838a:	4b25      	ldr	r3, [pc, #148]	@ (8008420 <xTaskIncrementTick+0x160>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	429a      	cmp	r2, r3
 8008390:	d903      	bls.n	800839a <xTaskIncrementTick+0xda>
 8008392:	68bb      	ldr	r3, [r7, #8]
 8008394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008396:	4a22      	ldr	r2, [pc, #136]	@ (8008420 <xTaskIncrementTick+0x160>)
 8008398:	6013      	str	r3, [r2, #0]
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800839e:	4613      	mov	r3, r2
 80083a0:	009b      	lsls	r3, r3, #2
 80083a2:	4413      	add	r3, r2
 80083a4:	009b      	lsls	r3, r3, #2
 80083a6:	4a1f      	ldr	r2, [pc, #124]	@ (8008424 <xTaskIncrementTick+0x164>)
 80083a8:	441a      	add	r2, r3
 80083aa:	68bb      	ldr	r3, [r7, #8]
 80083ac:	3304      	adds	r3, #4
 80083ae:	4619      	mov	r1, r3
 80083b0:	4610      	mov	r0, r2
 80083b2:	f7fe fc46 	bl	8006c42 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80083b6:	68bb      	ldr	r3, [r7, #8]
 80083b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083ba:	4b1b      	ldr	r3, [pc, #108]	@ (8008428 <xTaskIncrementTick+0x168>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d3b8      	bcc.n	8008336 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80083c4:	2301      	movs	r3, #1
 80083c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80083c8:	e7b5      	b.n	8008336 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80083ca:	4b17      	ldr	r3, [pc, #92]	@ (8008428 <xTaskIncrementTick+0x168>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083d0:	4914      	ldr	r1, [pc, #80]	@ (8008424 <xTaskIncrementTick+0x164>)
 80083d2:	4613      	mov	r3, r2
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	4413      	add	r3, r2
 80083d8:	009b      	lsls	r3, r3, #2
 80083da:	440b      	add	r3, r1
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d901      	bls.n	80083e6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80083e2:	2301      	movs	r3, #1
 80083e4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80083e6:	4b11      	ldr	r3, [pc, #68]	@ (800842c <xTaskIncrementTick+0x16c>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d007      	beq.n	80083fe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80083ee:	2301      	movs	r3, #1
 80083f0:	617b      	str	r3, [r7, #20]
 80083f2:	e004      	b.n	80083fe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80083f4:	4b0e      	ldr	r3, [pc, #56]	@ (8008430 <xTaskIncrementTick+0x170>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	3301      	adds	r3, #1
 80083fa:	4a0d      	ldr	r2, [pc, #52]	@ (8008430 <xTaskIncrementTick+0x170>)
 80083fc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80083fe:	697b      	ldr	r3, [r7, #20]
}
 8008400:	4618      	mov	r0, r3
 8008402:	3718      	adds	r7, #24
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}
 8008408:	20005398 	.word	0x20005398
 800840c:	20005374 	.word	0x20005374
 8008410:	20005328 	.word	0x20005328
 8008414:	2000532c 	.word	0x2000532c
 8008418:	20005388 	.word	0x20005388
 800841c:	20005390 	.word	0x20005390
 8008420:	20005378 	.word	0x20005378
 8008424:	20004ea0 	.word	0x20004ea0
 8008428:	20004e9c 	.word	0x20004e9c
 800842c:	20005384 	.word	0x20005384
 8008430:	20005380 	.word	0x20005380

08008434 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008434:	b480      	push	{r7}
 8008436:	b085      	sub	sp, #20
 8008438:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800843a:	4b2b      	ldr	r3, [pc, #172]	@ (80084e8 <vTaskSwitchContext+0xb4>)
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d003      	beq.n	800844a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008442:	4b2a      	ldr	r3, [pc, #168]	@ (80084ec <vTaskSwitchContext+0xb8>)
 8008444:	2201      	movs	r2, #1
 8008446:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008448:	e047      	b.n	80084da <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800844a:	4b28      	ldr	r3, [pc, #160]	@ (80084ec <vTaskSwitchContext+0xb8>)
 800844c:	2200      	movs	r2, #0
 800844e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008450:	4b27      	ldr	r3, [pc, #156]	@ (80084f0 <vTaskSwitchContext+0xbc>)
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	60fb      	str	r3, [r7, #12]
 8008456:	e011      	b.n	800847c <vTaskSwitchContext+0x48>
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d10b      	bne.n	8008476 <vTaskSwitchContext+0x42>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008462:	f383 8811 	msr	BASEPRI, r3
 8008466:	f3bf 8f6f 	isb	sy
 800846a:	f3bf 8f4f 	dsb	sy
 800846e:	607b      	str	r3, [r7, #4]
}
 8008470:	bf00      	nop
 8008472:	bf00      	nop
 8008474:	e7fd      	b.n	8008472 <vTaskSwitchContext+0x3e>
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	3b01      	subs	r3, #1
 800847a:	60fb      	str	r3, [r7, #12]
 800847c:	491d      	ldr	r1, [pc, #116]	@ (80084f4 <vTaskSwitchContext+0xc0>)
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	4613      	mov	r3, r2
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	4413      	add	r3, r2
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	440b      	add	r3, r1
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d0e3      	beq.n	8008458 <vTaskSwitchContext+0x24>
 8008490:	68fa      	ldr	r2, [r7, #12]
 8008492:	4613      	mov	r3, r2
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	4413      	add	r3, r2
 8008498:	009b      	lsls	r3, r3, #2
 800849a:	4a16      	ldr	r2, [pc, #88]	@ (80084f4 <vTaskSwitchContext+0xc0>)
 800849c:	4413      	add	r3, r2
 800849e:	60bb      	str	r3, [r7, #8]
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	685a      	ldr	r2, [r3, #4]
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	605a      	str	r2, [r3, #4]
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	685a      	ldr	r2, [r3, #4]
 80084ae:	68bb      	ldr	r3, [r7, #8]
 80084b0:	3308      	adds	r3, #8
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d104      	bne.n	80084c0 <vTaskSwitchContext+0x8c>
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	685b      	ldr	r3, [r3, #4]
 80084ba:	685a      	ldr	r2, [r3, #4]
 80084bc:	68bb      	ldr	r3, [r7, #8]
 80084be:	605a      	str	r2, [r3, #4]
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	68db      	ldr	r3, [r3, #12]
 80084c6:	4a0c      	ldr	r2, [pc, #48]	@ (80084f8 <vTaskSwitchContext+0xc4>)
 80084c8:	6013      	str	r3, [r2, #0]
 80084ca:	4a09      	ldr	r2, [pc, #36]	@ (80084f0 <vTaskSwitchContext+0xbc>)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80084d0:	4b09      	ldr	r3, [pc, #36]	@ (80084f8 <vTaskSwitchContext+0xc4>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	3354      	adds	r3, #84	@ 0x54
 80084d6:	4a09      	ldr	r2, [pc, #36]	@ (80084fc <vTaskSwitchContext+0xc8>)
 80084d8:	6013      	str	r3, [r2, #0]
}
 80084da:	bf00      	nop
 80084dc:	3714      	adds	r7, #20
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop
 80084e8:	20005398 	.word	0x20005398
 80084ec:	20005384 	.word	0x20005384
 80084f0:	20005378 	.word	0x20005378
 80084f4:	20004ea0 	.word	0x20004ea0
 80084f8:	20004e9c 	.word	0x20004e9c
 80084fc:	2000001c 	.word	0x2000001c

08008500 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10b      	bne.n	8008528 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008514:	f383 8811 	msr	BASEPRI, r3
 8008518:	f3bf 8f6f 	isb	sy
 800851c:	f3bf 8f4f 	dsb	sy
 8008520:	60fb      	str	r3, [r7, #12]
}
 8008522:	bf00      	nop
 8008524:	bf00      	nop
 8008526:	e7fd      	b.n	8008524 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008528:	4b07      	ldr	r3, [pc, #28]	@ (8008548 <vTaskPlaceOnEventList+0x48>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3318      	adds	r3, #24
 800852e:	4619      	mov	r1, r3
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f7fe fbaa 	bl	8006c8a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008536:	2101      	movs	r1, #1
 8008538:	6838      	ldr	r0, [r7, #0]
 800853a:	f000 fb97 	bl	8008c6c <prvAddCurrentTaskToDelayedList>
}
 800853e:	bf00      	nop
 8008540:	3710      	adds	r7, #16
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	20004e9c 	.word	0x20004e9c

0800854c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800854c:	b580      	push	{r7, lr}
 800854e:	b086      	sub	sp, #24
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d10b      	bne.n	8008576 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800855e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008562:	f383 8811 	msr	BASEPRI, r3
 8008566:	f3bf 8f6f 	isb	sy
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	617b      	str	r3, [r7, #20]
}
 8008570:	bf00      	nop
 8008572:	bf00      	nop
 8008574:	e7fd      	b.n	8008572 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008576:	4b0a      	ldr	r3, [pc, #40]	@ (80085a0 <vTaskPlaceOnEventListRestricted+0x54>)
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	3318      	adds	r3, #24
 800857c:	4619      	mov	r1, r3
 800857e:	68f8      	ldr	r0, [r7, #12]
 8008580:	f7fe fb5f 	bl	8006c42 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d002      	beq.n	8008590 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800858a:	f04f 33ff 	mov.w	r3, #4294967295
 800858e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008590:	6879      	ldr	r1, [r7, #4]
 8008592:	68b8      	ldr	r0, [r7, #8]
 8008594:	f000 fb6a 	bl	8008c6c <prvAddCurrentTaskToDelayedList>
	}
 8008598:	bf00      	nop
 800859a:	3718      	adds	r7, #24
 800859c:	46bd      	mov	sp, r7
 800859e:	bd80      	pop	{r7, pc}
 80085a0:	20004e9c 	.word	0x20004e9c

080085a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b086      	sub	sp, #24
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	68db      	ldr	r3, [r3, #12]
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d10b      	bne.n	80085d2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80085ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085be:	f383 8811 	msr	BASEPRI, r3
 80085c2:	f3bf 8f6f 	isb	sy
 80085c6:	f3bf 8f4f 	dsb	sy
 80085ca:	60fb      	str	r3, [r7, #12]
}
 80085cc:	bf00      	nop
 80085ce:	bf00      	nop
 80085d0:	e7fd      	b.n	80085ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	3318      	adds	r3, #24
 80085d6:	4618      	mov	r0, r3
 80085d8:	f7fe fb90 	bl	8006cfc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085dc:	4b1d      	ldr	r3, [pc, #116]	@ (8008654 <xTaskRemoveFromEventList+0xb0>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d11d      	bne.n	8008620 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	3304      	adds	r3, #4
 80085e8:	4618      	mov	r0, r3
 80085ea:	f7fe fb87 	bl	8006cfc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085f2:	4b19      	ldr	r3, [pc, #100]	@ (8008658 <xTaskRemoveFromEventList+0xb4>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d903      	bls.n	8008602 <xTaskRemoveFromEventList+0x5e>
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085fe:	4a16      	ldr	r2, [pc, #88]	@ (8008658 <xTaskRemoveFromEventList+0xb4>)
 8008600:	6013      	str	r3, [r2, #0]
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008606:	4613      	mov	r3, r2
 8008608:	009b      	lsls	r3, r3, #2
 800860a:	4413      	add	r3, r2
 800860c:	009b      	lsls	r3, r3, #2
 800860e:	4a13      	ldr	r2, [pc, #76]	@ (800865c <xTaskRemoveFromEventList+0xb8>)
 8008610:	441a      	add	r2, r3
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	3304      	adds	r3, #4
 8008616:	4619      	mov	r1, r3
 8008618:	4610      	mov	r0, r2
 800861a:	f7fe fb12 	bl	8006c42 <vListInsertEnd>
 800861e:	e005      	b.n	800862c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	3318      	adds	r3, #24
 8008624:	4619      	mov	r1, r3
 8008626:	480e      	ldr	r0, [pc, #56]	@ (8008660 <xTaskRemoveFromEventList+0xbc>)
 8008628:	f7fe fb0b 	bl	8006c42 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800862c:	693b      	ldr	r3, [r7, #16]
 800862e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008630:	4b0c      	ldr	r3, [pc, #48]	@ (8008664 <xTaskRemoveFromEventList+0xc0>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008636:	429a      	cmp	r2, r3
 8008638:	d905      	bls.n	8008646 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800863a:	2301      	movs	r3, #1
 800863c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800863e:	4b0a      	ldr	r3, [pc, #40]	@ (8008668 <xTaskRemoveFromEventList+0xc4>)
 8008640:	2201      	movs	r2, #1
 8008642:	601a      	str	r2, [r3, #0]
 8008644:	e001      	b.n	800864a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008646:	2300      	movs	r3, #0
 8008648:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800864a:	697b      	ldr	r3, [r7, #20]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3718      	adds	r7, #24
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}
 8008654:	20005398 	.word	0x20005398
 8008658:	20005378 	.word	0x20005378
 800865c:	20004ea0 	.word	0x20004ea0
 8008660:	20005330 	.word	0x20005330
 8008664:	20004e9c 	.word	0x20004e9c
 8008668:	20005384 	.word	0x20005384

0800866c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800866c:	b480      	push	{r7}
 800866e:	b083      	sub	sp, #12
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008674:	4b06      	ldr	r3, [pc, #24]	@ (8008690 <vTaskInternalSetTimeOutState+0x24>)
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800867c:	4b05      	ldr	r3, [pc, #20]	@ (8008694 <vTaskInternalSetTimeOutState+0x28>)
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	605a      	str	r2, [r3, #4]
}
 8008684:	bf00      	nop
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr
 8008690:	20005388 	.word	0x20005388
 8008694:	20005374 	.word	0x20005374

08008698 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b088      	sub	sp, #32
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d10b      	bne.n	80086c0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80086a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ac:	f383 8811 	msr	BASEPRI, r3
 80086b0:	f3bf 8f6f 	isb	sy
 80086b4:	f3bf 8f4f 	dsb	sy
 80086b8:	613b      	str	r3, [r7, #16]
}
 80086ba:	bf00      	nop
 80086bc:	bf00      	nop
 80086be:	e7fd      	b.n	80086bc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10b      	bne.n	80086de <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80086c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ca:	f383 8811 	msr	BASEPRI, r3
 80086ce:	f3bf 8f6f 	isb	sy
 80086d2:	f3bf 8f4f 	dsb	sy
 80086d6:	60fb      	str	r3, [r7, #12]
}
 80086d8:	bf00      	nop
 80086da:	bf00      	nop
 80086dc:	e7fd      	b.n	80086da <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80086de:	f000 ffa3 	bl	8009628 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80086e2:	4b1d      	ldr	r3, [pc, #116]	@ (8008758 <xTaskCheckForTimeOut+0xc0>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	69ba      	ldr	r2, [r7, #24]
 80086ee:	1ad3      	subs	r3, r2, r3
 80086f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086fa:	d102      	bne.n	8008702 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80086fc:	2300      	movs	r3, #0
 80086fe:	61fb      	str	r3, [r7, #28]
 8008700:	e023      	b.n	800874a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	4b15      	ldr	r3, [pc, #84]	@ (800875c <xTaskCheckForTimeOut+0xc4>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	429a      	cmp	r2, r3
 800870c:	d007      	beq.n	800871e <xTaskCheckForTimeOut+0x86>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	69ba      	ldr	r2, [r7, #24]
 8008714:	429a      	cmp	r2, r3
 8008716:	d302      	bcc.n	800871e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008718:	2301      	movs	r3, #1
 800871a:	61fb      	str	r3, [r7, #28]
 800871c:	e015      	b.n	800874a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	697a      	ldr	r2, [r7, #20]
 8008724:	429a      	cmp	r2, r3
 8008726:	d20b      	bcs.n	8008740 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	681a      	ldr	r2, [r3, #0]
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	1ad2      	subs	r2, r2, r3
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f7ff ff99 	bl	800866c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800873a:	2300      	movs	r3, #0
 800873c:	61fb      	str	r3, [r7, #28]
 800873e:	e004      	b.n	800874a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	2200      	movs	r2, #0
 8008744:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008746:	2301      	movs	r3, #1
 8008748:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800874a:	f000 ff9f 	bl	800968c <vPortExitCritical>

	return xReturn;
 800874e:	69fb      	ldr	r3, [r7, #28]
}
 8008750:	4618      	mov	r0, r3
 8008752:	3720      	adds	r7, #32
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}
 8008758:	20005374 	.word	0x20005374
 800875c:	20005388 	.word	0x20005388

08008760 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008760:	b480      	push	{r7}
 8008762:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008764:	4b03      	ldr	r3, [pc, #12]	@ (8008774 <vTaskMissedYield+0x14>)
 8008766:	2201      	movs	r2, #1
 8008768:	601a      	str	r2, [r3, #0]
}
 800876a:	bf00      	nop
 800876c:	46bd      	mov	sp, r7
 800876e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008772:	4770      	bx	lr
 8008774:	20005384 	.word	0x20005384

08008778 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008778:	b580      	push	{r7, lr}
 800877a:	b082      	sub	sp, #8
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008780:	f000 f852 	bl	8008828 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008784:	4b06      	ldr	r3, [pc, #24]	@ (80087a0 <prvIdleTask+0x28>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d9f9      	bls.n	8008780 <prvIdleTask+0x8>
			{
				taskYIELD();
 800878c:	4b05      	ldr	r3, [pc, #20]	@ (80087a4 <prvIdleTask+0x2c>)
 800878e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008792:	601a      	str	r2, [r3, #0]
 8008794:	f3bf 8f4f 	dsb	sy
 8008798:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800879c:	e7f0      	b.n	8008780 <prvIdleTask+0x8>
 800879e:	bf00      	nop
 80087a0:	20004ea0 	.word	0x20004ea0
 80087a4:	e000ed04 	.word	0xe000ed04

080087a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b082      	sub	sp, #8
 80087ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80087ae:	2300      	movs	r3, #0
 80087b0:	607b      	str	r3, [r7, #4]
 80087b2:	e00c      	b.n	80087ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	4613      	mov	r3, r2
 80087b8:	009b      	lsls	r3, r3, #2
 80087ba:	4413      	add	r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4a12      	ldr	r2, [pc, #72]	@ (8008808 <prvInitialiseTaskLists+0x60>)
 80087c0:	4413      	add	r3, r2
 80087c2:	4618      	mov	r0, r3
 80087c4:	f7fe fa10 	bl	8006be8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	3301      	adds	r3, #1
 80087cc:	607b      	str	r3, [r7, #4]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2b37      	cmp	r3, #55	@ 0x37
 80087d2:	d9ef      	bls.n	80087b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80087d4:	480d      	ldr	r0, [pc, #52]	@ (800880c <prvInitialiseTaskLists+0x64>)
 80087d6:	f7fe fa07 	bl	8006be8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80087da:	480d      	ldr	r0, [pc, #52]	@ (8008810 <prvInitialiseTaskLists+0x68>)
 80087dc:	f7fe fa04 	bl	8006be8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80087e0:	480c      	ldr	r0, [pc, #48]	@ (8008814 <prvInitialiseTaskLists+0x6c>)
 80087e2:	f7fe fa01 	bl	8006be8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80087e6:	480c      	ldr	r0, [pc, #48]	@ (8008818 <prvInitialiseTaskLists+0x70>)
 80087e8:	f7fe f9fe 	bl	8006be8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80087ec:	480b      	ldr	r0, [pc, #44]	@ (800881c <prvInitialiseTaskLists+0x74>)
 80087ee:	f7fe f9fb 	bl	8006be8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80087f2:	4b0b      	ldr	r3, [pc, #44]	@ (8008820 <prvInitialiseTaskLists+0x78>)
 80087f4:	4a05      	ldr	r2, [pc, #20]	@ (800880c <prvInitialiseTaskLists+0x64>)
 80087f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80087f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008824 <prvInitialiseTaskLists+0x7c>)
 80087fa:	4a05      	ldr	r2, [pc, #20]	@ (8008810 <prvInitialiseTaskLists+0x68>)
 80087fc:	601a      	str	r2, [r3, #0]
}
 80087fe:	bf00      	nop
 8008800:	3708      	adds	r7, #8
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	20004ea0 	.word	0x20004ea0
 800880c:	20005300 	.word	0x20005300
 8008810:	20005314 	.word	0x20005314
 8008814:	20005330 	.word	0x20005330
 8008818:	20005344 	.word	0x20005344
 800881c:	2000535c 	.word	0x2000535c
 8008820:	20005328 	.word	0x20005328
 8008824:	2000532c 	.word	0x2000532c

08008828 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b082      	sub	sp, #8
 800882c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800882e:	e019      	b.n	8008864 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008830:	f000 fefa 	bl	8009628 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008834:	4b10      	ldr	r3, [pc, #64]	@ (8008878 <prvCheckTasksWaitingTermination+0x50>)
 8008836:	68db      	ldr	r3, [r3, #12]
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	3304      	adds	r3, #4
 8008840:	4618      	mov	r0, r3
 8008842:	f7fe fa5b 	bl	8006cfc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008846:	4b0d      	ldr	r3, [pc, #52]	@ (800887c <prvCheckTasksWaitingTermination+0x54>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	3b01      	subs	r3, #1
 800884c:	4a0b      	ldr	r2, [pc, #44]	@ (800887c <prvCheckTasksWaitingTermination+0x54>)
 800884e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008850:	4b0b      	ldr	r3, [pc, #44]	@ (8008880 <prvCheckTasksWaitingTermination+0x58>)
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	3b01      	subs	r3, #1
 8008856:	4a0a      	ldr	r2, [pc, #40]	@ (8008880 <prvCheckTasksWaitingTermination+0x58>)
 8008858:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800885a:	f000 ff17 	bl	800968c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 f810 	bl	8008884 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008864:	4b06      	ldr	r3, [pc, #24]	@ (8008880 <prvCheckTasksWaitingTermination+0x58>)
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1e1      	bne.n	8008830 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800886c:	bf00      	nop
 800886e:	bf00      	nop
 8008870:	3708      	adds	r7, #8
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	20005344 	.word	0x20005344
 800887c:	20005370 	.word	0x20005370
 8008880:	20005358 	.word	0x20005358

08008884 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008884:	b580      	push	{r7, lr}
 8008886:	b084      	sub	sp, #16
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	3354      	adds	r3, #84	@ 0x54
 8008890:	4618      	mov	r0, r3
 8008892:	f001 fff7 	bl	800a884 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800889c:	2b00      	cmp	r3, #0
 800889e:	d108      	bne.n	80088b2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088a4:	4618      	mov	r0, r3
 80088a6:	f001 f8af 	bl	8009a08 <vPortFree>
				vPortFree( pxTCB );
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f001 f8ac 	bl	8009a08 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80088b0:	e019      	b.n	80088e6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d103      	bne.n	80088c4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f001 f8a3 	bl	8009a08 <vPortFree>
	}
 80088c2:	e010      	b.n	80088e6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80088ca:	2b02      	cmp	r3, #2
 80088cc:	d00b      	beq.n	80088e6 <prvDeleteTCB+0x62>
	__asm volatile
 80088ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d2:	f383 8811 	msr	BASEPRI, r3
 80088d6:	f3bf 8f6f 	isb	sy
 80088da:	f3bf 8f4f 	dsb	sy
 80088de:	60fb      	str	r3, [r7, #12]
}
 80088e0:	bf00      	nop
 80088e2:	bf00      	nop
 80088e4:	e7fd      	b.n	80088e2 <prvDeleteTCB+0x5e>
	}
 80088e6:	bf00      	nop
 80088e8:	3710      	adds	r7, #16
 80088ea:	46bd      	mov	sp, r7
 80088ec:	bd80      	pop	{r7, pc}
	...

080088f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80088f0:	b480      	push	{r7}
 80088f2:	b083      	sub	sp, #12
 80088f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088f6:	4b0c      	ldr	r3, [pc, #48]	@ (8008928 <prvResetNextTaskUnblockTime+0x38>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d104      	bne.n	800890a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008900:	4b0a      	ldr	r3, [pc, #40]	@ (800892c <prvResetNextTaskUnblockTime+0x3c>)
 8008902:	f04f 32ff 	mov.w	r2, #4294967295
 8008906:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008908:	e008      	b.n	800891c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800890a:	4b07      	ldr	r3, [pc, #28]	@ (8008928 <prvResetNextTaskUnblockTime+0x38>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	68db      	ldr	r3, [r3, #12]
 8008912:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	4a04      	ldr	r2, [pc, #16]	@ (800892c <prvResetNextTaskUnblockTime+0x3c>)
 800891a:	6013      	str	r3, [r2, #0]
}
 800891c:	bf00      	nop
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr
 8008928:	20005328 	.word	0x20005328
 800892c:	20005390 	.word	0x20005390

08008930 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008930:	b480      	push	{r7}
 8008932:	b083      	sub	sp, #12
 8008934:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8008936:	4b05      	ldr	r3, [pc, #20]	@ (800894c <xTaskGetCurrentTaskHandle+0x1c>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800893c:	687b      	ldr	r3, [r7, #4]
	}
 800893e:	4618      	mov	r0, r3
 8008940:	370c      	adds	r7, #12
 8008942:	46bd      	mov	sp, r7
 8008944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008948:	4770      	bx	lr
 800894a:	bf00      	nop
 800894c:	20004e9c 	.word	0x20004e9c

08008950 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008950:	b480      	push	{r7}
 8008952:	b083      	sub	sp, #12
 8008954:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008956:	4b0b      	ldr	r3, [pc, #44]	@ (8008984 <xTaskGetSchedulerState+0x34>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d102      	bne.n	8008964 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800895e:	2301      	movs	r3, #1
 8008960:	607b      	str	r3, [r7, #4]
 8008962:	e008      	b.n	8008976 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008964:	4b08      	ldr	r3, [pc, #32]	@ (8008988 <xTaskGetSchedulerState+0x38>)
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d102      	bne.n	8008972 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800896c:	2302      	movs	r3, #2
 800896e:	607b      	str	r3, [r7, #4]
 8008970:	e001      	b.n	8008976 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008972:	2300      	movs	r3, #0
 8008974:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008976:	687b      	ldr	r3, [r7, #4]
	}
 8008978:	4618      	mov	r0, r3
 800897a:	370c      	adds	r7, #12
 800897c:	46bd      	mov	sp, r7
 800897e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008982:	4770      	bx	lr
 8008984:	2000537c 	.word	0x2000537c
 8008988:	20005398 	.word	0x20005398

0800898c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800898c:	b580      	push	{r7, lr}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008998:	2300      	movs	r3, #0
 800899a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d051      	beq.n	8008a46 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089a6:	4b2a      	ldr	r3, [pc, #168]	@ (8008a50 <xTaskPriorityInherit+0xc4>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d241      	bcs.n	8008a34 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	699b      	ldr	r3, [r3, #24]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	db06      	blt.n	80089c6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089b8:	4b25      	ldr	r3, [pc, #148]	@ (8008a50 <xTaskPriorityInherit+0xc4>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80089c2:	68bb      	ldr	r3, [r7, #8]
 80089c4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	6959      	ldr	r1, [r3, #20]
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ce:	4613      	mov	r3, r2
 80089d0:	009b      	lsls	r3, r3, #2
 80089d2:	4413      	add	r3, r2
 80089d4:	009b      	lsls	r3, r3, #2
 80089d6:	4a1f      	ldr	r2, [pc, #124]	@ (8008a54 <xTaskPriorityInherit+0xc8>)
 80089d8:	4413      	add	r3, r2
 80089da:	4299      	cmp	r1, r3
 80089dc:	d122      	bne.n	8008a24 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	3304      	adds	r3, #4
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7fe f98a 	bl	8006cfc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80089e8:	4b19      	ldr	r3, [pc, #100]	@ (8008a50 <xTaskPriorityInherit+0xc4>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f6:	4b18      	ldr	r3, [pc, #96]	@ (8008a58 <xTaskPriorityInherit+0xcc>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d903      	bls.n	8008a06 <xTaskPriorityInherit+0x7a>
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a02:	4a15      	ldr	r2, [pc, #84]	@ (8008a58 <xTaskPriorityInherit+0xcc>)
 8008a04:	6013      	str	r3, [r2, #0]
 8008a06:	68bb      	ldr	r3, [r7, #8]
 8008a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a0a:	4613      	mov	r3, r2
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	4413      	add	r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	4a10      	ldr	r2, [pc, #64]	@ (8008a54 <xTaskPriorityInherit+0xc8>)
 8008a14:	441a      	add	r2, r3
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	3304      	adds	r3, #4
 8008a1a:	4619      	mov	r1, r3
 8008a1c:	4610      	mov	r0, r2
 8008a1e:	f7fe f910 	bl	8006c42 <vListInsertEnd>
 8008a22:	e004      	b.n	8008a2e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008a24:	4b0a      	ldr	r3, [pc, #40]	@ (8008a50 <xTaskPriorityInherit+0xc4>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008a2e:	2301      	movs	r3, #1
 8008a30:	60fb      	str	r3, [r7, #12]
 8008a32:	e008      	b.n	8008a46 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008a38:	4b05      	ldr	r3, [pc, #20]	@ (8008a50 <xTaskPriorityInherit+0xc4>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d201      	bcs.n	8008a46 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008a42:	2301      	movs	r3, #1
 8008a44:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008a46:	68fb      	ldr	r3, [r7, #12]
	}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3710      	adds	r7, #16
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	20004e9c 	.word	0x20004e9c
 8008a54:	20004ea0 	.word	0x20004ea0
 8008a58:	20005378 	.word	0x20005378

08008a5c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b086      	sub	sp, #24
 8008a60:	af00      	add	r7, sp, #0
 8008a62:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d058      	beq.n	8008b24 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008a72:	4b2f      	ldr	r3, [pc, #188]	@ (8008b30 <xTaskPriorityDisinherit+0xd4>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	693a      	ldr	r2, [r7, #16]
 8008a78:	429a      	cmp	r2, r3
 8008a7a:	d00b      	beq.n	8008a94 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a80:	f383 8811 	msr	BASEPRI, r3
 8008a84:	f3bf 8f6f 	isb	sy
 8008a88:	f3bf 8f4f 	dsb	sy
 8008a8c:	60fb      	str	r3, [r7, #12]
}
 8008a8e:	bf00      	nop
 8008a90:	bf00      	nop
 8008a92:	e7fd      	b.n	8008a90 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d10b      	bne.n	8008ab4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa0:	f383 8811 	msr	BASEPRI, r3
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	f3bf 8f4f 	dsb	sy
 8008aac:	60bb      	str	r3, [r7, #8]
}
 8008aae:	bf00      	nop
 8008ab0:	bf00      	nop
 8008ab2:	e7fd      	b.n	8008ab0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008ab4:	693b      	ldr	r3, [r7, #16]
 8008ab6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ab8:	1e5a      	subs	r2, r3, #1
 8008aba:	693b      	ldr	r3, [r7, #16]
 8008abc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d02c      	beq.n	8008b24 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d128      	bne.n	8008b24 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008ad2:	693b      	ldr	r3, [r7, #16]
 8008ad4:	3304      	adds	r3, #4
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7fe f910 	bl	8006cfc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008ae0:	693b      	ldr	r3, [r7, #16]
 8008ae2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008aec:	693b      	ldr	r3, [r7, #16]
 8008aee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008af0:	693b      	ldr	r3, [r7, #16]
 8008af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008af4:	4b0f      	ldr	r3, [pc, #60]	@ (8008b34 <xTaskPriorityDisinherit+0xd8>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d903      	bls.n	8008b04 <xTaskPriorityDisinherit+0xa8>
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b00:	4a0c      	ldr	r2, [pc, #48]	@ (8008b34 <xTaskPriorityDisinherit+0xd8>)
 8008b02:	6013      	str	r3, [r2, #0]
 8008b04:	693b      	ldr	r3, [r7, #16]
 8008b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b08:	4613      	mov	r3, r2
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	4413      	add	r3, r2
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	4a09      	ldr	r2, [pc, #36]	@ (8008b38 <xTaskPriorityDisinherit+0xdc>)
 8008b12:	441a      	add	r2, r3
 8008b14:	693b      	ldr	r3, [r7, #16]
 8008b16:	3304      	adds	r3, #4
 8008b18:	4619      	mov	r1, r3
 8008b1a:	4610      	mov	r0, r2
 8008b1c:	f7fe f891 	bl	8006c42 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008b20:	2301      	movs	r3, #1
 8008b22:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008b24:	697b      	ldr	r3, [r7, #20]
	}
 8008b26:	4618      	mov	r0, r3
 8008b28:	3718      	adds	r7, #24
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}
 8008b2e:	bf00      	nop
 8008b30:	20004e9c 	.word	0x20004e9c
 8008b34:	20005378 	.word	0x20005378
 8008b38:	20004ea0 	.word	0x20004ea0

08008b3c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b088      	sub	sp, #32
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
 8008b44:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d06c      	beq.n	8008c2e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008b54:	69bb      	ldr	r3, [r7, #24]
 8008b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d10b      	bne.n	8008b74 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b60:	f383 8811 	msr	BASEPRI, r3
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	f3bf 8f4f 	dsb	sy
 8008b6c:	60fb      	str	r3, [r7, #12]
}
 8008b6e:	bf00      	nop
 8008b70:	bf00      	nop
 8008b72:	e7fd      	b.n	8008b70 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008b74:	69bb      	ldr	r3, [r7, #24]
 8008b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b78:	683a      	ldr	r2, [r7, #0]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d902      	bls.n	8008b84 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	61fb      	str	r3, [r7, #28]
 8008b82:	e002      	b.n	8008b8a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008b84:	69bb      	ldr	r3, [r7, #24]
 8008b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b88:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008b8a:	69bb      	ldr	r3, [r7, #24]
 8008b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b8e:	69fa      	ldr	r2, [r7, #28]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d04c      	beq.n	8008c2e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008b94:	69bb      	ldr	r3, [r7, #24]
 8008b96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b98:	697a      	ldr	r2, [r7, #20]
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d147      	bne.n	8008c2e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008b9e:	4b26      	ldr	r3, [pc, #152]	@ (8008c38 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	69ba      	ldr	r2, [r7, #24]
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d10b      	bne.n	8008bc0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008ba8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bac:	f383 8811 	msr	BASEPRI, r3
 8008bb0:	f3bf 8f6f 	isb	sy
 8008bb4:	f3bf 8f4f 	dsb	sy
 8008bb8:	60bb      	str	r3, [r7, #8]
}
 8008bba:	bf00      	nop
 8008bbc:	bf00      	nop
 8008bbe:	e7fd      	b.n	8008bbc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008bc0:	69bb      	ldr	r3, [r7, #24]
 8008bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bc4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	69fa      	ldr	r2, [r7, #28]
 8008bca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008bcc:	69bb      	ldr	r3, [r7, #24]
 8008bce:	699b      	ldr	r3, [r3, #24]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	db04      	blt.n	8008bde <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008bda:	69bb      	ldr	r3, [r7, #24]
 8008bdc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	6959      	ldr	r1, [r3, #20]
 8008be2:	693a      	ldr	r2, [r7, #16]
 8008be4:	4613      	mov	r3, r2
 8008be6:	009b      	lsls	r3, r3, #2
 8008be8:	4413      	add	r3, r2
 8008bea:	009b      	lsls	r3, r3, #2
 8008bec:	4a13      	ldr	r2, [pc, #76]	@ (8008c3c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008bee:	4413      	add	r3, r2
 8008bf0:	4299      	cmp	r1, r3
 8008bf2:	d11c      	bne.n	8008c2e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bf4:	69bb      	ldr	r3, [r7, #24]
 8008bf6:	3304      	adds	r3, #4
 8008bf8:	4618      	mov	r0, r3
 8008bfa:	f7fe f87f 	bl	8006cfc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c02:	4b0f      	ldr	r3, [pc, #60]	@ (8008c40 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	429a      	cmp	r2, r3
 8008c08:	d903      	bls.n	8008c12 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008c0a:	69bb      	ldr	r3, [r7, #24]
 8008c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c0e:	4a0c      	ldr	r2, [pc, #48]	@ (8008c40 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008c10:	6013      	str	r3, [r2, #0]
 8008c12:	69bb      	ldr	r3, [r7, #24]
 8008c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c16:	4613      	mov	r3, r2
 8008c18:	009b      	lsls	r3, r3, #2
 8008c1a:	4413      	add	r3, r2
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	4a07      	ldr	r2, [pc, #28]	@ (8008c3c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008c20:	441a      	add	r2, r3
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	3304      	adds	r3, #4
 8008c26:	4619      	mov	r1, r3
 8008c28:	4610      	mov	r0, r2
 8008c2a:	f7fe f80a 	bl	8006c42 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c2e:	bf00      	nop
 8008c30:	3720      	adds	r7, #32
 8008c32:	46bd      	mov	sp, r7
 8008c34:	bd80      	pop	{r7, pc}
 8008c36:	bf00      	nop
 8008c38:	20004e9c 	.word	0x20004e9c
 8008c3c:	20004ea0 	.word	0x20004ea0
 8008c40:	20005378 	.word	0x20005378

08008c44 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008c44:	b480      	push	{r7}
 8008c46:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008c48:	4b07      	ldr	r3, [pc, #28]	@ (8008c68 <pvTaskIncrementMutexHeldCount+0x24>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d004      	beq.n	8008c5a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008c50:	4b05      	ldr	r3, [pc, #20]	@ (8008c68 <pvTaskIncrementMutexHeldCount+0x24>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008c56:	3201      	adds	r2, #1
 8008c58:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008c5a:	4b03      	ldr	r3, [pc, #12]	@ (8008c68 <pvTaskIncrementMutexHeldCount+0x24>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
	}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr
 8008c68:	20004e9c 	.word	0x20004e9c

08008c6c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008c76:	4b21      	ldr	r3, [pc, #132]	@ (8008cfc <prvAddCurrentTaskToDelayedList+0x90>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008c7c:	4b20      	ldr	r3, [pc, #128]	@ (8008d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	3304      	adds	r3, #4
 8008c82:	4618      	mov	r0, r3
 8008c84:	f7fe f83a 	bl	8006cfc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c8e:	d10a      	bne.n	8008ca6 <prvAddCurrentTaskToDelayedList+0x3a>
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d007      	beq.n	8008ca6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c96:	4b1a      	ldr	r3, [pc, #104]	@ (8008d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	3304      	adds	r3, #4
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	4819      	ldr	r0, [pc, #100]	@ (8008d04 <prvAddCurrentTaskToDelayedList+0x98>)
 8008ca0:	f7fd ffcf 	bl	8006c42 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008ca4:	e026      	b.n	8008cf4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008ca6:	68fa      	ldr	r2, [r7, #12]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	4413      	add	r3, r2
 8008cac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008cae:	4b14      	ldr	r3, [pc, #80]	@ (8008d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	429a      	cmp	r2, r3
 8008cbc:	d209      	bcs.n	8008cd2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cbe:	4b12      	ldr	r3, [pc, #72]	@ (8008d08 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008cc0:	681a      	ldr	r2, [r3, #0]
 8008cc2:	4b0f      	ldr	r3, [pc, #60]	@ (8008d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	3304      	adds	r3, #4
 8008cc8:	4619      	mov	r1, r3
 8008cca:	4610      	mov	r0, r2
 8008ccc:	f7fd ffdd 	bl	8006c8a <vListInsert>
}
 8008cd0:	e010      	b.n	8008cf4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008cd2:	4b0e      	ldr	r3, [pc, #56]	@ (8008d0c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008cd4:	681a      	ldr	r2, [r3, #0]
 8008cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8008d00 <prvAddCurrentTaskToDelayedList+0x94>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	3304      	adds	r3, #4
 8008cdc:	4619      	mov	r1, r3
 8008cde:	4610      	mov	r0, r2
 8008ce0:	f7fd ffd3 	bl	8006c8a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8008d10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68ba      	ldr	r2, [r7, #8]
 8008cea:	429a      	cmp	r2, r3
 8008cec:	d202      	bcs.n	8008cf4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008cee:	4a08      	ldr	r2, [pc, #32]	@ (8008d10 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	6013      	str	r3, [r2, #0]
}
 8008cf4:	bf00      	nop
 8008cf6:	3710      	adds	r7, #16
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}
 8008cfc:	20005374 	.word	0x20005374
 8008d00:	20004e9c 	.word	0x20004e9c
 8008d04:	2000535c 	.word	0x2000535c
 8008d08:	2000532c 	.word	0x2000532c
 8008d0c:	20005328 	.word	0x20005328
 8008d10:	20005390 	.word	0x20005390

08008d14 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b08a      	sub	sp, #40	@ 0x28
 8008d18:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008d1e:	f000 fb13 	bl	8009348 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008d22:	4b1d      	ldr	r3, [pc, #116]	@ (8008d98 <xTimerCreateTimerTask+0x84>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d021      	beq.n	8008d6e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008d2e:	2300      	movs	r3, #0
 8008d30:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008d32:	1d3a      	adds	r2, r7, #4
 8008d34:	f107 0108 	add.w	r1, r7, #8
 8008d38:	f107 030c 	add.w	r3, r7, #12
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	f7fd ff39 	bl	8006bb4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008d42:	6879      	ldr	r1, [r7, #4]
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	9202      	str	r2, [sp, #8]
 8008d4a:	9301      	str	r3, [sp, #4]
 8008d4c:	2302      	movs	r3, #2
 8008d4e:	9300      	str	r3, [sp, #0]
 8008d50:	2300      	movs	r3, #0
 8008d52:	460a      	mov	r2, r1
 8008d54:	4911      	ldr	r1, [pc, #68]	@ (8008d9c <xTimerCreateTimerTask+0x88>)
 8008d56:	4812      	ldr	r0, [pc, #72]	@ (8008da0 <xTimerCreateTimerTask+0x8c>)
 8008d58:	f7fe ff92 	bl	8007c80 <xTaskCreateStatic>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	4a11      	ldr	r2, [pc, #68]	@ (8008da4 <xTimerCreateTimerTask+0x90>)
 8008d60:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008d62:	4b10      	ldr	r3, [pc, #64]	@ (8008da4 <xTimerCreateTimerTask+0x90>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d001      	beq.n	8008d6e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008d6e:	697b      	ldr	r3, [r7, #20]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d10b      	bne.n	8008d8c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8008d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d78:	f383 8811 	msr	BASEPRI, r3
 8008d7c:	f3bf 8f6f 	isb	sy
 8008d80:	f3bf 8f4f 	dsb	sy
 8008d84:	613b      	str	r3, [r7, #16]
}
 8008d86:	bf00      	nop
 8008d88:	bf00      	nop
 8008d8a:	e7fd      	b.n	8008d88 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008d8c:	697b      	ldr	r3, [r7, #20]
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	200053cc 	.word	0x200053cc
 8008d9c:	0800c748 	.word	0x0800c748
 8008da0:	08008ee1 	.word	0x08008ee1
 8008da4:	200053d0 	.word	0x200053d0

08008da8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b08a      	sub	sp, #40	@ 0x28
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	60f8      	str	r0, [r7, #12]
 8008db0:	60b9      	str	r1, [r7, #8]
 8008db2:	607a      	str	r2, [r7, #4]
 8008db4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008db6:	2300      	movs	r3, #0
 8008db8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d10b      	bne.n	8008dd8 <xTimerGenericCommand+0x30>
	__asm volatile
 8008dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc4:	f383 8811 	msr	BASEPRI, r3
 8008dc8:	f3bf 8f6f 	isb	sy
 8008dcc:	f3bf 8f4f 	dsb	sy
 8008dd0:	623b      	str	r3, [r7, #32]
}
 8008dd2:	bf00      	nop
 8008dd4:	bf00      	nop
 8008dd6:	e7fd      	b.n	8008dd4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008dd8:	4b19      	ldr	r3, [pc, #100]	@ (8008e40 <xTimerGenericCommand+0x98>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d02a      	beq.n	8008e36 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	2b05      	cmp	r3, #5
 8008df0:	dc18      	bgt.n	8008e24 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008df2:	f7ff fdad 	bl	8008950 <xTaskGetSchedulerState>
 8008df6:	4603      	mov	r3, r0
 8008df8:	2b02      	cmp	r3, #2
 8008dfa:	d109      	bne.n	8008e10 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008dfc:	4b10      	ldr	r3, [pc, #64]	@ (8008e40 <xTimerGenericCommand+0x98>)
 8008dfe:	6818      	ldr	r0, [r3, #0]
 8008e00:	f107 0110 	add.w	r1, r7, #16
 8008e04:	2300      	movs	r3, #0
 8008e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e08:	f7fe f9a0 	bl	800714c <xQueueGenericSend>
 8008e0c:	6278      	str	r0, [r7, #36]	@ 0x24
 8008e0e:	e012      	b.n	8008e36 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008e10:	4b0b      	ldr	r3, [pc, #44]	@ (8008e40 <xTimerGenericCommand+0x98>)
 8008e12:	6818      	ldr	r0, [r3, #0]
 8008e14:	f107 0110 	add.w	r1, r7, #16
 8008e18:	2300      	movs	r3, #0
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	f7fe f996 	bl	800714c <xQueueGenericSend>
 8008e20:	6278      	str	r0, [r7, #36]	@ 0x24
 8008e22:	e008      	b.n	8008e36 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008e24:	4b06      	ldr	r3, [pc, #24]	@ (8008e40 <xTimerGenericCommand+0x98>)
 8008e26:	6818      	ldr	r0, [r3, #0]
 8008e28:	f107 0110 	add.w	r1, r7, #16
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	683a      	ldr	r2, [r7, #0]
 8008e30:	f7fe fa8e 	bl	8007350 <xQueueGenericSendFromISR>
 8008e34:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3728      	adds	r7, #40	@ 0x28
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}
 8008e40:	200053cc 	.word	0x200053cc

08008e44 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b088      	sub	sp, #32
 8008e48:	af02      	add	r7, sp, #8
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e4e:	4b23      	ldr	r3, [pc, #140]	@ (8008edc <prvProcessExpiredTimer+0x98>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	68db      	ldr	r3, [r3, #12]
 8008e54:	68db      	ldr	r3, [r3, #12]
 8008e56:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	3304      	adds	r3, #4
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f7fd ff4d 	bl	8006cfc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008e62:	697b      	ldr	r3, [r7, #20]
 8008e64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008e68:	f003 0304 	and.w	r3, r3, #4
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d023      	beq.n	8008eb8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	699a      	ldr	r2, [r3, #24]
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	18d1      	adds	r1, r2, r3
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	683a      	ldr	r2, [r7, #0]
 8008e7c:	6978      	ldr	r0, [r7, #20]
 8008e7e:	f000 f8d5 	bl	800902c <prvInsertTimerInActiveList>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d020      	beq.n	8008eca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008e88:	2300      	movs	r3, #0
 8008e8a:	9300      	str	r3, [sp, #0]
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	687a      	ldr	r2, [r7, #4]
 8008e90:	2100      	movs	r1, #0
 8008e92:	6978      	ldr	r0, [r7, #20]
 8008e94:	f7ff ff88 	bl	8008da8 <xTimerGenericCommand>
 8008e98:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008e9a:	693b      	ldr	r3, [r7, #16]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d114      	bne.n	8008eca <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea4:	f383 8811 	msr	BASEPRI, r3
 8008ea8:	f3bf 8f6f 	isb	sy
 8008eac:	f3bf 8f4f 	dsb	sy
 8008eb0:	60fb      	str	r3, [r7, #12]
}
 8008eb2:	bf00      	nop
 8008eb4:	bf00      	nop
 8008eb6:	e7fd      	b.n	8008eb4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008ebe:	f023 0301 	bic.w	r3, r3, #1
 8008ec2:	b2da      	uxtb	r2, r3
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	6a1b      	ldr	r3, [r3, #32]
 8008ece:	6978      	ldr	r0, [r7, #20]
 8008ed0:	4798      	blx	r3
}
 8008ed2:	bf00      	nop
 8008ed4:	3718      	adds	r7, #24
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	200053c4 	.word	0x200053c4

08008ee0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008ee8:	f107 0308 	add.w	r3, r7, #8
 8008eec:	4618      	mov	r0, r3
 8008eee:	f000 f859 	bl	8008fa4 <prvGetNextExpireTime>
 8008ef2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	68f8      	ldr	r0, [r7, #12]
 8008efa:	f000 f805 	bl	8008f08 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008efe:	f000 f8d7 	bl	80090b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f02:	bf00      	nop
 8008f04:	e7f0      	b.n	8008ee8 <prvTimerTask+0x8>
	...

08008f08 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008f08:	b580      	push	{r7, lr}
 8008f0a:	b084      	sub	sp, #16
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
 8008f10:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008f12:	f7ff f919 	bl	8008148 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008f16:	f107 0308 	add.w	r3, r7, #8
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f000 f866 	bl	8008fec <prvSampleTimeNow>
 8008f20:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d130      	bne.n	8008f8a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008f28:	683b      	ldr	r3, [r7, #0]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d10a      	bne.n	8008f44 <prvProcessTimerOrBlockTask+0x3c>
 8008f2e:	687a      	ldr	r2, [r7, #4]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	429a      	cmp	r2, r3
 8008f34:	d806      	bhi.n	8008f44 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008f36:	f7ff f915 	bl	8008164 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008f3a:	68f9      	ldr	r1, [r7, #12]
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f7ff ff81 	bl	8008e44 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008f42:	e024      	b.n	8008f8e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d008      	beq.n	8008f5c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008f4a:	4b13      	ldr	r3, [pc, #76]	@ (8008f98 <prvProcessTimerOrBlockTask+0x90>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d101      	bne.n	8008f58 <prvProcessTimerOrBlockTask+0x50>
 8008f54:	2301      	movs	r3, #1
 8008f56:	e000      	b.n	8008f5a <prvProcessTimerOrBlockTask+0x52>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8008f9c <prvProcessTimerOrBlockTask+0x94>)
 8008f5e:	6818      	ldr	r0, [r3, #0]
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	1ad3      	subs	r3, r2, r3
 8008f66:	683a      	ldr	r2, [r7, #0]
 8008f68:	4619      	mov	r1, r3
 8008f6a:	f7fe fe55 	bl	8007c18 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008f6e:	f7ff f8f9 	bl	8008164 <xTaskResumeAll>
 8008f72:	4603      	mov	r3, r0
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d10a      	bne.n	8008f8e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008f78:	4b09      	ldr	r3, [pc, #36]	@ (8008fa0 <prvProcessTimerOrBlockTask+0x98>)
 8008f7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f7e:	601a      	str	r2, [r3, #0]
 8008f80:	f3bf 8f4f 	dsb	sy
 8008f84:	f3bf 8f6f 	isb	sy
}
 8008f88:	e001      	b.n	8008f8e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008f8a:	f7ff f8eb 	bl	8008164 <xTaskResumeAll>
}
 8008f8e:	bf00      	nop
 8008f90:	3710      	adds	r7, #16
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop
 8008f98:	200053c8 	.word	0x200053c8
 8008f9c:	200053cc 	.word	0x200053cc
 8008fa0:	e000ed04 	.word	0xe000ed04

08008fa4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b085      	sub	sp, #20
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008fac:	4b0e      	ldr	r3, [pc, #56]	@ (8008fe8 <prvGetNextExpireTime+0x44>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d101      	bne.n	8008fba <prvGetNextExpireTime+0x16>
 8008fb6:	2201      	movs	r2, #1
 8008fb8:	e000      	b.n	8008fbc <prvGetNextExpireTime+0x18>
 8008fba:	2200      	movs	r2, #0
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d105      	bne.n	8008fd4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008fc8:	4b07      	ldr	r3, [pc, #28]	@ (8008fe8 <prvGetNextExpireTime+0x44>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	68db      	ldr	r3, [r3, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	60fb      	str	r3, [r7, #12]
 8008fd2:	e001      	b.n	8008fd8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3714      	adds	r7, #20
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop
 8008fe8:	200053c4 	.word	0x200053c4

08008fec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b084      	sub	sp, #16
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008ff4:	f7ff f954 	bl	80082a0 <xTaskGetTickCount>
 8008ff8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8009028 <prvSampleTimeNow+0x3c>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	68fa      	ldr	r2, [r7, #12]
 8009000:	429a      	cmp	r2, r3
 8009002:	d205      	bcs.n	8009010 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009004:	f000 f93a 	bl	800927c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2201      	movs	r2, #1
 800900c:	601a      	str	r2, [r3, #0]
 800900e:	e002      	b.n	8009016 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	2200      	movs	r2, #0
 8009014:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009016:	4a04      	ldr	r2, [pc, #16]	@ (8009028 <prvSampleTimeNow+0x3c>)
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800901c:	68fb      	ldr	r3, [r7, #12]
}
 800901e:	4618      	mov	r0, r3
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop
 8009028:	200053d4 	.word	0x200053d4

0800902c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b086      	sub	sp, #24
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	607a      	str	r2, [r7, #4]
 8009038:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800903a:	2300      	movs	r3, #0
 800903c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	68ba      	ldr	r2, [r7, #8]
 8009042:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	68fa      	ldr	r2, [r7, #12]
 8009048:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800904a:	68ba      	ldr	r2, [r7, #8]
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	429a      	cmp	r2, r3
 8009050:	d812      	bhi.n	8009078 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009052:	687a      	ldr	r2, [r7, #4]
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	1ad2      	subs	r2, r2, r3
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	699b      	ldr	r3, [r3, #24]
 800905c:	429a      	cmp	r2, r3
 800905e:	d302      	bcc.n	8009066 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009060:	2301      	movs	r3, #1
 8009062:	617b      	str	r3, [r7, #20]
 8009064:	e01b      	b.n	800909e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009066:	4b10      	ldr	r3, [pc, #64]	@ (80090a8 <prvInsertTimerInActiveList+0x7c>)
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	3304      	adds	r3, #4
 800906e:	4619      	mov	r1, r3
 8009070:	4610      	mov	r0, r2
 8009072:	f7fd fe0a 	bl	8006c8a <vListInsert>
 8009076:	e012      	b.n	800909e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	429a      	cmp	r2, r3
 800907e:	d206      	bcs.n	800908e <prvInsertTimerInActiveList+0x62>
 8009080:	68ba      	ldr	r2, [r7, #8]
 8009082:	683b      	ldr	r3, [r7, #0]
 8009084:	429a      	cmp	r2, r3
 8009086:	d302      	bcc.n	800908e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009088:	2301      	movs	r3, #1
 800908a:	617b      	str	r3, [r7, #20]
 800908c:	e007      	b.n	800909e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800908e:	4b07      	ldr	r3, [pc, #28]	@ (80090ac <prvInsertTimerInActiveList+0x80>)
 8009090:	681a      	ldr	r2, [r3, #0]
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	3304      	adds	r3, #4
 8009096:	4619      	mov	r1, r3
 8009098:	4610      	mov	r0, r2
 800909a:	f7fd fdf6 	bl	8006c8a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800909e:	697b      	ldr	r3, [r7, #20]
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	3718      	adds	r7, #24
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bd80      	pop	{r7, pc}
 80090a8:	200053c8 	.word	0x200053c8
 80090ac:	200053c4 	.word	0x200053c4

080090b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b08e      	sub	sp, #56	@ 0x38
 80090b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80090b6:	e0ce      	b.n	8009256 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	da19      	bge.n	80090f2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80090be:	1d3b      	adds	r3, r7, #4
 80090c0:	3304      	adds	r3, #4
 80090c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80090c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d10b      	bne.n	80090e2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80090ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090ce:	f383 8811 	msr	BASEPRI, r3
 80090d2:	f3bf 8f6f 	isb	sy
 80090d6:	f3bf 8f4f 	dsb	sy
 80090da:	61fb      	str	r3, [r7, #28]
}
 80090dc:	bf00      	nop
 80090de:	bf00      	nop
 80090e0:	e7fd      	b.n	80090de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80090e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090e8:	6850      	ldr	r0, [r2, #4]
 80090ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090ec:	6892      	ldr	r2, [r2, #8]
 80090ee:	4611      	mov	r1, r2
 80090f0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	f2c0 80ae 	blt.w	8009256 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80090fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009100:	695b      	ldr	r3, [r3, #20]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d004      	beq.n	8009110 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009108:	3304      	adds	r3, #4
 800910a:	4618      	mov	r0, r3
 800910c:	f7fd fdf6 	bl	8006cfc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009110:	463b      	mov	r3, r7
 8009112:	4618      	mov	r0, r3
 8009114:	f7ff ff6a 	bl	8008fec <prvSampleTimeNow>
 8009118:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2b09      	cmp	r3, #9
 800911e:	f200 8097 	bhi.w	8009250 <prvProcessReceivedCommands+0x1a0>
 8009122:	a201      	add	r2, pc, #4	@ (adr r2, 8009128 <prvProcessReceivedCommands+0x78>)
 8009124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009128:	08009151 	.word	0x08009151
 800912c:	08009151 	.word	0x08009151
 8009130:	08009151 	.word	0x08009151
 8009134:	080091c7 	.word	0x080091c7
 8009138:	080091db 	.word	0x080091db
 800913c:	08009227 	.word	0x08009227
 8009140:	08009151 	.word	0x08009151
 8009144:	08009151 	.word	0x08009151
 8009148:	080091c7 	.word	0x080091c7
 800914c:	080091db 	.word	0x080091db
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009152:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009156:	f043 0301 	orr.w	r3, r3, #1
 800915a:	b2da      	uxtb	r2, r3
 800915c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800915e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009166:	699b      	ldr	r3, [r3, #24]
 8009168:	18d1      	adds	r1, r2, r3
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800916e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009170:	f7ff ff5c 	bl	800902c <prvInsertTimerInActiveList>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d06c      	beq.n	8009254 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800917a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917c:	6a1b      	ldr	r3, [r3, #32]
 800917e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009180:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009184:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009188:	f003 0304 	and.w	r3, r3, #4
 800918c:	2b00      	cmp	r3, #0
 800918e:	d061      	beq.n	8009254 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009190:	68ba      	ldr	r2, [r7, #8]
 8009192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009194:	699b      	ldr	r3, [r3, #24]
 8009196:	441a      	add	r2, r3
 8009198:	2300      	movs	r3, #0
 800919a:	9300      	str	r3, [sp, #0]
 800919c:	2300      	movs	r3, #0
 800919e:	2100      	movs	r1, #0
 80091a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80091a2:	f7ff fe01 	bl	8008da8 <xTimerGenericCommand>
 80091a6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80091a8:	6a3b      	ldr	r3, [r7, #32]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d152      	bne.n	8009254 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80091ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	61bb      	str	r3, [r7, #24]
}
 80091c0:	bf00      	nop
 80091c2:	bf00      	nop
 80091c4:	e7fd      	b.n	80091c2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80091c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091cc:	f023 0301 	bic.w	r3, r3, #1
 80091d0:	b2da      	uxtb	r2, r3
 80091d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80091d8:	e03d      	b.n	8009256 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80091da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80091e0:	f043 0301 	orr.w	r3, r3, #1
 80091e4:	b2da      	uxtb	r2, r3
 80091e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80091ec:	68ba      	ldr	r2, [r7, #8]
 80091ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091f0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80091f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091f4:	699b      	ldr	r3, [r3, #24]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d10b      	bne.n	8009212 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80091fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091fe:	f383 8811 	msr	BASEPRI, r3
 8009202:	f3bf 8f6f 	isb	sy
 8009206:	f3bf 8f4f 	dsb	sy
 800920a:	617b      	str	r3, [r7, #20]
}
 800920c:	bf00      	nop
 800920e:	bf00      	nop
 8009210:	e7fd      	b.n	800920e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009214:	699a      	ldr	r2, [r3, #24]
 8009216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009218:	18d1      	adds	r1, r2, r3
 800921a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800921c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800921e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009220:	f7ff ff04 	bl	800902c <prvInsertTimerInActiveList>
					break;
 8009224:	e017      	b.n	8009256 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009228:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800922c:	f003 0302 	and.w	r3, r3, #2
 8009230:	2b00      	cmp	r3, #0
 8009232:	d103      	bne.n	800923c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009234:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009236:	f000 fbe7 	bl	8009a08 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800923a:	e00c      	b.n	8009256 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800923c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800923e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009242:	f023 0301 	bic.w	r3, r3, #1
 8009246:	b2da      	uxtb	r2, r3
 8009248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800924a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800924e:	e002      	b.n	8009256 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009250:	bf00      	nop
 8009252:	e000      	b.n	8009256 <prvProcessReceivedCommands+0x1a6>
					break;
 8009254:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009256:	4b08      	ldr	r3, [pc, #32]	@ (8009278 <prvProcessReceivedCommands+0x1c8>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	1d39      	adds	r1, r7, #4
 800925c:	2200      	movs	r2, #0
 800925e:	4618      	mov	r0, r3
 8009260:	f7fe f914 	bl	800748c <xQueueReceive>
 8009264:	4603      	mov	r3, r0
 8009266:	2b00      	cmp	r3, #0
 8009268:	f47f af26 	bne.w	80090b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800926c:	bf00      	nop
 800926e:	bf00      	nop
 8009270:	3730      	adds	r7, #48	@ 0x30
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	200053cc 	.word	0x200053cc

0800927c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800927c:	b580      	push	{r7, lr}
 800927e:	b088      	sub	sp, #32
 8009280:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009282:	e049      	b.n	8009318 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009284:	4b2e      	ldr	r3, [pc, #184]	@ (8009340 <prvSwitchTimerLists+0xc4>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	68db      	ldr	r3, [r3, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800928e:	4b2c      	ldr	r3, [pc, #176]	@ (8009340 <prvSwitchTimerLists+0xc4>)
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	68db      	ldr	r3, [r3, #12]
 8009296:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	3304      	adds	r3, #4
 800929c:	4618      	mov	r0, r3
 800929e:	f7fd fd2d 	bl	8006cfc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	6a1b      	ldr	r3, [r3, #32]
 80092a6:	68f8      	ldr	r0, [r7, #12]
 80092a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80092b0:	f003 0304 	and.w	r3, r3, #4
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d02f      	beq.n	8009318 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	699b      	ldr	r3, [r3, #24]
 80092bc:	693a      	ldr	r2, [r7, #16]
 80092be:	4413      	add	r3, r2
 80092c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80092c2:	68ba      	ldr	r2, [r7, #8]
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	429a      	cmp	r2, r3
 80092c8:	d90e      	bls.n	80092e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	68ba      	ldr	r2, [r7, #8]
 80092ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	68fa      	ldr	r2, [r7, #12]
 80092d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80092d6:	4b1a      	ldr	r3, [pc, #104]	@ (8009340 <prvSwitchTimerLists+0xc4>)
 80092d8:	681a      	ldr	r2, [r3, #0]
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	3304      	adds	r3, #4
 80092de:	4619      	mov	r1, r3
 80092e0:	4610      	mov	r0, r2
 80092e2:	f7fd fcd2 	bl	8006c8a <vListInsert>
 80092e6:	e017      	b.n	8009318 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80092e8:	2300      	movs	r3, #0
 80092ea:	9300      	str	r3, [sp, #0]
 80092ec:	2300      	movs	r3, #0
 80092ee:	693a      	ldr	r2, [r7, #16]
 80092f0:	2100      	movs	r1, #0
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	f7ff fd58 	bl	8008da8 <xTimerGenericCommand>
 80092f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d10b      	bne.n	8009318 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009300:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009304:	f383 8811 	msr	BASEPRI, r3
 8009308:	f3bf 8f6f 	isb	sy
 800930c:	f3bf 8f4f 	dsb	sy
 8009310:	603b      	str	r3, [r7, #0]
}
 8009312:	bf00      	nop
 8009314:	bf00      	nop
 8009316:	e7fd      	b.n	8009314 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009318:	4b09      	ldr	r3, [pc, #36]	@ (8009340 <prvSwitchTimerLists+0xc4>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d1b0      	bne.n	8009284 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009322:	4b07      	ldr	r3, [pc, #28]	@ (8009340 <prvSwitchTimerLists+0xc4>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009328:	4b06      	ldr	r3, [pc, #24]	@ (8009344 <prvSwitchTimerLists+0xc8>)
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	4a04      	ldr	r2, [pc, #16]	@ (8009340 <prvSwitchTimerLists+0xc4>)
 800932e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009330:	4a04      	ldr	r2, [pc, #16]	@ (8009344 <prvSwitchTimerLists+0xc8>)
 8009332:	697b      	ldr	r3, [r7, #20]
 8009334:	6013      	str	r3, [r2, #0]
}
 8009336:	bf00      	nop
 8009338:	3718      	adds	r7, #24
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	200053c4 	.word	0x200053c4
 8009344:	200053c8 	.word	0x200053c8

08009348 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800934e:	f000 f96b 	bl	8009628 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009352:	4b15      	ldr	r3, [pc, #84]	@ (80093a8 <prvCheckForValidListAndQueue+0x60>)
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	2b00      	cmp	r3, #0
 8009358:	d120      	bne.n	800939c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800935a:	4814      	ldr	r0, [pc, #80]	@ (80093ac <prvCheckForValidListAndQueue+0x64>)
 800935c:	f7fd fc44 	bl	8006be8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009360:	4813      	ldr	r0, [pc, #76]	@ (80093b0 <prvCheckForValidListAndQueue+0x68>)
 8009362:	f7fd fc41 	bl	8006be8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009366:	4b13      	ldr	r3, [pc, #76]	@ (80093b4 <prvCheckForValidListAndQueue+0x6c>)
 8009368:	4a10      	ldr	r2, [pc, #64]	@ (80093ac <prvCheckForValidListAndQueue+0x64>)
 800936a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800936c:	4b12      	ldr	r3, [pc, #72]	@ (80093b8 <prvCheckForValidListAndQueue+0x70>)
 800936e:	4a10      	ldr	r2, [pc, #64]	@ (80093b0 <prvCheckForValidListAndQueue+0x68>)
 8009370:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009372:	2300      	movs	r3, #0
 8009374:	9300      	str	r3, [sp, #0]
 8009376:	4b11      	ldr	r3, [pc, #68]	@ (80093bc <prvCheckForValidListAndQueue+0x74>)
 8009378:	4a11      	ldr	r2, [pc, #68]	@ (80093c0 <prvCheckForValidListAndQueue+0x78>)
 800937a:	2110      	movs	r1, #16
 800937c:	200a      	movs	r0, #10
 800937e:	f7fd fd51 	bl	8006e24 <xQueueGenericCreateStatic>
 8009382:	4603      	mov	r3, r0
 8009384:	4a08      	ldr	r2, [pc, #32]	@ (80093a8 <prvCheckForValidListAndQueue+0x60>)
 8009386:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009388:	4b07      	ldr	r3, [pc, #28]	@ (80093a8 <prvCheckForValidListAndQueue+0x60>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d005      	beq.n	800939c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009390:	4b05      	ldr	r3, [pc, #20]	@ (80093a8 <prvCheckForValidListAndQueue+0x60>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	490b      	ldr	r1, [pc, #44]	@ (80093c4 <prvCheckForValidListAndQueue+0x7c>)
 8009396:	4618      	mov	r0, r3
 8009398:	f7fe fc14 	bl	8007bc4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800939c:	f000 f976 	bl	800968c <vPortExitCritical>
}
 80093a0:	bf00      	nop
 80093a2:	46bd      	mov	sp, r7
 80093a4:	bd80      	pop	{r7, pc}
 80093a6:	bf00      	nop
 80093a8:	200053cc 	.word	0x200053cc
 80093ac:	2000539c 	.word	0x2000539c
 80093b0:	200053b0 	.word	0x200053b0
 80093b4:	200053c4 	.word	0x200053c4
 80093b8:	200053c8 	.word	0x200053c8
 80093bc:	20005478 	.word	0x20005478
 80093c0:	200053d8 	.word	0x200053d8
 80093c4:	0800c750 	.word	0x0800c750

080093c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80093c8:	b480      	push	{r7}
 80093ca:	b085      	sub	sp, #20
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	3b04      	subs	r3, #4
 80093d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80093e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	3b04      	subs	r3, #4
 80093e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	f023 0201 	bic.w	r2, r3, #1
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	3b04      	subs	r3, #4
 80093f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80093f8:	4a0c      	ldr	r2, [pc, #48]	@ (800942c <pxPortInitialiseStack+0x64>)
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	3b14      	subs	r3, #20
 8009402:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009404:	687a      	ldr	r2, [r7, #4]
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	3b04      	subs	r3, #4
 800940e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f06f 0202 	mvn.w	r2, #2
 8009416:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	3b20      	subs	r3, #32
 800941c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800941e:	68fb      	ldr	r3, [r7, #12]
}
 8009420:	4618      	mov	r0, r3
 8009422:	3714      	adds	r7, #20
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr
 800942c:	08009431 	.word	0x08009431

08009430 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009430:	b480      	push	{r7}
 8009432:	b085      	sub	sp, #20
 8009434:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009436:	2300      	movs	r3, #0
 8009438:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800943a:	4b13      	ldr	r3, [pc, #76]	@ (8009488 <prvTaskExitError+0x58>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009442:	d00b      	beq.n	800945c <prvTaskExitError+0x2c>
	__asm volatile
 8009444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009448:	f383 8811 	msr	BASEPRI, r3
 800944c:	f3bf 8f6f 	isb	sy
 8009450:	f3bf 8f4f 	dsb	sy
 8009454:	60fb      	str	r3, [r7, #12]
}
 8009456:	bf00      	nop
 8009458:	bf00      	nop
 800945a:	e7fd      	b.n	8009458 <prvTaskExitError+0x28>
	__asm volatile
 800945c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009460:	f383 8811 	msr	BASEPRI, r3
 8009464:	f3bf 8f6f 	isb	sy
 8009468:	f3bf 8f4f 	dsb	sy
 800946c:	60bb      	str	r3, [r7, #8]
}
 800946e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009470:	bf00      	nop
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d0fc      	beq.n	8009472 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009478:	bf00      	nop
 800947a:	bf00      	nop
 800947c:	3714      	adds	r7, #20
 800947e:	46bd      	mov	sp, r7
 8009480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009484:	4770      	bx	lr
 8009486:	bf00      	nop
 8009488:	2000000c 	.word	0x2000000c
 800948c:	00000000 	.word	0x00000000

08009490 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009490:	4b07      	ldr	r3, [pc, #28]	@ (80094b0 <pxCurrentTCBConst2>)
 8009492:	6819      	ldr	r1, [r3, #0]
 8009494:	6808      	ldr	r0, [r1, #0]
 8009496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800949a:	f380 8809 	msr	PSP, r0
 800949e:	f3bf 8f6f 	isb	sy
 80094a2:	f04f 0000 	mov.w	r0, #0
 80094a6:	f380 8811 	msr	BASEPRI, r0
 80094aa:	4770      	bx	lr
 80094ac:	f3af 8000 	nop.w

080094b0 <pxCurrentTCBConst2>:
 80094b0:	20004e9c 	.word	0x20004e9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80094b4:	bf00      	nop
 80094b6:	bf00      	nop

080094b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80094b8:	4808      	ldr	r0, [pc, #32]	@ (80094dc <prvPortStartFirstTask+0x24>)
 80094ba:	6800      	ldr	r0, [r0, #0]
 80094bc:	6800      	ldr	r0, [r0, #0]
 80094be:	f380 8808 	msr	MSP, r0
 80094c2:	f04f 0000 	mov.w	r0, #0
 80094c6:	f380 8814 	msr	CONTROL, r0
 80094ca:	b662      	cpsie	i
 80094cc:	b661      	cpsie	f
 80094ce:	f3bf 8f4f 	dsb	sy
 80094d2:	f3bf 8f6f 	isb	sy
 80094d6:	df00      	svc	0
 80094d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80094da:	bf00      	nop
 80094dc:	e000ed08 	.word	0xe000ed08

080094e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b086      	sub	sp, #24
 80094e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80094e6:	4b47      	ldr	r3, [pc, #284]	@ (8009604 <xPortStartScheduler+0x124>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a47      	ldr	r2, [pc, #284]	@ (8009608 <xPortStartScheduler+0x128>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d10b      	bne.n	8009508 <xPortStartScheduler+0x28>
	__asm volatile
 80094f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094f4:	f383 8811 	msr	BASEPRI, r3
 80094f8:	f3bf 8f6f 	isb	sy
 80094fc:	f3bf 8f4f 	dsb	sy
 8009500:	60fb      	str	r3, [r7, #12]
}
 8009502:	bf00      	nop
 8009504:	bf00      	nop
 8009506:	e7fd      	b.n	8009504 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009508:	4b3e      	ldr	r3, [pc, #248]	@ (8009604 <xPortStartScheduler+0x124>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a3f      	ldr	r2, [pc, #252]	@ (800960c <xPortStartScheduler+0x12c>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d10b      	bne.n	800952a <xPortStartScheduler+0x4a>
	__asm volatile
 8009512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009516:	f383 8811 	msr	BASEPRI, r3
 800951a:	f3bf 8f6f 	isb	sy
 800951e:	f3bf 8f4f 	dsb	sy
 8009522:	613b      	str	r3, [r7, #16]
}
 8009524:	bf00      	nop
 8009526:	bf00      	nop
 8009528:	e7fd      	b.n	8009526 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800952a:	4b39      	ldr	r3, [pc, #228]	@ (8009610 <xPortStartScheduler+0x130>)
 800952c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	781b      	ldrb	r3, [r3, #0]
 8009532:	b2db      	uxtb	r3, r3
 8009534:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	22ff      	movs	r2, #255	@ 0xff
 800953a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	781b      	ldrb	r3, [r3, #0]
 8009540:	b2db      	uxtb	r3, r3
 8009542:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009544:	78fb      	ldrb	r3, [r7, #3]
 8009546:	b2db      	uxtb	r3, r3
 8009548:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800954c:	b2da      	uxtb	r2, r3
 800954e:	4b31      	ldr	r3, [pc, #196]	@ (8009614 <xPortStartScheduler+0x134>)
 8009550:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009552:	4b31      	ldr	r3, [pc, #196]	@ (8009618 <xPortStartScheduler+0x138>)
 8009554:	2207      	movs	r2, #7
 8009556:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009558:	e009      	b.n	800956e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800955a:	4b2f      	ldr	r3, [pc, #188]	@ (8009618 <xPortStartScheduler+0x138>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	3b01      	subs	r3, #1
 8009560:	4a2d      	ldr	r2, [pc, #180]	@ (8009618 <xPortStartScheduler+0x138>)
 8009562:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009564:	78fb      	ldrb	r3, [r7, #3]
 8009566:	b2db      	uxtb	r3, r3
 8009568:	005b      	lsls	r3, r3, #1
 800956a:	b2db      	uxtb	r3, r3
 800956c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800956e:	78fb      	ldrb	r3, [r7, #3]
 8009570:	b2db      	uxtb	r3, r3
 8009572:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009576:	2b80      	cmp	r3, #128	@ 0x80
 8009578:	d0ef      	beq.n	800955a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800957a:	4b27      	ldr	r3, [pc, #156]	@ (8009618 <xPortStartScheduler+0x138>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	f1c3 0307 	rsb	r3, r3, #7
 8009582:	2b04      	cmp	r3, #4
 8009584:	d00b      	beq.n	800959e <xPortStartScheduler+0xbe>
	__asm volatile
 8009586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800958a:	f383 8811 	msr	BASEPRI, r3
 800958e:	f3bf 8f6f 	isb	sy
 8009592:	f3bf 8f4f 	dsb	sy
 8009596:	60bb      	str	r3, [r7, #8]
}
 8009598:	bf00      	nop
 800959a:	bf00      	nop
 800959c:	e7fd      	b.n	800959a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800959e:	4b1e      	ldr	r3, [pc, #120]	@ (8009618 <xPortStartScheduler+0x138>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	021b      	lsls	r3, r3, #8
 80095a4:	4a1c      	ldr	r2, [pc, #112]	@ (8009618 <xPortStartScheduler+0x138>)
 80095a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80095a8:	4b1b      	ldr	r3, [pc, #108]	@ (8009618 <xPortStartScheduler+0x138>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80095b0:	4a19      	ldr	r2, [pc, #100]	@ (8009618 <xPortStartScheduler+0x138>)
 80095b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	b2da      	uxtb	r2, r3
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80095bc:	4b17      	ldr	r3, [pc, #92]	@ (800961c <xPortStartScheduler+0x13c>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	4a16      	ldr	r2, [pc, #88]	@ (800961c <xPortStartScheduler+0x13c>)
 80095c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80095c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80095c8:	4b14      	ldr	r3, [pc, #80]	@ (800961c <xPortStartScheduler+0x13c>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	4a13      	ldr	r2, [pc, #76]	@ (800961c <xPortStartScheduler+0x13c>)
 80095ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80095d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80095d4:	f000 f8da 	bl	800978c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80095d8:	4b11      	ldr	r3, [pc, #68]	@ (8009620 <xPortStartScheduler+0x140>)
 80095da:	2200      	movs	r2, #0
 80095dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80095de:	f000 f8f9 	bl	80097d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80095e2:	4b10      	ldr	r3, [pc, #64]	@ (8009624 <xPortStartScheduler+0x144>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a0f      	ldr	r2, [pc, #60]	@ (8009624 <xPortStartScheduler+0x144>)
 80095e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80095ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80095ee:	f7ff ff63 	bl	80094b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80095f2:	f7fe ff1f 	bl	8008434 <vTaskSwitchContext>
	prvTaskExitError();
 80095f6:	f7ff ff1b 	bl	8009430 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80095fa:	2300      	movs	r3, #0
}
 80095fc:	4618      	mov	r0, r3
 80095fe:	3718      	adds	r7, #24
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}
 8009604:	e000ed00 	.word	0xe000ed00
 8009608:	410fc271 	.word	0x410fc271
 800960c:	410fc270 	.word	0x410fc270
 8009610:	e000e400 	.word	0xe000e400
 8009614:	200054c8 	.word	0x200054c8
 8009618:	200054cc 	.word	0x200054cc
 800961c:	e000ed20 	.word	0xe000ed20
 8009620:	2000000c 	.word	0x2000000c
 8009624:	e000ef34 	.word	0xe000ef34

08009628 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009628:	b480      	push	{r7}
 800962a:	b083      	sub	sp, #12
 800962c:	af00      	add	r7, sp, #0
	__asm volatile
 800962e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009632:	f383 8811 	msr	BASEPRI, r3
 8009636:	f3bf 8f6f 	isb	sy
 800963a:	f3bf 8f4f 	dsb	sy
 800963e:	607b      	str	r3, [r7, #4]
}
 8009640:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009642:	4b10      	ldr	r3, [pc, #64]	@ (8009684 <vPortEnterCritical+0x5c>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	3301      	adds	r3, #1
 8009648:	4a0e      	ldr	r2, [pc, #56]	@ (8009684 <vPortEnterCritical+0x5c>)
 800964a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800964c:	4b0d      	ldr	r3, [pc, #52]	@ (8009684 <vPortEnterCritical+0x5c>)
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	2b01      	cmp	r3, #1
 8009652:	d110      	bne.n	8009676 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009654:	4b0c      	ldr	r3, [pc, #48]	@ (8009688 <vPortEnterCritical+0x60>)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	b2db      	uxtb	r3, r3
 800965a:	2b00      	cmp	r3, #0
 800965c:	d00b      	beq.n	8009676 <vPortEnterCritical+0x4e>
	__asm volatile
 800965e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009662:	f383 8811 	msr	BASEPRI, r3
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	f3bf 8f4f 	dsb	sy
 800966e:	603b      	str	r3, [r7, #0]
}
 8009670:	bf00      	nop
 8009672:	bf00      	nop
 8009674:	e7fd      	b.n	8009672 <vPortEnterCritical+0x4a>
	}
}
 8009676:	bf00      	nop
 8009678:	370c      	adds	r7, #12
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr
 8009682:	bf00      	nop
 8009684:	2000000c 	.word	0x2000000c
 8009688:	e000ed04 	.word	0xe000ed04

0800968c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800968c:	b480      	push	{r7}
 800968e:	b083      	sub	sp, #12
 8009690:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009692:	4b12      	ldr	r3, [pc, #72]	@ (80096dc <vPortExitCritical+0x50>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	2b00      	cmp	r3, #0
 8009698:	d10b      	bne.n	80096b2 <vPortExitCritical+0x26>
	__asm volatile
 800969a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800969e:	f383 8811 	msr	BASEPRI, r3
 80096a2:	f3bf 8f6f 	isb	sy
 80096a6:	f3bf 8f4f 	dsb	sy
 80096aa:	607b      	str	r3, [r7, #4]
}
 80096ac:	bf00      	nop
 80096ae:	bf00      	nop
 80096b0:	e7fd      	b.n	80096ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80096b2:	4b0a      	ldr	r3, [pc, #40]	@ (80096dc <vPortExitCritical+0x50>)
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	3b01      	subs	r3, #1
 80096b8:	4a08      	ldr	r2, [pc, #32]	@ (80096dc <vPortExitCritical+0x50>)
 80096ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80096bc:	4b07      	ldr	r3, [pc, #28]	@ (80096dc <vPortExitCritical+0x50>)
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d105      	bne.n	80096d0 <vPortExitCritical+0x44>
 80096c4:	2300      	movs	r3, #0
 80096c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	f383 8811 	msr	BASEPRI, r3
}
 80096ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80096d0:	bf00      	nop
 80096d2:	370c      	adds	r7, #12
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr
 80096dc:	2000000c 	.word	0x2000000c

080096e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80096e0:	f3ef 8009 	mrs	r0, PSP
 80096e4:	f3bf 8f6f 	isb	sy
 80096e8:	4b15      	ldr	r3, [pc, #84]	@ (8009740 <pxCurrentTCBConst>)
 80096ea:	681a      	ldr	r2, [r3, #0]
 80096ec:	f01e 0f10 	tst.w	lr, #16
 80096f0:	bf08      	it	eq
 80096f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80096f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096fa:	6010      	str	r0, [r2, #0]
 80096fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009700:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009704:	f380 8811 	msr	BASEPRI, r0
 8009708:	f3bf 8f4f 	dsb	sy
 800970c:	f3bf 8f6f 	isb	sy
 8009710:	f7fe fe90 	bl	8008434 <vTaskSwitchContext>
 8009714:	f04f 0000 	mov.w	r0, #0
 8009718:	f380 8811 	msr	BASEPRI, r0
 800971c:	bc09      	pop	{r0, r3}
 800971e:	6819      	ldr	r1, [r3, #0]
 8009720:	6808      	ldr	r0, [r1, #0]
 8009722:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009726:	f01e 0f10 	tst.w	lr, #16
 800972a:	bf08      	it	eq
 800972c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009730:	f380 8809 	msr	PSP, r0
 8009734:	f3bf 8f6f 	isb	sy
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop
 800973c:	f3af 8000 	nop.w

08009740 <pxCurrentTCBConst>:
 8009740:	20004e9c 	.word	0x20004e9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009744:	bf00      	nop
 8009746:	bf00      	nop

08009748 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b082      	sub	sp, #8
 800974c:	af00      	add	r7, sp, #0
	__asm volatile
 800974e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009752:	f383 8811 	msr	BASEPRI, r3
 8009756:	f3bf 8f6f 	isb	sy
 800975a:	f3bf 8f4f 	dsb	sy
 800975e:	607b      	str	r3, [r7, #4]
}
 8009760:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009762:	f7fe fdad 	bl	80082c0 <xTaskIncrementTick>
 8009766:	4603      	mov	r3, r0
 8009768:	2b00      	cmp	r3, #0
 800976a:	d003      	beq.n	8009774 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800976c:	4b06      	ldr	r3, [pc, #24]	@ (8009788 <xPortSysTickHandler+0x40>)
 800976e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009772:	601a      	str	r2, [r3, #0]
 8009774:	2300      	movs	r3, #0
 8009776:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	f383 8811 	msr	BASEPRI, r3
}
 800977e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009780:	bf00      	nop
 8009782:	3708      	adds	r7, #8
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}
 8009788:	e000ed04 	.word	0xe000ed04

0800978c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800978c:	b480      	push	{r7}
 800978e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009790:	4b0b      	ldr	r3, [pc, #44]	@ (80097c0 <vPortSetupTimerInterrupt+0x34>)
 8009792:	2200      	movs	r2, #0
 8009794:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009796:	4b0b      	ldr	r3, [pc, #44]	@ (80097c4 <vPortSetupTimerInterrupt+0x38>)
 8009798:	2200      	movs	r2, #0
 800979a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800979c:	4b0a      	ldr	r3, [pc, #40]	@ (80097c8 <vPortSetupTimerInterrupt+0x3c>)
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	4a0a      	ldr	r2, [pc, #40]	@ (80097cc <vPortSetupTimerInterrupt+0x40>)
 80097a2:	fba2 2303 	umull	r2, r3, r2, r3
 80097a6:	099b      	lsrs	r3, r3, #6
 80097a8:	4a09      	ldr	r2, [pc, #36]	@ (80097d0 <vPortSetupTimerInterrupt+0x44>)
 80097aa:	3b01      	subs	r3, #1
 80097ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80097ae:	4b04      	ldr	r3, [pc, #16]	@ (80097c0 <vPortSetupTimerInterrupt+0x34>)
 80097b0:	2207      	movs	r2, #7
 80097b2:	601a      	str	r2, [r3, #0]
}
 80097b4:	bf00      	nop
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop
 80097c0:	e000e010 	.word	0xe000e010
 80097c4:	e000e018 	.word	0xe000e018
 80097c8:	20000000 	.word	0x20000000
 80097cc:	10624dd3 	.word	0x10624dd3
 80097d0:	e000e014 	.word	0xe000e014

080097d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80097d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80097e4 <vPortEnableVFP+0x10>
 80097d8:	6801      	ldr	r1, [r0, #0]
 80097da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80097de:	6001      	str	r1, [r0, #0]
 80097e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80097e2:	bf00      	nop
 80097e4:	e000ed88 	.word	0xe000ed88

080097e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80097e8:	b480      	push	{r7}
 80097ea:	b085      	sub	sp, #20
 80097ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80097ee:	f3ef 8305 	mrs	r3, IPSR
 80097f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2b0f      	cmp	r3, #15
 80097f8:	d915      	bls.n	8009826 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80097fa:	4a18      	ldr	r2, [pc, #96]	@ (800985c <vPortValidateInterruptPriority+0x74>)
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	4413      	add	r3, r2
 8009800:	781b      	ldrb	r3, [r3, #0]
 8009802:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009804:	4b16      	ldr	r3, [pc, #88]	@ (8009860 <vPortValidateInterruptPriority+0x78>)
 8009806:	781b      	ldrb	r3, [r3, #0]
 8009808:	7afa      	ldrb	r2, [r7, #11]
 800980a:	429a      	cmp	r2, r3
 800980c:	d20b      	bcs.n	8009826 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800980e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009812:	f383 8811 	msr	BASEPRI, r3
 8009816:	f3bf 8f6f 	isb	sy
 800981a:	f3bf 8f4f 	dsb	sy
 800981e:	607b      	str	r3, [r7, #4]
}
 8009820:	bf00      	nop
 8009822:	bf00      	nop
 8009824:	e7fd      	b.n	8009822 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009826:	4b0f      	ldr	r3, [pc, #60]	@ (8009864 <vPortValidateInterruptPriority+0x7c>)
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800982e:	4b0e      	ldr	r3, [pc, #56]	@ (8009868 <vPortValidateInterruptPriority+0x80>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	429a      	cmp	r2, r3
 8009834:	d90b      	bls.n	800984e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800983a:	f383 8811 	msr	BASEPRI, r3
 800983e:	f3bf 8f6f 	isb	sy
 8009842:	f3bf 8f4f 	dsb	sy
 8009846:	603b      	str	r3, [r7, #0]
}
 8009848:	bf00      	nop
 800984a:	bf00      	nop
 800984c:	e7fd      	b.n	800984a <vPortValidateInterruptPriority+0x62>
	}
 800984e:	bf00      	nop
 8009850:	3714      	adds	r7, #20
 8009852:	46bd      	mov	sp, r7
 8009854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009858:	4770      	bx	lr
 800985a:	bf00      	nop
 800985c:	e000e3f0 	.word	0xe000e3f0
 8009860:	200054c8 	.word	0x200054c8
 8009864:	e000ed0c 	.word	0xe000ed0c
 8009868:	200054cc 	.word	0x200054cc

0800986c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b08a      	sub	sp, #40	@ 0x28
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009874:	2300      	movs	r3, #0
 8009876:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009878:	f7fe fc66 	bl	8008148 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800987c:	4b5c      	ldr	r3, [pc, #368]	@ (80099f0 <pvPortMalloc+0x184>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d101      	bne.n	8009888 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009884:	f000 f924 	bl	8009ad0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009888:	4b5a      	ldr	r3, [pc, #360]	@ (80099f4 <pvPortMalloc+0x188>)
 800988a:	681a      	ldr	r2, [r3, #0]
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	4013      	ands	r3, r2
 8009890:	2b00      	cmp	r3, #0
 8009892:	f040 8095 	bne.w	80099c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d01e      	beq.n	80098da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800989c:	2208      	movs	r2, #8
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	4413      	add	r3, r2
 80098a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	f003 0307 	and.w	r3, r3, #7
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d015      	beq.n	80098da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f023 0307 	bic.w	r3, r3, #7
 80098b4:	3308      	adds	r3, #8
 80098b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f003 0307 	and.w	r3, r3, #7
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d00b      	beq.n	80098da <pvPortMalloc+0x6e>
	__asm volatile
 80098c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098c6:	f383 8811 	msr	BASEPRI, r3
 80098ca:	f3bf 8f6f 	isb	sy
 80098ce:	f3bf 8f4f 	dsb	sy
 80098d2:	617b      	str	r3, [r7, #20]
}
 80098d4:	bf00      	nop
 80098d6:	bf00      	nop
 80098d8:	e7fd      	b.n	80098d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d06f      	beq.n	80099c0 <pvPortMalloc+0x154>
 80098e0:	4b45      	ldr	r3, [pc, #276]	@ (80099f8 <pvPortMalloc+0x18c>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	687a      	ldr	r2, [r7, #4]
 80098e6:	429a      	cmp	r2, r3
 80098e8:	d86a      	bhi.n	80099c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80098ea:	4b44      	ldr	r3, [pc, #272]	@ (80099fc <pvPortMalloc+0x190>)
 80098ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80098ee:	4b43      	ldr	r3, [pc, #268]	@ (80099fc <pvPortMalloc+0x190>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80098f4:	e004      	b.n	8009900 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80098f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80098fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009902:	685b      	ldr	r3, [r3, #4]
 8009904:	687a      	ldr	r2, [r7, #4]
 8009906:	429a      	cmp	r2, r3
 8009908:	d903      	bls.n	8009912 <pvPortMalloc+0xa6>
 800990a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d1f1      	bne.n	80098f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009912:	4b37      	ldr	r3, [pc, #220]	@ (80099f0 <pvPortMalloc+0x184>)
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009918:	429a      	cmp	r2, r3
 800991a:	d051      	beq.n	80099c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800991c:	6a3b      	ldr	r3, [r7, #32]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	2208      	movs	r2, #8
 8009922:	4413      	add	r3, r2
 8009924:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	6a3b      	ldr	r3, [r7, #32]
 800992c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800992e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009930:	685a      	ldr	r2, [r3, #4]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	1ad2      	subs	r2, r2, r3
 8009936:	2308      	movs	r3, #8
 8009938:	005b      	lsls	r3, r3, #1
 800993a:	429a      	cmp	r2, r3
 800993c:	d920      	bls.n	8009980 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800993e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	4413      	add	r3, r2
 8009944:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009946:	69bb      	ldr	r3, [r7, #24]
 8009948:	f003 0307 	and.w	r3, r3, #7
 800994c:	2b00      	cmp	r3, #0
 800994e:	d00b      	beq.n	8009968 <pvPortMalloc+0xfc>
	__asm volatile
 8009950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009954:	f383 8811 	msr	BASEPRI, r3
 8009958:	f3bf 8f6f 	isb	sy
 800995c:	f3bf 8f4f 	dsb	sy
 8009960:	613b      	str	r3, [r7, #16]
}
 8009962:	bf00      	nop
 8009964:	bf00      	nop
 8009966:	e7fd      	b.n	8009964 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800996a:	685a      	ldr	r2, [r3, #4]
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	1ad2      	subs	r2, r2, r3
 8009970:	69bb      	ldr	r3, [r7, #24]
 8009972:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009976:	687a      	ldr	r2, [r7, #4]
 8009978:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800997a:	69b8      	ldr	r0, [r7, #24]
 800997c:	f000 f90a 	bl	8009b94 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009980:	4b1d      	ldr	r3, [pc, #116]	@ (80099f8 <pvPortMalloc+0x18c>)
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	1ad3      	subs	r3, r2, r3
 800998a:	4a1b      	ldr	r2, [pc, #108]	@ (80099f8 <pvPortMalloc+0x18c>)
 800998c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800998e:	4b1a      	ldr	r3, [pc, #104]	@ (80099f8 <pvPortMalloc+0x18c>)
 8009990:	681a      	ldr	r2, [r3, #0]
 8009992:	4b1b      	ldr	r3, [pc, #108]	@ (8009a00 <pvPortMalloc+0x194>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	429a      	cmp	r2, r3
 8009998:	d203      	bcs.n	80099a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800999a:	4b17      	ldr	r3, [pc, #92]	@ (80099f8 <pvPortMalloc+0x18c>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a18      	ldr	r2, [pc, #96]	@ (8009a00 <pvPortMalloc+0x194>)
 80099a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80099a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099a4:	685a      	ldr	r2, [r3, #4]
 80099a6:	4b13      	ldr	r3, [pc, #76]	@ (80099f4 <pvPortMalloc+0x188>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	431a      	orrs	r2, r3
 80099ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80099b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099b2:	2200      	movs	r2, #0
 80099b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80099b6:	4b13      	ldr	r3, [pc, #76]	@ (8009a04 <pvPortMalloc+0x198>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	3301      	adds	r3, #1
 80099bc:	4a11      	ldr	r2, [pc, #68]	@ (8009a04 <pvPortMalloc+0x198>)
 80099be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80099c0:	f7fe fbd0 	bl	8008164 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80099c4:	69fb      	ldr	r3, [r7, #28]
 80099c6:	f003 0307 	and.w	r3, r3, #7
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d00b      	beq.n	80099e6 <pvPortMalloc+0x17a>
	__asm volatile
 80099ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d2:	f383 8811 	msr	BASEPRI, r3
 80099d6:	f3bf 8f6f 	isb	sy
 80099da:	f3bf 8f4f 	dsb	sy
 80099de:	60fb      	str	r3, [r7, #12]
}
 80099e0:	bf00      	nop
 80099e2:	bf00      	nop
 80099e4:	e7fd      	b.n	80099e2 <pvPortMalloc+0x176>
	return pvReturn;
 80099e6:	69fb      	ldr	r3, [r7, #28]
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3728      	adds	r7, #40	@ 0x28
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	200090d8 	.word	0x200090d8
 80099f4:	200090ec 	.word	0x200090ec
 80099f8:	200090dc 	.word	0x200090dc
 80099fc:	200090d0 	.word	0x200090d0
 8009a00:	200090e0 	.word	0x200090e0
 8009a04:	200090e4 	.word	0x200090e4

08009a08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b086      	sub	sp, #24
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d04f      	beq.n	8009aba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009a1a:	2308      	movs	r3, #8
 8009a1c:	425b      	negs	r3, r3
 8009a1e:	697a      	ldr	r2, [r7, #20]
 8009a20:	4413      	add	r3, r2
 8009a22:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009a24:	697b      	ldr	r3, [r7, #20]
 8009a26:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009a28:	693b      	ldr	r3, [r7, #16]
 8009a2a:	685a      	ldr	r2, [r3, #4]
 8009a2c:	4b25      	ldr	r3, [pc, #148]	@ (8009ac4 <vPortFree+0xbc>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	4013      	ands	r3, r2
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d10b      	bne.n	8009a4e <vPortFree+0x46>
	__asm volatile
 8009a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3a:	f383 8811 	msr	BASEPRI, r3
 8009a3e:	f3bf 8f6f 	isb	sy
 8009a42:	f3bf 8f4f 	dsb	sy
 8009a46:	60fb      	str	r3, [r7, #12]
}
 8009a48:	bf00      	nop
 8009a4a:	bf00      	nop
 8009a4c:	e7fd      	b.n	8009a4a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009a4e:	693b      	ldr	r3, [r7, #16]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d00b      	beq.n	8009a6e <vPortFree+0x66>
	__asm volatile
 8009a56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a5a:	f383 8811 	msr	BASEPRI, r3
 8009a5e:	f3bf 8f6f 	isb	sy
 8009a62:	f3bf 8f4f 	dsb	sy
 8009a66:	60bb      	str	r3, [r7, #8]
}
 8009a68:	bf00      	nop
 8009a6a:	bf00      	nop
 8009a6c:	e7fd      	b.n	8009a6a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	685a      	ldr	r2, [r3, #4]
 8009a72:	4b14      	ldr	r3, [pc, #80]	@ (8009ac4 <vPortFree+0xbc>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4013      	ands	r3, r2
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d01e      	beq.n	8009aba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d11a      	bne.n	8009aba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	685a      	ldr	r2, [r3, #4]
 8009a88:	4b0e      	ldr	r3, [pc, #56]	@ (8009ac4 <vPortFree+0xbc>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	43db      	mvns	r3, r3
 8009a8e:	401a      	ands	r2, r3
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009a94:	f7fe fb58 	bl	8008148 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009a98:	693b      	ldr	r3, [r7, #16]
 8009a9a:	685a      	ldr	r2, [r3, #4]
 8009a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009ac8 <vPortFree+0xc0>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4413      	add	r3, r2
 8009aa2:	4a09      	ldr	r2, [pc, #36]	@ (8009ac8 <vPortFree+0xc0>)
 8009aa4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009aa6:	6938      	ldr	r0, [r7, #16]
 8009aa8:	f000 f874 	bl	8009b94 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009aac:	4b07      	ldr	r3, [pc, #28]	@ (8009acc <vPortFree+0xc4>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	3301      	adds	r3, #1
 8009ab2:	4a06      	ldr	r2, [pc, #24]	@ (8009acc <vPortFree+0xc4>)
 8009ab4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009ab6:	f7fe fb55 	bl	8008164 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009aba:	bf00      	nop
 8009abc:	3718      	adds	r7, #24
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bd80      	pop	{r7, pc}
 8009ac2:	bf00      	nop
 8009ac4:	200090ec 	.word	0x200090ec
 8009ac8:	200090dc 	.word	0x200090dc
 8009acc:	200090e8 	.word	0x200090e8

08009ad0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009ad6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009ada:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009adc:	4b27      	ldr	r3, [pc, #156]	@ (8009b7c <prvHeapInit+0xac>)
 8009ade:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f003 0307 	and.w	r3, r3, #7
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d00c      	beq.n	8009b04 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	3307      	adds	r3, #7
 8009aee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	f023 0307 	bic.w	r3, r3, #7
 8009af6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009af8:	68ba      	ldr	r2, [r7, #8]
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	1ad3      	subs	r3, r2, r3
 8009afe:	4a1f      	ldr	r2, [pc, #124]	@ (8009b7c <prvHeapInit+0xac>)
 8009b00:	4413      	add	r3, r2
 8009b02:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009b08:	4a1d      	ldr	r2, [pc, #116]	@ (8009b80 <prvHeapInit+0xb0>)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009b0e:	4b1c      	ldr	r3, [pc, #112]	@ (8009b80 <prvHeapInit+0xb0>)
 8009b10:	2200      	movs	r2, #0
 8009b12:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	68ba      	ldr	r2, [r7, #8]
 8009b18:	4413      	add	r3, r2
 8009b1a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009b1c:	2208      	movs	r2, #8
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	1a9b      	subs	r3, r3, r2
 8009b22:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	f023 0307 	bic.w	r3, r3, #7
 8009b2a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	4a15      	ldr	r2, [pc, #84]	@ (8009b84 <prvHeapInit+0xb4>)
 8009b30:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009b32:	4b14      	ldr	r3, [pc, #80]	@ (8009b84 <prvHeapInit+0xb4>)
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	2200      	movs	r2, #0
 8009b38:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009b3a:	4b12      	ldr	r3, [pc, #72]	@ (8009b84 <prvHeapInit+0xb4>)
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2200      	movs	r2, #0
 8009b40:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	68fa      	ldr	r2, [r7, #12]
 8009b4a:	1ad2      	subs	r2, r2, r3
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009b50:	4b0c      	ldr	r3, [pc, #48]	@ (8009b84 <prvHeapInit+0xb4>)
 8009b52:	681a      	ldr	r2, [r3, #0]
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	685b      	ldr	r3, [r3, #4]
 8009b5c:	4a0a      	ldr	r2, [pc, #40]	@ (8009b88 <prvHeapInit+0xb8>)
 8009b5e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	685b      	ldr	r3, [r3, #4]
 8009b64:	4a09      	ldr	r2, [pc, #36]	@ (8009b8c <prvHeapInit+0xbc>)
 8009b66:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009b68:	4b09      	ldr	r3, [pc, #36]	@ (8009b90 <prvHeapInit+0xc0>)
 8009b6a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009b6e:	601a      	str	r2, [r3, #0]
}
 8009b70:	bf00      	nop
 8009b72:	3714      	adds	r7, #20
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr
 8009b7c:	200054d0 	.word	0x200054d0
 8009b80:	200090d0 	.word	0x200090d0
 8009b84:	200090d8 	.word	0x200090d8
 8009b88:	200090e0 	.word	0x200090e0
 8009b8c:	200090dc 	.word	0x200090dc
 8009b90:	200090ec 	.word	0x200090ec

08009b94 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009b94:	b480      	push	{r7}
 8009b96:	b085      	sub	sp, #20
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009b9c:	4b28      	ldr	r3, [pc, #160]	@ (8009c40 <prvInsertBlockIntoFreeList+0xac>)
 8009b9e:	60fb      	str	r3, [r7, #12]
 8009ba0:	e002      	b.n	8009ba8 <prvInsertBlockIntoFreeList+0x14>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	60fb      	str	r3, [r7, #12]
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	687a      	ldr	r2, [r7, #4]
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	d8f7      	bhi.n	8009ba2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	685b      	ldr	r3, [r3, #4]
 8009bba:	68ba      	ldr	r2, [r7, #8]
 8009bbc:	4413      	add	r3, r2
 8009bbe:	687a      	ldr	r2, [r7, #4]
 8009bc0:	429a      	cmp	r2, r3
 8009bc2:	d108      	bne.n	8009bd6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	685a      	ldr	r2, [r3, #4]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	441a      	add	r2, r3
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	685b      	ldr	r3, [r3, #4]
 8009bde:	68ba      	ldr	r2, [r7, #8]
 8009be0:	441a      	add	r2, r3
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	429a      	cmp	r2, r3
 8009be8:	d118      	bne.n	8009c1c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681a      	ldr	r2, [r3, #0]
 8009bee:	4b15      	ldr	r3, [pc, #84]	@ (8009c44 <prvInsertBlockIntoFreeList+0xb0>)
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d00d      	beq.n	8009c12 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	685a      	ldr	r2, [r3, #4]
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	441a      	add	r2, r3
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	681a      	ldr	r2, [r3, #0]
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	601a      	str	r2, [r3, #0]
 8009c10:	e008      	b.n	8009c24 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009c12:	4b0c      	ldr	r3, [pc, #48]	@ (8009c44 <prvInsertBlockIntoFreeList+0xb0>)
 8009c14:	681a      	ldr	r2, [r3, #0]
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	601a      	str	r2, [r3, #0]
 8009c1a:	e003      	b.n	8009c24 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681a      	ldr	r2, [r3, #0]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009c24:	68fa      	ldr	r2, [r7, #12]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	429a      	cmp	r2, r3
 8009c2a:	d002      	beq.n	8009c32 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c32:	bf00      	nop
 8009c34:	3714      	adds	r7, #20
 8009c36:	46bd      	mov	sp, r7
 8009c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3c:	4770      	bx	lr
 8009c3e:	bf00      	nop
 8009c40:	200090d0 	.word	0x200090d0
 8009c44:	200090d8 	.word	0x200090d8

08009c48 <__cvt>:
 8009c48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c4c:	ec57 6b10 	vmov	r6, r7, d0
 8009c50:	2f00      	cmp	r7, #0
 8009c52:	460c      	mov	r4, r1
 8009c54:	4619      	mov	r1, r3
 8009c56:	463b      	mov	r3, r7
 8009c58:	bfbb      	ittet	lt
 8009c5a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009c5e:	461f      	movlt	r7, r3
 8009c60:	2300      	movge	r3, #0
 8009c62:	232d      	movlt	r3, #45	@ 0x2d
 8009c64:	700b      	strb	r3, [r1, #0]
 8009c66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009c68:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009c6c:	4691      	mov	r9, r2
 8009c6e:	f023 0820 	bic.w	r8, r3, #32
 8009c72:	bfbc      	itt	lt
 8009c74:	4632      	movlt	r2, r6
 8009c76:	4616      	movlt	r6, r2
 8009c78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009c7c:	d005      	beq.n	8009c8a <__cvt+0x42>
 8009c7e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009c82:	d100      	bne.n	8009c86 <__cvt+0x3e>
 8009c84:	3401      	adds	r4, #1
 8009c86:	2102      	movs	r1, #2
 8009c88:	e000      	b.n	8009c8c <__cvt+0x44>
 8009c8a:	2103      	movs	r1, #3
 8009c8c:	ab03      	add	r3, sp, #12
 8009c8e:	9301      	str	r3, [sp, #4]
 8009c90:	ab02      	add	r3, sp, #8
 8009c92:	9300      	str	r3, [sp, #0]
 8009c94:	ec47 6b10 	vmov	d0, r6, r7
 8009c98:	4653      	mov	r3, sl
 8009c9a:	4622      	mov	r2, r4
 8009c9c:	f000 ff4c 	bl	800ab38 <_dtoa_r>
 8009ca0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009ca4:	4605      	mov	r5, r0
 8009ca6:	d119      	bne.n	8009cdc <__cvt+0x94>
 8009ca8:	f019 0f01 	tst.w	r9, #1
 8009cac:	d00e      	beq.n	8009ccc <__cvt+0x84>
 8009cae:	eb00 0904 	add.w	r9, r0, r4
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	4630      	mov	r0, r6
 8009cb8:	4639      	mov	r1, r7
 8009cba:	f7f6 ff25 	bl	8000b08 <__aeabi_dcmpeq>
 8009cbe:	b108      	cbz	r0, 8009cc4 <__cvt+0x7c>
 8009cc0:	f8cd 900c 	str.w	r9, [sp, #12]
 8009cc4:	2230      	movs	r2, #48	@ 0x30
 8009cc6:	9b03      	ldr	r3, [sp, #12]
 8009cc8:	454b      	cmp	r3, r9
 8009cca:	d31e      	bcc.n	8009d0a <__cvt+0xc2>
 8009ccc:	9b03      	ldr	r3, [sp, #12]
 8009cce:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009cd0:	1b5b      	subs	r3, r3, r5
 8009cd2:	4628      	mov	r0, r5
 8009cd4:	6013      	str	r3, [r2, #0]
 8009cd6:	b004      	add	sp, #16
 8009cd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cdc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009ce0:	eb00 0904 	add.w	r9, r0, r4
 8009ce4:	d1e5      	bne.n	8009cb2 <__cvt+0x6a>
 8009ce6:	7803      	ldrb	r3, [r0, #0]
 8009ce8:	2b30      	cmp	r3, #48	@ 0x30
 8009cea:	d10a      	bne.n	8009d02 <__cvt+0xba>
 8009cec:	2200      	movs	r2, #0
 8009cee:	2300      	movs	r3, #0
 8009cf0:	4630      	mov	r0, r6
 8009cf2:	4639      	mov	r1, r7
 8009cf4:	f7f6 ff08 	bl	8000b08 <__aeabi_dcmpeq>
 8009cf8:	b918      	cbnz	r0, 8009d02 <__cvt+0xba>
 8009cfa:	f1c4 0401 	rsb	r4, r4, #1
 8009cfe:	f8ca 4000 	str.w	r4, [sl]
 8009d02:	f8da 3000 	ldr.w	r3, [sl]
 8009d06:	4499      	add	r9, r3
 8009d08:	e7d3      	b.n	8009cb2 <__cvt+0x6a>
 8009d0a:	1c59      	adds	r1, r3, #1
 8009d0c:	9103      	str	r1, [sp, #12]
 8009d0e:	701a      	strb	r2, [r3, #0]
 8009d10:	e7d9      	b.n	8009cc6 <__cvt+0x7e>

08009d12 <__exponent>:
 8009d12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009d14:	2900      	cmp	r1, #0
 8009d16:	bfba      	itte	lt
 8009d18:	4249      	neglt	r1, r1
 8009d1a:	232d      	movlt	r3, #45	@ 0x2d
 8009d1c:	232b      	movge	r3, #43	@ 0x2b
 8009d1e:	2909      	cmp	r1, #9
 8009d20:	7002      	strb	r2, [r0, #0]
 8009d22:	7043      	strb	r3, [r0, #1]
 8009d24:	dd29      	ble.n	8009d7a <__exponent+0x68>
 8009d26:	f10d 0307 	add.w	r3, sp, #7
 8009d2a:	461d      	mov	r5, r3
 8009d2c:	270a      	movs	r7, #10
 8009d2e:	461a      	mov	r2, r3
 8009d30:	fbb1 f6f7 	udiv	r6, r1, r7
 8009d34:	fb07 1416 	mls	r4, r7, r6, r1
 8009d38:	3430      	adds	r4, #48	@ 0x30
 8009d3a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009d3e:	460c      	mov	r4, r1
 8009d40:	2c63      	cmp	r4, #99	@ 0x63
 8009d42:	f103 33ff 	add.w	r3, r3, #4294967295
 8009d46:	4631      	mov	r1, r6
 8009d48:	dcf1      	bgt.n	8009d2e <__exponent+0x1c>
 8009d4a:	3130      	adds	r1, #48	@ 0x30
 8009d4c:	1e94      	subs	r4, r2, #2
 8009d4e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009d52:	1c41      	adds	r1, r0, #1
 8009d54:	4623      	mov	r3, r4
 8009d56:	42ab      	cmp	r3, r5
 8009d58:	d30a      	bcc.n	8009d70 <__exponent+0x5e>
 8009d5a:	f10d 0309 	add.w	r3, sp, #9
 8009d5e:	1a9b      	subs	r3, r3, r2
 8009d60:	42ac      	cmp	r4, r5
 8009d62:	bf88      	it	hi
 8009d64:	2300      	movhi	r3, #0
 8009d66:	3302      	adds	r3, #2
 8009d68:	4403      	add	r3, r0
 8009d6a:	1a18      	subs	r0, r3, r0
 8009d6c:	b003      	add	sp, #12
 8009d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d70:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009d74:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009d78:	e7ed      	b.n	8009d56 <__exponent+0x44>
 8009d7a:	2330      	movs	r3, #48	@ 0x30
 8009d7c:	3130      	adds	r1, #48	@ 0x30
 8009d7e:	7083      	strb	r3, [r0, #2]
 8009d80:	70c1      	strb	r1, [r0, #3]
 8009d82:	1d03      	adds	r3, r0, #4
 8009d84:	e7f1      	b.n	8009d6a <__exponent+0x58>
	...

08009d88 <_printf_float>:
 8009d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d8c:	b08d      	sub	sp, #52	@ 0x34
 8009d8e:	460c      	mov	r4, r1
 8009d90:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009d94:	4616      	mov	r6, r2
 8009d96:	461f      	mov	r7, r3
 8009d98:	4605      	mov	r5, r0
 8009d9a:	f000 fd5f 	bl	800a85c <_localeconv_r>
 8009d9e:	6803      	ldr	r3, [r0, #0]
 8009da0:	9304      	str	r3, [sp, #16]
 8009da2:	4618      	mov	r0, r3
 8009da4:	f7f6 fa84 	bl	80002b0 <strlen>
 8009da8:	2300      	movs	r3, #0
 8009daa:	930a      	str	r3, [sp, #40]	@ 0x28
 8009dac:	f8d8 3000 	ldr.w	r3, [r8]
 8009db0:	9005      	str	r0, [sp, #20]
 8009db2:	3307      	adds	r3, #7
 8009db4:	f023 0307 	bic.w	r3, r3, #7
 8009db8:	f103 0208 	add.w	r2, r3, #8
 8009dbc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009dc0:	f8d4 b000 	ldr.w	fp, [r4]
 8009dc4:	f8c8 2000 	str.w	r2, [r8]
 8009dc8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009dcc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009dd0:	9307      	str	r3, [sp, #28]
 8009dd2:	f8cd 8018 	str.w	r8, [sp, #24]
 8009dd6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009dda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dde:	4b9c      	ldr	r3, [pc, #624]	@ (800a050 <_printf_float+0x2c8>)
 8009de0:	f04f 32ff 	mov.w	r2, #4294967295
 8009de4:	f7f6 fec2 	bl	8000b6c <__aeabi_dcmpun>
 8009de8:	bb70      	cbnz	r0, 8009e48 <_printf_float+0xc0>
 8009dea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dee:	4b98      	ldr	r3, [pc, #608]	@ (800a050 <_printf_float+0x2c8>)
 8009df0:	f04f 32ff 	mov.w	r2, #4294967295
 8009df4:	f7f6 fe9c 	bl	8000b30 <__aeabi_dcmple>
 8009df8:	bb30      	cbnz	r0, 8009e48 <_printf_float+0xc0>
 8009dfa:	2200      	movs	r2, #0
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	4640      	mov	r0, r8
 8009e00:	4649      	mov	r1, r9
 8009e02:	f7f6 fe8b 	bl	8000b1c <__aeabi_dcmplt>
 8009e06:	b110      	cbz	r0, 8009e0e <_printf_float+0x86>
 8009e08:	232d      	movs	r3, #45	@ 0x2d
 8009e0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e0e:	4a91      	ldr	r2, [pc, #580]	@ (800a054 <_printf_float+0x2cc>)
 8009e10:	4b91      	ldr	r3, [pc, #580]	@ (800a058 <_printf_float+0x2d0>)
 8009e12:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009e16:	bf8c      	ite	hi
 8009e18:	4690      	movhi	r8, r2
 8009e1a:	4698      	movls	r8, r3
 8009e1c:	2303      	movs	r3, #3
 8009e1e:	6123      	str	r3, [r4, #16]
 8009e20:	f02b 0304 	bic.w	r3, fp, #4
 8009e24:	6023      	str	r3, [r4, #0]
 8009e26:	f04f 0900 	mov.w	r9, #0
 8009e2a:	9700      	str	r7, [sp, #0]
 8009e2c:	4633      	mov	r3, r6
 8009e2e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009e30:	4621      	mov	r1, r4
 8009e32:	4628      	mov	r0, r5
 8009e34:	f000 f9d2 	bl	800a1dc <_printf_common>
 8009e38:	3001      	adds	r0, #1
 8009e3a:	f040 808d 	bne.w	8009f58 <_printf_float+0x1d0>
 8009e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8009e42:	b00d      	add	sp, #52	@ 0x34
 8009e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e48:	4642      	mov	r2, r8
 8009e4a:	464b      	mov	r3, r9
 8009e4c:	4640      	mov	r0, r8
 8009e4e:	4649      	mov	r1, r9
 8009e50:	f7f6 fe8c 	bl	8000b6c <__aeabi_dcmpun>
 8009e54:	b140      	cbz	r0, 8009e68 <_printf_float+0xe0>
 8009e56:	464b      	mov	r3, r9
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	bfbc      	itt	lt
 8009e5c:	232d      	movlt	r3, #45	@ 0x2d
 8009e5e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009e62:	4a7e      	ldr	r2, [pc, #504]	@ (800a05c <_printf_float+0x2d4>)
 8009e64:	4b7e      	ldr	r3, [pc, #504]	@ (800a060 <_printf_float+0x2d8>)
 8009e66:	e7d4      	b.n	8009e12 <_printf_float+0x8a>
 8009e68:	6863      	ldr	r3, [r4, #4]
 8009e6a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009e6e:	9206      	str	r2, [sp, #24]
 8009e70:	1c5a      	adds	r2, r3, #1
 8009e72:	d13b      	bne.n	8009eec <_printf_float+0x164>
 8009e74:	2306      	movs	r3, #6
 8009e76:	6063      	str	r3, [r4, #4]
 8009e78:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	6022      	str	r2, [r4, #0]
 8009e80:	9303      	str	r3, [sp, #12]
 8009e82:	ab0a      	add	r3, sp, #40	@ 0x28
 8009e84:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009e88:	ab09      	add	r3, sp, #36	@ 0x24
 8009e8a:	9300      	str	r3, [sp, #0]
 8009e8c:	6861      	ldr	r1, [r4, #4]
 8009e8e:	ec49 8b10 	vmov	d0, r8, r9
 8009e92:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009e96:	4628      	mov	r0, r5
 8009e98:	f7ff fed6 	bl	8009c48 <__cvt>
 8009e9c:	9b06      	ldr	r3, [sp, #24]
 8009e9e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009ea0:	2b47      	cmp	r3, #71	@ 0x47
 8009ea2:	4680      	mov	r8, r0
 8009ea4:	d129      	bne.n	8009efa <_printf_float+0x172>
 8009ea6:	1cc8      	adds	r0, r1, #3
 8009ea8:	db02      	blt.n	8009eb0 <_printf_float+0x128>
 8009eaa:	6863      	ldr	r3, [r4, #4]
 8009eac:	4299      	cmp	r1, r3
 8009eae:	dd41      	ble.n	8009f34 <_printf_float+0x1ac>
 8009eb0:	f1aa 0a02 	sub.w	sl, sl, #2
 8009eb4:	fa5f fa8a 	uxtb.w	sl, sl
 8009eb8:	3901      	subs	r1, #1
 8009eba:	4652      	mov	r2, sl
 8009ebc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009ec0:	9109      	str	r1, [sp, #36]	@ 0x24
 8009ec2:	f7ff ff26 	bl	8009d12 <__exponent>
 8009ec6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ec8:	1813      	adds	r3, r2, r0
 8009eca:	2a01      	cmp	r2, #1
 8009ecc:	4681      	mov	r9, r0
 8009ece:	6123      	str	r3, [r4, #16]
 8009ed0:	dc02      	bgt.n	8009ed8 <_printf_float+0x150>
 8009ed2:	6822      	ldr	r2, [r4, #0]
 8009ed4:	07d2      	lsls	r2, r2, #31
 8009ed6:	d501      	bpl.n	8009edc <_printf_float+0x154>
 8009ed8:	3301      	adds	r3, #1
 8009eda:	6123      	str	r3, [r4, #16]
 8009edc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d0a2      	beq.n	8009e2a <_printf_float+0xa2>
 8009ee4:	232d      	movs	r3, #45	@ 0x2d
 8009ee6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009eea:	e79e      	b.n	8009e2a <_printf_float+0xa2>
 8009eec:	9a06      	ldr	r2, [sp, #24]
 8009eee:	2a47      	cmp	r2, #71	@ 0x47
 8009ef0:	d1c2      	bne.n	8009e78 <_printf_float+0xf0>
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d1c0      	bne.n	8009e78 <_printf_float+0xf0>
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	e7bd      	b.n	8009e76 <_printf_float+0xee>
 8009efa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009efe:	d9db      	bls.n	8009eb8 <_printf_float+0x130>
 8009f00:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009f04:	d118      	bne.n	8009f38 <_printf_float+0x1b0>
 8009f06:	2900      	cmp	r1, #0
 8009f08:	6863      	ldr	r3, [r4, #4]
 8009f0a:	dd0b      	ble.n	8009f24 <_printf_float+0x19c>
 8009f0c:	6121      	str	r1, [r4, #16]
 8009f0e:	b913      	cbnz	r3, 8009f16 <_printf_float+0x18e>
 8009f10:	6822      	ldr	r2, [r4, #0]
 8009f12:	07d0      	lsls	r0, r2, #31
 8009f14:	d502      	bpl.n	8009f1c <_printf_float+0x194>
 8009f16:	3301      	adds	r3, #1
 8009f18:	440b      	add	r3, r1
 8009f1a:	6123      	str	r3, [r4, #16]
 8009f1c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009f1e:	f04f 0900 	mov.w	r9, #0
 8009f22:	e7db      	b.n	8009edc <_printf_float+0x154>
 8009f24:	b913      	cbnz	r3, 8009f2c <_printf_float+0x1a4>
 8009f26:	6822      	ldr	r2, [r4, #0]
 8009f28:	07d2      	lsls	r2, r2, #31
 8009f2a:	d501      	bpl.n	8009f30 <_printf_float+0x1a8>
 8009f2c:	3302      	adds	r3, #2
 8009f2e:	e7f4      	b.n	8009f1a <_printf_float+0x192>
 8009f30:	2301      	movs	r3, #1
 8009f32:	e7f2      	b.n	8009f1a <_printf_float+0x192>
 8009f34:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009f38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009f3a:	4299      	cmp	r1, r3
 8009f3c:	db05      	blt.n	8009f4a <_printf_float+0x1c2>
 8009f3e:	6823      	ldr	r3, [r4, #0]
 8009f40:	6121      	str	r1, [r4, #16]
 8009f42:	07d8      	lsls	r0, r3, #31
 8009f44:	d5ea      	bpl.n	8009f1c <_printf_float+0x194>
 8009f46:	1c4b      	adds	r3, r1, #1
 8009f48:	e7e7      	b.n	8009f1a <_printf_float+0x192>
 8009f4a:	2900      	cmp	r1, #0
 8009f4c:	bfd4      	ite	le
 8009f4e:	f1c1 0202 	rsble	r2, r1, #2
 8009f52:	2201      	movgt	r2, #1
 8009f54:	4413      	add	r3, r2
 8009f56:	e7e0      	b.n	8009f1a <_printf_float+0x192>
 8009f58:	6823      	ldr	r3, [r4, #0]
 8009f5a:	055a      	lsls	r2, r3, #21
 8009f5c:	d407      	bmi.n	8009f6e <_printf_float+0x1e6>
 8009f5e:	6923      	ldr	r3, [r4, #16]
 8009f60:	4642      	mov	r2, r8
 8009f62:	4631      	mov	r1, r6
 8009f64:	4628      	mov	r0, r5
 8009f66:	47b8      	blx	r7
 8009f68:	3001      	adds	r0, #1
 8009f6a:	d12b      	bne.n	8009fc4 <_printf_float+0x23c>
 8009f6c:	e767      	b.n	8009e3e <_printf_float+0xb6>
 8009f6e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009f72:	f240 80dd 	bls.w	800a130 <_printf_float+0x3a8>
 8009f76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	f7f6 fdc3 	bl	8000b08 <__aeabi_dcmpeq>
 8009f82:	2800      	cmp	r0, #0
 8009f84:	d033      	beq.n	8009fee <_printf_float+0x266>
 8009f86:	4a37      	ldr	r2, [pc, #220]	@ (800a064 <_printf_float+0x2dc>)
 8009f88:	2301      	movs	r3, #1
 8009f8a:	4631      	mov	r1, r6
 8009f8c:	4628      	mov	r0, r5
 8009f8e:	47b8      	blx	r7
 8009f90:	3001      	adds	r0, #1
 8009f92:	f43f af54 	beq.w	8009e3e <_printf_float+0xb6>
 8009f96:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009f9a:	4543      	cmp	r3, r8
 8009f9c:	db02      	blt.n	8009fa4 <_printf_float+0x21c>
 8009f9e:	6823      	ldr	r3, [r4, #0]
 8009fa0:	07d8      	lsls	r0, r3, #31
 8009fa2:	d50f      	bpl.n	8009fc4 <_printf_float+0x23c>
 8009fa4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fa8:	4631      	mov	r1, r6
 8009faa:	4628      	mov	r0, r5
 8009fac:	47b8      	blx	r7
 8009fae:	3001      	adds	r0, #1
 8009fb0:	f43f af45 	beq.w	8009e3e <_printf_float+0xb6>
 8009fb4:	f04f 0900 	mov.w	r9, #0
 8009fb8:	f108 38ff 	add.w	r8, r8, #4294967295
 8009fbc:	f104 0a1a 	add.w	sl, r4, #26
 8009fc0:	45c8      	cmp	r8, r9
 8009fc2:	dc09      	bgt.n	8009fd8 <_printf_float+0x250>
 8009fc4:	6823      	ldr	r3, [r4, #0]
 8009fc6:	079b      	lsls	r3, r3, #30
 8009fc8:	f100 8103 	bmi.w	800a1d2 <_printf_float+0x44a>
 8009fcc:	68e0      	ldr	r0, [r4, #12]
 8009fce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009fd0:	4298      	cmp	r0, r3
 8009fd2:	bfb8      	it	lt
 8009fd4:	4618      	movlt	r0, r3
 8009fd6:	e734      	b.n	8009e42 <_printf_float+0xba>
 8009fd8:	2301      	movs	r3, #1
 8009fda:	4652      	mov	r2, sl
 8009fdc:	4631      	mov	r1, r6
 8009fde:	4628      	mov	r0, r5
 8009fe0:	47b8      	blx	r7
 8009fe2:	3001      	adds	r0, #1
 8009fe4:	f43f af2b 	beq.w	8009e3e <_printf_float+0xb6>
 8009fe8:	f109 0901 	add.w	r9, r9, #1
 8009fec:	e7e8      	b.n	8009fc0 <_printf_float+0x238>
 8009fee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	dc39      	bgt.n	800a068 <_printf_float+0x2e0>
 8009ff4:	4a1b      	ldr	r2, [pc, #108]	@ (800a064 <_printf_float+0x2dc>)
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	4631      	mov	r1, r6
 8009ffa:	4628      	mov	r0, r5
 8009ffc:	47b8      	blx	r7
 8009ffe:	3001      	adds	r0, #1
 800a000:	f43f af1d 	beq.w	8009e3e <_printf_float+0xb6>
 800a004:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a008:	ea59 0303 	orrs.w	r3, r9, r3
 800a00c:	d102      	bne.n	800a014 <_printf_float+0x28c>
 800a00e:	6823      	ldr	r3, [r4, #0]
 800a010:	07d9      	lsls	r1, r3, #31
 800a012:	d5d7      	bpl.n	8009fc4 <_printf_float+0x23c>
 800a014:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a018:	4631      	mov	r1, r6
 800a01a:	4628      	mov	r0, r5
 800a01c:	47b8      	blx	r7
 800a01e:	3001      	adds	r0, #1
 800a020:	f43f af0d 	beq.w	8009e3e <_printf_float+0xb6>
 800a024:	f04f 0a00 	mov.w	sl, #0
 800a028:	f104 0b1a 	add.w	fp, r4, #26
 800a02c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a02e:	425b      	negs	r3, r3
 800a030:	4553      	cmp	r3, sl
 800a032:	dc01      	bgt.n	800a038 <_printf_float+0x2b0>
 800a034:	464b      	mov	r3, r9
 800a036:	e793      	b.n	8009f60 <_printf_float+0x1d8>
 800a038:	2301      	movs	r3, #1
 800a03a:	465a      	mov	r2, fp
 800a03c:	4631      	mov	r1, r6
 800a03e:	4628      	mov	r0, r5
 800a040:	47b8      	blx	r7
 800a042:	3001      	adds	r0, #1
 800a044:	f43f aefb 	beq.w	8009e3e <_printf_float+0xb6>
 800a048:	f10a 0a01 	add.w	sl, sl, #1
 800a04c:	e7ee      	b.n	800a02c <_printf_float+0x2a4>
 800a04e:	bf00      	nop
 800a050:	7fefffff 	.word	0x7fefffff
 800a054:	0800c810 	.word	0x0800c810
 800a058:	0800c80c 	.word	0x0800c80c
 800a05c:	0800c818 	.word	0x0800c818
 800a060:	0800c814 	.word	0x0800c814
 800a064:	0800c81c 	.word	0x0800c81c
 800a068:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a06a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a06e:	4553      	cmp	r3, sl
 800a070:	bfa8      	it	ge
 800a072:	4653      	movge	r3, sl
 800a074:	2b00      	cmp	r3, #0
 800a076:	4699      	mov	r9, r3
 800a078:	dc36      	bgt.n	800a0e8 <_printf_float+0x360>
 800a07a:	f04f 0b00 	mov.w	fp, #0
 800a07e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a082:	f104 021a 	add.w	r2, r4, #26
 800a086:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a088:	9306      	str	r3, [sp, #24]
 800a08a:	eba3 0309 	sub.w	r3, r3, r9
 800a08e:	455b      	cmp	r3, fp
 800a090:	dc31      	bgt.n	800a0f6 <_printf_float+0x36e>
 800a092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a094:	459a      	cmp	sl, r3
 800a096:	dc3a      	bgt.n	800a10e <_printf_float+0x386>
 800a098:	6823      	ldr	r3, [r4, #0]
 800a09a:	07da      	lsls	r2, r3, #31
 800a09c:	d437      	bmi.n	800a10e <_printf_float+0x386>
 800a09e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0a0:	ebaa 0903 	sub.w	r9, sl, r3
 800a0a4:	9b06      	ldr	r3, [sp, #24]
 800a0a6:	ebaa 0303 	sub.w	r3, sl, r3
 800a0aa:	4599      	cmp	r9, r3
 800a0ac:	bfa8      	it	ge
 800a0ae:	4699      	movge	r9, r3
 800a0b0:	f1b9 0f00 	cmp.w	r9, #0
 800a0b4:	dc33      	bgt.n	800a11e <_printf_float+0x396>
 800a0b6:	f04f 0800 	mov.w	r8, #0
 800a0ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0be:	f104 0b1a 	add.w	fp, r4, #26
 800a0c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0c4:	ebaa 0303 	sub.w	r3, sl, r3
 800a0c8:	eba3 0309 	sub.w	r3, r3, r9
 800a0cc:	4543      	cmp	r3, r8
 800a0ce:	f77f af79 	ble.w	8009fc4 <_printf_float+0x23c>
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	465a      	mov	r2, fp
 800a0d6:	4631      	mov	r1, r6
 800a0d8:	4628      	mov	r0, r5
 800a0da:	47b8      	blx	r7
 800a0dc:	3001      	adds	r0, #1
 800a0de:	f43f aeae 	beq.w	8009e3e <_printf_float+0xb6>
 800a0e2:	f108 0801 	add.w	r8, r8, #1
 800a0e6:	e7ec      	b.n	800a0c2 <_printf_float+0x33a>
 800a0e8:	4642      	mov	r2, r8
 800a0ea:	4631      	mov	r1, r6
 800a0ec:	4628      	mov	r0, r5
 800a0ee:	47b8      	blx	r7
 800a0f0:	3001      	adds	r0, #1
 800a0f2:	d1c2      	bne.n	800a07a <_printf_float+0x2f2>
 800a0f4:	e6a3      	b.n	8009e3e <_printf_float+0xb6>
 800a0f6:	2301      	movs	r3, #1
 800a0f8:	4631      	mov	r1, r6
 800a0fa:	4628      	mov	r0, r5
 800a0fc:	9206      	str	r2, [sp, #24]
 800a0fe:	47b8      	blx	r7
 800a100:	3001      	adds	r0, #1
 800a102:	f43f ae9c 	beq.w	8009e3e <_printf_float+0xb6>
 800a106:	9a06      	ldr	r2, [sp, #24]
 800a108:	f10b 0b01 	add.w	fp, fp, #1
 800a10c:	e7bb      	b.n	800a086 <_printf_float+0x2fe>
 800a10e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a112:	4631      	mov	r1, r6
 800a114:	4628      	mov	r0, r5
 800a116:	47b8      	blx	r7
 800a118:	3001      	adds	r0, #1
 800a11a:	d1c0      	bne.n	800a09e <_printf_float+0x316>
 800a11c:	e68f      	b.n	8009e3e <_printf_float+0xb6>
 800a11e:	9a06      	ldr	r2, [sp, #24]
 800a120:	464b      	mov	r3, r9
 800a122:	4442      	add	r2, r8
 800a124:	4631      	mov	r1, r6
 800a126:	4628      	mov	r0, r5
 800a128:	47b8      	blx	r7
 800a12a:	3001      	adds	r0, #1
 800a12c:	d1c3      	bne.n	800a0b6 <_printf_float+0x32e>
 800a12e:	e686      	b.n	8009e3e <_printf_float+0xb6>
 800a130:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a134:	f1ba 0f01 	cmp.w	sl, #1
 800a138:	dc01      	bgt.n	800a13e <_printf_float+0x3b6>
 800a13a:	07db      	lsls	r3, r3, #31
 800a13c:	d536      	bpl.n	800a1ac <_printf_float+0x424>
 800a13e:	2301      	movs	r3, #1
 800a140:	4642      	mov	r2, r8
 800a142:	4631      	mov	r1, r6
 800a144:	4628      	mov	r0, r5
 800a146:	47b8      	blx	r7
 800a148:	3001      	adds	r0, #1
 800a14a:	f43f ae78 	beq.w	8009e3e <_printf_float+0xb6>
 800a14e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a152:	4631      	mov	r1, r6
 800a154:	4628      	mov	r0, r5
 800a156:	47b8      	blx	r7
 800a158:	3001      	adds	r0, #1
 800a15a:	f43f ae70 	beq.w	8009e3e <_printf_float+0xb6>
 800a15e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a162:	2200      	movs	r2, #0
 800a164:	2300      	movs	r3, #0
 800a166:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a16a:	f7f6 fccd 	bl	8000b08 <__aeabi_dcmpeq>
 800a16e:	b9c0      	cbnz	r0, 800a1a2 <_printf_float+0x41a>
 800a170:	4653      	mov	r3, sl
 800a172:	f108 0201 	add.w	r2, r8, #1
 800a176:	4631      	mov	r1, r6
 800a178:	4628      	mov	r0, r5
 800a17a:	47b8      	blx	r7
 800a17c:	3001      	adds	r0, #1
 800a17e:	d10c      	bne.n	800a19a <_printf_float+0x412>
 800a180:	e65d      	b.n	8009e3e <_printf_float+0xb6>
 800a182:	2301      	movs	r3, #1
 800a184:	465a      	mov	r2, fp
 800a186:	4631      	mov	r1, r6
 800a188:	4628      	mov	r0, r5
 800a18a:	47b8      	blx	r7
 800a18c:	3001      	adds	r0, #1
 800a18e:	f43f ae56 	beq.w	8009e3e <_printf_float+0xb6>
 800a192:	f108 0801 	add.w	r8, r8, #1
 800a196:	45d0      	cmp	r8, sl
 800a198:	dbf3      	blt.n	800a182 <_printf_float+0x3fa>
 800a19a:	464b      	mov	r3, r9
 800a19c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a1a0:	e6df      	b.n	8009f62 <_printf_float+0x1da>
 800a1a2:	f04f 0800 	mov.w	r8, #0
 800a1a6:	f104 0b1a 	add.w	fp, r4, #26
 800a1aa:	e7f4      	b.n	800a196 <_printf_float+0x40e>
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	4642      	mov	r2, r8
 800a1b0:	e7e1      	b.n	800a176 <_printf_float+0x3ee>
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	464a      	mov	r2, r9
 800a1b6:	4631      	mov	r1, r6
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	47b8      	blx	r7
 800a1bc:	3001      	adds	r0, #1
 800a1be:	f43f ae3e 	beq.w	8009e3e <_printf_float+0xb6>
 800a1c2:	f108 0801 	add.w	r8, r8, #1
 800a1c6:	68e3      	ldr	r3, [r4, #12]
 800a1c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a1ca:	1a5b      	subs	r3, r3, r1
 800a1cc:	4543      	cmp	r3, r8
 800a1ce:	dcf0      	bgt.n	800a1b2 <_printf_float+0x42a>
 800a1d0:	e6fc      	b.n	8009fcc <_printf_float+0x244>
 800a1d2:	f04f 0800 	mov.w	r8, #0
 800a1d6:	f104 0919 	add.w	r9, r4, #25
 800a1da:	e7f4      	b.n	800a1c6 <_printf_float+0x43e>

0800a1dc <_printf_common>:
 800a1dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e0:	4616      	mov	r6, r2
 800a1e2:	4698      	mov	r8, r3
 800a1e4:	688a      	ldr	r2, [r1, #8]
 800a1e6:	690b      	ldr	r3, [r1, #16]
 800a1e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	bfb8      	it	lt
 800a1f0:	4613      	movlt	r3, r2
 800a1f2:	6033      	str	r3, [r6, #0]
 800a1f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a1f8:	4607      	mov	r7, r0
 800a1fa:	460c      	mov	r4, r1
 800a1fc:	b10a      	cbz	r2, 800a202 <_printf_common+0x26>
 800a1fe:	3301      	adds	r3, #1
 800a200:	6033      	str	r3, [r6, #0]
 800a202:	6823      	ldr	r3, [r4, #0]
 800a204:	0699      	lsls	r1, r3, #26
 800a206:	bf42      	ittt	mi
 800a208:	6833      	ldrmi	r3, [r6, #0]
 800a20a:	3302      	addmi	r3, #2
 800a20c:	6033      	strmi	r3, [r6, #0]
 800a20e:	6825      	ldr	r5, [r4, #0]
 800a210:	f015 0506 	ands.w	r5, r5, #6
 800a214:	d106      	bne.n	800a224 <_printf_common+0x48>
 800a216:	f104 0a19 	add.w	sl, r4, #25
 800a21a:	68e3      	ldr	r3, [r4, #12]
 800a21c:	6832      	ldr	r2, [r6, #0]
 800a21e:	1a9b      	subs	r3, r3, r2
 800a220:	42ab      	cmp	r3, r5
 800a222:	dc26      	bgt.n	800a272 <_printf_common+0x96>
 800a224:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a228:	6822      	ldr	r2, [r4, #0]
 800a22a:	3b00      	subs	r3, #0
 800a22c:	bf18      	it	ne
 800a22e:	2301      	movne	r3, #1
 800a230:	0692      	lsls	r2, r2, #26
 800a232:	d42b      	bmi.n	800a28c <_printf_common+0xb0>
 800a234:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a238:	4641      	mov	r1, r8
 800a23a:	4638      	mov	r0, r7
 800a23c:	47c8      	blx	r9
 800a23e:	3001      	adds	r0, #1
 800a240:	d01e      	beq.n	800a280 <_printf_common+0xa4>
 800a242:	6823      	ldr	r3, [r4, #0]
 800a244:	6922      	ldr	r2, [r4, #16]
 800a246:	f003 0306 	and.w	r3, r3, #6
 800a24a:	2b04      	cmp	r3, #4
 800a24c:	bf02      	ittt	eq
 800a24e:	68e5      	ldreq	r5, [r4, #12]
 800a250:	6833      	ldreq	r3, [r6, #0]
 800a252:	1aed      	subeq	r5, r5, r3
 800a254:	68a3      	ldr	r3, [r4, #8]
 800a256:	bf0c      	ite	eq
 800a258:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a25c:	2500      	movne	r5, #0
 800a25e:	4293      	cmp	r3, r2
 800a260:	bfc4      	itt	gt
 800a262:	1a9b      	subgt	r3, r3, r2
 800a264:	18ed      	addgt	r5, r5, r3
 800a266:	2600      	movs	r6, #0
 800a268:	341a      	adds	r4, #26
 800a26a:	42b5      	cmp	r5, r6
 800a26c:	d11a      	bne.n	800a2a4 <_printf_common+0xc8>
 800a26e:	2000      	movs	r0, #0
 800a270:	e008      	b.n	800a284 <_printf_common+0xa8>
 800a272:	2301      	movs	r3, #1
 800a274:	4652      	mov	r2, sl
 800a276:	4641      	mov	r1, r8
 800a278:	4638      	mov	r0, r7
 800a27a:	47c8      	blx	r9
 800a27c:	3001      	adds	r0, #1
 800a27e:	d103      	bne.n	800a288 <_printf_common+0xac>
 800a280:	f04f 30ff 	mov.w	r0, #4294967295
 800a284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a288:	3501      	adds	r5, #1
 800a28a:	e7c6      	b.n	800a21a <_printf_common+0x3e>
 800a28c:	18e1      	adds	r1, r4, r3
 800a28e:	1c5a      	adds	r2, r3, #1
 800a290:	2030      	movs	r0, #48	@ 0x30
 800a292:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a296:	4422      	add	r2, r4
 800a298:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a29c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a2a0:	3302      	adds	r3, #2
 800a2a2:	e7c7      	b.n	800a234 <_printf_common+0x58>
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	4622      	mov	r2, r4
 800a2a8:	4641      	mov	r1, r8
 800a2aa:	4638      	mov	r0, r7
 800a2ac:	47c8      	blx	r9
 800a2ae:	3001      	adds	r0, #1
 800a2b0:	d0e6      	beq.n	800a280 <_printf_common+0xa4>
 800a2b2:	3601      	adds	r6, #1
 800a2b4:	e7d9      	b.n	800a26a <_printf_common+0x8e>
	...

0800a2b8 <_printf_i>:
 800a2b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2bc:	7e0f      	ldrb	r7, [r1, #24]
 800a2be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a2c0:	2f78      	cmp	r7, #120	@ 0x78
 800a2c2:	4691      	mov	r9, r2
 800a2c4:	4680      	mov	r8, r0
 800a2c6:	460c      	mov	r4, r1
 800a2c8:	469a      	mov	sl, r3
 800a2ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a2ce:	d807      	bhi.n	800a2e0 <_printf_i+0x28>
 800a2d0:	2f62      	cmp	r7, #98	@ 0x62
 800a2d2:	d80a      	bhi.n	800a2ea <_printf_i+0x32>
 800a2d4:	2f00      	cmp	r7, #0
 800a2d6:	f000 80d1 	beq.w	800a47c <_printf_i+0x1c4>
 800a2da:	2f58      	cmp	r7, #88	@ 0x58
 800a2dc:	f000 80b8 	beq.w	800a450 <_printf_i+0x198>
 800a2e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a2e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a2e8:	e03a      	b.n	800a360 <_printf_i+0xa8>
 800a2ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a2ee:	2b15      	cmp	r3, #21
 800a2f0:	d8f6      	bhi.n	800a2e0 <_printf_i+0x28>
 800a2f2:	a101      	add	r1, pc, #4	@ (adr r1, 800a2f8 <_printf_i+0x40>)
 800a2f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a2f8:	0800a351 	.word	0x0800a351
 800a2fc:	0800a365 	.word	0x0800a365
 800a300:	0800a2e1 	.word	0x0800a2e1
 800a304:	0800a2e1 	.word	0x0800a2e1
 800a308:	0800a2e1 	.word	0x0800a2e1
 800a30c:	0800a2e1 	.word	0x0800a2e1
 800a310:	0800a365 	.word	0x0800a365
 800a314:	0800a2e1 	.word	0x0800a2e1
 800a318:	0800a2e1 	.word	0x0800a2e1
 800a31c:	0800a2e1 	.word	0x0800a2e1
 800a320:	0800a2e1 	.word	0x0800a2e1
 800a324:	0800a463 	.word	0x0800a463
 800a328:	0800a38f 	.word	0x0800a38f
 800a32c:	0800a41d 	.word	0x0800a41d
 800a330:	0800a2e1 	.word	0x0800a2e1
 800a334:	0800a2e1 	.word	0x0800a2e1
 800a338:	0800a485 	.word	0x0800a485
 800a33c:	0800a2e1 	.word	0x0800a2e1
 800a340:	0800a38f 	.word	0x0800a38f
 800a344:	0800a2e1 	.word	0x0800a2e1
 800a348:	0800a2e1 	.word	0x0800a2e1
 800a34c:	0800a425 	.word	0x0800a425
 800a350:	6833      	ldr	r3, [r6, #0]
 800a352:	1d1a      	adds	r2, r3, #4
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	6032      	str	r2, [r6, #0]
 800a358:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a35c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a360:	2301      	movs	r3, #1
 800a362:	e09c      	b.n	800a49e <_printf_i+0x1e6>
 800a364:	6833      	ldr	r3, [r6, #0]
 800a366:	6820      	ldr	r0, [r4, #0]
 800a368:	1d19      	adds	r1, r3, #4
 800a36a:	6031      	str	r1, [r6, #0]
 800a36c:	0606      	lsls	r6, r0, #24
 800a36e:	d501      	bpl.n	800a374 <_printf_i+0xbc>
 800a370:	681d      	ldr	r5, [r3, #0]
 800a372:	e003      	b.n	800a37c <_printf_i+0xc4>
 800a374:	0645      	lsls	r5, r0, #25
 800a376:	d5fb      	bpl.n	800a370 <_printf_i+0xb8>
 800a378:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a37c:	2d00      	cmp	r5, #0
 800a37e:	da03      	bge.n	800a388 <_printf_i+0xd0>
 800a380:	232d      	movs	r3, #45	@ 0x2d
 800a382:	426d      	negs	r5, r5
 800a384:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a388:	4858      	ldr	r0, [pc, #352]	@ (800a4ec <_printf_i+0x234>)
 800a38a:	230a      	movs	r3, #10
 800a38c:	e011      	b.n	800a3b2 <_printf_i+0xfa>
 800a38e:	6821      	ldr	r1, [r4, #0]
 800a390:	6833      	ldr	r3, [r6, #0]
 800a392:	0608      	lsls	r0, r1, #24
 800a394:	f853 5b04 	ldr.w	r5, [r3], #4
 800a398:	d402      	bmi.n	800a3a0 <_printf_i+0xe8>
 800a39a:	0649      	lsls	r1, r1, #25
 800a39c:	bf48      	it	mi
 800a39e:	b2ad      	uxthmi	r5, r5
 800a3a0:	2f6f      	cmp	r7, #111	@ 0x6f
 800a3a2:	4852      	ldr	r0, [pc, #328]	@ (800a4ec <_printf_i+0x234>)
 800a3a4:	6033      	str	r3, [r6, #0]
 800a3a6:	bf14      	ite	ne
 800a3a8:	230a      	movne	r3, #10
 800a3aa:	2308      	moveq	r3, #8
 800a3ac:	2100      	movs	r1, #0
 800a3ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a3b2:	6866      	ldr	r6, [r4, #4]
 800a3b4:	60a6      	str	r6, [r4, #8]
 800a3b6:	2e00      	cmp	r6, #0
 800a3b8:	db05      	blt.n	800a3c6 <_printf_i+0x10e>
 800a3ba:	6821      	ldr	r1, [r4, #0]
 800a3bc:	432e      	orrs	r6, r5
 800a3be:	f021 0104 	bic.w	r1, r1, #4
 800a3c2:	6021      	str	r1, [r4, #0]
 800a3c4:	d04b      	beq.n	800a45e <_printf_i+0x1a6>
 800a3c6:	4616      	mov	r6, r2
 800a3c8:	fbb5 f1f3 	udiv	r1, r5, r3
 800a3cc:	fb03 5711 	mls	r7, r3, r1, r5
 800a3d0:	5dc7      	ldrb	r7, [r0, r7]
 800a3d2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a3d6:	462f      	mov	r7, r5
 800a3d8:	42bb      	cmp	r3, r7
 800a3da:	460d      	mov	r5, r1
 800a3dc:	d9f4      	bls.n	800a3c8 <_printf_i+0x110>
 800a3de:	2b08      	cmp	r3, #8
 800a3e0:	d10b      	bne.n	800a3fa <_printf_i+0x142>
 800a3e2:	6823      	ldr	r3, [r4, #0]
 800a3e4:	07df      	lsls	r7, r3, #31
 800a3e6:	d508      	bpl.n	800a3fa <_printf_i+0x142>
 800a3e8:	6923      	ldr	r3, [r4, #16]
 800a3ea:	6861      	ldr	r1, [r4, #4]
 800a3ec:	4299      	cmp	r1, r3
 800a3ee:	bfde      	ittt	le
 800a3f0:	2330      	movle	r3, #48	@ 0x30
 800a3f2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a3f6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a3fa:	1b92      	subs	r2, r2, r6
 800a3fc:	6122      	str	r2, [r4, #16]
 800a3fe:	f8cd a000 	str.w	sl, [sp]
 800a402:	464b      	mov	r3, r9
 800a404:	aa03      	add	r2, sp, #12
 800a406:	4621      	mov	r1, r4
 800a408:	4640      	mov	r0, r8
 800a40a:	f7ff fee7 	bl	800a1dc <_printf_common>
 800a40e:	3001      	adds	r0, #1
 800a410:	d14a      	bne.n	800a4a8 <_printf_i+0x1f0>
 800a412:	f04f 30ff 	mov.w	r0, #4294967295
 800a416:	b004      	add	sp, #16
 800a418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a41c:	6823      	ldr	r3, [r4, #0]
 800a41e:	f043 0320 	orr.w	r3, r3, #32
 800a422:	6023      	str	r3, [r4, #0]
 800a424:	4832      	ldr	r0, [pc, #200]	@ (800a4f0 <_printf_i+0x238>)
 800a426:	2778      	movs	r7, #120	@ 0x78
 800a428:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a42c:	6823      	ldr	r3, [r4, #0]
 800a42e:	6831      	ldr	r1, [r6, #0]
 800a430:	061f      	lsls	r7, r3, #24
 800a432:	f851 5b04 	ldr.w	r5, [r1], #4
 800a436:	d402      	bmi.n	800a43e <_printf_i+0x186>
 800a438:	065f      	lsls	r7, r3, #25
 800a43a:	bf48      	it	mi
 800a43c:	b2ad      	uxthmi	r5, r5
 800a43e:	6031      	str	r1, [r6, #0]
 800a440:	07d9      	lsls	r1, r3, #31
 800a442:	bf44      	itt	mi
 800a444:	f043 0320 	orrmi.w	r3, r3, #32
 800a448:	6023      	strmi	r3, [r4, #0]
 800a44a:	b11d      	cbz	r5, 800a454 <_printf_i+0x19c>
 800a44c:	2310      	movs	r3, #16
 800a44e:	e7ad      	b.n	800a3ac <_printf_i+0xf4>
 800a450:	4826      	ldr	r0, [pc, #152]	@ (800a4ec <_printf_i+0x234>)
 800a452:	e7e9      	b.n	800a428 <_printf_i+0x170>
 800a454:	6823      	ldr	r3, [r4, #0]
 800a456:	f023 0320 	bic.w	r3, r3, #32
 800a45a:	6023      	str	r3, [r4, #0]
 800a45c:	e7f6      	b.n	800a44c <_printf_i+0x194>
 800a45e:	4616      	mov	r6, r2
 800a460:	e7bd      	b.n	800a3de <_printf_i+0x126>
 800a462:	6833      	ldr	r3, [r6, #0]
 800a464:	6825      	ldr	r5, [r4, #0]
 800a466:	6961      	ldr	r1, [r4, #20]
 800a468:	1d18      	adds	r0, r3, #4
 800a46a:	6030      	str	r0, [r6, #0]
 800a46c:	062e      	lsls	r6, r5, #24
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	d501      	bpl.n	800a476 <_printf_i+0x1be>
 800a472:	6019      	str	r1, [r3, #0]
 800a474:	e002      	b.n	800a47c <_printf_i+0x1c4>
 800a476:	0668      	lsls	r0, r5, #25
 800a478:	d5fb      	bpl.n	800a472 <_printf_i+0x1ba>
 800a47a:	8019      	strh	r1, [r3, #0]
 800a47c:	2300      	movs	r3, #0
 800a47e:	6123      	str	r3, [r4, #16]
 800a480:	4616      	mov	r6, r2
 800a482:	e7bc      	b.n	800a3fe <_printf_i+0x146>
 800a484:	6833      	ldr	r3, [r6, #0]
 800a486:	1d1a      	adds	r2, r3, #4
 800a488:	6032      	str	r2, [r6, #0]
 800a48a:	681e      	ldr	r6, [r3, #0]
 800a48c:	6862      	ldr	r2, [r4, #4]
 800a48e:	2100      	movs	r1, #0
 800a490:	4630      	mov	r0, r6
 800a492:	f7f5 febd 	bl	8000210 <memchr>
 800a496:	b108      	cbz	r0, 800a49c <_printf_i+0x1e4>
 800a498:	1b80      	subs	r0, r0, r6
 800a49a:	6060      	str	r0, [r4, #4]
 800a49c:	6863      	ldr	r3, [r4, #4]
 800a49e:	6123      	str	r3, [r4, #16]
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4a6:	e7aa      	b.n	800a3fe <_printf_i+0x146>
 800a4a8:	6923      	ldr	r3, [r4, #16]
 800a4aa:	4632      	mov	r2, r6
 800a4ac:	4649      	mov	r1, r9
 800a4ae:	4640      	mov	r0, r8
 800a4b0:	47d0      	blx	sl
 800a4b2:	3001      	adds	r0, #1
 800a4b4:	d0ad      	beq.n	800a412 <_printf_i+0x15a>
 800a4b6:	6823      	ldr	r3, [r4, #0]
 800a4b8:	079b      	lsls	r3, r3, #30
 800a4ba:	d413      	bmi.n	800a4e4 <_printf_i+0x22c>
 800a4bc:	68e0      	ldr	r0, [r4, #12]
 800a4be:	9b03      	ldr	r3, [sp, #12]
 800a4c0:	4298      	cmp	r0, r3
 800a4c2:	bfb8      	it	lt
 800a4c4:	4618      	movlt	r0, r3
 800a4c6:	e7a6      	b.n	800a416 <_printf_i+0x15e>
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	4632      	mov	r2, r6
 800a4cc:	4649      	mov	r1, r9
 800a4ce:	4640      	mov	r0, r8
 800a4d0:	47d0      	blx	sl
 800a4d2:	3001      	adds	r0, #1
 800a4d4:	d09d      	beq.n	800a412 <_printf_i+0x15a>
 800a4d6:	3501      	adds	r5, #1
 800a4d8:	68e3      	ldr	r3, [r4, #12]
 800a4da:	9903      	ldr	r1, [sp, #12]
 800a4dc:	1a5b      	subs	r3, r3, r1
 800a4de:	42ab      	cmp	r3, r5
 800a4e0:	dcf2      	bgt.n	800a4c8 <_printf_i+0x210>
 800a4e2:	e7eb      	b.n	800a4bc <_printf_i+0x204>
 800a4e4:	2500      	movs	r5, #0
 800a4e6:	f104 0619 	add.w	r6, r4, #25
 800a4ea:	e7f5      	b.n	800a4d8 <_printf_i+0x220>
 800a4ec:	0800c81e 	.word	0x0800c81e
 800a4f0:	0800c82f 	.word	0x0800c82f

0800a4f4 <std>:
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	b510      	push	{r4, lr}
 800a4f8:	4604      	mov	r4, r0
 800a4fa:	e9c0 3300 	strd	r3, r3, [r0]
 800a4fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a502:	6083      	str	r3, [r0, #8]
 800a504:	8181      	strh	r1, [r0, #12]
 800a506:	6643      	str	r3, [r0, #100]	@ 0x64
 800a508:	81c2      	strh	r2, [r0, #14]
 800a50a:	6183      	str	r3, [r0, #24]
 800a50c:	4619      	mov	r1, r3
 800a50e:	2208      	movs	r2, #8
 800a510:	305c      	adds	r0, #92	@ 0x5c
 800a512:	f000 f99b 	bl	800a84c <memset>
 800a516:	4b0d      	ldr	r3, [pc, #52]	@ (800a54c <std+0x58>)
 800a518:	6263      	str	r3, [r4, #36]	@ 0x24
 800a51a:	4b0d      	ldr	r3, [pc, #52]	@ (800a550 <std+0x5c>)
 800a51c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a51e:	4b0d      	ldr	r3, [pc, #52]	@ (800a554 <std+0x60>)
 800a520:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a522:	4b0d      	ldr	r3, [pc, #52]	@ (800a558 <std+0x64>)
 800a524:	6323      	str	r3, [r4, #48]	@ 0x30
 800a526:	4b0d      	ldr	r3, [pc, #52]	@ (800a55c <std+0x68>)
 800a528:	6224      	str	r4, [r4, #32]
 800a52a:	429c      	cmp	r4, r3
 800a52c:	d006      	beq.n	800a53c <std+0x48>
 800a52e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a532:	4294      	cmp	r4, r2
 800a534:	d002      	beq.n	800a53c <std+0x48>
 800a536:	33d0      	adds	r3, #208	@ 0xd0
 800a538:	429c      	cmp	r4, r3
 800a53a:	d105      	bne.n	800a548 <std+0x54>
 800a53c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a544:	f000 ba5c 	b.w	800aa00 <__retarget_lock_init_recursive>
 800a548:	bd10      	pop	{r4, pc}
 800a54a:	bf00      	nop
 800a54c:	0800a69d 	.word	0x0800a69d
 800a550:	0800a6bf 	.word	0x0800a6bf
 800a554:	0800a6f7 	.word	0x0800a6f7
 800a558:	0800a71b 	.word	0x0800a71b
 800a55c:	200090f0 	.word	0x200090f0

0800a560 <stdio_exit_handler>:
 800a560:	4a02      	ldr	r2, [pc, #8]	@ (800a56c <stdio_exit_handler+0xc>)
 800a562:	4903      	ldr	r1, [pc, #12]	@ (800a570 <stdio_exit_handler+0x10>)
 800a564:	4803      	ldr	r0, [pc, #12]	@ (800a574 <stdio_exit_handler+0x14>)
 800a566:	f000 b869 	b.w	800a63c <_fwalk_sglue>
 800a56a:	bf00      	nop
 800a56c:	20000010 	.word	0x20000010
 800a570:	0800c359 	.word	0x0800c359
 800a574:	20000020 	.word	0x20000020

0800a578 <cleanup_stdio>:
 800a578:	6841      	ldr	r1, [r0, #4]
 800a57a:	4b0c      	ldr	r3, [pc, #48]	@ (800a5ac <cleanup_stdio+0x34>)
 800a57c:	4299      	cmp	r1, r3
 800a57e:	b510      	push	{r4, lr}
 800a580:	4604      	mov	r4, r0
 800a582:	d001      	beq.n	800a588 <cleanup_stdio+0x10>
 800a584:	f001 fee8 	bl	800c358 <_fflush_r>
 800a588:	68a1      	ldr	r1, [r4, #8]
 800a58a:	4b09      	ldr	r3, [pc, #36]	@ (800a5b0 <cleanup_stdio+0x38>)
 800a58c:	4299      	cmp	r1, r3
 800a58e:	d002      	beq.n	800a596 <cleanup_stdio+0x1e>
 800a590:	4620      	mov	r0, r4
 800a592:	f001 fee1 	bl	800c358 <_fflush_r>
 800a596:	68e1      	ldr	r1, [r4, #12]
 800a598:	4b06      	ldr	r3, [pc, #24]	@ (800a5b4 <cleanup_stdio+0x3c>)
 800a59a:	4299      	cmp	r1, r3
 800a59c:	d004      	beq.n	800a5a8 <cleanup_stdio+0x30>
 800a59e:	4620      	mov	r0, r4
 800a5a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5a4:	f001 bed8 	b.w	800c358 <_fflush_r>
 800a5a8:	bd10      	pop	{r4, pc}
 800a5aa:	bf00      	nop
 800a5ac:	200090f0 	.word	0x200090f0
 800a5b0:	20009158 	.word	0x20009158
 800a5b4:	200091c0 	.word	0x200091c0

0800a5b8 <global_stdio_init.part.0>:
 800a5b8:	b510      	push	{r4, lr}
 800a5ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a5e8 <global_stdio_init.part.0+0x30>)
 800a5bc:	4c0b      	ldr	r4, [pc, #44]	@ (800a5ec <global_stdio_init.part.0+0x34>)
 800a5be:	4a0c      	ldr	r2, [pc, #48]	@ (800a5f0 <global_stdio_init.part.0+0x38>)
 800a5c0:	601a      	str	r2, [r3, #0]
 800a5c2:	4620      	mov	r0, r4
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	2104      	movs	r1, #4
 800a5c8:	f7ff ff94 	bl	800a4f4 <std>
 800a5cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a5d0:	2201      	movs	r2, #1
 800a5d2:	2109      	movs	r1, #9
 800a5d4:	f7ff ff8e 	bl	800a4f4 <std>
 800a5d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a5dc:	2202      	movs	r2, #2
 800a5de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5e2:	2112      	movs	r1, #18
 800a5e4:	f7ff bf86 	b.w	800a4f4 <std>
 800a5e8:	20009228 	.word	0x20009228
 800a5ec:	200090f0 	.word	0x200090f0
 800a5f0:	0800a561 	.word	0x0800a561

0800a5f4 <__sfp_lock_acquire>:
 800a5f4:	4801      	ldr	r0, [pc, #4]	@ (800a5fc <__sfp_lock_acquire+0x8>)
 800a5f6:	f000 ba04 	b.w	800aa02 <__retarget_lock_acquire_recursive>
 800a5fa:	bf00      	nop
 800a5fc:	20009231 	.word	0x20009231

0800a600 <__sfp_lock_release>:
 800a600:	4801      	ldr	r0, [pc, #4]	@ (800a608 <__sfp_lock_release+0x8>)
 800a602:	f000 b9ff 	b.w	800aa04 <__retarget_lock_release_recursive>
 800a606:	bf00      	nop
 800a608:	20009231 	.word	0x20009231

0800a60c <__sinit>:
 800a60c:	b510      	push	{r4, lr}
 800a60e:	4604      	mov	r4, r0
 800a610:	f7ff fff0 	bl	800a5f4 <__sfp_lock_acquire>
 800a614:	6a23      	ldr	r3, [r4, #32]
 800a616:	b11b      	cbz	r3, 800a620 <__sinit+0x14>
 800a618:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a61c:	f7ff bff0 	b.w	800a600 <__sfp_lock_release>
 800a620:	4b04      	ldr	r3, [pc, #16]	@ (800a634 <__sinit+0x28>)
 800a622:	6223      	str	r3, [r4, #32]
 800a624:	4b04      	ldr	r3, [pc, #16]	@ (800a638 <__sinit+0x2c>)
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d1f5      	bne.n	800a618 <__sinit+0xc>
 800a62c:	f7ff ffc4 	bl	800a5b8 <global_stdio_init.part.0>
 800a630:	e7f2      	b.n	800a618 <__sinit+0xc>
 800a632:	bf00      	nop
 800a634:	0800a579 	.word	0x0800a579
 800a638:	20009228 	.word	0x20009228

0800a63c <_fwalk_sglue>:
 800a63c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a640:	4607      	mov	r7, r0
 800a642:	4688      	mov	r8, r1
 800a644:	4614      	mov	r4, r2
 800a646:	2600      	movs	r6, #0
 800a648:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a64c:	f1b9 0901 	subs.w	r9, r9, #1
 800a650:	d505      	bpl.n	800a65e <_fwalk_sglue+0x22>
 800a652:	6824      	ldr	r4, [r4, #0]
 800a654:	2c00      	cmp	r4, #0
 800a656:	d1f7      	bne.n	800a648 <_fwalk_sglue+0xc>
 800a658:	4630      	mov	r0, r6
 800a65a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a65e:	89ab      	ldrh	r3, [r5, #12]
 800a660:	2b01      	cmp	r3, #1
 800a662:	d907      	bls.n	800a674 <_fwalk_sglue+0x38>
 800a664:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a668:	3301      	adds	r3, #1
 800a66a:	d003      	beq.n	800a674 <_fwalk_sglue+0x38>
 800a66c:	4629      	mov	r1, r5
 800a66e:	4638      	mov	r0, r7
 800a670:	47c0      	blx	r8
 800a672:	4306      	orrs	r6, r0
 800a674:	3568      	adds	r5, #104	@ 0x68
 800a676:	e7e9      	b.n	800a64c <_fwalk_sglue+0x10>

0800a678 <iprintf>:
 800a678:	b40f      	push	{r0, r1, r2, r3}
 800a67a:	b507      	push	{r0, r1, r2, lr}
 800a67c:	4906      	ldr	r1, [pc, #24]	@ (800a698 <iprintf+0x20>)
 800a67e:	ab04      	add	r3, sp, #16
 800a680:	6808      	ldr	r0, [r1, #0]
 800a682:	f853 2b04 	ldr.w	r2, [r3], #4
 800a686:	6881      	ldr	r1, [r0, #8]
 800a688:	9301      	str	r3, [sp, #4]
 800a68a:	f001 fcc9 	bl	800c020 <_vfiprintf_r>
 800a68e:	b003      	add	sp, #12
 800a690:	f85d eb04 	ldr.w	lr, [sp], #4
 800a694:	b004      	add	sp, #16
 800a696:	4770      	bx	lr
 800a698:	2000001c 	.word	0x2000001c

0800a69c <__sread>:
 800a69c:	b510      	push	{r4, lr}
 800a69e:	460c      	mov	r4, r1
 800a6a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6a4:	f000 f95e 	bl	800a964 <_read_r>
 800a6a8:	2800      	cmp	r0, #0
 800a6aa:	bfab      	itete	ge
 800a6ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a6ae:	89a3      	ldrhlt	r3, [r4, #12]
 800a6b0:	181b      	addge	r3, r3, r0
 800a6b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a6b6:	bfac      	ite	ge
 800a6b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a6ba:	81a3      	strhlt	r3, [r4, #12]
 800a6bc:	bd10      	pop	{r4, pc}

0800a6be <__swrite>:
 800a6be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6c2:	461f      	mov	r7, r3
 800a6c4:	898b      	ldrh	r3, [r1, #12]
 800a6c6:	05db      	lsls	r3, r3, #23
 800a6c8:	4605      	mov	r5, r0
 800a6ca:	460c      	mov	r4, r1
 800a6cc:	4616      	mov	r6, r2
 800a6ce:	d505      	bpl.n	800a6dc <__swrite+0x1e>
 800a6d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6d4:	2302      	movs	r3, #2
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	f000 f932 	bl	800a940 <_lseek_r>
 800a6dc:	89a3      	ldrh	r3, [r4, #12]
 800a6de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a6e6:	81a3      	strh	r3, [r4, #12]
 800a6e8:	4632      	mov	r2, r6
 800a6ea:	463b      	mov	r3, r7
 800a6ec:	4628      	mov	r0, r5
 800a6ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6f2:	f000 b949 	b.w	800a988 <_write_r>

0800a6f6 <__sseek>:
 800a6f6:	b510      	push	{r4, lr}
 800a6f8:	460c      	mov	r4, r1
 800a6fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6fe:	f000 f91f 	bl	800a940 <_lseek_r>
 800a702:	1c43      	adds	r3, r0, #1
 800a704:	89a3      	ldrh	r3, [r4, #12]
 800a706:	bf15      	itete	ne
 800a708:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a70a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a70e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a712:	81a3      	strheq	r3, [r4, #12]
 800a714:	bf18      	it	ne
 800a716:	81a3      	strhne	r3, [r4, #12]
 800a718:	bd10      	pop	{r4, pc}

0800a71a <__sclose>:
 800a71a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a71e:	f000 b8a1 	b.w	800a864 <_close_r>

0800a722 <__swbuf_r>:
 800a722:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a724:	460e      	mov	r6, r1
 800a726:	4614      	mov	r4, r2
 800a728:	4605      	mov	r5, r0
 800a72a:	b118      	cbz	r0, 800a734 <__swbuf_r+0x12>
 800a72c:	6a03      	ldr	r3, [r0, #32]
 800a72e:	b90b      	cbnz	r3, 800a734 <__swbuf_r+0x12>
 800a730:	f7ff ff6c 	bl	800a60c <__sinit>
 800a734:	69a3      	ldr	r3, [r4, #24]
 800a736:	60a3      	str	r3, [r4, #8]
 800a738:	89a3      	ldrh	r3, [r4, #12]
 800a73a:	071a      	lsls	r2, r3, #28
 800a73c:	d501      	bpl.n	800a742 <__swbuf_r+0x20>
 800a73e:	6923      	ldr	r3, [r4, #16]
 800a740:	b943      	cbnz	r3, 800a754 <__swbuf_r+0x32>
 800a742:	4621      	mov	r1, r4
 800a744:	4628      	mov	r0, r5
 800a746:	f000 f82b 	bl	800a7a0 <__swsetup_r>
 800a74a:	b118      	cbz	r0, 800a754 <__swbuf_r+0x32>
 800a74c:	f04f 37ff 	mov.w	r7, #4294967295
 800a750:	4638      	mov	r0, r7
 800a752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a754:	6823      	ldr	r3, [r4, #0]
 800a756:	6922      	ldr	r2, [r4, #16]
 800a758:	1a98      	subs	r0, r3, r2
 800a75a:	6963      	ldr	r3, [r4, #20]
 800a75c:	b2f6      	uxtb	r6, r6
 800a75e:	4283      	cmp	r3, r0
 800a760:	4637      	mov	r7, r6
 800a762:	dc05      	bgt.n	800a770 <__swbuf_r+0x4e>
 800a764:	4621      	mov	r1, r4
 800a766:	4628      	mov	r0, r5
 800a768:	f001 fdf6 	bl	800c358 <_fflush_r>
 800a76c:	2800      	cmp	r0, #0
 800a76e:	d1ed      	bne.n	800a74c <__swbuf_r+0x2a>
 800a770:	68a3      	ldr	r3, [r4, #8]
 800a772:	3b01      	subs	r3, #1
 800a774:	60a3      	str	r3, [r4, #8]
 800a776:	6823      	ldr	r3, [r4, #0]
 800a778:	1c5a      	adds	r2, r3, #1
 800a77a:	6022      	str	r2, [r4, #0]
 800a77c:	701e      	strb	r6, [r3, #0]
 800a77e:	6962      	ldr	r2, [r4, #20]
 800a780:	1c43      	adds	r3, r0, #1
 800a782:	429a      	cmp	r2, r3
 800a784:	d004      	beq.n	800a790 <__swbuf_r+0x6e>
 800a786:	89a3      	ldrh	r3, [r4, #12]
 800a788:	07db      	lsls	r3, r3, #31
 800a78a:	d5e1      	bpl.n	800a750 <__swbuf_r+0x2e>
 800a78c:	2e0a      	cmp	r6, #10
 800a78e:	d1df      	bne.n	800a750 <__swbuf_r+0x2e>
 800a790:	4621      	mov	r1, r4
 800a792:	4628      	mov	r0, r5
 800a794:	f001 fde0 	bl	800c358 <_fflush_r>
 800a798:	2800      	cmp	r0, #0
 800a79a:	d0d9      	beq.n	800a750 <__swbuf_r+0x2e>
 800a79c:	e7d6      	b.n	800a74c <__swbuf_r+0x2a>
	...

0800a7a0 <__swsetup_r>:
 800a7a0:	b538      	push	{r3, r4, r5, lr}
 800a7a2:	4b29      	ldr	r3, [pc, #164]	@ (800a848 <__swsetup_r+0xa8>)
 800a7a4:	4605      	mov	r5, r0
 800a7a6:	6818      	ldr	r0, [r3, #0]
 800a7a8:	460c      	mov	r4, r1
 800a7aa:	b118      	cbz	r0, 800a7b4 <__swsetup_r+0x14>
 800a7ac:	6a03      	ldr	r3, [r0, #32]
 800a7ae:	b90b      	cbnz	r3, 800a7b4 <__swsetup_r+0x14>
 800a7b0:	f7ff ff2c 	bl	800a60c <__sinit>
 800a7b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7b8:	0719      	lsls	r1, r3, #28
 800a7ba:	d422      	bmi.n	800a802 <__swsetup_r+0x62>
 800a7bc:	06da      	lsls	r2, r3, #27
 800a7be:	d407      	bmi.n	800a7d0 <__swsetup_r+0x30>
 800a7c0:	2209      	movs	r2, #9
 800a7c2:	602a      	str	r2, [r5, #0]
 800a7c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a7c8:	81a3      	strh	r3, [r4, #12]
 800a7ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a7ce:	e033      	b.n	800a838 <__swsetup_r+0x98>
 800a7d0:	0758      	lsls	r0, r3, #29
 800a7d2:	d512      	bpl.n	800a7fa <__swsetup_r+0x5a>
 800a7d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7d6:	b141      	cbz	r1, 800a7ea <__swsetup_r+0x4a>
 800a7d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a7dc:	4299      	cmp	r1, r3
 800a7de:	d002      	beq.n	800a7e6 <__swsetup_r+0x46>
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	f000 ff79 	bl	800b6d8 <_free_r>
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a7ea:	89a3      	ldrh	r3, [r4, #12]
 800a7ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a7f0:	81a3      	strh	r3, [r4, #12]
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	6063      	str	r3, [r4, #4]
 800a7f6:	6923      	ldr	r3, [r4, #16]
 800a7f8:	6023      	str	r3, [r4, #0]
 800a7fa:	89a3      	ldrh	r3, [r4, #12]
 800a7fc:	f043 0308 	orr.w	r3, r3, #8
 800a800:	81a3      	strh	r3, [r4, #12]
 800a802:	6923      	ldr	r3, [r4, #16]
 800a804:	b94b      	cbnz	r3, 800a81a <__swsetup_r+0x7a>
 800a806:	89a3      	ldrh	r3, [r4, #12]
 800a808:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a80c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a810:	d003      	beq.n	800a81a <__swsetup_r+0x7a>
 800a812:	4621      	mov	r1, r4
 800a814:	4628      	mov	r0, r5
 800a816:	f001 fded 	bl	800c3f4 <__smakebuf_r>
 800a81a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a81e:	f013 0201 	ands.w	r2, r3, #1
 800a822:	d00a      	beq.n	800a83a <__swsetup_r+0x9a>
 800a824:	2200      	movs	r2, #0
 800a826:	60a2      	str	r2, [r4, #8]
 800a828:	6962      	ldr	r2, [r4, #20]
 800a82a:	4252      	negs	r2, r2
 800a82c:	61a2      	str	r2, [r4, #24]
 800a82e:	6922      	ldr	r2, [r4, #16]
 800a830:	b942      	cbnz	r2, 800a844 <__swsetup_r+0xa4>
 800a832:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a836:	d1c5      	bne.n	800a7c4 <__swsetup_r+0x24>
 800a838:	bd38      	pop	{r3, r4, r5, pc}
 800a83a:	0799      	lsls	r1, r3, #30
 800a83c:	bf58      	it	pl
 800a83e:	6962      	ldrpl	r2, [r4, #20]
 800a840:	60a2      	str	r2, [r4, #8]
 800a842:	e7f4      	b.n	800a82e <__swsetup_r+0x8e>
 800a844:	2000      	movs	r0, #0
 800a846:	e7f7      	b.n	800a838 <__swsetup_r+0x98>
 800a848:	2000001c 	.word	0x2000001c

0800a84c <memset>:
 800a84c:	4402      	add	r2, r0
 800a84e:	4603      	mov	r3, r0
 800a850:	4293      	cmp	r3, r2
 800a852:	d100      	bne.n	800a856 <memset+0xa>
 800a854:	4770      	bx	lr
 800a856:	f803 1b01 	strb.w	r1, [r3], #1
 800a85a:	e7f9      	b.n	800a850 <memset+0x4>

0800a85c <_localeconv_r>:
 800a85c:	4800      	ldr	r0, [pc, #0]	@ (800a860 <_localeconv_r+0x4>)
 800a85e:	4770      	bx	lr
 800a860:	2000015c 	.word	0x2000015c

0800a864 <_close_r>:
 800a864:	b538      	push	{r3, r4, r5, lr}
 800a866:	4d06      	ldr	r5, [pc, #24]	@ (800a880 <_close_r+0x1c>)
 800a868:	2300      	movs	r3, #0
 800a86a:	4604      	mov	r4, r0
 800a86c:	4608      	mov	r0, r1
 800a86e:	602b      	str	r3, [r5, #0]
 800a870:	f7f8 f86e 	bl	8002950 <_close>
 800a874:	1c43      	adds	r3, r0, #1
 800a876:	d102      	bne.n	800a87e <_close_r+0x1a>
 800a878:	682b      	ldr	r3, [r5, #0]
 800a87a:	b103      	cbz	r3, 800a87e <_close_r+0x1a>
 800a87c:	6023      	str	r3, [r4, #0]
 800a87e:	bd38      	pop	{r3, r4, r5, pc}
 800a880:	2000922c 	.word	0x2000922c

0800a884 <_reclaim_reent>:
 800a884:	4b2d      	ldr	r3, [pc, #180]	@ (800a93c <_reclaim_reent+0xb8>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	4283      	cmp	r3, r0
 800a88a:	b570      	push	{r4, r5, r6, lr}
 800a88c:	4604      	mov	r4, r0
 800a88e:	d053      	beq.n	800a938 <_reclaim_reent+0xb4>
 800a890:	69c3      	ldr	r3, [r0, #28]
 800a892:	b31b      	cbz	r3, 800a8dc <_reclaim_reent+0x58>
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	b163      	cbz	r3, 800a8b2 <_reclaim_reent+0x2e>
 800a898:	2500      	movs	r5, #0
 800a89a:	69e3      	ldr	r3, [r4, #28]
 800a89c:	68db      	ldr	r3, [r3, #12]
 800a89e:	5959      	ldr	r1, [r3, r5]
 800a8a0:	b9b1      	cbnz	r1, 800a8d0 <_reclaim_reent+0x4c>
 800a8a2:	3504      	adds	r5, #4
 800a8a4:	2d80      	cmp	r5, #128	@ 0x80
 800a8a6:	d1f8      	bne.n	800a89a <_reclaim_reent+0x16>
 800a8a8:	69e3      	ldr	r3, [r4, #28]
 800a8aa:	4620      	mov	r0, r4
 800a8ac:	68d9      	ldr	r1, [r3, #12]
 800a8ae:	f000 ff13 	bl	800b6d8 <_free_r>
 800a8b2:	69e3      	ldr	r3, [r4, #28]
 800a8b4:	6819      	ldr	r1, [r3, #0]
 800a8b6:	b111      	cbz	r1, 800a8be <_reclaim_reent+0x3a>
 800a8b8:	4620      	mov	r0, r4
 800a8ba:	f000 ff0d 	bl	800b6d8 <_free_r>
 800a8be:	69e3      	ldr	r3, [r4, #28]
 800a8c0:	689d      	ldr	r5, [r3, #8]
 800a8c2:	b15d      	cbz	r5, 800a8dc <_reclaim_reent+0x58>
 800a8c4:	4629      	mov	r1, r5
 800a8c6:	4620      	mov	r0, r4
 800a8c8:	682d      	ldr	r5, [r5, #0]
 800a8ca:	f000 ff05 	bl	800b6d8 <_free_r>
 800a8ce:	e7f8      	b.n	800a8c2 <_reclaim_reent+0x3e>
 800a8d0:	680e      	ldr	r6, [r1, #0]
 800a8d2:	4620      	mov	r0, r4
 800a8d4:	f000 ff00 	bl	800b6d8 <_free_r>
 800a8d8:	4631      	mov	r1, r6
 800a8da:	e7e1      	b.n	800a8a0 <_reclaim_reent+0x1c>
 800a8dc:	6961      	ldr	r1, [r4, #20]
 800a8de:	b111      	cbz	r1, 800a8e6 <_reclaim_reent+0x62>
 800a8e0:	4620      	mov	r0, r4
 800a8e2:	f000 fef9 	bl	800b6d8 <_free_r>
 800a8e6:	69e1      	ldr	r1, [r4, #28]
 800a8e8:	b111      	cbz	r1, 800a8f0 <_reclaim_reent+0x6c>
 800a8ea:	4620      	mov	r0, r4
 800a8ec:	f000 fef4 	bl	800b6d8 <_free_r>
 800a8f0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a8f2:	b111      	cbz	r1, 800a8fa <_reclaim_reent+0x76>
 800a8f4:	4620      	mov	r0, r4
 800a8f6:	f000 feef 	bl	800b6d8 <_free_r>
 800a8fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a8fc:	b111      	cbz	r1, 800a904 <_reclaim_reent+0x80>
 800a8fe:	4620      	mov	r0, r4
 800a900:	f000 feea 	bl	800b6d8 <_free_r>
 800a904:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a906:	b111      	cbz	r1, 800a90e <_reclaim_reent+0x8a>
 800a908:	4620      	mov	r0, r4
 800a90a:	f000 fee5 	bl	800b6d8 <_free_r>
 800a90e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a910:	b111      	cbz	r1, 800a918 <_reclaim_reent+0x94>
 800a912:	4620      	mov	r0, r4
 800a914:	f000 fee0 	bl	800b6d8 <_free_r>
 800a918:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a91a:	b111      	cbz	r1, 800a922 <_reclaim_reent+0x9e>
 800a91c:	4620      	mov	r0, r4
 800a91e:	f000 fedb 	bl	800b6d8 <_free_r>
 800a922:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a924:	b111      	cbz	r1, 800a92c <_reclaim_reent+0xa8>
 800a926:	4620      	mov	r0, r4
 800a928:	f000 fed6 	bl	800b6d8 <_free_r>
 800a92c:	6a23      	ldr	r3, [r4, #32]
 800a92e:	b11b      	cbz	r3, 800a938 <_reclaim_reent+0xb4>
 800a930:	4620      	mov	r0, r4
 800a932:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a936:	4718      	bx	r3
 800a938:	bd70      	pop	{r4, r5, r6, pc}
 800a93a:	bf00      	nop
 800a93c:	2000001c 	.word	0x2000001c

0800a940 <_lseek_r>:
 800a940:	b538      	push	{r3, r4, r5, lr}
 800a942:	4d07      	ldr	r5, [pc, #28]	@ (800a960 <_lseek_r+0x20>)
 800a944:	4604      	mov	r4, r0
 800a946:	4608      	mov	r0, r1
 800a948:	4611      	mov	r1, r2
 800a94a:	2200      	movs	r2, #0
 800a94c:	602a      	str	r2, [r5, #0]
 800a94e:	461a      	mov	r2, r3
 800a950:	f7f8 f825 	bl	800299e <_lseek>
 800a954:	1c43      	adds	r3, r0, #1
 800a956:	d102      	bne.n	800a95e <_lseek_r+0x1e>
 800a958:	682b      	ldr	r3, [r5, #0]
 800a95a:	b103      	cbz	r3, 800a95e <_lseek_r+0x1e>
 800a95c:	6023      	str	r3, [r4, #0]
 800a95e:	bd38      	pop	{r3, r4, r5, pc}
 800a960:	2000922c 	.word	0x2000922c

0800a964 <_read_r>:
 800a964:	b538      	push	{r3, r4, r5, lr}
 800a966:	4d07      	ldr	r5, [pc, #28]	@ (800a984 <_read_r+0x20>)
 800a968:	4604      	mov	r4, r0
 800a96a:	4608      	mov	r0, r1
 800a96c:	4611      	mov	r1, r2
 800a96e:	2200      	movs	r2, #0
 800a970:	602a      	str	r2, [r5, #0]
 800a972:	461a      	mov	r2, r3
 800a974:	f7f7 ffcf 	bl	8002916 <_read>
 800a978:	1c43      	adds	r3, r0, #1
 800a97a:	d102      	bne.n	800a982 <_read_r+0x1e>
 800a97c:	682b      	ldr	r3, [r5, #0]
 800a97e:	b103      	cbz	r3, 800a982 <_read_r+0x1e>
 800a980:	6023      	str	r3, [r4, #0]
 800a982:	bd38      	pop	{r3, r4, r5, pc}
 800a984:	2000922c 	.word	0x2000922c

0800a988 <_write_r>:
 800a988:	b538      	push	{r3, r4, r5, lr}
 800a98a:	4d07      	ldr	r5, [pc, #28]	@ (800a9a8 <_write_r+0x20>)
 800a98c:	4604      	mov	r4, r0
 800a98e:	4608      	mov	r0, r1
 800a990:	4611      	mov	r1, r2
 800a992:	2200      	movs	r2, #0
 800a994:	602a      	str	r2, [r5, #0]
 800a996:	461a      	mov	r2, r3
 800a998:	f7f7 fab4 	bl	8001f04 <_write>
 800a99c:	1c43      	adds	r3, r0, #1
 800a99e:	d102      	bne.n	800a9a6 <_write_r+0x1e>
 800a9a0:	682b      	ldr	r3, [r5, #0]
 800a9a2:	b103      	cbz	r3, 800a9a6 <_write_r+0x1e>
 800a9a4:	6023      	str	r3, [r4, #0]
 800a9a6:	bd38      	pop	{r3, r4, r5, pc}
 800a9a8:	2000922c 	.word	0x2000922c

0800a9ac <__errno>:
 800a9ac:	4b01      	ldr	r3, [pc, #4]	@ (800a9b4 <__errno+0x8>)
 800a9ae:	6818      	ldr	r0, [r3, #0]
 800a9b0:	4770      	bx	lr
 800a9b2:	bf00      	nop
 800a9b4:	2000001c 	.word	0x2000001c

0800a9b8 <__libc_init_array>:
 800a9b8:	b570      	push	{r4, r5, r6, lr}
 800a9ba:	4d0d      	ldr	r5, [pc, #52]	@ (800a9f0 <__libc_init_array+0x38>)
 800a9bc:	4c0d      	ldr	r4, [pc, #52]	@ (800a9f4 <__libc_init_array+0x3c>)
 800a9be:	1b64      	subs	r4, r4, r5
 800a9c0:	10a4      	asrs	r4, r4, #2
 800a9c2:	2600      	movs	r6, #0
 800a9c4:	42a6      	cmp	r6, r4
 800a9c6:	d109      	bne.n	800a9dc <__libc_init_array+0x24>
 800a9c8:	4d0b      	ldr	r5, [pc, #44]	@ (800a9f8 <__libc_init_array+0x40>)
 800a9ca:	4c0c      	ldr	r4, [pc, #48]	@ (800a9fc <__libc_init_array+0x44>)
 800a9cc:	f001 fe30 	bl	800c630 <_init>
 800a9d0:	1b64      	subs	r4, r4, r5
 800a9d2:	10a4      	asrs	r4, r4, #2
 800a9d4:	2600      	movs	r6, #0
 800a9d6:	42a6      	cmp	r6, r4
 800a9d8:	d105      	bne.n	800a9e6 <__libc_init_array+0x2e>
 800a9da:	bd70      	pop	{r4, r5, r6, pc}
 800a9dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9e0:	4798      	blx	r3
 800a9e2:	3601      	adds	r6, #1
 800a9e4:	e7ee      	b.n	800a9c4 <__libc_init_array+0xc>
 800a9e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9ea:	4798      	blx	r3
 800a9ec:	3601      	adds	r6, #1
 800a9ee:	e7f2      	b.n	800a9d6 <__libc_init_array+0x1e>
 800a9f0:	0800cb8c 	.word	0x0800cb8c
 800a9f4:	0800cb8c 	.word	0x0800cb8c
 800a9f8:	0800cb8c 	.word	0x0800cb8c
 800a9fc:	0800cb90 	.word	0x0800cb90

0800aa00 <__retarget_lock_init_recursive>:
 800aa00:	4770      	bx	lr

0800aa02 <__retarget_lock_acquire_recursive>:
 800aa02:	4770      	bx	lr

0800aa04 <__retarget_lock_release_recursive>:
 800aa04:	4770      	bx	lr

0800aa06 <memcpy>:
 800aa06:	440a      	add	r2, r1
 800aa08:	4291      	cmp	r1, r2
 800aa0a:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa0e:	d100      	bne.n	800aa12 <memcpy+0xc>
 800aa10:	4770      	bx	lr
 800aa12:	b510      	push	{r4, lr}
 800aa14:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa18:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa1c:	4291      	cmp	r1, r2
 800aa1e:	d1f9      	bne.n	800aa14 <memcpy+0xe>
 800aa20:	bd10      	pop	{r4, pc}

0800aa22 <quorem>:
 800aa22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa26:	6903      	ldr	r3, [r0, #16]
 800aa28:	690c      	ldr	r4, [r1, #16]
 800aa2a:	42a3      	cmp	r3, r4
 800aa2c:	4607      	mov	r7, r0
 800aa2e:	db7e      	blt.n	800ab2e <quorem+0x10c>
 800aa30:	3c01      	subs	r4, #1
 800aa32:	f101 0814 	add.w	r8, r1, #20
 800aa36:	00a3      	lsls	r3, r4, #2
 800aa38:	f100 0514 	add.w	r5, r0, #20
 800aa3c:	9300      	str	r3, [sp, #0]
 800aa3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800aa42:	9301      	str	r3, [sp, #4]
 800aa44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800aa48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aa4c:	3301      	adds	r3, #1
 800aa4e:	429a      	cmp	r2, r3
 800aa50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800aa54:	fbb2 f6f3 	udiv	r6, r2, r3
 800aa58:	d32e      	bcc.n	800aab8 <quorem+0x96>
 800aa5a:	f04f 0a00 	mov.w	sl, #0
 800aa5e:	46c4      	mov	ip, r8
 800aa60:	46ae      	mov	lr, r5
 800aa62:	46d3      	mov	fp, sl
 800aa64:	f85c 3b04 	ldr.w	r3, [ip], #4
 800aa68:	b298      	uxth	r0, r3
 800aa6a:	fb06 a000 	mla	r0, r6, r0, sl
 800aa6e:	0c02      	lsrs	r2, r0, #16
 800aa70:	0c1b      	lsrs	r3, r3, #16
 800aa72:	fb06 2303 	mla	r3, r6, r3, r2
 800aa76:	f8de 2000 	ldr.w	r2, [lr]
 800aa7a:	b280      	uxth	r0, r0
 800aa7c:	b292      	uxth	r2, r2
 800aa7e:	1a12      	subs	r2, r2, r0
 800aa80:	445a      	add	r2, fp
 800aa82:	f8de 0000 	ldr.w	r0, [lr]
 800aa86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800aa8a:	b29b      	uxth	r3, r3
 800aa8c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800aa90:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800aa94:	b292      	uxth	r2, r2
 800aa96:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800aa9a:	45e1      	cmp	r9, ip
 800aa9c:	f84e 2b04 	str.w	r2, [lr], #4
 800aaa0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800aaa4:	d2de      	bcs.n	800aa64 <quorem+0x42>
 800aaa6:	9b00      	ldr	r3, [sp, #0]
 800aaa8:	58eb      	ldr	r3, [r5, r3]
 800aaaa:	b92b      	cbnz	r3, 800aab8 <quorem+0x96>
 800aaac:	9b01      	ldr	r3, [sp, #4]
 800aaae:	3b04      	subs	r3, #4
 800aab0:	429d      	cmp	r5, r3
 800aab2:	461a      	mov	r2, r3
 800aab4:	d32f      	bcc.n	800ab16 <quorem+0xf4>
 800aab6:	613c      	str	r4, [r7, #16]
 800aab8:	4638      	mov	r0, r7
 800aaba:	f001 f97f 	bl	800bdbc <__mcmp>
 800aabe:	2800      	cmp	r0, #0
 800aac0:	db25      	blt.n	800ab0e <quorem+0xec>
 800aac2:	4629      	mov	r1, r5
 800aac4:	2000      	movs	r0, #0
 800aac6:	f858 2b04 	ldr.w	r2, [r8], #4
 800aaca:	f8d1 c000 	ldr.w	ip, [r1]
 800aace:	fa1f fe82 	uxth.w	lr, r2
 800aad2:	fa1f f38c 	uxth.w	r3, ip
 800aad6:	eba3 030e 	sub.w	r3, r3, lr
 800aada:	4403      	add	r3, r0
 800aadc:	0c12      	lsrs	r2, r2, #16
 800aade:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aae2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800aaec:	45c1      	cmp	r9, r8
 800aaee:	f841 3b04 	str.w	r3, [r1], #4
 800aaf2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800aaf6:	d2e6      	bcs.n	800aac6 <quorem+0xa4>
 800aaf8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800aafc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab00:	b922      	cbnz	r2, 800ab0c <quorem+0xea>
 800ab02:	3b04      	subs	r3, #4
 800ab04:	429d      	cmp	r5, r3
 800ab06:	461a      	mov	r2, r3
 800ab08:	d30b      	bcc.n	800ab22 <quorem+0x100>
 800ab0a:	613c      	str	r4, [r7, #16]
 800ab0c:	3601      	adds	r6, #1
 800ab0e:	4630      	mov	r0, r6
 800ab10:	b003      	add	sp, #12
 800ab12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab16:	6812      	ldr	r2, [r2, #0]
 800ab18:	3b04      	subs	r3, #4
 800ab1a:	2a00      	cmp	r2, #0
 800ab1c:	d1cb      	bne.n	800aab6 <quorem+0x94>
 800ab1e:	3c01      	subs	r4, #1
 800ab20:	e7c6      	b.n	800aab0 <quorem+0x8e>
 800ab22:	6812      	ldr	r2, [r2, #0]
 800ab24:	3b04      	subs	r3, #4
 800ab26:	2a00      	cmp	r2, #0
 800ab28:	d1ef      	bne.n	800ab0a <quorem+0xe8>
 800ab2a:	3c01      	subs	r4, #1
 800ab2c:	e7ea      	b.n	800ab04 <quorem+0xe2>
 800ab2e:	2000      	movs	r0, #0
 800ab30:	e7ee      	b.n	800ab10 <quorem+0xee>
 800ab32:	0000      	movs	r0, r0
 800ab34:	0000      	movs	r0, r0
	...

0800ab38 <_dtoa_r>:
 800ab38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab3c:	69c7      	ldr	r7, [r0, #28]
 800ab3e:	b097      	sub	sp, #92	@ 0x5c
 800ab40:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ab44:	ec55 4b10 	vmov	r4, r5, d0
 800ab48:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ab4a:	9107      	str	r1, [sp, #28]
 800ab4c:	4681      	mov	r9, r0
 800ab4e:	920c      	str	r2, [sp, #48]	@ 0x30
 800ab50:	9311      	str	r3, [sp, #68]	@ 0x44
 800ab52:	b97f      	cbnz	r7, 800ab74 <_dtoa_r+0x3c>
 800ab54:	2010      	movs	r0, #16
 800ab56:	f000 fe09 	bl	800b76c <malloc>
 800ab5a:	4602      	mov	r2, r0
 800ab5c:	f8c9 001c 	str.w	r0, [r9, #28]
 800ab60:	b920      	cbnz	r0, 800ab6c <_dtoa_r+0x34>
 800ab62:	4ba9      	ldr	r3, [pc, #676]	@ (800ae08 <_dtoa_r+0x2d0>)
 800ab64:	21ef      	movs	r1, #239	@ 0xef
 800ab66:	48a9      	ldr	r0, [pc, #676]	@ (800ae0c <_dtoa_r+0x2d4>)
 800ab68:	f001 fcb2 	bl	800c4d0 <__assert_func>
 800ab6c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ab70:	6007      	str	r7, [r0, #0]
 800ab72:	60c7      	str	r7, [r0, #12]
 800ab74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab78:	6819      	ldr	r1, [r3, #0]
 800ab7a:	b159      	cbz	r1, 800ab94 <_dtoa_r+0x5c>
 800ab7c:	685a      	ldr	r2, [r3, #4]
 800ab7e:	604a      	str	r2, [r1, #4]
 800ab80:	2301      	movs	r3, #1
 800ab82:	4093      	lsls	r3, r2
 800ab84:	608b      	str	r3, [r1, #8]
 800ab86:	4648      	mov	r0, r9
 800ab88:	f000 fee6 	bl	800b958 <_Bfree>
 800ab8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ab90:	2200      	movs	r2, #0
 800ab92:	601a      	str	r2, [r3, #0]
 800ab94:	1e2b      	subs	r3, r5, #0
 800ab96:	bfb9      	ittee	lt
 800ab98:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ab9c:	9305      	strlt	r3, [sp, #20]
 800ab9e:	2300      	movge	r3, #0
 800aba0:	6033      	strge	r3, [r6, #0]
 800aba2:	9f05      	ldr	r7, [sp, #20]
 800aba4:	4b9a      	ldr	r3, [pc, #616]	@ (800ae10 <_dtoa_r+0x2d8>)
 800aba6:	bfbc      	itt	lt
 800aba8:	2201      	movlt	r2, #1
 800abaa:	6032      	strlt	r2, [r6, #0]
 800abac:	43bb      	bics	r3, r7
 800abae:	d112      	bne.n	800abd6 <_dtoa_r+0x9e>
 800abb0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800abb2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800abb6:	6013      	str	r3, [r2, #0]
 800abb8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800abbc:	4323      	orrs	r3, r4
 800abbe:	f000 855a 	beq.w	800b676 <_dtoa_r+0xb3e>
 800abc2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abc4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ae24 <_dtoa_r+0x2ec>
 800abc8:	2b00      	cmp	r3, #0
 800abca:	f000 855c 	beq.w	800b686 <_dtoa_r+0xb4e>
 800abce:	f10a 0303 	add.w	r3, sl, #3
 800abd2:	f000 bd56 	b.w	800b682 <_dtoa_r+0xb4a>
 800abd6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800abda:	2200      	movs	r2, #0
 800abdc:	ec51 0b17 	vmov	r0, r1, d7
 800abe0:	2300      	movs	r3, #0
 800abe2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800abe6:	f7f5 ff8f 	bl	8000b08 <__aeabi_dcmpeq>
 800abea:	4680      	mov	r8, r0
 800abec:	b158      	cbz	r0, 800ac06 <_dtoa_r+0xce>
 800abee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800abf0:	2301      	movs	r3, #1
 800abf2:	6013      	str	r3, [r2, #0]
 800abf4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abf6:	b113      	cbz	r3, 800abfe <_dtoa_r+0xc6>
 800abf8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800abfa:	4b86      	ldr	r3, [pc, #536]	@ (800ae14 <_dtoa_r+0x2dc>)
 800abfc:	6013      	str	r3, [r2, #0]
 800abfe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ae28 <_dtoa_r+0x2f0>
 800ac02:	f000 bd40 	b.w	800b686 <_dtoa_r+0xb4e>
 800ac06:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ac0a:	aa14      	add	r2, sp, #80	@ 0x50
 800ac0c:	a915      	add	r1, sp, #84	@ 0x54
 800ac0e:	4648      	mov	r0, r9
 800ac10:	f001 f984 	bl	800bf1c <__d2b>
 800ac14:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ac18:	9002      	str	r0, [sp, #8]
 800ac1a:	2e00      	cmp	r6, #0
 800ac1c:	d078      	beq.n	800ad10 <_dtoa_r+0x1d8>
 800ac1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac20:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ac24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac2c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ac30:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ac34:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ac38:	4619      	mov	r1, r3
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	4b76      	ldr	r3, [pc, #472]	@ (800ae18 <_dtoa_r+0x2e0>)
 800ac3e:	f7f5 fb43 	bl	80002c8 <__aeabi_dsub>
 800ac42:	a36b      	add	r3, pc, #428	@ (adr r3, 800adf0 <_dtoa_r+0x2b8>)
 800ac44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac48:	f7f5 fcf6 	bl	8000638 <__aeabi_dmul>
 800ac4c:	a36a      	add	r3, pc, #424	@ (adr r3, 800adf8 <_dtoa_r+0x2c0>)
 800ac4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac52:	f7f5 fb3b 	bl	80002cc <__adddf3>
 800ac56:	4604      	mov	r4, r0
 800ac58:	4630      	mov	r0, r6
 800ac5a:	460d      	mov	r5, r1
 800ac5c:	f7f5 fc82 	bl	8000564 <__aeabi_i2d>
 800ac60:	a367      	add	r3, pc, #412	@ (adr r3, 800ae00 <_dtoa_r+0x2c8>)
 800ac62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac66:	f7f5 fce7 	bl	8000638 <__aeabi_dmul>
 800ac6a:	4602      	mov	r2, r0
 800ac6c:	460b      	mov	r3, r1
 800ac6e:	4620      	mov	r0, r4
 800ac70:	4629      	mov	r1, r5
 800ac72:	f7f5 fb2b 	bl	80002cc <__adddf3>
 800ac76:	4604      	mov	r4, r0
 800ac78:	460d      	mov	r5, r1
 800ac7a:	f7f5 ff8d 	bl	8000b98 <__aeabi_d2iz>
 800ac7e:	2200      	movs	r2, #0
 800ac80:	4607      	mov	r7, r0
 800ac82:	2300      	movs	r3, #0
 800ac84:	4620      	mov	r0, r4
 800ac86:	4629      	mov	r1, r5
 800ac88:	f7f5 ff48 	bl	8000b1c <__aeabi_dcmplt>
 800ac8c:	b140      	cbz	r0, 800aca0 <_dtoa_r+0x168>
 800ac8e:	4638      	mov	r0, r7
 800ac90:	f7f5 fc68 	bl	8000564 <__aeabi_i2d>
 800ac94:	4622      	mov	r2, r4
 800ac96:	462b      	mov	r3, r5
 800ac98:	f7f5 ff36 	bl	8000b08 <__aeabi_dcmpeq>
 800ac9c:	b900      	cbnz	r0, 800aca0 <_dtoa_r+0x168>
 800ac9e:	3f01      	subs	r7, #1
 800aca0:	2f16      	cmp	r7, #22
 800aca2:	d852      	bhi.n	800ad4a <_dtoa_r+0x212>
 800aca4:	4b5d      	ldr	r3, [pc, #372]	@ (800ae1c <_dtoa_r+0x2e4>)
 800aca6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800acaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800acb2:	f7f5 ff33 	bl	8000b1c <__aeabi_dcmplt>
 800acb6:	2800      	cmp	r0, #0
 800acb8:	d049      	beq.n	800ad4e <_dtoa_r+0x216>
 800acba:	3f01      	subs	r7, #1
 800acbc:	2300      	movs	r3, #0
 800acbe:	9310      	str	r3, [sp, #64]	@ 0x40
 800acc0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800acc2:	1b9b      	subs	r3, r3, r6
 800acc4:	1e5a      	subs	r2, r3, #1
 800acc6:	bf45      	ittet	mi
 800acc8:	f1c3 0301 	rsbmi	r3, r3, #1
 800accc:	9300      	strmi	r3, [sp, #0]
 800acce:	2300      	movpl	r3, #0
 800acd0:	2300      	movmi	r3, #0
 800acd2:	9206      	str	r2, [sp, #24]
 800acd4:	bf54      	ite	pl
 800acd6:	9300      	strpl	r3, [sp, #0]
 800acd8:	9306      	strmi	r3, [sp, #24]
 800acda:	2f00      	cmp	r7, #0
 800acdc:	db39      	blt.n	800ad52 <_dtoa_r+0x21a>
 800acde:	9b06      	ldr	r3, [sp, #24]
 800ace0:	970d      	str	r7, [sp, #52]	@ 0x34
 800ace2:	443b      	add	r3, r7
 800ace4:	9306      	str	r3, [sp, #24]
 800ace6:	2300      	movs	r3, #0
 800ace8:	9308      	str	r3, [sp, #32]
 800acea:	9b07      	ldr	r3, [sp, #28]
 800acec:	2b09      	cmp	r3, #9
 800acee:	d863      	bhi.n	800adb8 <_dtoa_r+0x280>
 800acf0:	2b05      	cmp	r3, #5
 800acf2:	bfc4      	itt	gt
 800acf4:	3b04      	subgt	r3, #4
 800acf6:	9307      	strgt	r3, [sp, #28]
 800acf8:	9b07      	ldr	r3, [sp, #28]
 800acfa:	f1a3 0302 	sub.w	r3, r3, #2
 800acfe:	bfcc      	ite	gt
 800ad00:	2400      	movgt	r4, #0
 800ad02:	2401      	movle	r4, #1
 800ad04:	2b03      	cmp	r3, #3
 800ad06:	d863      	bhi.n	800add0 <_dtoa_r+0x298>
 800ad08:	e8df f003 	tbb	[pc, r3]
 800ad0c:	2b375452 	.word	0x2b375452
 800ad10:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ad14:	441e      	add	r6, r3
 800ad16:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ad1a:	2b20      	cmp	r3, #32
 800ad1c:	bfc1      	itttt	gt
 800ad1e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ad22:	409f      	lslgt	r7, r3
 800ad24:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ad28:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ad2c:	bfd6      	itet	le
 800ad2e:	f1c3 0320 	rsble	r3, r3, #32
 800ad32:	ea47 0003 	orrgt.w	r0, r7, r3
 800ad36:	fa04 f003 	lslle.w	r0, r4, r3
 800ad3a:	f7f5 fc03 	bl	8000544 <__aeabi_ui2d>
 800ad3e:	2201      	movs	r2, #1
 800ad40:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ad44:	3e01      	subs	r6, #1
 800ad46:	9212      	str	r2, [sp, #72]	@ 0x48
 800ad48:	e776      	b.n	800ac38 <_dtoa_r+0x100>
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e7b7      	b.n	800acbe <_dtoa_r+0x186>
 800ad4e:	9010      	str	r0, [sp, #64]	@ 0x40
 800ad50:	e7b6      	b.n	800acc0 <_dtoa_r+0x188>
 800ad52:	9b00      	ldr	r3, [sp, #0]
 800ad54:	1bdb      	subs	r3, r3, r7
 800ad56:	9300      	str	r3, [sp, #0]
 800ad58:	427b      	negs	r3, r7
 800ad5a:	9308      	str	r3, [sp, #32]
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ad60:	e7c3      	b.n	800acea <_dtoa_r+0x1b2>
 800ad62:	2301      	movs	r3, #1
 800ad64:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad68:	eb07 0b03 	add.w	fp, r7, r3
 800ad6c:	f10b 0301 	add.w	r3, fp, #1
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	9303      	str	r3, [sp, #12]
 800ad74:	bfb8      	it	lt
 800ad76:	2301      	movlt	r3, #1
 800ad78:	e006      	b.n	800ad88 <_dtoa_r+0x250>
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	dd28      	ble.n	800add6 <_dtoa_r+0x29e>
 800ad84:	469b      	mov	fp, r3
 800ad86:	9303      	str	r3, [sp, #12]
 800ad88:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ad8c:	2100      	movs	r1, #0
 800ad8e:	2204      	movs	r2, #4
 800ad90:	f102 0514 	add.w	r5, r2, #20
 800ad94:	429d      	cmp	r5, r3
 800ad96:	d926      	bls.n	800ade6 <_dtoa_r+0x2ae>
 800ad98:	6041      	str	r1, [r0, #4]
 800ad9a:	4648      	mov	r0, r9
 800ad9c:	f000 fd9c 	bl	800b8d8 <_Balloc>
 800ada0:	4682      	mov	sl, r0
 800ada2:	2800      	cmp	r0, #0
 800ada4:	d142      	bne.n	800ae2c <_dtoa_r+0x2f4>
 800ada6:	4b1e      	ldr	r3, [pc, #120]	@ (800ae20 <_dtoa_r+0x2e8>)
 800ada8:	4602      	mov	r2, r0
 800adaa:	f240 11af 	movw	r1, #431	@ 0x1af
 800adae:	e6da      	b.n	800ab66 <_dtoa_r+0x2e>
 800adb0:	2300      	movs	r3, #0
 800adb2:	e7e3      	b.n	800ad7c <_dtoa_r+0x244>
 800adb4:	2300      	movs	r3, #0
 800adb6:	e7d5      	b.n	800ad64 <_dtoa_r+0x22c>
 800adb8:	2401      	movs	r4, #1
 800adba:	2300      	movs	r3, #0
 800adbc:	9307      	str	r3, [sp, #28]
 800adbe:	9409      	str	r4, [sp, #36]	@ 0x24
 800adc0:	f04f 3bff 	mov.w	fp, #4294967295
 800adc4:	2200      	movs	r2, #0
 800adc6:	f8cd b00c 	str.w	fp, [sp, #12]
 800adca:	2312      	movs	r3, #18
 800adcc:	920c      	str	r2, [sp, #48]	@ 0x30
 800adce:	e7db      	b.n	800ad88 <_dtoa_r+0x250>
 800add0:	2301      	movs	r3, #1
 800add2:	9309      	str	r3, [sp, #36]	@ 0x24
 800add4:	e7f4      	b.n	800adc0 <_dtoa_r+0x288>
 800add6:	f04f 0b01 	mov.w	fp, #1
 800adda:	f8cd b00c 	str.w	fp, [sp, #12]
 800adde:	465b      	mov	r3, fp
 800ade0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ade4:	e7d0      	b.n	800ad88 <_dtoa_r+0x250>
 800ade6:	3101      	adds	r1, #1
 800ade8:	0052      	lsls	r2, r2, #1
 800adea:	e7d1      	b.n	800ad90 <_dtoa_r+0x258>
 800adec:	f3af 8000 	nop.w
 800adf0:	636f4361 	.word	0x636f4361
 800adf4:	3fd287a7 	.word	0x3fd287a7
 800adf8:	8b60c8b3 	.word	0x8b60c8b3
 800adfc:	3fc68a28 	.word	0x3fc68a28
 800ae00:	509f79fb 	.word	0x509f79fb
 800ae04:	3fd34413 	.word	0x3fd34413
 800ae08:	0800c84d 	.word	0x0800c84d
 800ae0c:	0800c864 	.word	0x0800c864
 800ae10:	7ff00000 	.word	0x7ff00000
 800ae14:	0800c81d 	.word	0x0800c81d
 800ae18:	3ff80000 	.word	0x3ff80000
 800ae1c:	0800c9b8 	.word	0x0800c9b8
 800ae20:	0800c8bc 	.word	0x0800c8bc
 800ae24:	0800c849 	.word	0x0800c849
 800ae28:	0800c81c 	.word	0x0800c81c
 800ae2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ae30:	6018      	str	r0, [r3, #0]
 800ae32:	9b03      	ldr	r3, [sp, #12]
 800ae34:	2b0e      	cmp	r3, #14
 800ae36:	f200 80a1 	bhi.w	800af7c <_dtoa_r+0x444>
 800ae3a:	2c00      	cmp	r4, #0
 800ae3c:	f000 809e 	beq.w	800af7c <_dtoa_r+0x444>
 800ae40:	2f00      	cmp	r7, #0
 800ae42:	dd33      	ble.n	800aeac <_dtoa_r+0x374>
 800ae44:	4b9c      	ldr	r3, [pc, #624]	@ (800b0b8 <_dtoa_r+0x580>)
 800ae46:	f007 020f 	and.w	r2, r7, #15
 800ae4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ae4e:	ed93 7b00 	vldr	d7, [r3]
 800ae52:	05f8      	lsls	r0, r7, #23
 800ae54:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800ae58:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ae5c:	d516      	bpl.n	800ae8c <_dtoa_r+0x354>
 800ae5e:	4b97      	ldr	r3, [pc, #604]	@ (800b0bc <_dtoa_r+0x584>)
 800ae60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ae68:	f7f5 fd10 	bl	800088c <__aeabi_ddiv>
 800ae6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae70:	f004 040f 	and.w	r4, r4, #15
 800ae74:	2603      	movs	r6, #3
 800ae76:	4d91      	ldr	r5, [pc, #580]	@ (800b0bc <_dtoa_r+0x584>)
 800ae78:	b954      	cbnz	r4, 800ae90 <_dtoa_r+0x358>
 800ae7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ae7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ae82:	f7f5 fd03 	bl	800088c <__aeabi_ddiv>
 800ae86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae8a:	e028      	b.n	800aede <_dtoa_r+0x3a6>
 800ae8c:	2602      	movs	r6, #2
 800ae8e:	e7f2      	b.n	800ae76 <_dtoa_r+0x33e>
 800ae90:	07e1      	lsls	r1, r4, #31
 800ae92:	d508      	bpl.n	800aea6 <_dtoa_r+0x36e>
 800ae94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ae98:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ae9c:	f7f5 fbcc 	bl	8000638 <__aeabi_dmul>
 800aea0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aea4:	3601      	adds	r6, #1
 800aea6:	1064      	asrs	r4, r4, #1
 800aea8:	3508      	adds	r5, #8
 800aeaa:	e7e5      	b.n	800ae78 <_dtoa_r+0x340>
 800aeac:	f000 80af 	beq.w	800b00e <_dtoa_r+0x4d6>
 800aeb0:	427c      	negs	r4, r7
 800aeb2:	4b81      	ldr	r3, [pc, #516]	@ (800b0b8 <_dtoa_r+0x580>)
 800aeb4:	4d81      	ldr	r5, [pc, #516]	@ (800b0bc <_dtoa_r+0x584>)
 800aeb6:	f004 020f 	and.w	r2, r4, #15
 800aeba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aec2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aec6:	f7f5 fbb7 	bl	8000638 <__aeabi_dmul>
 800aeca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aece:	1124      	asrs	r4, r4, #4
 800aed0:	2300      	movs	r3, #0
 800aed2:	2602      	movs	r6, #2
 800aed4:	2c00      	cmp	r4, #0
 800aed6:	f040 808f 	bne.w	800aff8 <_dtoa_r+0x4c0>
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d1d3      	bne.n	800ae86 <_dtoa_r+0x34e>
 800aede:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aee0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	f000 8094 	beq.w	800b012 <_dtoa_r+0x4da>
 800aeea:	4b75      	ldr	r3, [pc, #468]	@ (800b0c0 <_dtoa_r+0x588>)
 800aeec:	2200      	movs	r2, #0
 800aeee:	4620      	mov	r0, r4
 800aef0:	4629      	mov	r1, r5
 800aef2:	f7f5 fe13 	bl	8000b1c <__aeabi_dcmplt>
 800aef6:	2800      	cmp	r0, #0
 800aef8:	f000 808b 	beq.w	800b012 <_dtoa_r+0x4da>
 800aefc:	9b03      	ldr	r3, [sp, #12]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	f000 8087 	beq.w	800b012 <_dtoa_r+0x4da>
 800af04:	f1bb 0f00 	cmp.w	fp, #0
 800af08:	dd34      	ble.n	800af74 <_dtoa_r+0x43c>
 800af0a:	4620      	mov	r0, r4
 800af0c:	4b6d      	ldr	r3, [pc, #436]	@ (800b0c4 <_dtoa_r+0x58c>)
 800af0e:	2200      	movs	r2, #0
 800af10:	4629      	mov	r1, r5
 800af12:	f7f5 fb91 	bl	8000638 <__aeabi_dmul>
 800af16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af1a:	f107 38ff 	add.w	r8, r7, #4294967295
 800af1e:	3601      	adds	r6, #1
 800af20:	465c      	mov	r4, fp
 800af22:	4630      	mov	r0, r6
 800af24:	f7f5 fb1e 	bl	8000564 <__aeabi_i2d>
 800af28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af2c:	f7f5 fb84 	bl	8000638 <__aeabi_dmul>
 800af30:	4b65      	ldr	r3, [pc, #404]	@ (800b0c8 <_dtoa_r+0x590>)
 800af32:	2200      	movs	r2, #0
 800af34:	f7f5 f9ca 	bl	80002cc <__adddf3>
 800af38:	4605      	mov	r5, r0
 800af3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800af3e:	2c00      	cmp	r4, #0
 800af40:	d16a      	bne.n	800b018 <_dtoa_r+0x4e0>
 800af42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af46:	4b61      	ldr	r3, [pc, #388]	@ (800b0cc <_dtoa_r+0x594>)
 800af48:	2200      	movs	r2, #0
 800af4a:	f7f5 f9bd 	bl	80002c8 <__aeabi_dsub>
 800af4e:	4602      	mov	r2, r0
 800af50:	460b      	mov	r3, r1
 800af52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800af56:	462a      	mov	r2, r5
 800af58:	4633      	mov	r3, r6
 800af5a:	f7f5 fdfd 	bl	8000b58 <__aeabi_dcmpgt>
 800af5e:	2800      	cmp	r0, #0
 800af60:	f040 8298 	bne.w	800b494 <_dtoa_r+0x95c>
 800af64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800af68:	462a      	mov	r2, r5
 800af6a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800af6e:	f7f5 fdd5 	bl	8000b1c <__aeabi_dcmplt>
 800af72:	bb38      	cbnz	r0, 800afc4 <_dtoa_r+0x48c>
 800af74:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800af78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800af7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800af7e:	2b00      	cmp	r3, #0
 800af80:	f2c0 8157 	blt.w	800b232 <_dtoa_r+0x6fa>
 800af84:	2f0e      	cmp	r7, #14
 800af86:	f300 8154 	bgt.w	800b232 <_dtoa_r+0x6fa>
 800af8a:	4b4b      	ldr	r3, [pc, #300]	@ (800b0b8 <_dtoa_r+0x580>)
 800af8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800af90:	ed93 7b00 	vldr	d7, [r3]
 800af94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800af96:	2b00      	cmp	r3, #0
 800af98:	ed8d 7b00 	vstr	d7, [sp]
 800af9c:	f280 80e5 	bge.w	800b16a <_dtoa_r+0x632>
 800afa0:	9b03      	ldr	r3, [sp, #12]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	f300 80e1 	bgt.w	800b16a <_dtoa_r+0x632>
 800afa8:	d10c      	bne.n	800afc4 <_dtoa_r+0x48c>
 800afaa:	4b48      	ldr	r3, [pc, #288]	@ (800b0cc <_dtoa_r+0x594>)
 800afac:	2200      	movs	r2, #0
 800afae:	ec51 0b17 	vmov	r0, r1, d7
 800afb2:	f7f5 fb41 	bl	8000638 <__aeabi_dmul>
 800afb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afba:	f7f5 fdc3 	bl	8000b44 <__aeabi_dcmpge>
 800afbe:	2800      	cmp	r0, #0
 800afc0:	f000 8266 	beq.w	800b490 <_dtoa_r+0x958>
 800afc4:	2400      	movs	r4, #0
 800afc6:	4625      	mov	r5, r4
 800afc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800afca:	4656      	mov	r6, sl
 800afcc:	ea6f 0803 	mvn.w	r8, r3
 800afd0:	2700      	movs	r7, #0
 800afd2:	4621      	mov	r1, r4
 800afd4:	4648      	mov	r0, r9
 800afd6:	f000 fcbf 	bl	800b958 <_Bfree>
 800afda:	2d00      	cmp	r5, #0
 800afdc:	f000 80bd 	beq.w	800b15a <_dtoa_r+0x622>
 800afe0:	b12f      	cbz	r7, 800afee <_dtoa_r+0x4b6>
 800afe2:	42af      	cmp	r7, r5
 800afe4:	d003      	beq.n	800afee <_dtoa_r+0x4b6>
 800afe6:	4639      	mov	r1, r7
 800afe8:	4648      	mov	r0, r9
 800afea:	f000 fcb5 	bl	800b958 <_Bfree>
 800afee:	4629      	mov	r1, r5
 800aff0:	4648      	mov	r0, r9
 800aff2:	f000 fcb1 	bl	800b958 <_Bfree>
 800aff6:	e0b0      	b.n	800b15a <_dtoa_r+0x622>
 800aff8:	07e2      	lsls	r2, r4, #31
 800affa:	d505      	bpl.n	800b008 <_dtoa_r+0x4d0>
 800affc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b000:	f7f5 fb1a 	bl	8000638 <__aeabi_dmul>
 800b004:	3601      	adds	r6, #1
 800b006:	2301      	movs	r3, #1
 800b008:	1064      	asrs	r4, r4, #1
 800b00a:	3508      	adds	r5, #8
 800b00c:	e762      	b.n	800aed4 <_dtoa_r+0x39c>
 800b00e:	2602      	movs	r6, #2
 800b010:	e765      	b.n	800aede <_dtoa_r+0x3a6>
 800b012:	9c03      	ldr	r4, [sp, #12]
 800b014:	46b8      	mov	r8, r7
 800b016:	e784      	b.n	800af22 <_dtoa_r+0x3ea>
 800b018:	4b27      	ldr	r3, [pc, #156]	@ (800b0b8 <_dtoa_r+0x580>)
 800b01a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b01c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b020:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b024:	4454      	add	r4, sl
 800b026:	2900      	cmp	r1, #0
 800b028:	d054      	beq.n	800b0d4 <_dtoa_r+0x59c>
 800b02a:	4929      	ldr	r1, [pc, #164]	@ (800b0d0 <_dtoa_r+0x598>)
 800b02c:	2000      	movs	r0, #0
 800b02e:	f7f5 fc2d 	bl	800088c <__aeabi_ddiv>
 800b032:	4633      	mov	r3, r6
 800b034:	462a      	mov	r2, r5
 800b036:	f7f5 f947 	bl	80002c8 <__aeabi_dsub>
 800b03a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b03e:	4656      	mov	r6, sl
 800b040:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b044:	f7f5 fda8 	bl	8000b98 <__aeabi_d2iz>
 800b048:	4605      	mov	r5, r0
 800b04a:	f7f5 fa8b 	bl	8000564 <__aeabi_i2d>
 800b04e:	4602      	mov	r2, r0
 800b050:	460b      	mov	r3, r1
 800b052:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b056:	f7f5 f937 	bl	80002c8 <__aeabi_dsub>
 800b05a:	3530      	adds	r5, #48	@ 0x30
 800b05c:	4602      	mov	r2, r0
 800b05e:	460b      	mov	r3, r1
 800b060:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b064:	f806 5b01 	strb.w	r5, [r6], #1
 800b068:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b06c:	f7f5 fd56 	bl	8000b1c <__aeabi_dcmplt>
 800b070:	2800      	cmp	r0, #0
 800b072:	d172      	bne.n	800b15a <_dtoa_r+0x622>
 800b074:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b078:	4911      	ldr	r1, [pc, #68]	@ (800b0c0 <_dtoa_r+0x588>)
 800b07a:	2000      	movs	r0, #0
 800b07c:	f7f5 f924 	bl	80002c8 <__aeabi_dsub>
 800b080:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b084:	f7f5 fd4a 	bl	8000b1c <__aeabi_dcmplt>
 800b088:	2800      	cmp	r0, #0
 800b08a:	f040 80b4 	bne.w	800b1f6 <_dtoa_r+0x6be>
 800b08e:	42a6      	cmp	r6, r4
 800b090:	f43f af70 	beq.w	800af74 <_dtoa_r+0x43c>
 800b094:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b098:	4b0a      	ldr	r3, [pc, #40]	@ (800b0c4 <_dtoa_r+0x58c>)
 800b09a:	2200      	movs	r2, #0
 800b09c:	f7f5 facc 	bl	8000638 <__aeabi_dmul>
 800b0a0:	4b08      	ldr	r3, [pc, #32]	@ (800b0c4 <_dtoa_r+0x58c>)
 800b0a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0ac:	f7f5 fac4 	bl	8000638 <__aeabi_dmul>
 800b0b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b0b4:	e7c4      	b.n	800b040 <_dtoa_r+0x508>
 800b0b6:	bf00      	nop
 800b0b8:	0800c9b8 	.word	0x0800c9b8
 800b0bc:	0800c990 	.word	0x0800c990
 800b0c0:	3ff00000 	.word	0x3ff00000
 800b0c4:	40240000 	.word	0x40240000
 800b0c8:	401c0000 	.word	0x401c0000
 800b0cc:	40140000 	.word	0x40140000
 800b0d0:	3fe00000 	.word	0x3fe00000
 800b0d4:	4631      	mov	r1, r6
 800b0d6:	4628      	mov	r0, r5
 800b0d8:	f7f5 faae 	bl	8000638 <__aeabi_dmul>
 800b0dc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b0e0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b0e2:	4656      	mov	r6, sl
 800b0e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0e8:	f7f5 fd56 	bl	8000b98 <__aeabi_d2iz>
 800b0ec:	4605      	mov	r5, r0
 800b0ee:	f7f5 fa39 	bl	8000564 <__aeabi_i2d>
 800b0f2:	4602      	mov	r2, r0
 800b0f4:	460b      	mov	r3, r1
 800b0f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0fa:	f7f5 f8e5 	bl	80002c8 <__aeabi_dsub>
 800b0fe:	3530      	adds	r5, #48	@ 0x30
 800b100:	f806 5b01 	strb.w	r5, [r6], #1
 800b104:	4602      	mov	r2, r0
 800b106:	460b      	mov	r3, r1
 800b108:	42a6      	cmp	r6, r4
 800b10a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b10e:	f04f 0200 	mov.w	r2, #0
 800b112:	d124      	bne.n	800b15e <_dtoa_r+0x626>
 800b114:	4baf      	ldr	r3, [pc, #700]	@ (800b3d4 <_dtoa_r+0x89c>)
 800b116:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b11a:	f7f5 f8d7 	bl	80002cc <__adddf3>
 800b11e:	4602      	mov	r2, r0
 800b120:	460b      	mov	r3, r1
 800b122:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b126:	f7f5 fd17 	bl	8000b58 <__aeabi_dcmpgt>
 800b12a:	2800      	cmp	r0, #0
 800b12c:	d163      	bne.n	800b1f6 <_dtoa_r+0x6be>
 800b12e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b132:	49a8      	ldr	r1, [pc, #672]	@ (800b3d4 <_dtoa_r+0x89c>)
 800b134:	2000      	movs	r0, #0
 800b136:	f7f5 f8c7 	bl	80002c8 <__aeabi_dsub>
 800b13a:	4602      	mov	r2, r0
 800b13c:	460b      	mov	r3, r1
 800b13e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b142:	f7f5 fceb 	bl	8000b1c <__aeabi_dcmplt>
 800b146:	2800      	cmp	r0, #0
 800b148:	f43f af14 	beq.w	800af74 <_dtoa_r+0x43c>
 800b14c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b14e:	1e73      	subs	r3, r6, #1
 800b150:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b152:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b156:	2b30      	cmp	r3, #48	@ 0x30
 800b158:	d0f8      	beq.n	800b14c <_dtoa_r+0x614>
 800b15a:	4647      	mov	r7, r8
 800b15c:	e03b      	b.n	800b1d6 <_dtoa_r+0x69e>
 800b15e:	4b9e      	ldr	r3, [pc, #632]	@ (800b3d8 <_dtoa_r+0x8a0>)
 800b160:	f7f5 fa6a 	bl	8000638 <__aeabi_dmul>
 800b164:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b168:	e7bc      	b.n	800b0e4 <_dtoa_r+0x5ac>
 800b16a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b16e:	4656      	mov	r6, sl
 800b170:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b174:	4620      	mov	r0, r4
 800b176:	4629      	mov	r1, r5
 800b178:	f7f5 fb88 	bl	800088c <__aeabi_ddiv>
 800b17c:	f7f5 fd0c 	bl	8000b98 <__aeabi_d2iz>
 800b180:	4680      	mov	r8, r0
 800b182:	f7f5 f9ef 	bl	8000564 <__aeabi_i2d>
 800b186:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b18a:	f7f5 fa55 	bl	8000638 <__aeabi_dmul>
 800b18e:	4602      	mov	r2, r0
 800b190:	460b      	mov	r3, r1
 800b192:	4620      	mov	r0, r4
 800b194:	4629      	mov	r1, r5
 800b196:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b19a:	f7f5 f895 	bl	80002c8 <__aeabi_dsub>
 800b19e:	f806 4b01 	strb.w	r4, [r6], #1
 800b1a2:	9d03      	ldr	r5, [sp, #12]
 800b1a4:	eba6 040a 	sub.w	r4, r6, sl
 800b1a8:	42a5      	cmp	r5, r4
 800b1aa:	4602      	mov	r2, r0
 800b1ac:	460b      	mov	r3, r1
 800b1ae:	d133      	bne.n	800b218 <_dtoa_r+0x6e0>
 800b1b0:	f7f5 f88c 	bl	80002cc <__adddf3>
 800b1b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1b8:	4604      	mov	r4, r0
 800b1ba:	460d      	mov	r5, r1
 800b1bc:	f7f5 fccc 	bl	8000b58 <__aeabi_dcmpgt>
 800b1c0:	b9c0      	cbnz	r0, 800b1f4 <_dtoa_r+0x6bc>
 800b1c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1c6:	4620      	mov	r0, r4
 800b1c8:	4629      	mov	r1, r5
 800b1ca:	f7f5 fc9d 	bl	8000b08 <__aeabi_dcmpeq>
 800b1ce:	b110      	cbz	r0, 800b1d6 <_dtoa_r+0x69e>
 800b1d0:	f018 0f01 	tst.w	r8, #1
 800b1d4:	d10e      	bne.n	800b1f4 <_dtoa_r+0x6bc>
 800b1d6:	9902      	ldr	r1, [sp, #8]
 800b1d8:	4648      	mov	r0, r9
 800b1da:	f000 fbbd 	bl	800b958 <_Bfree>
 800b1de:	2300      	movs	r3, #0
 800b1e0:	7033      	strb	r3, [r6, #0]
 800b1e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b1e4:	3701      	adds	r7, #1
 800b1e6:	601f      	str	r7, [r3, #0]
 800b1e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	f000 824b 	beq.w	800b686 <_dtoa_r+0xb4e>
 800b1f0:	601e      	str	r6, [r3, #0]
 800b1f2:	e248      	b.n	800b686 <_dtoa_r+0xb4e>
 800b1f4:	46b8      	mov	r8, r7
 800b1f6:	4633      	mov	r3, r6
 800b1f8:	461e      	mov	r6, r3
 800b1fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1fe:	2a39      	cmp	r2, #57	@ 0x39
 800b200:	d106      	bne.n	800b210 <_dtoa_r+0x6d8>
 800b202:	459a      	cmp	sl, r3
 800b204:	d1f8      	bne.n	800b1f8 <_dtoa_r+0x6c0>
 800b206:	2230      	movs	r2, #48	@ 0x30
 800b208:	f108 0801 	add.w	r8, r8, #1
 800b20c:	f88a 2000 	strb.w	r2, [sl]
 800b210:	781a      	ldrb	r2, [r3, #0]
 800b212:	3201      	adds	r2, #1
 800b214:	701a      	strb	r2, [r3, #0]
 800b216:	e7a0      	b.n	800b15a <_dtoa_r+0x622>
 800b218:	4b6f      	ldr	r3, [pc, #444]	@ (800b3d8 <_dtoa_r+0x8a0>)
 800b21a:	2200      	movs	r2, #0
 800b21c:	f7f5 fa0c 	bl	8000638 <__aeabi_dmul>
 800b220:	2200      	movs	r2, #0
 800b222:	2300      	movs	r3, #0
 800b224:	4604      	mov	r4, r0
 800b226:	460d      	mov	r5, r1
 800b228:	f7f5 fc6e 	bl	8000b08 <__aeabi_dcmpeq>
 800b22c:	2800      	cmp	r0, #0
 800b22e:	d09f      	beq.n	800b170 <_dtoa_r+0x638>
 800b230:	e7d1      	b.n	800b1d6 <_dtoa_r+0x69e>
 800b232:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b234:	2a00      	cmp	r2, #0
 800b236:	f000 80ea 	beq.w	800b40e <_dtoa_r+0x8d6>
 800b23a:	9a07      	ldr	r2, [sp, #28]
 800b23c:	2a01      	cmp	r2, #1
 800b23e:	f300 80cd 	bgt.w	800b3dc <_dtoa_r+0x8a4>
 800b242:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b244:	2a00      	cmp	r2, #0
 800b246:	f000 80c1 	beq.w	800b3cc <_dtoa_r+0x894>
 800b24a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b24e:	9c08      	ldr	r4, [sp, #32]
 800b250:	9e00      	ldr	r6, [sp, #0]
 800b252:	9a00      	ldr	r2, [sp, #0]
 800b254:	441a      	add	r2, r3
 800b256:	9200      	str	r2, [sp, #0]
 800b258:	9a06      	ldr	r2, [sp, #24]
 800b25a:	2101      	movs	r1, #1
 800b25c:	441a      	add	r2, r3
 800b25e:	4648      	mov	r0, r9
 800b260:	9206      	str	r2, [sp, #24]
 800b262:	f000 fc2d 	bl	800bac0 <__i2b>
 800b266:	4605      	mov	r5, r0
 800b268:	b166      	cbz	r6, 800b284 <_dtoa_r+0x74c>
 800b26a:	9b06      	ldr	r3, [sp, #24]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	dd09      	ble.n	800b284 <_dtoa_r+0x74c>
 800b270:	42b3      	cmp	r3, r6
 800b272:	9a00      	ldr	r2, [sp, #0]
 800b274:	bfa8      	it	ge
 800b276:	4633      	movge	r3, r6
 800b278:	1ad2      	subs	r2, r2, r3
 800b27a:	9200      	str	r2, [sp, #0]
 800b27c:	9a06      	ldr	r2, [sp, #24]
 800b27e:	1af6      	subs	r6, r6, r3
 800b280:	1ad3      	subs	r3, r2, r3
 800b282:	9306      	str	r3, [sp, #24]
 800b284:	9b08      	ldr	r3, [sp, #32]
 800b286:	b30b      	cbz	r3, 800b2cc <_dtoa_r+0x794>
 800b288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	f000 80c6 	beq.w	800b41c <_dtoa_r+0x8e4>
 800b290:	2c00      	cmp	r4, #0
 800b292:	f000 80c0 	beq.w	800b416 <_dtoa_r+0x8de>
 800b296:	4629      	mov	r1, r5
 800b298:	4622      	mov	r2, r4
 800b29a:	4648      	mov	r0, r9
 800b29c:	f000 fcc8 	bl	800bc30 <__pow5mult>
 800b2a0:	9a02      	ldr	r2, [sp, #8]
 800b2a2:	4601      	mov	r1, r0
 800b2a4:	4605      	mov	r5, r0
 800b2a6:	4648      	mov	r0, r9
 800b2a8:	f000 fc20 	bl	800baec <__multiply>
 800b2ac:	9902      	ldr	r1, [sp, #8]
 800b2ae:	4680      	mov	r8, r0
 800b2b0:	4648      	mov	r0, r9
 800b2b2:	f000 fb51 	bl	800b958 <_Bfree>
 800b2b6:	9b08      	ldr	r3, [sp, #32]
 800b2b8:	1b1b      	subs	r3, r3, r4
 800b2ba:	9308      	str	r3, [sp, #32]
 800b2bc:	f000 80b1 	beq.w	800b422 <_dtoa_r+0x8ea>
 800b2c0:	9a08      	ldr	r2, [sp, #32]
 800b2c2:	4641      	mov	r1, r8
 800b2c4:	4648      	mov	r0, r9
 800b2c6:	f000 fcb3 	bl	800bc30 <__pow5mult>
 800b2ca:	9002      	str	r0, [sp, #8]
 800b2cc:	2101      	movs	r1, #1
 800b2ce:	4648      	mov	r0, r9
 800b2d0:	f000 fbf6 	bl	800bac0 <__i2b>
 800b2d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b2d6:	4604      	mov	r4, r0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	f000 81d8 	beq.w	800b68e <_dtoa_r+0xb56>
 800b2de:	461a      	mov	r2, r3
 800b2e0:	4601      	mov	r1, r0
 800b2e2:	4648      	mov	r0, r9
 800b2e4:	f000 fca4 	bl	800bc30 <__pow5mult>
 800b2e8:	9b07      	ldr	r3, [sp, #28]
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	4604      	mov	r4, r0
 800b2ee:	f300 809f 	bgt.w	800b430 <_dtoa_r+0x8f8>
 800b2f2:	9b04      	ldr	r3, [sp, #16]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	f040 8097 	bne.w	800b428 <_dtoa_r+0x8f0>
 800b2fa:	9b05      	ldr	r3, [sp, #20]
 800b2fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b300:	2b00      	cmp	r3, #0
 800b302:	f040 8093 	bne.w	800b42c <_dtoa_r+0x8f4>
 800b306:	9b05      	ldr	r3, [sp, #20]
 800b308:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b30c:	0d1b      	lsrs	r3, r3, #20
 800b30e:	051b      	lsls	r3, r3, #20
 800b310:	b133      	cbz	r3, 800b320 <_dtoa_r+0x7e8>
 800b312:	9b00      	ldr	r3, [sp, #0]
 800b314:	3301      	adds	r3, #1
 800b316:	9300      	str	r3, [sp, #0]
 800b318:	9b06      	ldr	r3, [sp, #24]
 800b31a:	3301      	adds	r3, #1
 800b31c:	9306      	str	r3, [sp, #24]
 800b31e:	2301      	movs	r3, #1
 800b320:	9308      	str	r3, [sp, #32]
 800b322:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b324:	2b00      	cmp	r3, #0
 800b326:	f000 81b8 	beq.w	800b69a <_dtoa_r+0xb62>
 800b32a:	6923      	ldr	r3, [r4, #16]
 800b32c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b330:	6918      	ldr	r0, [r3, #16]
 800b332:	f000 fb79 	bl	800ba28 <__hi0bits>
 800b336:	f1c0 0020 	rsb	r0, r0, #32
 800b33a:	9b06      	ldr	r3, [sp, #24]
 800b33c:	4418      	add	r0, r3
 800b33e:	f010 001f 	ands.w	r0, r0, #31
 800b342:	f000 8082 	beq.w	800b44a <_dtoa_r+0x912>
 800b346:	f1c0 0320 	rsb	r3, r0, #32
 800b34a:	2b04      	cmp	r3, #4
 800b34c:	dd73      	ble.n	800b436 <_dtoa_r+0x8fe>
 800b34e:	9b00      	ldr	r3, [sp, #0]
 800b350:	f1c0 001c 	rsb	r0, r0, #28
 800b354:	4403      	add	r3, r0
 800b356:	9300      	str	r3, [sp, #0]
 800b358:	9b06      	ldr	r3, [sp, #24]
 800b35a:	4403      	add	r3, r0
 800b35c:	4406      	add	r6, r0
 800b35e:	9306      	str	r3, [sp, #24]
 800b360:	9b00      	ldr	r3, [sp, #0]
 800b362:	2b00      	cmp	r3, #0
 800b364:	dd05      	ble.n	800b372 <_dtoa_r+0x83a>
 800b366:	9902      	ldr	r1, [sp, #8]
 800b368:	461a      	mov	r2, r3
 800b36a:	4648      	mov	r0, r9
 800b36c:	f000 fcba 	bl	800bce4 <__lshift>
 800b370:	9002      	str	r0, [sp, #8]
 800b372:	9b06      	ldr	r3, [sp, #24]
 800b374:	2b00      	cmp	r3, #0
 800b376:	dd05      	ble.n	800b384 <_dtoa_r+0x84c>
 800b378:	4621      	mov	r1, r4
 800b37a:	461a      	mov	r2, r3
 800b37c:	4648      	mov	r0, r9
 800b37e:	f000 fcb1 	bl	800bce4 <__lshift>
 800b382:	4604      	mov	r4, r0
 800b384:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b386:	2b00      	cmp	r3, #0
 800b388:	d061      	beq.n	800b44e <_dtoa_r+0x916>
 800b38a:	9802      	ldr	r0, [sp, #8]
 800b38c:	4621      	mov	r1, r4
 800b38e:	f000 fd15 	bl	800bdbc <__mcmp>
 800b392:	2800      	cmp	r0, #0
 800b394:	da5b      	bge.n	800b44e <_dtoa_r+0x916>
 800b396:	2300      	movs	r3, #0
 800b398:	9902      	ldr	r1, [sp, #8]
 800b39a:	220a      	movs	r2, #10
 800b39c:	4648      	mov	r0, r9
 800b39e:	f000 fafd 	bl	800b99c <__multadd>
 800b3a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b3a4:	9002      	str	r0, [sp, #8]
 800b3a6:	f107 38ff 	add.w	r8, r7, #4294967295
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	f000 8177 	beq.w	800b69e <_dtoa_r+0xb66>
 800b3b0:	4629      	mov	r1, r5
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	220a      	movs	r2, #10
 800b3b6:	4648      	mov	r0, r9
 800b3b8:	f000 faf0 	bl	800b99c <__multadd>
 800b3bc:	f1bb 0f00 	cmp.w	fp, #0
 800b3c0:	4605      	mov	r5, r0
 800b3c2:	dc6f      	bgt.n	800b4a4 <_dtoa_r+0x96c>
 800b3c4:	9b07      	ldr	r3, [sp, #28]
 800b3c6:	2b02      	cmp	r3, #2
 800b3c8:	dc49      	bgt.n	800b45e <_dtoa_r+0x926>
 800b3ca:	e06b      	b.n	800b4a4 <_dtoa_r+0x96c>
 800b3cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b3ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b3d2:	e73c      	b.n	800b24e <_dtoa_r+0x716>
 800b3d4:	3fe00000 	.word	0x3fe00000
 800b3d8:	40240000 	.word	0x40240000
 800b3dc:	9b03      	ldr	r3, [sp, #12]
 800b3de:	1e5c      	subs	r4, r3, #1
 800b3e0:	9b08      	ldr	r3, [sp, #32]
 800b3e2:	42a3      	cmp	r3, r4
 800b3e4:	db09      	blt.n	800b3fa <_dtoa_r+0x8c2>
 800b3e6:	1b1c      	subs	r4, r3, r4
 800b3e8:	9b03      	ldr	r3, [sp, #12]
 800b3ea:	2b00      	cmp	r3, #0
 800b3ec:	f6bf af30 	bge.w	800b250 <_dtoa_r+0x718>
 800b3f0:	9b00      	ldr	r3, [sp, #0]
 800b3f2:	9a03      	ldr	r2, [sp, #12]
 800b3f4:	1a9e      	subs	r6, r3, r2
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	e72b      	b.n	800b252 <_dtoa_r+0x71a>
 800b3fa:	9b08      	ldr	r3, [sp, #32]
 800b3fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b3fe:	9408      	str	r4, [sp, #32]
 800b400:	1ae3      	subs	r3, r4, r3
 800b402:	441a      	add	r2, r3
 800b404:	9e00      	ldr	r6, [sp, #0]
 800b406:	9b03      	ldr	r3, [sp, #12]
 800b408:	920d      	str	r2, [sp, #52]	@ 0x34
 800b40a:	2400      	movs	r4, #0
 800b40c:	e721      	b.n	800b252 <_dtoa_r+0x71a>
 800b40e:	9c08      	ldr	r4, [sp, #32]
 800b410:	9e00      	ldr	r6, [sp, #0]
 800b412:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b414:	e728      	b.n	800b268 <_dtoa_r+0x730>
 800b416:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b41a:	e751      	b.n	800b2c0 <_dtoa_r+0x788>
 800b41c:	9a08      	ldr	r2, [sp, #32]
 800b41e:	9902      	ldr	r1, [sp, #8]
 800b420:	e750      	b.n	800b2c4 <_dtoa_r+0x78c>
 800b422:	f8cd 8008 	str.w	r8, [sp, #8]
 800b426:	e751      	b.n	800b2cc <_dtoa_r+0x794>
 800b428:	2300      	movs	r3, #0
 800b42a:	e779      	b.n	800b320 <_dtoa_r+0x7e8>
 800b42c:	9b04      	ldr	r3, [sp, #16]
 800b42e:	e777      	b.n	800b320 <_dtoa_r+0x7e8>
 800b430:	2300      	movs	r3, #0
 800b432:	9308      	str	r3, [sp, #32]
 800b434:	e779      	b.n	800b32a <_dtoa_r+0x7f2>
 800b436:	d093      	beq.n	800b360 <_dtoa_r+0x828>
 800b438:	9a00      	ldr	r2, [sp, #0]
 800b43a:	331c      	adds	r3, #28
 800b43c:	441a      	add	r2, r3
 800b43e:	9200      	str	r2, [sp, #0]
 800b440:	9a06      	ldr	r2, [sp, #24]
 800b442:	441a      	add	r2, r3
 800b444:	441e      	add	r6, r3
 800b446:	9206      	str	r2, [sp, #24]
 800b448:	e78a      	b.n	800b360 <_dtoa_r+0x828>
 800b44a:	4603      	mov	r3, r0
 800b44c:	e7f4      	b.n	800b438 <_dtoa_r+0x900>
 800b44e:	9b03      	ldr	r3, [sp, #12]
 800b450:	2b00      	cmp	r3, #0
 800b452:	46b8      	mov	r8, r7
 800b454:	dc20      	bgt.n	800b498 <_dtoa_r+0x960>
 800b456:	469b      	mov	fp, r3
 800b458:	9b07      	ldr	r3, [sp, #28]
 800b45a:	2b02      	cmp	r3, #2
 800b45c:	dd1e      	ble.n	800b49c <_dtoa_r+0x964>
 800b45e:	f1bb 0f00 	cmp.w	fp, #0
 800b462:	f47f adb1 	bne.w	800afc8 <_dtoa_r+0x490>
 800b466:	4621      	mov	r1, r4
 800b468:	465b      	mov	r3, fp
 800b46a:	2205      	movs	r2, #5
 800b46c:	4648      	mov	r0, r9
 800b46e:	f000 fa95 	bl	800b99c <__multadd>
 800b472:	4601      	mov	r1, r0
 800b474:	4604      	mov	r4, r0
 800b476:	9802      	ldr	r0, [sp, #8]
 800b478:	f000 fca0 	bl	800bdbc <__mcmp>
 800b47c:	2800      	cmp	r0, #0
 800b47e:	f77f ada3 	ble.w	800afc8 <_dtoa_r+0x490>
 800b482:	4656      	mov	r6, sl
 800b484:	2331      	movs	r3, #49	@ 0x31
 800b486:	f806 3b01 	strb.w	r3, [r6], #1
 800b48a:	f108 0801 	add.w	r8, r8, #1
 800b48e:	e59f      	b.n	800afd0 <_dtoa_r+0x498>
 800b490:	9c03      	ldr	r4, [sp, #12]
 800b492:	46b8      	mov	r8, r7
 800b494:	4625      	mov	r5, r4
 800b496:	e7f4      	b.n	800b482 <_dtoa_r+0x94a>
 800b498:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b49c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	f000 8101 	beq.w	800b6a6 <_dtoa_r+0xb6e>
 800b4a4:	2e00      	cmp	r6, #0
 800b4a6:	dd05      	ble.n	800b4b4 <_dtoa_r+0x97c>
 800b4a8:	4629      	mov	r1, r5
 800b4aa:	4632      	mov	r2, r6
 800b4ac:	4648      	mov	r0, r9
 800b4ae:	f000 fc19 	bl	800bce4 <__lshift>
 800b4b2:	4605      	mov	r5, r0
 800b4b4:	9b08      	ldr	r3, [sp, #32]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d05c      	beq.n	800b574 <_dtoa_r+0xa3c>
 800b4ba:	6869      	ldr	r1, [r5, #4]
 800b4bc:	4648      	mov	r0, r9
 800b4be:	f000 fa0b 	bl	800b8d8 <_Balloc>
 800b4c2:	4606      	mov	r6, r0
 800b4c4:	b928      	cbnz	r0, 800b4d2 <_dtoa_r+0x99a>
 800b4c6:	4b82      	ldr	r3, [pc, #520]	@ (800b6d0 <_dtoa_r+0xb98>)
 800b4c8:	4602      	mov	r2, r0
 800b4ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b4ce:	f7ff bb4a 	b.w	800ab66 <_dtoa_r+0x2e>
 800b4d2:	692a      	ldr	r2, [r5, #16]
 800b4d4:	3202      	adds	r2, #2
 800b4d6:	0092      	lsls	r2, r2, #2
 800b4d8:	f105 010c 	add.w	r1, r5, #12
 800b4dc:	300c      	adds	r0, #12
 800b4de:	f7ff fa92 	bl	800aa06 <memcpy>
 800b4e2:	2201      	movs	r2, #1
 800b4e4:	4631      	mov	r1, r6
 800b4e6:	4648      	mov	r0, r9
 800b4e8:	f000 fbfc 	bl	800bce4 <__lshift>
 800b4ec:	f10a 0301 	add.w	r3, sl, #1
 800b4f0:	9300      	str	r3, [sp, #0]
 800b4f2:	eb0a 030b 	add.w	r3, sl, fp
 800b4f6:	9308      	str	r3, [sp, #32]
 800b4f8:	9b04      	ldr	r3, [sp, #16]
 800b4fa:	f003 0301 	and.w	r3, r3, #1
 800b4fe:	462f      	mov	r7, r5
 800b500:	9306      	str	r3, [sp, #24]
 800b502:	4605      	mov	r5, r0
 800b504:	9b00      	ldr	r3, [sp, #0]
 800b506:	9802      	ldr	r0, [sp, #8]
 800b508:	4621      	mov	r1, r4
 800b50a:	f103 3bff 	add.w	fp, r3, #4294967295
 800b50e:	f7ff fa88 	bl	800aa22 <quorem>
 800b512:	4603      	mov	r3, r0
 800b514:	3330      	adds	r3, #48	@ 0x30
 800b516:	9003      	str	r0, [sp, #12]
 800b518:	4639      	mov	r1, r7
 800b51a:	9802      	ldr	r0, [sp, #8]
 800b51c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b51e:	f000 fc4d 	bl	800bdbc <__mcmp>
 800b522:	462a      	mov	r2, r5
 800b524:	9004      	str	r0, [sp, #16]
 800b526:	4621      	mov	r1, r4
 800b528:	4648      	mov	r0, r9
 800b52a:	f000 fc63 	bl	800bdf4 <__mdiff>
 800b52e:	68c2      	ldr	r2, [r0, #12]
 800b530:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b532:	4606      	mov	r6, r0
 800b534:	bb02      	cbnz	r2, 800b578 <_dtoa_r+0xa40>
 800b536:	4601      	mov	r1, r0
 800b538:	9802      	ldr	r0, [sp, #8]
 800b53a:	f000 fc3f 	bl	800bdbc <__mcmp>
 800b53e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b540:	4602      	mov	r2, r0
 800b542:	4631      	mov	r1, r6
 800b544:	4648      	mov	r0, r9
 800b546:	920c      	str	r2, [sp, #48]	@ 0x30
 800b548:	9309      	str	r3, [sp, #36]	@ 0x24
 800b54a:	f000 fa05 	bl	800b958 <_Bfree>
 800b54e:	9b07      	ldr	r3, [sp, #28]
 800b550:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b552:	9e00      	ldr	r6, [sp, #0]
 800b554:	ea42 0103 	orr.w	r1, r2, r3
 800b558:	9b06      	ldr	r3, [sp, #24]
 800b55a:	4319      	orrs	r1, r3
 800b55c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b55e:	d10d      	bne.n	800b57c <_dtoa_r+0xa44>
 800b560:	2b39      	cmp	r3, #57	@ 0x39
 800b562:	d027      	beq.n	800b5b4 <_dtoa_r+0xa7c>
 800b564:	9a04      	ldr	r2, [sp, #16]
 800b566:	2a00      	cmp	r2, #0
 800b568:	dd01      	ble.n	800b56e <_dtoa_r+0xa36>
 800b56a:	9b03      	ldr	r3, [sp, #12]
 800b56c:	3331      	adds	r3, #49	@ 0x31
 800b56e:	f88b 3000 	strb.w	r3, [fp]
 800b572:	e52e      	b.n	800afd2 <_dtoa_r+0x49a>
 800b574:	4628      	mov	r0, r5
 800b576:	e7b9      	b.n	800b4ec <_dtoa_r+0x9b4>
 800b578:	2201      	movs	r2, #1
 800b57a:	e7e2      	b.n	800b542 <_dtoa_r+0xa0a>
 800b57c:	9904      	ldr	r1, [sp, #16]
 800b57e:	2900      	cmp	r1, #0
 800b580:	db04      	blt.n	800b58c <_dtoa_r+0xa54>
 800b582:	9807      	ldr	r0, [sp, #28]
 800b584:	4301      	orrs	r1, r0
 800b586:	9806      	ldr	r0, [sp, #24]
 800b588:	4301      	orrs	r1, r0
 800b58a:	d120      	bne.n	800b5ce <_dtoa_r+0xa96>
 800b58c:	2a00      	cmp	r2, #0
 800b58e:	ddee      	ble.n	800b56e <_dtoa_r+0xa36>
 800b590:	9902      	ldr	r1, [sp, #8]
 800b592:	9300      	str	r3, [sp, #0]
 800b594:	2201      	movs	r2, #1
 800b596:	4648      	mov	r0, r9
 800b598:	f000 fba4 	bl	800bce4 <__lshift>
 800b59c:	4621      	mov	r1, r4
 800b59e:	9002      	str	r0, [sp, #8]
 800b5a0:	f000 fc0c 	bl	800bdbc <__mcmp>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	9b00      	ldr	r3, [sp, #0]
 800b5a8:	dc02      	bgt.n	800b5b0 <_dtoa_r+0xa78>
 800b5aa:	d1e0      	bne.n	800b56e <_dtoa_r+0xa36>
 800b5ac:	07da      	lsls	r2, r3, #31
 800b5ae:	d5de      	bpl.n	800b56e <_dtoa_r+0xa36>
 800b5b0:	2b39      	cmp	r3, #57	@ 0x39
 800b5b2:	d1da      	bne.n	800b56a <_dtoa_r+0xa32>
 800b5b4:	2339      	movs	r3, #57	@ 0x39
 800b5b6:	f88b 3000 	strb.w	r3, [fp]
 800b5ba:	4633      	mov	r3, r6
 800b5bc:	461e      	mov	r6, r3
 800b5be:	3b01      	subs	r3, #1
 800b5c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b5c4:	2a39      	cmp	r2, #57	@ 0x39
 800b5c6:	d04e      	beq.n	800b666 <_dtoa_r+0xb2e>
 800b5c8:	3201      	adds	r2, #1
 800b5ca:	701a      	strb	r2, [r3, #0]
 800b5cc:	e501      	b.n	800afd2 <_dtoa_r+0x49a>
 800b5ce:	2a00      	cmp	r2, #0
 800b5d0:	dd03      	ble.n	800b5da <_dtoa_r+0xaa2>
 800b5d2:	2b39      	cmp	r3, #57	@ 0x39
 800b5d4:	d0ee      	beq.n	800b5b4 <_dtoa_r+0xa7c>
 800b5d6:	3301      	adds	r3, #1
 800b5d8:	e7c9      	b.n	800b56e <_dtoa_r+0xa36>
 800b5da:	9a00      	ldr	r2, [sp, #0]
 800b5dc:	9908      	ldr	r1, [sp, #32]
 800b5de:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b5e2:	428a      	cmp	r2, r1
 800b5e4:	d028      	beq.n	800b638 <_dtoa_r+0xb00>
 800b5e6:	9902      	ldr	r1, [sp, #8]
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	220a      	movs	r2, #10
 800b5ec:	4648      	mov	r0, r9
 800b5ee:	f000 f9d5 	bl	800b99c <__multadd>
 800b5f2:	42af      	cmp	r7, r5
 800b5f4:	9002      	str	r0, [sp, #8]
 800b5f6:	f04f 0300 	mov.w	r3, #0
 800b5fa:	f04f 020a 	mov.w	r2, #10
 800b5fe:	4639      	mov	r1, r7
 800b600:	4648      	mov	r0, r9
 800b602:	d107      	bne.n	800b614 <_dtoa_r+0xadc>
 800b604:	f000 f9ca 	bl	800b99c <__multadd>
 800b608:	4607      	mov	r7, r0
 800b60a:	4605      	mov	r5, r0
 800b60c:	9b00      	ldr	r3, [sp, #0]
 800b60e:	3301      	adds	r3, #1
 800b610:	9300      	str	r3, [sp, #0]
 800b612:	e777      	b.n	800b504 <_dtoa_r+0x9cc>
 800b614:	f000 f9c2 	bl	800b99c <__multadd>
 800b618:	4629      	mov	r1, r5
 800b61a:	4607      	mov	r7, r0
 800b61c:	2300      	movs	r3, #0
 800b61e:	220a      	movs	r2, #10
 800b620:	4648      	mov	r0, r9
 800b622:	f000 f9bb 	bl	800b99c <__multadd>
 800b626:	4605      	mov	r5, r0
 800b628:	e7f0      	b.n	800b60c <_dtoa_r+0xad4>
 800b62a:	f1bb 0f00 	cmp.w	fp, #0
 800b62e:	bfcc      	ite	gt
 800b630:	465e      	movgt	r6, fp
 800b632:	2601      	movle	r6, #1
 800b634:	4456      	add	r6, sl
 800b636:	2700      	movs	r7, #0
 800b638:	9902      	ldr	r1, [sp, #8]
 800b63a:	9300      	str	r3, [sp, #0]
 800b63c:	2201      	movs	r2, #1
 800b63e:	4648      	mov	r0, r9
 800b640:	f000 fb50 	bl	800bce4 <__lshift>
 800b644:	4621      	mov	r1, r4
 800b646:	9002      	str	r0, [sp, #8]
 800b648:	f000 fbb8 	bl	800bdbc <__mcmp>
 800b64c:	2800      	cmp	r0, #0
 800b64e:	dcb4      	bgt.n	800b5ba <_dtoa_r+0xa82>
 800b650:	d102      	bne.n	800b658 <_dtoa_r+0xb20>
 800b652:	9b00      	ldr	r3, [sp, #0]
 800b654:	07db      	lsls	r3, r3, #31
 800b656:	d4b0      	bmi.n	800b5ba <_dtoa_r+0xa82>
 800b658:	4633      	mov	r3, r6
 800b65a:	461e      	mov	r6, r3
 800b65c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b660:	2a30      	cmp	r2, #48	@ 0x30
 800b662:	d0fa      	beq.n	800b65a <_dtoa_r+0xb22>
 800b664:	e4b5      	b.n	800afd2 <_dtoa_r+0x49a>
 800b666:	459a      	cmp	sl, r3
 800b668:	d1a8      	bne.n	800b5bc <_dtoa_r+0xa84>
 800b66a:	2331      	movs	r3, #49	@ 0x31
 800b66c:	f108 0801 	add.w	r8, r8, #1
 800b670:	f88a 3000 	strb.w	r3, [sl]
 800b674:	e4ad      	b.n	800afd2 <_dtoa_r+0x49a>
 800b676:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b678:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b6d4 <_dtoa_r+0xb9c>
 800b67c:	b11b      	cbz	r3, 800b686 <_dtoa_r+0xb4e>
 800b67e:	f10a 0308 	add.w	r3, sl, #8
 800b682:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b684:	6013      	str	r3, [r2, #0]
 800b686:	4650      	mov	r0, sl
 800b688:	b017      	add	sp, #92	@ 0x5c
 800b68a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b68e:	9b07      	ldr	r3, [sp, #28]
 800b690:	2b01      	cmp	r3, #1
 800b692:	f77f ae2e 	ble.w	800b2f2 <_dtoa_r+0x7ba>
 800b696:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b698:	9308      	str	r3, [sp, #32]
 800b69a:	2001      	movs	r0, #1
 800b69c:	e64d      	b.n	800b33a <_dtoa_r+0x802>
 800b69e:	f1bb 0f00 	cmp.w	fp, #0
 800b6a2:	f77f aed9 	ble.w	800b458 <_dtoa_r+0x920>
 800b6a6:	4656      	mov	r6, sl
 800b6a8:	9802      	ldr	r0, [sp, #8]
 800b6aa:	4621      	mov	r1, r4
 800b6ac:	f7ff f9b9 	bl	800aa22 <quorem>
 800b6b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b6b4:	f806 3b01 	strb.w	r3, [r6], #1
 800b6b8:	eba6 020a 	sub.w	r2, r6, sl
 800b6bc:	4593      	cmp	fp, r2
 800b6be:	ddb4      	ble.n	800b62a <_dtoa_r+0xaf2>
 800b6c0:	9902      	ldr	r1, [sp, #8]
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	220a      	movs	r2, #10
 800b6c6:	4648      	mov	r0, r9
 800b6c8:	f000 f968 	bl	800b99c <__multadd>
 800b6cc:	9002      	str	r0, [sp, #8]
 800b6ce:	e7eb      	b.n	800b6a8 <_dtoa_r+0xb70>
 800b6d0:	0800c8bc 	.word	0x0800c8bc
 800b6d4:	0800c840 	.word	0x0800c840

0800b6d8 <_free_r>:
 800b6d8:	b538      	push	{r3, r4, r5, lr}
 800b6da:	4605      	mov	r5, r0
 800b6dc:	2900      	cmp	r1, #0
 800b6de:	d041      	beq.n	800b764 <_free_r+0x8c>
 800b6e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6e4:	1f0c      	subs	r4, r1, #4
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	bfb8      	it	lt
 800b6ea:	18e4      	addlt	r4, r4, r3
 800b6ec:	f000 f8e8 	bl	800b8c0 <__malloc_lock>
 800b6f0:	4a1d      	ldr	r2, [pc, #116]	@ (800b768 <_free_r+0x90>)
 800b6f2:	6813      	ldr	r3, [r2, #0]
 800b6f4:	b933      	cbnz	r3, 800b704 <_free_r+0x2c>
 800b6f6:	6063      	str	r3, [r4, #4]
 800b6f8:	6014      	str	r4, [r2, #0]
 800b6fa:	4628      	mov	r0, r5
 800b6fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b700:	f000 b8e4 	b.w	800b8cc <__malloc_unlock>
 800b704:	42a3      	cmp	r3, r4
 800b706:	d908      	bls.n	800b71a <_free_r+0x42>
 800b708:	6820      	ldr	r0, [r4, #0]
 800b70a:	1821      	adds	r1, r4, r0
 800b70c:	428b      	cmp	r3, r1
 800b70e:	bf01      	itttt	eq
 800b710:	6819      	ldreq	r1, [r3, #0]
 800b712:	685b      	ldreq	r3, [r3, #4]
 800b714:	1809      	addeq	r1, r1, r0
 800b716:	6021      	streq	r1, [r4, #0]
 800b718:	e7ed      	b.n	800b6f6 <_free_r+0x1e>
 800b71a:	461a      	mov	r2, r3
 800b71c:	685b      	ldr	r3, [r3, #4]
 800b71e:	b10b      	cbz	r3, 800b724 <_free_r+0x4c>
 800b720:	42a3      	cmp	r3, r4
 800b722:	d9fa      	bls.n	800b71a <_free_r+0x42>
 800b724:	6811      	ldr	r1, [r2, #0]
 800b726:	1850      	adds	r0, r2, r1
 800b728:	42a0      	cmp	r0, r4
 800b72a:	d10b      	bne.n	800b744 <_free_r+0x6c>
 800b72c:	6820      	ldr	r0, [r4, #0]
 800b72e:	4401      	add	r1, r0
 800b730:	1850      	adds	r0, r2, r1
 800b732:	4283      	cmp	r3, r0
 800b734:	6011      	str	r1, [r2, #0]
 800b736:	d1e0      	bne.n	800b6fa <_free_r+0x22>
 800b738:	6818      	ldr	r0, [r3, #0]
 800b73a:	685b      	ldr	r3, [r3, #4]
 800b73c:	6053      	str	r3, [r2, #4]
 800b73e:	4408      	add	r0, r1
 800b740:	6010      	str	r0, [r2, #0]
 800b742:	e7da      	b.n	800b6fa <_free_r+0x22>
 800b744:	d902      	bls.n	800b74c <_free_r+0x74>
 800b746:	230c      	movs	r3, #12
 800b748:	602b      	str	r3, [r5, #0]
 800b74a:	e7d6      	b.n	800b6fa <_free_r+0x22>
 800b74c:	6820      	ldr	r0, [r4, #0]
 800b74e:	1821      	adds	r1, r4, r0
 800b750:	428b      	cmp	r3, r1
 800b752:	bf04      	itt	eq
 800b754:	6819      	ldreq	r1, [r3, #0]
 800b756:	685b      	ldreq	r3, [r3, #4]
 800b758:	6063      	str	r3, [r4, #4]
 800b75a:	bf04      	itt	eq
 800b75c:	1809      	addeq	r1, r1, r0
 800b75e:	6021      	streq	r1, [r4, #0]
 800b760:	6054      	str	r4, [r2, #4]
 800b762:	e7ca      	b.n	800b6fa <_free_r+0x22>
 800b764:	bd38      	pop	{r3, r4, r5, pc}
 800b766:	bf00      	nop
 800b768:	20009238 	.word	0x20009238

0800b76c <malloc>:
 800b76c:	4b02      	ldr	r3, [pc, #8]	@ (800b778 <malloc+0xc>)
 800b76e:	4601      	mov	r1, r0
 800b770:	6818      	ldr	r0, [r3, #0]
 800b772:	f000 b825 	b.w	800b7c0 <_malloc_r>
 800b776:	bf00      	nop
 800b778:	2000001c 	.word	0x2000001c

0800b77c <sbrk_aligned>:
 800b77c:	b570      	push	{r4, r5, r6, lr}
 800b77e:	4e0f      	ldr	r6, [pc, #60]	@ (800b7bc <sbrk_aligned+0x40>)
 800b780:	460c      	mov	r4, r1
 800b782:	6831      	ldr	r1, [r6, #0]
 800b784:	4605      	mov	r5, r0
 800b786:	b911      	cbnz	r1, 800b78e <sbrk_aligned+0x12>
 800b788:	f000 fe92 	bl	800c4b0 <_sbrk_r>
 800b78c:	6030      	str	r0, [r6, #0]
 800b78e:	4621      	mov	r1, r4
 800b790:	4628      	mov	r0, r5
 800b792:	f000 fe8d 	bl	800c4b0 <_sbrk_r>
 800b796:	1c43      	adds	r3, r0, #1
 800b798:	d103      	bne.n	800b7a2 <sbrk_aligned+0x26>
 800b79a:	f04f 34ff 	mov.w	r4, #4294967295
 800b79e:	4620      	mov	r0, r4
 800b7a0:	bd70      	pop	{r4, r5, r6, pc}
 800b7a2:	1cc4      	adds	r4, r0, #3
 800b7a4:	f024 0403 	bic.w	r4, r4, #3
 800b7a8:	42a0      	cmp	r0, r4
 800b7aa:	d0f8      	beq.n	800b79e <sbrk_aligned+0x22>
 800b7ac:	1a21      	subs	r1, r4, r0
 800b7ae:	4628      	mov	r0, r5
 800b7b0:	f000 fe7e 	bl	800c4b0 <_sbrk_r>
 800b7b4:	3001      	adds	r0, #1
 800b7b6:	d1f2      	bne.n	800b79e <sbrk_aligned+0x22>
 800b7b8:	e7ef      	b.n	800b79a <sbrk_aligned+0x1e>
 800b7ba:	bf00      	nop
 800b7bc:	20009234 	.word	0x20009234

0800b7c0 <_malloc_r>:
 800b7c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7c4:	1ccd      	adds	r5, r1, #3
 800b7c6:	f025 0503 	bic.w	r5, r5, #3
 800b7ca:	3508      	adds	r5, #8
 800b7cc:	2d0c      	cmp	r5, #12
 800b7ce:	bf38      	it	cc
 800b7d0:	250c      	movcc	r5, #12
 800b7d2:	2d00      	cmp	r5, #0
 800b7d4:	4606      	mov	r6, r0
 800b7d6:	db01      	blt.n	800b7dc <_malloc_r+0x1c>
 800b7d8:	42a9      	cmp	r1, r5
 800b7da:	d904      	bls.n	800b7e6 <_malloc_r+0x26>
 800b7dc:	230c      	movs	r3, #12
 800b7de:	6033      	str	r3, [r6, #0]
 800b7e0:	2000      	movs	r0, #0
 800b7e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b8bc <_malloc_r+0xfc>
 800b7ea:	f000 f869 	bl	800b8c0 <__malloc_lock>
 800b7ee:	f8d8 3000 	ldr.w	r3, [r8]
 800b7f2:	461c      	mov	r4, r3
 800b7f4:	bb44      	cbnz	r4, 800b848 <_malloc_r+0x88>
 800b7f6:	4629      	mov	r1, r5
 800b7f8:	4630      	mov	r0, r6
 800b7fa:	f7ff ffbf 	bl	800b77c <sbrk_aligned>
 800b7fe:	1c43      	adds	r3, r0, #1
 800b800:	4604      	mov	r4, r0
 800b802:	d158      	bne.n	800b8b6 <_malloc_r+0xf6>
 800b804:	f8d8 4000 	ldr.w	r4, [r8]
 800b808:	4627      	mov	r7, r4
 800b80a:	2f00      	cmp	r7, #0
 800b80c:	d143      	bne.n	800b896 <_malloc_r+0xd6>
 800b80e:	2c00      	cmp	r4, #0
 800b810:	d04b      	beq.n	800b8aa <_malloc_r+0xea>
 800b812:	6823      	ldr	r3, [r4, #0]
 800b814:	4639      	mov	r1, r7
 800b816:	4630      	mov	r0, r6
 800b818:	eb04 0903 	add.w	r9, r4, r3
 800b81c:	f000 fe48 	bl	800c4b0 <_sbrk_r>
 800b820:	4581      	cmp	r9, r0
 800b822:	d142      	bne.n	800b8aa <_malloc_r+0xea>
 800b824:	6821      	ldr	r1, [r4, #0]
 800b826:	1a6d      	subs	r5, r5, r1
 800b828:	4629      	mov	r1, r5
 800b82a:	4630      	mov	r0, r6
 800b82c:	f7ff ffa6 	bl	800b77c <sbrk_aligned>
 800b830:	3001      	adds	r0, #1
 800b832:	d03a      	beq.n	800b8aa <_malloc_r+0xea>
 800b834:	6823      	ldr	r3, [r4, #0]
 800b836:	442b      	add	r3, r5
 800b838:	6023      	str	r3, [r4, #0]
 800b83a:	f8d8 3000 	ldr.w	r3, [r8]
 800b83e:	685a      	ldr	r2, [r3, #4]
 800b840:	bb62      	cbnz	r2, 800b89c <_malloc_r+0xdc>
 800b842:	f8c8 7000 	str.w	r7, [r8]
 800b846:	e00f      	b.n	800b868 <_malloc_r+0xa8>
 800b848:	6822      	ldr	r2, [r4, #0]
 800b84a:	1b52      	subs	r2, r2, r5
 800b84c:	d420      	bmi.n	800b890 <_malloc_r+0xd0>
 800b84e:	2a0b      	cmp	r2, #11
 800b850:	d917      	bls.n	800b882 <_malloc_r+0xc2>
 800b852:	1961      	adds	r1, r4, r5
 800b854:	42a3      	cmp	r3, r4
 800b856:	6025      	str	r5, [r4, #0]
 800b858:	bf18      	it	ne
 800b85a:	6059      	strne	r1, [r3, #4]
 800b85c:	6863      	ldr	r3, [r4, #4]
 800b85e:	bf08      	it	eq
 800b860:	f8c8 1000 	streq.w	r1, [r8]
 800b864:	5162      	str	r2, [r4, r5]
 800b866:	604b      	str	r3, [r1, #4]
 800b868:	4630      	mov	r0, r6
 800b86a:	f000 f82f 	bl	800b8cc <__malloc_unlock>
 800b86e:	f104 000b 	add.w	r0, r4, #11
 800b872:	1d23      	adds	r3, r4, #4
 800b874:	f020 0007 	bic.w	r0, r0, #7
 800b878:	1ac2      	subs	r2, r0, r3
 800b87a:	bf1c      	itt	ne
 800b87c:	1a1b      	subne	r3, r3, r0
 800b87e:	50a3      	strne	r3, [r4, r2]
 800b880:	e7af      	b.n	800b7e2 <_malloc_r+0x22>
 800b882:	6862      	ldr	r2, [r4, #4]
 800b884:	42a3      	cmp	r3, r4
 800b886:	bf0c      	ite	eq
 800b888:	f8c8 2000 	streq.w	r2, [r8]
 800b88c:	605a      	strne	r2, [r3, #4]
 800b88e:	e7eb      	b.n	800b868 <_malloc_r+0xa8>
 800b890:	4623      	mov	r3, r4
 800b892:	6864      	ldr	r4, [r4, #4]
 800b894:	e7ae      	b.n	800b7f4 <_malloc_r+0x34>
 800b896:	463c      	mov	r4, r7
 800b898:	687f      	ldr	r7, [r7, #4]
 800b89a:	e7b6      	b.n	800b80a <_malloc_r+0x4a>
 800b89c:	461a      	mov	r2, r3
 800b89e:	685b      	ldr	r3, [r3, #4]
 800b8a0:	42a3      	cmp	r3, r4
 800b8a2:	d1fb      	bne.n	800b89c <_malloc_r+0xdc>
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	6053      	str	r3, [r2, #4]
 800b8a8:	e7de      	b.n	800b868 <_malloc_r+0xa8>
 800b8aa:	230c      	movs	r3, #12
 800b8ac:	6033      	str	r3, [r6, #0]
 800b8ae:	4630      	mov	r0, r6
 800b8b0:	f000 f80c 	bl	800b8cc <__malloc_unlock>
 800b8b4:	e794      	b.n	800b7e0 <_malloc_r+0x20>
 800b8b6:	6005      	str	r5, [r0, #0]
 800b8b8:	e7d6      	b.n	800b868 <_malloc_r+0xa8>
 800b8ba:	bf00      	nop
 800b8bc:	20009238 	.word	0x20009238

0800b8c0 <__malloc_lock>:
 800b8c0:	4801      	ldr	r0, [pc, #4]	@ (800b8c8 <__malloc_lock+0x8>)
 800b8c2:	f7ff b89e 	b.w	800aa02 <__retarget_lock_acquire_recursive>
 800b8c6:	bf00      	nop
 800b8c8:	20009230 	.word	0x20009230

0800b8cc <__malloc_unlock>:
 800b8cc:	4801      	ldr	r0, [pc, #4]	@ (800b8d4 <__malloc_unlock+0x8>)
 800b8ce:	f7ff b899 	b.w	800aa04 <__retarget_lock_release_recursive>
 800b8d2:	bf00      	nop
 800b8d4:	20009230 	.word	0x20009230

0800b8d8 <_Balloc>:
 800b8d8:	b570      	push	{r4, r5, r6, lr}
 800b8da:	69c6      	ldr	r6, [r0, #28]
 800b8dc:	4604      	mov	r4, r0
 800b8de:	460d      	mov	r5, r1
 800b8e0:	b976      	cbnz	r6, 800b900 <_Balloc+0x28>
 800b8e2:	2010      	movs	r0, #16
 800b8e4:	f7ff ff42 	bl	800b76c <malloc>
 800b8e8:	4602      	mov	r2, r0
 800b8ea:	61e0      	str	r0, [r4, #28]
 800b8ec:	b920      	cbnz	r0, 800b8f8 <_Balloc+0x20>
 800b8ee:	4b18      	ldr	r3, [pc, #96]	@ (800b950 <_Balloc+0x78>)
 800b8f0:	4818      	ldr	r0, [pc, #96]	@ (800b954 <_Balloc+0x7c>)
 800b8f2:	216b      	movs	r1, #107	@ 0x6b
 800b8f4:	f000 fdec 	bl	800c4d0 <__assert_func>
 800b8f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b8fc:	6006      	str	r6, [r0, #0]
 800b8fe:	60c6      	str	r6, [r0, #12]
 800b900:	69e6      	ldr	r6, [r4, #28]
 800b902:	68f3      	ldr	r3, [r6, #12]
 800b904:	b183      	cbz	r3, 800b928 <_Balloc+0x50>
 800b906:	69e3      	ldr	r3, [r4, #28]
 800b908:	68db      	ldr	r3, [r3, #12]
 800b90a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b90e:	b9b8      	cbnz	r0, 800b940 <_Balloc+0x68>
 800b910:	2101      	movs	r1, #1
 800b912:	fa01 f605 	lsl.w	r6, r1, r5
 800b916:	1d72      	adds	r2, r6, #5
 800b918:	0092      	lsls	r2, r2, #2
 800b91a:	4620      	mov	r0, r4
 800b91c:	f000 fdf6 	bl	800c50c <_calloc_r>
 800b920:	b160      	cbz	r0, 800b93c <_Balloc+0x64>
 800b922:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b926:	e00e      	b.n	800b946 <_Balloc+0x6e>
 800b928:	2221      	movs	r2, #33	@ 0x21
 800b92a:	2104      	movs	r1, #4
 800b92c:	4620      	mov	r0, r4
 800b92e:	f000 fded 	bl	800c50c <_calloc_r>
 800b932:	69e3      	ldr	r3, [r4, #28]
 800b934:	60f0      	str	r0, [r6, #12]
 800b936:	68db      	ldr	r3, [r3, #12]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d1e4      	bne.n	800b906 <_Balloc+0x2e>
 800b93c:	2000      	movs	r0, #0
 800b93e:	bd70      	pop	{r4, r5, r6, pc}
 800b940:	6802      	ldr	r2, [r0, #0]
 800b942:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b946:	2300      	movs	r3, #0
 800b948:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b94c:	e7f7      	b.n	800b93e <_Balloc+0x66>
 800b94e:	bf00      	nop
 800b950:	0800c84d 	.word	0x0800c84d
 800b954:	0800c8cd 	.word	0x0800c8cd

0800b958 <_Bfree>:
 800b958:	b570      	push	{r4, r5, r6, lr}
 800b95a:	69c6      	ldr	r6, [r0, #28]
 800b95c:	4605      	mov	r5, r0
 800b95e:	460c      	mov	r4, r1
 800b960:	b976      	cbnz	r6, 800b980 <_Bfree+0x28>
 800b962:	2010      	movs	r0, #16
 800b964:	f7ff ff02 	bl	800b76c <malloc>
 800b968:	4602      	mov	r2, r0
 800b96a:	61e8      	str	r0, [r5, #28]
 800b96c:	b920      	cbnz	r0, 800b978 <_Bfree+0x20>
 800b96e:	4b09      	ldr	r3, [pc, #36]	@ (800b994 <_Bfree+0x3c>)
 800b970:	4809      	ldr	r0, [pc, #36]	@ (800b998 <_Bfree+0x40>)
 800b972:	218f      	movs	r1, #143	@ 0x8f
 800b974:	f000 fdac 	bl	800c4d0 <__assert_func>
 800b978:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b97c:	6006      	str	r6, [r0, #0]
 800b97e:	60c6      	str	r6, [r0, #12]
 800b980:	b13c      	cbz	r4, 800b992 <_Bfree+0x3a>
 800b982:	69eb      	ldr	r3, [r5, #28]
 800b984:	6862      	ldr	r2, [r4, #4]
 800b986:	68db      	ldr	r3, [r3, #12]
 800b988:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b98c:	6021      	str	r1, [r4, #0]
 800b98e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b992:	bd70      	pop	{r4, r5, r6, pc}
 800b994:	0800c84d 	.word	0x0800c84d
 800b998:	0800c8cd 	.word	0x0800c8cd

0800b99c <__multadd>:
 800b99c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a0:	690d      	ldr	r5, [r1, #16]
 800b9a2:	4607      	mov	r7, r0
 800b9a4:	460c      	mov	r4, r1
 800b9a6:	461e      	mov	r6, r3
 800b9a8:	f101 0c14 	add.w	ip, r1, #20
 800b9ac:	2000      	movs	r0, #0
 800b9ae:	f8dc 3000 	ldr.w	r3, [ip]
 800b9b2:	b299      	uxth	r1, r3
 800b9b4:	fb02 6101 	mla	r1, r2, r1, r6
 800b9b8:	0c1e      	lsrs	r6, r3, #16
 800b9ba:	0c0b      	lsrs	r3, r1, #16
 800b9bc:	fb02 3306 	mla	r3, r2, r6, r3
 800b9c0:	b289      	uxth	r1, r1
 800b9c2:	3001      	adds	r0, #1
 800b9c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b9c8:	4285      	cmp	r5, r0
 800b9ca:	f84c 1b04 	str.w	r1, [ip], #4
 800b9ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b9d2:	dcec      	bgt.n	800b9ae <__multadd+0x12>
 800b9d4:	b30e      	cbz	r6, 800ba1a <__multadd+0x7e>
 800b9d6:	68a3      	ldr	r3, [r4, #8]
 800b9d8:	42ab      	cmp	r3, r5
 800b9da:	dc19      	bgt.n	800ba10 <__multadd+0x74>
 800b9dc:	6861      	ldr	r1, [r4, #4]
 800b9de:	4638      	mov	r0, r7
 800b9e0:	3101      	adds	r1, #1
 800b9e2:	f7ff ff79 	bl	800b8d8 <_Balloc>
 800b9e6:	4680      	mov	r8, r0
 800b9e8:	b928      	cbnz	r0, 800b9f6 <__multadd+0x5a>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	4b0c      	ldr	r3, [pc, #48]	@ (800ba20 <__multadd+0x84>)
 800b9ee:	480d      	ldr	r0, [pc, #52]	@ (800ba24 <__multadd+0x88>)
 800b9f0:	21ba      	movs	r1, #186	@ 0xba
 800b9f2:	f000 fd6d 	bl	800c4d0 <__assert_func>
 800b9f6:	6922      	ldr	r2, [r4, #16]
 800b9f8:	3202      	adds	r2, #2
 800b9fa:	f104 010c 	add.w	r1, r4, #12
 800b9fe:	0092      	lsls	r2, r2, #2
 800ba00:	300c      	adds	r0, #12
 800ba02:	f7ff f800 	bl	800aa06 <memcpy>
 800ba06:	4621      	mov	r1, r4
 800ba08:	4638      	mov	r0, r7
 800ba0a:	f7ff ffa5 	bl	800b958 <_Bfree>
 800ba0e:	4644      	mov	r4, r8
 800ba10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ba14:	3501      	adds	r5, #1
 800ba16:	615e      	str	r6, [r3, #20]
 800ba18:	6125      	str	r5, [r4, #16]
 800ba1a:	4620      	mov	r0, r4
 800ba1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba20:	0800c8bc 	.word	0x0800c8bc
 800ba24:	0800c8cd 	.word	0x0800c8cd

0800ba28 <__hi0bits>:
 800ba28:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ba2c:	4603      	mov	r3, r0
 800ba2e:	bf36      	itet	cc
 800ba30:	0403      	lslcc	r3, r0, #16
 800ba32:	2000      	movcs	r0, #0
 800ba34:	2010      	movcc	r0, #16
 800ba36:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ba3a:	bf3c      	itt	cc
 800ba3c:	021b      	lslcc	r3, r3, #8
 800ba3e:	3008      	addcc	r0, #8
 800ba40:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba44:	bf3c      	itt	cc
 800ba46:	011b      	lslcc	r3, r3, #4
 800ba48:	3004      	addcc	r0, #4
 800ba4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba4e:	bf3c      	itt	cc
 800ba50:	009b      	lslcc	r3, r3, #2
 800ba52:	3002      	addcc	r0, #2
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	db05      	blt.n	800ba64 <__hi0bits+0x3c>
 800ba58:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ba5c:	f100 0001 	add.w	r0, r0, #1
 800ba60:	bf08      	it	eq
 800ba62:	2020      	moveq	r0, #32
 800ba64:	4770      	bx	lr

0800ba66 <__lo0bits>:
 800ba66:	6803      	ldr	r3, [r0, #0]
 800ba68:	4602      	mov	r2, r0
 800ba6a:	f013 0007 	ands.w	r0, r3, #7
 800ba6e:	d00b      	beq.n	800ba88 <__lo0bits+0x22>
 800ba70:	07d9      	lsls	r1, r3, #31
 800ba72:	d421      	bmi.n	800bab8 <__lo0bits+0x52>
 800ba74:	0798      	lsls	r0, r3, #30
 800ba76:	bf49      	itett	mi
 800ba78:	085b      	lsrmi	r3, r3, #1
 800ba7a:	089b      	lsrpl	r3, r3, #2
 800ba7c:	2001      	movmi	r0, #1
 800ba7e:	6013      	strmi	r3, [r2, #0]
 800ba80:	bf5c      	itt	pl
 800ba82:	6013      	strpl	r3, [r2, #0]
 800ba84:	2002      	movpl	r0, #2
 800ba86:	4770      	bx	lr
 800ba88:	b299      	uxth	r1, r3
 800ba8a:	b909      	cbnz	r1, 800ba90 <__lo0bits+0x2a>
 800ba8c:	0c1b      	lsrs	r3, r3, #16
 800ba8e:	2010      	movs	r0, #16
 800ba90:	b2d9      	uxtb	r1, r3
 800ba92:	b909      	cbnz	r1, 800ba98 <__lo0bits+0x32>
 800ba94:	3008      	adds	r0, #8
 800ba96:	0a1b      	lsrs	r3, r3, #8
 800ba98:	0719      	lsls	r1, r3, #28
 800ba9a:	bf04      	itt	eq
 800ba9c:	091b      	lsreq	r3, r3, #4
 800ba9e:	3004      	addeq	r0, #4
 800baa0:	0799      	lsls	r1, r3, #30
 800baa2:	bf04      	itt	eq
 800baa4:	089b      	lsreq	r3, r3, #2
 800baa6:	3002      	addeq	r0, #2
 800baa8:	07d9      	lsls	r1, r3, #31
 800baaa:	d403      	bmi.n	800bab4 <__lo0bits+0x4e>
 800baac:	085b      	lsrs	r3, r3, #1
 800baae:	f100 0001 	add.w	r0, r0, #1
 800bab2:	d003      	beq.n	800babc <__lo0bits+0x56>
 800bab4:	6013      	str	r3, [r2, #0]
 800bab6:	4770      	bx	lr
 800bab8:	2000      	movs	r0, #0
 800baba:	4770      	bx	lr
 800babc:	2020      	movs	r0, #32
 800babe:	4770      	bx	lr

0800bac0 <__i2b>:
 800bac0:	b510      	push	{r4, lr}
 800bac2:	460c      	mov	r4, r1
 800bac4:	2101      	movs	r1, #1
 800bac6:	f7ff ff07 	bl	800b8d8 <_Balloc>
 800baca:	4602      	mov	r2, r0
 800bacc:	b928      	cbnz	r0, 800bada <__i2b+0x1a>
 800bace:	4b05      	ldr	r3, [pc, #20]	@ (800bae4 <__i2b+0x24>)
 800bad0:	4805      	ldr	r0, [pc, #20]	@ (800bae8 <__i2b+0x28>)
 800bad2:	f240 1145 	movw	r1, #325	@ 0x145
 800bad6:	f000 fcfb 	bl	800c4d0 <__assert_func>
 800bada:	2301      	movs	r3, #1
 800badc:	6144      	str	r4, [r0, #20]
 800bade:	6103      	str	r3, [r0, #16]
 800bae0:	bd10      	pop	{r4, pc}
 800bae2:	bf00      	nop
 800bae4:	0800c8bc 	.word	0x0800c8bc
 800bae8:	0800c8cd 	.word	0x0800c8cd

0800baec <__multiply>:
 800baec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baf0:	4617      	mov	r7, r2
 800baf2:	690a      	ldr	r2, [r1, #16]
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	429a      	cmp	r2, r3
 800baf8:	bfa8      	it	ge
 800bafa:	463b      	movge	r3, r7
 800bafc:	4689      	mov	r9, r1
 800bafe:	bfa4      	itt	ge
 800bb00:	460f      	movge	r7, r1
 800bb02:	4699      	movge	r9, r3
 800bb04:	693d      	ldr	r5, [r7, #16]
 800bb06:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	6879      	ldr	r1, [r7, #4]
 800bb0e:	eb05 060a 	add.w	r6, r5, sl
 800bb12:	42b3      	cmp	r3, r6
 800bb14:	b085      	sub	sp, #20
 800bb16:	bfb8      	it	lt
 800bb18:	3101      	addlt	r1, #1
 800bb1a:	f7ff fedd 	bl	800b8d8 <_Balloc>
 800bb1e:	b930      	cbnz	r0, 800bb2e <__multiply+0x42>
 800bb20:	4602      	mov	r2, r0
 800bb22:	4b41      	ldr	r3, [pc, #260]	@ (800bc28 <__multiply+0x13c>)
 800bb24:	4841      	ldr	r0, [pc, #260]	@ (800bc2c <__multiply+0x140>)
 800bb26:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bb2a:	f000 fcd1 	bl	800c4d0 <__assert_func>
 800bb2e:	f100 0414 	add.w	r4, r0, #20
 800bb32:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bb36:	4623      	mov	r3, r4
 800bb38:	2200      	movs	r2, #0
 800bb3a:	4573      	cmp	r3, lr
 800bb3c:	d320      	bcc.n	800bb80 <__multiply+0x94>
 800bb3e:	f107 0814 	add.w	r8, r7, #20
 800bb42:	f109 0114 	add.w	r1, r9, #20
 800bb46:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bb4a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bb4e:	9302      	str	r3, [sp, #8]
 800bb50:	1beb      	subs	r3, r5, r7
 800bb52:	3b15      	subs	r3, #21
 800bb54:	f023 0303 	bic.w	r3, r3, #3
 800bb58:	3304      	adds	r3, #4
 800bb5a:	3715      	adds	r7, #21
 800bb5c:	42bd      	cmp	r5, r7
 800bb5e:	bf38      	it	cc
 800bb60:	2304      	movcc	r3, #4
 800bb62:	9301      	str	r3, [sp, #4]
 800bb64:	9b02      	ldr	r3, [sp, #8]
 800bb66:	9103      	str	r1, [sp, #12]
 800bb68:	428b      	cmp	r3, r1
 800bb6a:	d80c      	bhi.n	800bb86 <__multiply+0x9a>
 800bb6c:	2e00      	cmp	r6, #0
 800bb6e:	dd03      	ble.n	800bb78 <__multiply+0x8c>
 800bb70:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	d055      	beq.n	800bc24 <__multiply+0x138>
 800bb78:	6106      	str	r6, [r0, #16]
 800bb7a:	b005      	add	sp, #20
 800bb7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb80:	f843 2b04 	str.w	r2, [r3], #4
 800bb84:	e7d9      	b.n	800bb3a <__multiply+0x4e>
 800bb86:	f8b1 a000 	ldrh.w	sl, [r1]
 800bb8a:	f1ba 0f00 	cmp.w	sl, #0
 800bb8e:	d01f      	beq.n	800bbd0 <__multiply+0xe4>
 800bb90:	46c4      	mov	ip, r8
 800bb92:	46a1      	mov	r9, r4
 800bb94:	2700      	movs	r7, #0
 800bb96:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bb9a:	f8d9 3000 	ldr.w	r3, [r9]
 800bb9e:	fa1f fb82 	uxth.w	fp, r2
 800bba2:	b29b      	uxth	r3, r3
 800bba4:	fb0a 330b 	mla	r3, sl, fp, r3
 800bba8:	443b      	add	r3, r7
 800bbaa:	f8d9 7000 	ldr.w	r7, [r9]
 800bbae:	0c12      	lsrs	r2, r2, #16
 800bbb0:	0c3f      	lsrs	r7, r7, #16
 800bbb2:	fb0a 7202 	mla	r2, sl, r2, r7
 800bbb6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bbba:	b29b      	uxth	r3, r3
 800bbbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbc0:	4565      	cmp	r5, ip
 800bbc2:	f849 3b04 	str.w	r3, [r9], #4
 800bbc6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bbca:	d8e4      	bhi.n	800bb96 <__multiply+0xaa>
 800bbcc:	9b01      	ldr	r3, [sp, #4]
 800bbce:	50e7      	str	r7, [r4, r3]
 800bbd0:	9b03      	ldr	r3, [sp, #12]
 800bbd2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bbd6:	3104      	adds	r1, #4
 800bbd8:	f1b9 0f00 	cmp.w	r9, #0
 800bbdc:	d020      	beq.n	800bc20 <__multiply+0x134>
 800bbde:	6823      	ldr	r3, [r4, #0]
 800bbe0:	4647      	mov	r7, r8
 800bbe2:	46a4      	mov	ip, r4
 800bbe4:	f04f 0a00 	mov.w	sl, #0
 800bbe8:	f8b7 b000 	ldrh.w	fp, [r7]
 800bbec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bbf0:	fb09 220b 	mla	r2, r9, fp, r2
 800bbf4:	4452      	add	r2, sl
 800bbf6:	b29b      	uxth	r3, r3
 800bbf8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbfc:	f84c 3b04 	str.w	r3, [ip], #4
 800bc00:	f857 3b04 	ldr.w	r3, [r7], #4
 800bc04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc08:	f8bc 3000 	ldrh.w	r3, [ip]
 800bc0c:	fb09 330a 	mla	r3, r9, sl, r3
 800bc10:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bc14:	42bd      	cmp	r5, r7
 800bc16:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc1a:	d8e5      	bhi.n	800bbe8 <__multiply+0xfc>
 800bc1c:	9a01      	ldr	r2, [sp, #4]
 800bc1e:	50a3      	str	r3, [r4, r2]
 800bc20:	3404      	adds	r4, #4
 800bc22:	e79f      	b.n	800bb64 <__multiply+0x78>
 800bc24:	3e01      	subs	r6, #1
 800bc26:	e7a1      	b.n	800bb6c <__multiply+0x80>
 800bc28:	0800c8bc 	.word	0x0800c8bc
 800bc2c:	0800c8cd 	.word	0x0800c8cd

0800bc30 <__pow5mult>:
 800bc30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc34:	4615      	mov	r5, r2
 800bc36:	f012 0203 	ands.w	r2, r2, #3
 800bc3a:	4607      	mov	r7, r0
 800bc3c:	460e      	mov	r6, r1
 800bc3e:	d007      	beq.n	800bc50 <__pow5mult+0x20>
 800bc40:	4c25      	ldr	r4, [pc, #148]	@ (800bcd8 <__pow5mult+0xa8>)
 800bc42:	3a01      	subs	r2, #1
 800bc44:	2300      	movs	r3, #0
 800bc46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bc4a:	f7ff fea7 	bl	800b99c <__multadd>
 800bc4e:	4606      	mov	r6, r0
 800bc50:	10ad      	asrs	r5, r5, #2
 800bc52:	d03d      	beq.n	800bcd0 <__pow5mult+0xa0>
 800bc54:	69fc      	ldr	r4, [r7, #28]
 800bc56:	b97c      	cbnz	r4, 800bc78 <__pow5mult+0x48>
 800bc58:	2010      	movs	r0, #16
 800bc5a:	f7ff fd87 	bl	800b76c <malloc>
 800bc5e:	4602      	mov	r2, r0
 800bc60:	61f8      	str	r0, [r7, #28]
 800bc62:	b928      	cbnz	r0, 800bc70 <__pow5mult+0x40>
 800bc64:	4b1d      	ldr	r3, [pc, #116]	@ (800bcdc <__pow5mult+0xac>)
 800bc66:	481e      	ldr	r0, [pc, #120]	@ (800bce0 <__pow5mult+0xb0>)
 800bc68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bc6c:	f000 fc30 	bl	800c4d0 <__assert_func>
 800bc70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bc74:	6004      	str	r4, [r0, #0]
 800bc76:	60c4      	str	r4, [r0, #12]
 800bc78:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bc7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bc80:	b94c      	cbnz	r4, 800bc96 <__pow5mult+0x66>
 800bc82:	f240 2171 	movw	r1, #625	@ 0x271
 800bc86:	4638      	mov	r0, r7
 800bc88:	f7ff ff1a 	bl	800bac0 <__i2b>
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	f8c8 0008 	str.w	r0, [r8, #8]
 800bc92:	4604      	mov	r4, r0
 800bc94:	6003      	str	r3, [r0, #0]
 800bc96:	f04f 0900 	mov.w	r9, #0
 800bc9a:	07eb      	lsls	r3, r5, #31
 800bc9c:	d50a      	bpl.n	800bcb4 <__pow5mult+0x84>
 800bc9e:	4631      	mov	r1, r6
 800bca0:	4622      	mov	r2, r4
 800bca2:	4638      	mov	r0, r7
 800bca4:	f7ff ff22 	bl	800baec <__multiply>
 800bca8:	4631      	mov	r1, r6
 800bcaa:	4680      	mov	r8, r0
 800bcac:	4638      	mov	r0, r7
 800bcae:	f7ff fe53 	bl	800b958 <_Bfree>
 800bcb2:	4646      	mov	r6, r8
 800bcb4:	106d      	asrs	r5, r5, #1
 800bcb6:	d00b      	beq.n	800bcd0 <__pow5mult+0xa0>
 800bcb8:	6820      	ldr	r0, [r4, #0]
 800bcba:	b938      	cbnz	r0, 800bccc <__pow5mult+0x9c>
 800bcbc:	4622      	mov	r2, r4
 800bcbe:	4621      	mov	r1, r4
 800bcc0:	4638      	mov	r0, r7
 800bcc2:	f7ff ff13 	bl	800baec <__multiply>
 800bcc6:	6020      	str	r0, [r4, #0]
 800bcc8:	f8c0 9000 	str.w	r9, [r0]
 800bccc:	4604      	mov	r4, r0
 800bcce:	e7e4      	b.n	800bc9a <__pow5mult+0x6a>
 800bcd0:	4630      	mov	r0, r6
 800bcd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcd6:	bf00      	nop
 800bcd8:	0800c980 	.word	0x0800c980
 800bcdc:	0800c84d 	.word	0x0800c84d
 800bce0:	0800c8cd 	.word	0x0800c8cd

0800bce4 <__lshift>:
 800bce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bce8:	460c      	mov	r4, r1
 800bcea:	6849      	ldr	r1, [r1, #4]
 800bcec:	6923      	ldr	r3, [r4, #16]
 800bcee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bcf2:	68a3      	ldr	r3, [r4, #8]
 800bcf4:	4607      	mov	r7, r0
 800bcf6:	4691      	mov	r9, r2
 800bcf8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bcfc:	f108 0601 	add.w	r6, r8, #1
 800bd00:	42b3      	cmp	r3, r6
 800bd02:	db0b      	blt.n	800bd1c <__lshift+0x38>
 800bd04:	4638      	mov	r0, r7
 800bd06:	f7ff fde7 	bl	800b8d8 <_Balloc>
 800bd0a:	4605      	mov	r5, r0
 800bd0c:	b948      	cbnz	r0, 800bd22 <__lshift+0x3e>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	4b28      	ldr	r3, [pc, #160]	@ (800bdb4 <__lshift+0xd0>)
 800bd12:	4829      	ldr	r0, [pc, #164]	@ (800bdb8 <__lshift+0xd4>)
 800bd14:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bd18:	f000 fbda 	bl	800c4d0 <__assert_func>
 800bd1c:	3101      	adds	r1, #1
 800bd1e:	005b      	lsls	r3, r3, #1
 800bd20:	e7ee      	b.n	800bd00 <__lshift+0x1c>
 800bd22:	2300      	movs	r3, #0
 800bd24:	f100 0114 	add.w	r1, r0, #20
 800bd28:	f100 0210 	add.w	r2, r0, #16
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	4553      	cmp	r3, sl
 800bd30:	db33      	blt.n	800bd9a <__lshift+0xb6>
 800bd32:	6920      	ldr	r0, [r4, #16]
 800bd34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bd38:	f104 0314 	add.w	r3, r4, #20
 800bd3c:	f019 091f 	ands.w	r9, r9, #31
 800bd40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bd44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bd48:	d02b      	beq.n	800bda2 <__lshift+0xbe>
 800bd4a:	f1c9 0e20 	rsb	lr, r9, #32
 800bd4e:	468a      	mov	sl, r1
 800bd50:	2200      	movs	r2, #0
 800bd52:	6818      	ldr	r0, [r3, #0]
 800bd54:	fa00 f009 	lsl.w	r0, r0, r9
 800bd58:	4310      	orrs	r0, r2
 800bd5a:	f84a 0b04 	str.w	r0, [sl], #4
 800bd5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd62:	459c      	cmp	ip, r3
 800bd64:	fa22 f20e 	lsr.w	r2, r2, lr
 800bd68:	d8f3      	bhi.n	800bd52 <__lshift+0x6e>
 800bd6a:	ebac 0304 	sub.w	r3, ip, r4
 800bd6e:	3b15      	subs	r3, #21
 800bd70:	f023 0303 	bic.w	r3, r3, #3
 800bd74:	3304      	adds	r3, #4
 800bd76:	f104 0015 	add.w	r0, r4, #21
 800bd7a:	4560      	cmp	r0, ip
 800bd7c:	bf88      	it	hi
 800bd7e:	2304      	movhi	r3, #4
 800bd80:	50ca      	str	r2, [r1, r3]
 800bd82:	b10a      	cbz	r2, 800bd88 <__lshift+0xa4>
 800bd84:	f108 0602 	add.w	r6, r8, #2
 800bd88:	3e01      	subs	r6, #1
 800bd8a:	4638      	mov	r0, r7
 800bd8c:	612e      	str	r6, [r5, #16]
 800bd8e:	4621      	mov	r1, r4
 800bd90:	f7ff fde2 	bl	800b958 <_Bfree>
 800bd94:	4628      	mov	r0, r5
 800bd96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd9a:	f842 0f04 	str.w	r0, [r2, #4]!
 800bd9e:	3301      	adds	r3, #1
 800bda0:	e7c5      	b.n	800bd2e <__lshift+0x4a>
 800bda2:	3904      	subs	r1, #4
 800bda4:	f853 2b04 	ldr.w	r2, [r3], #4
 800bda8:	f841 2f04 	str.w	r2, [r1, #4]!
 800bdac:	459c      	cmp	ip, r3
 800bdae:	d8f9      	bhi.n	800bda4 <__lshift+0xc0>
 800bdb0:	e7ea      	b.n	800bd88 <__lshift+0xa4>
 800bdb2:	bf00      	nop
 800bdb4:	0800c8bc 	.word	0x0800c8bc
 800bdb8:	0800c8cd 	.word	0x0800c8cd

0800bdbc <__mcmp>:
 800bdbc:	690a      	ldr	r2, [r1, #16]
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	6900      	ldr	r0, [r0, #16]
 800bdc2:	1a80      	subs	r0, r0, r2
 800bdc4:	b530      	push	{r4, r5, lr}
 800bdc6:	d10e      	bne.n	800bde6 <__mcmp+0x2a>
 800bdc8:	3314      	adds	r3, #20
 800bdca:	3114      	adds	r1, #20
 800bdcc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800bdd0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800bdd4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bdd8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bddc:	4295      	cmp	r5, r2
 800bdde:	d003      	beq.n	800bde8 <__mcmp+0x2c>
 800bde0:	d205      	bcs.n	800bdee <__mcmp+0x32>
 800bde2:	f04f 30ff 	mov.w	r0, #4294967295
 800bde6:	bd30      	pop	{r4, r5, pc}
 800bde8:	42a3      	cmp	r3, r4
 800bdea:	d3f3      	bcc.n	800bdd4 <__mcmp+0x18>
 800bdec:	e7fb      	b.n	800bde6 <__mcmp+0x2a>
 800bdee:	2001      	movs	r0, #1
 800bdf0:	e7f9      	b.n	800bde6 <__mcmp+0x2a>
	...

0800bdf4 <__mdiff>:
 800bdf4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf8:	4689      	mov	r9, r1
 800bdfa:	4606      	mov	r6, r0
 800bdfc:	4611      	mov	r1, r2
 800bdfe:	4648      	mov	r0, r9
 800be00:	4614      	mov	r4, r2
 800be02:	f7ff ffdb 	bl	800bdbc <__mcmp>
 800be06:	1e05      	subs	r5, r0, #0
 800be08:	d112      	bne.n	800be30 <__mdiff+0x3c>
 800be0a:	4629      	mov	r1, r5
 800be0c:	4630      	mov	r0, r6
 800be0e:	f7ff fd63 	bl	800b8d8 <_Balloc>
 800be12:	4602      	mov	r2, r0
 800be14:	b928      	cbnz	r0, 800be22 <__mdiff+0x2e>
 800be16:	4b3f      	ldr	r3, [pc, #252]	@ (800bf14 <__mdiff+0x120>)
 800be18:	f240 2137 	movw	r1, #567	@ 0x237
 800be1c:	483e      	ldr	r0, [pc, #248]	@ (800bf18 <__mdiff+0x124>)
 800be1e:	f000 fb57 	bl	800c4d0 <__assert_func>
 800be22:	2301      	movs	r3, #1
 800be24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800be28:	4610      	mov	r0, r2
 800be2a:	b003      	add	sp, #12
 800be2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be30:	bfbc      	itt	lt
 800be32:	464b      	movlt	r3, r9
 800be34:	46a1      	movlt	r9, r4
 800be36:	4630      	mov	r0, r6
 800be38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800be3c:	bfba      	itte	lt
 800be3e:	461c      	movlt	r4, r3
 800be40:	2501      	movlt	r5, #1
 800be42:	2500      	movge	r5, #0
 800be44:	f7ff fd48 	bl	800b8d8 <_Balloc>
 800be48:	4602      	mov	r2, r0
 800be4a:	b918      	cbnz	r0, 800be54 <__mdiff+0x60>
 800be4c:	4b31      	ldr	r3, [pc, #196]	@ (800bf14 <__mdiff+0x120>)
 800be4e:	f240 2145 	movw	r1, #581	@ 0x245
 800be52:	e7e3      	b.n	800be1c <__mdiff+0x28>
 800be54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800be58:	6926      	ldr	r6, [r4, #16]
 800be5a:	60c5      	str	r5, [r0, #12]
 800be5c:	f109 0310 	add.w	r3, r9, #16
 800be60:	f109 0514 	add.w	r5, r9, #20
 800be64:	f104 0e14 	add.w	lr, r4, #20
 800be68:	f100 0b14 	add.w	fp, r0, #20
 800be6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800be70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800be74:	9301      	str	r3, [sp, #4]
 800be76:	46d9      	mov	r9, fp
 800be78:	f04f 0c00 	mov.w	ip, #0
 800be7c:	9b01      	ldr	r3, [sp, #4]
 800be7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800be82:	f853 af04 	ldr.w	sl, [r3, #4]!
 800be86:	9301      	str	r3, [sp, #4]
 800be88:	fa1f f38a 	uxth.w	r3, sl
 800be8c:	4619      	mov	r1, r3
 800be8e:	b283      	uxth	r3, r0
 800be90:	1acb      	subs	r3, r1, r3
 800be92:	0c00      	lsrs	r0, r0, #16
 800be94:	4463      	add	r3, ip
 800be96:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800be9a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800be9e:	b29b      	uxth	r3, r3
 800bea0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bea4:	4576      	cmp	r6, lr
 800bea6:	f849 3b04 	str.w	r3, [r9], #4
 800beaa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800beae:	d8e5      	bhi.n	800be7c <__mdiff+0x88>
 800beb0:	1b33      	subs	r3, r6, r4
 800beb2:	3b15      	subs	r3, #21
 800beb4:	f023 0303 	bic.w	r3, r3, #3
 800beb8:	3415      	adds	r4, #21
 800beba:	3304      	adds	r3, #4
 800bebc:	42a6      	cmp	r6, r4
 800bebe:	bf38      	it	cc
 800bec0:	2304      	movcc	r3, #4
 800bec2:	441d      	add	r5, r3
 800bec4:	445b      	add	r3, fp
 800bec6:	461e      	mov	r6, r3
 800bec8:	462c      	mov	r4, r5
 800beca:	4544      	cmp	r4, r8
 800becc:	d30e      	bcc.n	800beec <__mdiff+0xf8>
 800bece:	f108 0103 	add.w	r1, r8, #3
 800bed2:	1b49      	subs	r1, r1, r5
 800bed4:	f021 0103 	bic.w	r1, r1, #3
 800bed8:	3d03      	subs	r5, #3
 800beda:	45a8      	cmp	r8, r5
 800bedc:	bf38      	it	cc
 800bede:	2100      	movcc	r1, #0
 800bee0:	440b      	add	r3, r1
 800bee2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bee6:	b191      	cbz	r1, 800bf0e <__mdiff+0x11a>
 800bee8:	6117      	str	r7, [r2, #16]
 800beea:	e79d      	b.n	800be28 <__mdiff+0x34>
 800beec:	f854 1b04 	ldr.w	r1, [r4], #4
 800bef0:	46e6      	mov	lr, ip
 800bef2:	0c08      	lsrs	r0, r1, #16
 800bef4:	fa1c fc81 	uxtah	ip, ip, r1
 800bef8:	4471      	add	r1, lr
 800befa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800befe:	b289      	uxth	r1, r1
 800bf00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bf04:	f846 1b04 	str.w	r1, [r6], #4
 800bf08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf0c:	e7dd      	b.n	800beca <__mdiff+0xd6>
 800bf0e:	3f01      	subs	r7, #1
 800bf10:	e7e7      	b.n	800bee2 <__mdiff+0xee>
 800bf12:	bf00      	nop
 800bf14:	0800c8bc 	.word	0x0800c8bc
 800bf18:	0800c8cd 	.word	0x0800c8cd

0800bf1c <__d2b>:
 800bf1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bf20:	460f      	mov	r7, r1
 800bf22:	2101      	movs	r1, #1
 800bf24:	ec59 8b10 	vmov	r8, r9, d0
 800bf28:	4616      	mov	r6, r2
 800bf2a:	f7ff fcd5 	bl	800b8d8 <_Balloc>
 800bf2e:	4604      	mov	r4, r0
 800bf30:	b930      	cbnz	r0, 800bf40 <__d2b+0x24>
 800bf32:	4602      	mov	r2, r0
 800bf34:	4b23      	ldr	r3, [pc, #140]	@ (800bfc4 <__d2b+0xa8>)
 800bf36:	4824      	ldr	r0, [pc, #144]	@ (800bfc8 <__d2b+0xac>)
 800bf38:	f240 310f 	movw	r1, #783	@ 0x30f
 800bf3c:	f000 fac8 	bl	800c4d0 <__assert_func>
 800bf40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bf44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bf48:	b10d      	cbz	r5, 800bf4e <__d2b+0x32>
 800bf4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf4e:	9301      	str	r3, [sp, #4]
 800bf50:	f1b8 0300 	subs.w	r3, r8, #0
 800bf54:	d023      	beq.n	800bf9e <__d2b+0x82>
 800bf56:	4668      	mov	r0, sp
 800bf58:	9300      	str	r3, [sp, #0]
 800bf5a:	f7ff fd84 	bl	800ba66 <__lo0bits>
 800bf5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bf62:	b1d0      	cbz	r0, 800bf9a <__d2b+0x7e>
 800bf64:	f1c0 0320 	rsb	r3, r0, #32
 800bf68:	fa02 f303 	lsl.w	r3, r2, r3
 800bf6c:	430b      	orrs	r3, r1
 800bf6e:	40c2      	lsrs	r2, r0
 800bf70:	6163      	str	r3, [r4, #20]
 800bf72:	9201      	str	r2, [sp, #4]
 800bf74:	9b01      	ldr	r3, [sp, #4]
 800bf76:	61a3      	str	r3, [r4, #24]
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	bf0c      	ite	eq
 800bf7c:	2201      	moveq	r2, #1
 800bf7e:	2202      	movne	r2, #2
 800bf80:	6122      	str	r2, [r4, #16]
 800bf82:	b1a5      	cbz	r5, 800bfae <__d2b+0x92>
 800bf84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bf88:	4405      	add	r5, r0
 800bf8a:	603d      	str	r5, [r7, #0]
 800bf8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bf90:	6030      	str	r0, [r6, #0]
 800bf92:	4620      	mov	r0, r4
 800bf94:	b003      	add	sp, #12
 800bf96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf9a:	6161      	str	r1, [r4, #20]
 800bf9c:	e7ea      	b.n	800bf74 <__d2b+0x58>
 800bf9e:	a801      	add	r0, sp, #4
 800bfa0:	f7ff fd61 	bl	800ba66 <__lo0bits>
 800bfa4:	9b01      	ldr	r3, [sp, #4]
 800bfa6:	6163      	str	r3, [r4, #20]
 800bfa8:	3020      	adds	r0, #32
 800bfaa:	2201      	movs	r2, #1
 800bfac:	e7e8      	b.n	800bf80 <__d2b+0x64>
 800bfae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bfb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bfb6:	6038      	str	r0, [r7, #0]
 800bfb8:	6918      	ldr	r0, [r3, #16]
 800bfba:	f7ff fd35 	bl	800ba28 <__hi0bits>
 800bfbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bfc2:	e7e5      	b.n	800bf90 <__d2b+0x74>
 800bfc4:	0800c8bc 	.word	0x0800c8bc
 800bfc8:	0800c8cd 	.word	0x0800c8cd

0800bfcc <__sfputc_r>:
 800bfcc:	6893      	ldr	r3, [r2, #8]
 800bfce:	3b01      	subs	r3, #1
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	b410      	push	{r4}
 800bfd4:	6093      	str	r3, [r2, #8]
 800bfd6:	da08      	bge.n	800bfea <__sfputc_r+0x1e>
 800bfd8:	6994      	ldr	r4, [r2, #24]
 800bfda:	42a3      	cmp	r3, r4
 800bfdc:	db01      	blt.n	800bfe2 <__sfputc_r+0x16>
 800bfde:	290a      	cmp	r1, #10
 800bfe0:	d103      	bne.n	800bfea <__sfputc_r+0x1e>
 800bfe2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bfe6:	f7fe bb9c 	b.w	800a722 <__swbuf_r>
 800bfea:	6813      	ldr	r3, [r2, #0]
 800bfec:	1c58      	adds	r0, r3, #1
 800bfee:	6010      	str	r0, [r2, #0]
 800bff0:	7019      	strb	r1, [r3, #0]
 800bff2:	4608      	mov	r0, r1
 800bff4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bff8:	4770      	bx	lr

0800bffa <__sfputs_r>:
 800bffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bffc:	4606      	mov	r6, r0
 800bffe:	460f      	mov	r7, r1
 800c000:	4614      	mov	r4, r2
 800c002:	18d5      	adds	r5, r2, r3
 800c004:	42ac      	cmp	r4, r5
 800c006:	d101      	bne.n	800c00c <__sfputs_r+0x12>
 800c008:	2000      	movs	r0, #0
 800c00a:	e007      	b.n	800c01c <__sfputs_r+0x22>
 800c00c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c010:	463a      	mov	r2, r7
 800c012:	4630      	mov	r0, r6
 800c014:	f7ff ffda 	bl	800bfcc <__sfputc_r>
 800c018:	1c43      	adds	r3, r0, #1
 800c01a:	d1f3      	bne.n	800c004 <__sfputs_r+0xa>
 800c01c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c020 <_vfiprintf_r>:
 800c020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c024:	460d      	mov	r5, r1
 800c026:	b09d      	sub	sp, #116	@ 0x74
 800c028:	4614      	mov	r4, r2
 800c02a:	4698      	mov	r8, r3
 800c02c:	4606      	mov	r6, r0
 800c02e:	b118      	cbz	r0, 800c038 <_vfiprintf_r+0x18>
 800c030:	6a03      	ldr	r3, [r0, #32]
 800c032:	b90b      	cbnz	r3, 800c038 <_vfiprintf_r+0x18>
 800c034:	f7fe faea 	bl	800a60c <__sinit>
 800c038:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c03a:	07d9      	lsls	r1, r3, #31
 800c03c:	d405      	bmi.n	800c04a <_vfiprintf_r+0x2a>
 800c03e:	89ab      	ldrh	r3, [r5, #12]
 800c040:	059a      	lsls	r2, r3, #22
 800c042:	d402      	bmi.n	800c04a <_vfiprintf_r+0x2a>
 800c044:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c046:	f7fe fcdc 	bl	800aa02 <__retarget_lock_acquire_recursive>
 800c04a:	89ab      	ldrh	r3, [r5, #12]
 800c04c:	071b      	lsls	r3, r3, #28
 800c04e:	d501      	bpl.n	800c054 <_vfiprintf_r+0x34>
 800c050:	692b      	ldr	r3, [r5, #16]
 800c052:	b99b      	cbnz	r3, 800c07c <_vfiprintf_r+0x5c>
 800c054:	4629      	mov	r1, r5
 800c056:	4630      	mov	r0, r6
 800c058:	f7fe fba2 	bl	800a7a0 <__swsetup_r>
 800c05c:	b170      	cbz	r0, 800c07c <_vfiprintf_r+0x5c>
 800c05e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c060:	07dc      	lsls	r4, r3, #31
 800c062:	d504      	bpl.n	800c06e <_vfiprintf_r+0x4e>
 800c064:	f04f 30ff 	mov.w	r0, #4294967295
 800c068:	b01d      	add	sp, #116	@ 0x74
 800c06a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c06e:	89ab      	ldrh	r3, [r5, #12]
 800c070:	0598      	lsls	r0, r3, #22
 800c072:	d4f7      	bmi.n	800c064 <_vfiprintf_r+0x44>
 800c074:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c076:	f7fe fcc5 	bl	800aa04 <__retarget_lock_release_recursive>
 800c07a:	e7f3      	b.n	800c064 <_vfiprintf_r+0x44>
 800c07c:	2300      	movs	r3, #0
 800c07e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c080:	2320      	movs	r3, #32
 800c082:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c086:	f8cd 800c 	str.w	r8, [sp, #12]
 800c08a:	2330      	movs	r3, #48	@ 0x30
 800c08c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c23c <_vfiprintf_r+0x21c>
 800c090:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c094:	f04f 0901 	mov.w	r9, #1
 800c098:	4623      	mov	r3, r4
 800c09a:	469a      	mov	sl, r3
 800c09c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0a0:	b10a      	cbz	r2, 800c0a6 <_vfiprintf_r+0x86>
 800c0a2:	2a25      	cmp	r2, #37	@ 0x25
 800c0a4:	d1f9      	bne.n	800c09a <_vfiprintf_r+0x7a>
 800c0a6:	ebba 0b04 	subs.w	fp, sl, r4
 800c0aa:	d00b      	beq.n	800c0c4 <_vfiprintf_r+0xa4>
 800c0ac:	465b      	mov	r3, fp
 800c0ae:	4622      	mov	r2, r4
 800c0b0:	4629      	mov	r1, r5
 800c0b2:	4630      	mov	r0, r6
 800c0b4:	f7ff ffa1 	bl	800bffa <__sfputs_r>
 800c0b8:	3001      	adds	r0, #1
 800c0ba:	f000 80a7 	beq.w	800c20c <_vfiprintf_r+0x1ec>
 800c0be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0c0:	445a      	add	r2, fp
 800c0c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c0c4:	f89a 3000 	ldrb.w	r3, [sl]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	f000 809f 	beq.w	800c20c <_vfiprintf_r+0x1ec>
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	f04f 32ff 	mov.w	r2, #4294967295
 800c0d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0d8:	f10a 0a01 	add.w	sl, sl, #1
 800c0dc:	9304      	str	r3, [sp, #16]
 800c0de:	9307      	str	r3, [sp, #28]
 800c0e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c0e4:	931a      	str	r3, [sp, #104]	@ 0x68
 800c0e6:	4654      	mov	r4, sl
 800c0e8:	2205      	movs	r2, #5
 800c0ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0ee:	4853      	ldr	r0, [pc, #332]	@ (800c23c <_vfiprintf_r+0x21c>)
 800c0f0:	f7f4 f88e 	bl	8000210 <memchr>
 800c0f4:	9a04      	ldr	r2, [sp, #16]
 800c0f6:	b9d8      	cbnz	r0, 800c130 <_vfiprintf_r+0x110>
 800c0f8:	06d1      	lsls	r1, r2, #27
 800c0fa:	bf44      	itt	mi
 800c0fc:	2320      	movmi	r3, #32
 800c0fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c102:	0713      	lsls	r3, r2, #28
 800c104:	bf44      	itt	mi
 800c106:	232b      	movmi	r3, #43	@ 0x2b
 800c108:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c10c:	f89a 3000 	ldrb.w	r3, [sl]
 800c110:	2b2a      	cmp	r3, #42	@ 0x2a
 800c112:	d015      	beq.n	800c140 <_vfiprintf_r+0x120>
 800c114:	9a07      	ldr	r2, [sp, #28]
 800c116:	4654      	mov	r4, sl
 800c118:	2000      	movs	r0, #0
 800c11a:	f04f 0c0a 	mov.w	ip, #10
 800c11e:	4621      	mov	r1, r4
 800c120:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c124:	3b30      	subs	r3, #48	@ 0x30
 800c126:	2b09      	cmp	r3, #9
 800c128:	d94b      	bls.n	800c1c2 <_vfiprintf_r+0x1a2>
 800c12a:	b1b0      	cbz	r0, 800c15a <_vfiprintf_r+0x13a>
 800c12c:	9207      	str	r2, [sp, #28]
 800c12e:	e014      	b.n	800c15a <_vfiprintf_r+0x13a>
 800c130:	eba0 0308 	sub.w	r3, r0, r8
 800c134:	fa09 f303 	lsl.w	r3, r9, r3
 800c138:	4313      	orrs	r3, r2
 800c13a:	9304      	str	r3, [sp, #16]
 800c13c:	46a2      	mov	sl, r4
 800c13e:	e7d2      	b.n	800c0e6 <_vfiprintf_r+0xc6>
 800c140:	9b03      	ldr	r3, [sp, #12]
 800c142:	1d19      	adds	r1, r3, #4
 800c144:	681b      	ldr	r3, [r3, #0]
 800c146:	9103      	str	r1, [sp, #12]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	bfbb      	ittet	lt
 800c14c:	425b      	neglt	r3, r3
 800c14e:	f042 0202 	orrlt.w	r2, r2, #2
 800c152:	9307      	strge	r3, [sp, #28]
 800c154:	9307      	strlt	r3, [sp, #28]
 800c156:	bfb8      	it	lt
 800c158:	9204      	strlt	r2, [sp, #16]
 800c15a:	7823      	ldrb	r3, [r4, #0]
 800c15c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c15e:	d10a      	bne.n	800c176 <_vfiprintf_r+0x156>
 800c160:	7863      	ldrb	r3, [r4, #1]
 800c162:	2b2a      	cmp	r3, #42	@ 0x2a
 800c164:	d132      	bne.n	800c1cc <_vfiprintf_r+0x1ac>
 800c166:	9b03      	ldr	r3, [sp, #12]
 800c168:	1d1a      	adds	r2, r3, #4
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	9203      	str	r2, [sp, #12]
 800c16e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c172:	3402      	adds	r4, #2
 800c174:	9305      	str	r3, [sp, #20]
 800c176:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c24c <_vfiprintf_r+0x22c>
 800c17a:	7821      	ldrb	r1, [r4, #0]
 800c17c:	2203      	movs	r2, #3
 800c17e:	4650      	mov	r0, sl
 800c180:	f7f4 f846 	bl	8000210 <memchr>
 800c184:	b138      	cbz	r0, 800c196 <_vfiprintf_r+0x176>
 800c186:	9b04      	ldr	r3, [sp, #16]
 800c188:	eba0 000a 	sub.w	r0, r0, sl
 800c18c:	2240      	movs	r2, #64	@ 0x40
 800c18e:	4082      	lsls	r2, r0
 800c190:	4313      	orrs	r3, r2
 800c192:	3401      	adds	r4, #1
 800c194:	9304      	str	r3, [sp, #16]
 800c196:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c19a:	4829      	ldr	r0, [pc, #164]	@ (800c240 <_vfiprintf_r+0x220>)
 800c19c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c1a0:	2206      	movs	r2, #6
 800c1a2:	f7f4 f835 	bl	8000210 <memchr>
 800c1a6:	2800      	cmp	r0, #0
 800c1a8:	d03f      	beq.n	800c22a <_vfiprintf_r+0x20a>
 800c1aa:	4b26      	ldr	r3, [pc, #152]	@ (800c244 <_vfiprintf_r+0x224>)
 800c1ac:	bb1b      	cbnz	r3, 800c1f6 <_vfiprintf_r+0x1d6>
 800c1ae:	9b03      	ldr	r3, [sp, #12]
 800c1b0:	3307      	adds	r3, #7
 800c1b2:	f023 0307 	bic.w	r3, r3, #7
 800c1b6:	3308      	adds	r3, #8
 800c1b8:	9303      	str	r3, [sp, #12]
 800c1ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1bc:	443b      	add	r3, r7
 800c1be:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1c0:	e76a      	b.n	800c098 <_vfiprintf_r+0x78>
 800c1c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c1c6:	460c      	mov	r4, r1
 800c1c8:	2001      	movs	r0, #1
 800c1ca:	e7a8      	b.n	800c11e <_vfiprintf_r+0xfe>
 800c1cc:	2300      	movs	r3, #0
 800c1ce:	3401      	adds	r4, #1
 800c1d0:	9305      	str	r3, [sp, #20]
 800c1d2:	4619      	mov	r1, r3
 800c1d4:	f04f 0c0a 	mov.w	ip, #10
 800c1d8:	4620      	mov	r0, r4
 800c1da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1de:	3a30      	subs	r2, #48	@ 0x30
 800c1e0:	2a09      	cmp	r2, #9
 800c1e2:	d903      	bls.n	800c1ec <_vfiprintf_r+0x1cc>
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d0c6      	beq.n	800c176 <_vfiprintf_r+0x156>
 800c1e8:	9105      	str	r1, [sp, #20]
 800c1ea:	e7c4      	b.n	800c176 <_vfiprintf_r+0x156>
 800c1ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1f0:	4604      	mov	r4, r0
 800c1f2:	2301      	movs	r3, #1
 800c1f4:	e7f0      	b.n	800c1d8 <_vfiprintf_r+0x1b8>
 800c1f6:	ab03      	add	r3, sp, #12
 800c1f8:	9300      	str	r3, [sp, #0]
 800c1fa:	462a      	mov	r2, r5
 800c1fc:	4b12      	ldr	r3, [pc, #72]	@ (800c248 <_vfiprintf_r+0x228>)
 800c1fe:	a904      	add	r1, sp, #16
 800c200:	4630      	mov	r0, r6
 800c202:	f7fd fdc1 	bl	8009d88 <_printf_float>
 800c206:	4607      	mov	r7, r0
 800c208:	1c78      	adds	r0, r7, #1
 800c20a:	d1d6      	bne.n	800c1ba <_vfiprintf_r+0x19a>
 800c20c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c20e:	07d9      	lsls	r1, r3, #31
 800c210:	d405      	bmi.n	800c21e <_vfiprintf_r+0x1fe>
 800c212:	89ab      	ldrh	r3, [r5, #12]
 800c214:	059a      	lsls	r2, r3, #22
 800c216:	d402      	bmi.n	800c21e <_vfiprintf_r+0x1fe>
 800c218:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c21a:	f7fe fbf3 	bl	800aa04 <__retarget_lock_release_recursive>
 800c21e:	89ab      	ldrh	r3, [r5, #12]
 800c220:	065b      	lsls	r3, r3, #25
 800c222:	f53f af1f 	bmi.w	800c064 <_vfiprintf_r+0x44>
 800c226:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c228:	e71e      	b.n	800c068 <_vfiprintf_r+0x48>
 800c22a:	ab03      	add	r3, sp, #12
 800c22c:	9300      	str	r3, [sp, #0]
 800c22e:	462a      	mov	r2, r5
 800c230:	4b05      	ldr	r3, [pc, #20]	@ (800c248 <_vfiprintf_r+0x228>)
 800c232:	a904      	add	r1, sp, #16
 800c234:	4630      	mov	r0, r6
 800c236:	f7fe f83f 	bl	800a2b8 <_printf_i>
 800c23a:	e7e4      	b.n	800c206 <_vfiprintf_r+0x1e6>
 800c23c:	0800c926 	.word	0x0800c926
 800c240:	0800c930 	.word	0x0800c930
 800c244:	08009d89 	.word	0x08009d89
 800c248:	0800bffb 	.word	0x0800bffb
 800c24c:	0800c92c 	.word	0x0800c92c

0800c250 <__sflush_r>:
 800c250:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c258:	0716      	lsls	r6, r2, #28
 800c25a:	4605      	mov	r5, r0
 800c25c:	460c      	mov	r4, r1
 800c25e:	d454      	bmi.n	800c30a <__sflush_r+0xba>
 800c260:	684b      	ldr	r3, [r1, #4]
 800c262:	2b00      	cmp	r3, #0
 800c264:	dc02      	bgt.n	800c26c <__sflush_r+0x1c>
 800c266:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c268:	2b00      	cmp	r3, #0
 800c26a:	dd48      	ble.n	800c2fe <__sflush_r+0xae>
 800c26c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c26e:	2e00      	cmp	r6, #0
 800c270:	d045      	beq.n	800c2fe <__sflush_r+0xae>
 800c272:	2300      	movs	r3, #0
 800c274:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c278:	682f      	ldr	r7, [r5, #0]
 800c27a:	6a21      	ldr	r1, [r4, #32]
 800c27c:	602b      	str	r3, [r5, #0]
 800c27e:	d030      	beq.n	800c2e2 <__sflush_r+0x92>
 800c280:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c282:	89a3      	ldrh	r3, [r4, #12]
 800c284:	0759      	lsls	r1, r3, #29
 800c286:	d505      	bpl.n	800c294 <__sflush_r+0x44>
 800c288:	6863      	ldr	r3, [r4, #4]
 800c28a:	1ad2      	subs	r2, r2, r3
 800c28c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c28e:	b10b      	cbz	r3, 800c294 <__sflush_r+0x44>
 800c290:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c292:	1ad2      	subs	r2, r2, r3
 800c294:	2300      	movs	r3, #0
 800c296:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c298:	6a21      	ldr	r1, [r4, #32]
 800c29a:	4628      	mov	r0, r5
 800c29c:	47b0      	blx	r6
 800c29e:	1c43      	adds	r3, r0, #1
 800c2a0:	89a3      	ldrh	r3, [r4, #12]
 800c2a2:	d106      	bne.n	800c2b2 <__sflush_r+0x62>
 800c2a4:	6829      	ldr	r1, [r5, #0]
 800c2a6:	291d      	cmp	r1, #29
 800c2a8:	d82b      	bhi.n	800c302 <__sflush_r+0xb2>
 800c2aa:	4a2a      	ldr	r2, [pc, #168]	@ (800c354 <__sflush_r+0x104>)
 800c2ac:	40ca      	lsrs	r2, r1
 800c2ae:	07d6      	lsls	r6, r2, #31
 800c2b0:	d527      	bpl.n	800c302 <__sflush_r+0xb2>
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	6062      	str	r2, [r4, #4]
 800c2b6:	04d9      	lsls	r1, r3, #19
 800c2b8:	6922      	ldr	r2, [r4, #16]
 800c2ba:	6022      	str	r2, [r4, #0]
 800c2bc:	d504      	bpl.n	800c2c8 <__sflush_r+0x78>
 800c2be:	1c42      	adds	r2, r0, #1
 800c2c0:	d101      	bne.n	800c2c6 <__sflush_r+0x76>
 800c2c2:	682b      	ldr	r3, [r5, #0]
 800c2c4:	b903      	cbnz	r3, 800c2c8 <__sflush_r+0x78>
 800c2c6:	6560      	str	r0, [r4, #84]	@ 0x54
 800c2c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c2ca:	602f      	str	r7, [r5, #0]
 800c2cc:	b1b9      	cbz	r1, 800c2fe <__sflush_r+0xae>
 800c2ce:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c2d2:	4299      	cmp	r1, r3
 800c2d4:	d002      	beq.n	800c2dc <__sflush_r+0x8c>
 800c2d6:	4628      	mov	r0, r5
 800c2d8:	f7ff f9fe 	bl	800b6d8 <_free_r>
 800c2dc:	2300      	movs	r3, #0
 800c2de:	6363      	str	r3, [r4, #52]	@ 0x34
 800c2e0:	e00d      	b.n	800c2fe <__sflush_r+0xae>
 800c2e2:	2301      	movs	r3, #1
 800c2e4:	4628      	mov	r0, r5
 800c2e6:	47b0      	blx	r6
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	1c50      	adds	r0, r2, #1
 800c2ec:	d1c9      	bne.n	800c282 <__sflush_r+0x32>
 800c2ee:	682b      	ldr	r3, [r5, #0]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d0c6      	beq.n	800c282 <__sflush_r+0x32>
 800c2f4:	2b1d      	cmp	r3, #29
 800c2f6:	d001      	beq.n	800c2fc <__sflush_r+0xac>
 800c2f8:	2b16      	cmp	r3, #22
 800c2fa:	d11e      	bne.n	800c33a <__sflush_r+0xea>
 800c2fc:	602f      	str	r7, [r5, #0]
 800c2fe:	2000      	movs	r0, #0
 800c300:	e022      	b.n	800c348 <__sflush_r+0xf8>
 800c302:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c306:	b21b      	sxth	r3, r3
 800c308:	e01b      	b.n	800c342 <__sflush_r+0xf2>
 800c30a:	690f      	ldr	r7, [r1, #16]
 800c30c:	2f00      	cmp	r7, #0
 800c30e:	d0f6      	beq.n	800c2fe <__sflush_r+0xae>
 800c310:	0793      	lsls	r3, r2, #30
 800c312:	680e      	ldr	r6, [r1, #0]
 800c314:	bf08      	it	eq
 800c316:	694b      	ldreq	r3, [r1, #20]
 800c318:	600f      	str	r7, [r1, #0]
 800c31a:	bf18      	it	ne
 800c31c:	2300      	movne	r3, #0
 800c31e:	eba6 0807 	sub.w	r8, r6, r7
 800c322:	608b      	str	r3, [r1, #8]
 800c324:	f1b8 0f00 	cmp.w	r8, #0
 800c328:	dde9      	ble.n	800c2fe <__sflush_r+0xae>
 800c32a:	6a21      	ldr	r1, [r4, #32]
 800c32c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c32e:	4643      	mov	r3, r8
 800c330:	463a      	mov	r2, r7
 800c332:	4628      	mov	r0, r5
 800c334:	47b0      	blx	r6
 800c336:	2800      	cmp	r0, #0
 800c338:	dc08      	bgt.n	800c34c <__sflush_r+0xfc>
 800c33a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c33e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c342:	81a3      	strh	r3, [r4, #12]
 800c344:	f04f 30ff 	mov.w	r0, #4294967295
 800c348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c34c:	4407      	add	r7, r0
 800c34e:	eba8 0800 	sub.w	r8, r8, r0
 800c352:	e7e7      	b.n	800c324 <__sflush_r+0xd4>
 800c354:	20400001 	.word	0x20400001

0800c358 <_fflush_r>:
 800c358:	b538      	push	{r3, r4, r5, lr}
 800c35a:	690b      	ldr	r3, [r1, #16]
 800c35c:	4605      	mov	r5, r0
 800c35e:	460c      	mov	r4, r1
 800c360:	b913      	cbnz	r3, 800c368 <_fflush_r+0x10>
 800c362:	2500      	movs	r5, #0
 800c364:	4628      	mov	r0, r5
 800c366:	bd38      	pop	{r3, r4, r5, pc}
 800c368:	b118      	cbz	r0, 800c372 <_fflush_r+0x1a>
 800c36a:	6a03      	ldr	r3, [r0, #32]
 800c36c:	b90b      	cbnz	r3, 800c372 <_fflush_r+0x1a>
 800c36e:	f7fe f94d 	bl	800a60c <__sinit>
 800c372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c376:	2b00      	cmp	r3, #0
 800c378:	d0f3      	beq.n	800c362 <_fflush_r+0xa>
 800c37a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c37c:	07d0      	lsls	r0, r2, #31
 800c37e:	d404      	bmi.n	800c38a <_fflush_r+0x32>
 800c380:	0599      	lsls	r1, r3, #22
 800c382:	d402      	bmi.n	800c38a <_fflush_r+0x32>
 800c384:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c386:	f7fe fb3c 	bl	800aa02 <__retarget_lock_acquire_recursive>
 800c38a:	4628      	mov	r0, r5
 800c38c:	4621      	mov	r1, r4
 800c38e:	f7ff ff5f 	bl	800c250 <__sflush_r>
 800c392:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c394:	07da      	lsls	r2, r3, #31
 800c396:	4605      	mov	r5, r0
 800c398:	d4e4      	bmi.n	800c364 <_fflush_r+0xc>
 800c39a:	89a3      	ldrh	r3, [r4, #12]
 800c39c:	059b      	lsls	r3, r3, #22
 800c39e:	d4e1      	bmi.n	800c364 <_fflush_r+0xc>
 800c3a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c3a2:	f7fe fb2f 	bl	800aa04 <__retarget_lock_release_recursive>
 800c3a6:	e7dd      	b.n	800c364 <_fflush_r+0xc>

0800c3a8 <__swhatbuf_r>:
 800c3a8:	b570      	push	{r4, r5, r6, lr}
 800c3aa:	460c      	mov	r4, r1
 800c3ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3b0:	2900      	cmp	r1, #0
 800c3b2:	b096      	sub	sp, #88	@ 0x58
 800c3b4:	4615      	mov	r5, r2
 800c3b6:	461e      	mov	r6, r3
 800c3b8:	da0d      	bge.n	800c3d6 <__swhatbuf_r+0x2e>
 800c3ba:	89a3      	ldrh	r3, [r4, #12]
 800c3bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c3c0:	f04f 0100 	mov.w	r1, #0
 800c3c4:	bf14      	ite	ne
 800c3c6:	2340      	movne	r3, #64	@ 0x40
 800c3c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c3cc:	2000      	movs	r0, #0
 800c3ce:	6031      	str	r1, [r6, #0]
 800c3d0:	602b      	str	r3, [r5, #0]
 800c3d2:	b016      	add	sp, #88	@ 0x58
 800c3d4:	bd70      	pop	{r4, r5, r6, pc}
 800c3d6:	466a      	mov	r2, sp
 800c3d8:	f000 f848 	bl	800c46c <_fstat_r>
 800c3dc:	2800      	cmp	r0, #0
 800c3de:	dbec      	blt.n	800c3ba <__swhatbuf_r+0x12>
 800c3e0:	9901      	ldr	r1, [sp, #4]
 800c3e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c3e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c3ea:	4259      	negs	r1, r3
 800c3ec:	4159      	adcs	r1, r3
 800c3ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c3f2:	e7eb      	b.n	800c3cc <__swhatbuf_r+0x24>

0800c3f4 <__smakebuf_r>:
 800c3f4:	898b      	ldrh	r3, [r1, #12]
 800c3f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c3f8:	079d      	lsls	r5, r3, #30
 800c3fa:	4606      	mov	r6, r0
 800c3fc:	460c      	mov	r4, r1
 800c3fe:	d507      	bpl.n	800c410 <__smakebuf_r+0x1c>
 800c400:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c404:	6023      	str	r3, [r4, #0]
 800c406:	6123      	str	r3, [r4, #16]
 800c408:	2301      	movs	r3, #1
 800c40a:	6163      	str	r3, [r4, #20]
 800c40c:	b003      	add	sp, #12
 800c40e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c410:	ab01      	add	r3, sp, #4
 800c412:	466a      	mov	r2, sp
 800c414:	f7ff ffc8 	bl	800c3a8 <__swhatbuf_r>
 800c418:	9f00      	ldr	r7, [sp, #0]
 800c41a:	4605      	mov	r5, r0
 800c41c:	4639      	mov	r1, r7
 800c41e:	4630      	mov	r0, r6
 800c420:	f7ff f9ce 	bl	800b7c0 <_malloc_r>
 800c424:	b948      	cbnz	r0, 800c43a <__smakebuf_r+0x46>
 800c426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c42a:	059a      	lsls	r2, r3, #22
 800c42c:	d4ee      	bmi.n	800c40c <__smakebuf_r+0x18>
 800c42e:	f023 0303 	bic.w	r3, r3, #3
 800c432:	f043 0302 	orr.w	r3, r3, #2
 800c436:	81a3      	strh	r3, [r4, #12]
 800c438:	e7e2      	b.n	800c400 <__smakebuf_r+0xc>
 800c43a:	89a3      	ldrh	r3, [r4, #12]
 800c43c:	6020      	str	r0, [r4, #0]
 800c43e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c442:	81a3      	strh	r3, [r4, #12]
 800c444:	9b01      	ldr	r3, [sp, #4]
 800c446:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c44a:	b15b      	cbz	r3, 800c464 <__smakebuf_r+0x70>
 800c44c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c450:	4630      	mov	r0, r6
 800c452:	f000 f81d 	bl	800c490 <_isatty_r>
 800c456:	b128      	cbz	r0, 800c464 <__smakebuf_r+0x70>
 800c458:	89a3      	ldrh	r3, [r4, #12]
 800c45a:	f023 0303 	bic.w	r3, r3, #3
 800c45e:	f043 0301 	orr.w	r3, r3, #1
 800c462:	81a3      	strh	r3, [r4, #12]
 800c464:	89a3      	ldrh	r3, [r4, #12]
 800c466:	431d      	orrs	r5, r3
 800c468:	81a5      	strh	r5, [r4, #12]
 800c46a:	e7cf      	b.n	800c40c <__smakebuf_r+0x18>

0800c46c <_fstat_r>:
 800c46c:	b538      	push	{r3, r4, r5, lr}
 800c46e:	4d07      	ldr	r5, [pc, #28]	@ (800c48c <_fstat_r+0x20>)
 800c470:	2300      	movs	r3, #0
 800c472:	4604      	mov	r4, r0
 800c474:	4608      	mov	r0, r1
 800c476:	4611      	mov	r1, r2
 800c478:	602b      	str	r3, [r5, #0]
 800c47a:	f7f6 fa75 	bl	8002968 <_fstat>
 800c47e:	1c43      	adds	r3, r0, #1
 800c480:	d102      	bne.n	800c488 <_fstat_r+0x1c>
 800c482:	682b      	ldr	r3, [r5, #0]
 800c484:	b103      	cbz	r3, 800c488 <_fstat_r+0x1c>
 800c486:	6023      	str	r3, [r4, #0]
 800c488:	bd38      	pop	{r3, r4, r5, pc}
 800c48a:	bf00      	nop
 800c48c:	2000922c 	.word	0x2000922c

0800c490 <_isatty_r>:
 800c490:	b538      	push	{r3, r4, r5, lr}
 800c492:	4d06      	ldr	r5, [pc, #24]	@ (800c4ac <_isatty_r+0x1c>)
 800c494:	2300      	movs	r3, #0
 800c496:	4604      	mov	r4, r0
 800c498:	4608      	mov	r0, r1
 800c49a:	602b      	str	r3, [r5, #0]
 800c49c:	f7f6 fa74 	bl	8002988 <_isatty>
 800c4a0:	1c43      	adds	r3, r0, #1
 800c4a2:	d102      	bne.n	800c4aa <_isatty_r+0x1a>
 800c4a4:	682b      	ldr	r3, [r5, #0]
 800c4a6:	b103      	cbz	r3, 800c4aa <_isatty_r+0x1a>
 800c4a8:	6023      	str	r3, [r4, #0]
 800c4aa:	bd38      	pop	{r3, r4, r5, pc}
 800c4ac:	2000922c 	.word	0x2000922c

0800c4b0 <_sbrk_r>:
 800c4b0:	b538      	push	{r3, r4, r5, lr}
 800c4b2:	4d06      	ldr	r5, [pc, #24]	@ (800c4cc <_sbrk_r+0x1c>)
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	4604      	mov	r4, r0
 800c4b8:	4608      	mov	r0, r1
 800c4ba:	602b      	str	r3, [r5, #0]
 800c4bc:	f7f6 fa7c 	bl	80029b8 <_sbrk>
 800c4c0:	1c43      	adds	r3, r0, #1
 800c4c2:	d102      	bne.n	800c4ca <_sbrk_r+0x1a>
 800c4c4:	682b      	ldr	r3, [r5, #0]
 800c4c6:	b103      	cbz	r3, 800c4ca <_sbrk_r+0x1a>
 800c4c8:	6023      	str	r3, [r4, #0]
 800c4ca:	bd38      	pop	{r3, r4, r5, pc}
 800c4cc:	2000922c 	.word	0x2000922c

0800c4d0 <__assert_func>:
 800c4d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c4d2:	4614      	mov	r4, r2
 800c4d4:	461a      	mov	r2, r3
 800c4d6:	4b09      	ldr	r3, [pc, #36]	@ (800c4fc <__assert_func+0x2c>)
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	4605      	mov	r5, r0
 800c4dc:	68d8      	ldr	r0, [r3, #12]
 800c4de:	b14c      	cbz	r4, 800c4f4 <__assert_func+0x24>
 800c4e0:	4b07      	ldr	r3, [pc, #28]	@ (800c500 <__assert_func+0x30>)
 800c4e2:	9100      	str	r1, [sp, #0]
 800c4e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c4e8:	4906      	ldr	r1, [pc, #24]	@ (800c504 <__assert_func+0x34>)
 800c4ea:	462b      	mov	r3, r5
 800c4ec:	f000 f842 	bl	800c574 <fiprintf>
 800c4f0:	f000 f852 	bl	800c598 <abort>
 800c4f4:	4b04      	ldr	r3, [pc, #16]	@ (800c508 <__assert_func+0x38>)
 800c4f6:	461c      	mov	r4, r3
 800c4f8:	e7f3      	b.n	800c4e2 <__assert_func+0x12>
 800c4fa:	bf00      	nop
 800c4fc:	2000001c 	.word	0x2000001c
 800c500:	0800c941 	.word	0x0800c941
 800c504:	0800c94e 	.word	0x0800c94e
 800c508:	0800c97c 	.word	0x0800c97c

0800c50c <_calloc_r>:
 800c50c:	b570      	push	{r4, r5, r6, lr}
 800c50e:	fba1 5402 	umull	r5, r4, r1, r2
 800c512:	b934      	cbnz	r4, 800c522 <_calloc_r+0x16>
 800c514:	4629      	mov	r1, r5
 800c516:	f7ff f953 	bl	800b7c0 <_malloc_r>
 800c51a:	4606      	mov	r6, r0
 800c51c:	b928      	cbnz	r0, 800c52a <_calloc_r+0x1e>
 800c51e:	4630      	mov	r0, r6
 800c520:	bd70      	pop	{r4, r5, r6, pc}
 800c522:	220c      	movs	r2, #12
 800c524:	6002      	str	r2, [r0, #0]
 800c526:	2600      	movs	r6, #0
 800c528:	e7f9      	b.n	800c51e <_calloc_r+0x12>
 800c52a:	462a      	mov	r2, r5
 800c52c:	4621      	mov	r1, r4
 800c52e:	f7fe f98d 	bl	800a84c <memset>
 800c532:	e7f4      	b.n	800c51e <_calloc_r+0x12>

0800c534 <__ascii_mbtowc>:
 800c534:	b082      	sub	sp, #8
 800c536:	b901      	cbnz	r1, 800c53a <__ascii_mbtowc+0x6>
 800c538:	a901      	add	r1, sp, #4
 800c53a:	b142      	cbz	r2, 800c54e <__ascii_mbtowc+0x1a>
 800c53c:	b14b      	cbz	r3, 800c552 <__ascii_mbtowc+0x1e>
 800c53e:	7813      	ldrb	r3, [r2, #0]
 800c540:	600b      	str	r3, [r1, #0]
 800c542:	7812      	ldrb	r2, [r2, #0]
 800c544:	1e10      	subs	r0, r2, #0
 800c546:	bf18      	it	ne
 800c548:	2001      	movne	r0, #1
 800c54a:	b002      	add	sp, #8
 800c54c:	4770      	bx	lr
 800c54e:	4610      	mov	r0, r2
 800c550:	e7fb      	b.n	800c54a <__ascii_mbtowc+0x16>
 800c552:	f06f 0001 	mvn.w	r0, #1
 800c556:	e7f8      	b.n	800c54a <__ascii_mbtowc+0x16>

0800c558 <__ascii_wctomb>:
 800c558:	4603      	mov	r3, r0
 800c55a:	4608      	mov	r0, r1
 800c55c:	b141      	cbz	r1, 800c570 <__ascii_wctomb+0x18>
 800c55e:	2aff      	cmp	r2, #255	@ 0xff
 800c560:	d904      	bls.n	800c56c <__ascii_wctomb+0x14>
 800c562:	228a      	movs	r2, #138	@ 0x8a
 800c564:	601a      	str	r2, [r3, #0]
 800c566:	f04f 30ff 	mov.w	r0, #4294967295
 800c56a:	4770      	bx	lr
 800c56c:	700a      	strb	r2, [r1, #0]
 800c56e:	2001      	movs	r0, #1
 800c570:	4770      	bx	lr
	...

0800c574 <fiprintf>:
 800c574:	b40e      	push	{r1, r2, r3}
 800c576:	b503      	push	{r0, r1, lr}
 800c578:	4601      	mov	r1, r0
 800c57a:	ab03      	add	r3, sp, #12
 800c57c:	4805      	ldr	r0, [pc, #20]	@ (800c594 <fiprintf+0x20>)
 800c57e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c582:	6800      	ldr	r0, [r0, #0]
 800c584:	9301      	str	r3, [sp, #4]
 800c586:	f7ff fd4b 	bl	800c020 <_vfiprintf_r>
 800c58a:	b002      	add	sp, #8
 800c58c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c590:	b003      	add	sp, #12
 800c592:	4770      	bx	lr
 800c594:	2000001c 	.word	0x2000001c

0800c598 <abort>:
 800c598:	b508      	push	{r3, lr}
 800c59a:	2006      	movs	r0, #6
 800c59c:	f000 f82c 	bl	800c5f8 <raise>
 800c5a0:	2001      	movs	r0, #1
 800c5a2:	f7f6 f9ad 	bl	8002900 <_exit>

0800c5a6 <_raise_r>:
 800c5a6:	291f      	cmp	r1, #31
 800c5a8:	b538      	push	{r3, r4, r5, lr}
 800c5aa:	4605      	mov	r5, r0
 800c5ac:	460c      	mov	r4, r1
 800c5ae:	d904      	bls.n	800c5ba <_raise_r+0x14>
 800c5b0:	2316      	movs	r3, #22
 800c5b2:	6003      	str	r3, [r0, #0]
 800c5b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c5b8:	bd38      	pop	{r3, r4, r5, pc}
 800c5ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c5bc:	b112      	cbz	r2, 800c5c4 <_raise_r+0x1e>
 800c5be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c5c2:	b94b      	cbnz	r3, 800c5d8 <_raise_r+0x32>
 800c5c4:	4628      	mov	r0, r5
 800c5c6:	f000 f831 	bl	800c62c <_getpid_r>
 800c5ca:	4622      	mov	r2, r4
 800c5cc:	4601      	mov	r1, r0
 800c5ce:	4628      	mov	r0, r5
 800c5d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5d4:	f000 b818 	b.w	800c608 <_kill_r>
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	d00a      	beq.n	800c5f2 <_raise_r+0x4c>
 800c5dc:	1c59      	adds	r1, r3, #1
 800c5de:	d103      	bne.n	800c5e8 <_raise_r+0x42>
 800c5e0:	2316      	movs	r3, #22
 800c5e2:	6003      	str	r3, [r0, #0]
 800c5e4:	2001      	movs	r0, #1
 800c5e6:	e7e7      	b.n	800c5b8 <_raise_r+0x12>
 800c5e8:	2100      	movs	r1, #0
 800c5ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c5ee:	4620      	mov	r0, r4
 800c5f0:	4798      	blx	r3
 800c5f2:	2000      	movs	r0, #0
 800c5f4:	e7e0      	b.n	800c5b8 <_raise_r+0x12>
	...

0800c5f8 <raise>:
 800c5f8:	4b02      	ldr	r3, [pc, #8]	@ (800c604 <raise+0xc>)
 800c5fa:	4601      	mov	r1, r0
 800c5fc:	6818      	ldr	r0, [r3, #0]
 800c5fe:	f7ff bfd2 	b.w	800c5a6 <_raise_r>
 800c602:	bf00      	nop
 800c604:	2000001c 	.word	0x2000001c

0800c608 <_kill_r>:
 800c608:	b538      	push	{r3, r4, r5, lr}
 800c60a:	4d07      	ldr	r5, [pc, #28]	@ (800c628 <_kill_r+0x20>)
 800c60c:	2300      	movs	r3, #0
 800c60e:	4604      	mov	r4, r0
 800c610:	4608      	mov	r0, r1
 800c612:	4611      	mov	r1, r2
 800c614:	602b      	str	r3, [r5, #0]
 800c616:	f7f6 f963 	bl	80028e0 <_kill>
 800c61a:	1c43      	adds	r3, r0, #1
 800c61c:	d102      	bne.n	800c624 <_kill_r+0x1c>
 800c61e:	682b      	ldr	r3, [r5, #0]
 800c620:	b103      	cbz	r3, 800c624 <_kill_r+0x1c>
 800c622:	6023      	str	r3, [r4, #0]
 800c624:	bd38      	pop	{r3, r4, r5, pc}
 800c626:	bf00      	nop
 800c628:	2000922c 	.word	0x2000922c

0800c62c <_getpid_r>:
 800c62c:	f7f6 b950 	b.w	80028d0 <_getpid>

0800c630 <_init>:
 800c630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c632:	bf00      	nop
 800c634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c636:	bc08      	pop	{r3}
 800c638:	469e      	mov	lr, r3
 800c63a:	4770      	bx	lr

0800c63c <_fini>:
 800c63c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c63e:	bf00      	nop
 800c640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c642:	bc08      	pop	{r3}
 800c644:	469e      	mov	lr, r3
 800c646:	4770      	bx	lr
