<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="ftg256"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_xclk32mhz = PERIOD &quot;xclk32mhz&quot; 31.125 ns HIGH 50% INPUT_JITTER 50 ps;" ScopeName="">TS_xclk32mhz = PERIOD TIMEGRP &quot;xclk32mhz&quot; 31.125 ns HIGH 50% INPUT_JITTER 0.05         ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_xclk32mhz = PERIOD TIMEGRP &quot;xclk32mhz&quot; 31.125 ns HIGH 50% INPUT_JITTER 0.05
        ns;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.966" period="3.891" constraintValue="3.891" deviceLimit="0.925" freqLimit="1081.081" physResource="core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKOUT0" logResource="core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="core_clocks/core_clocks/clkout0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.856" period="7.781" constraintValue="7.781" deviceLimit="0.925" freqLimit="1081.081" physResource="core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKOUT1" logResource="core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="core_clocks/core_clocks/clkout1"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="21.125" period="31.125" constraintValue="15.562" deviceLimit="5.000" physResource="core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKIN1" logResource="core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN1" clockNet="core_clocks/core_clocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_xclk32mhz = PERIOD &quot;xclk32mhz&quot; 31.125 ns HIGH 50% INPUT_JITTER 50 ps;" ScopeName="">TS_core_clocks_core_clocks_clkout1 = PERIOD TIMEGRP         &quot;core_clocks_core_clocks_clkout1&quot; TS_xclk32mhz / 4 HIGH 50%         INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>68517</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4597</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.823</twMinPer></twConstHead><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2 (SLICE_X7Y52.C5), 5 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.706</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4</twSrc><twDest BELType="FF">main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twDest><twTotPathDel>2.817</twTotPathDel><twClkSkew dest = "1.525" src = "1.643">0.118</twClkSkew><twDelConst>3.891</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4</twSrc><twDest BELType='FF'>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;4&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/out3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_9_OUT&lt;2&gt;1</twBEL><twBEL>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twBEL></twPathDel><twLogDel>1.082</twLogDel><twRouteDel>1.735</twRouteDel><twTotDel>2.817</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.954</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2</twSrc><twDest BELType="FF">main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twDest><twTotPathDel>2.569</twTotPathDel><twClkSkew dest = "1.525" src = "1.643">0.118</twClkSkew><twDelConst>3.891</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2</twSrc><twDest BELType='FF'>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;4&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/out3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_9_OUT&lt;2&gt;1</twBEL><twBEL>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twBEL></twPathDel><twLogDel>1.082</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>2.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.081</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3</twSrc><twDest BELType="FF">main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twDest><twTotPathDel>2.440</twTotPathDel><twClkSkew dest = "1.525" src = "1.645">0.120</twClkSkew><twDelConst>3.891</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3</twSrc><twDest BELType='FF'>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/out3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_9_OUT&lt;2&gt;1</twBEL><twBEL>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twBEL></twPathDel><twLogDel>1.082</twLogDel><twRouteDel>1.358</twRouteDel><twTotDel>2.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1 (SLICE_X7Y52.C5), 5 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.801</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4</twSrc><twDest BELType="FF">main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1</twDest><twTotPathDel>2.722</twTotPathDel><twClkSkew dest = "1.525" src = "1.643">0.118</twClkSkew><twDelConst>3.891</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4</twSrc><twDest BELType='FF'>main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;4&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/out3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_10_OUT&lt;2&gt;1</twBEL><twBEL>main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>1.735</twRouteDel><twTotDel>2.722</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.049</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2</twSrc><twDest BELType="FF">main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1</twDest><twTotPathDel>2.474</twTotPathDel><twClkSkew dest = "1.525" src = "1.643">0.118</twClkSkew><twDelConst>3.891</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2</twSrc><twDest BELType='FF'>main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;4&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.609</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/out3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_10_OUT&lt;2&gt;1</twBEL><twBEL>main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>1.487</twRouteDel><twTotDel>2.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>39.9</twPctLog><twPctRoute>60.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.176</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3</twSrc><twDest BELType="FF">main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1</twDest><twTotPathDel>2.345</twTotPathDel><twClkSkew dest = "1.525" src = "1.645">0.120</twClkSkew><twDelConst>3.891</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3</twSrc><twDest BELType='FF'>main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X6Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y52.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/out3</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y52.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_10_OUT&lt;2&gt;1</twBEL><twBEL>main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1</twBEL></twPathDel><twLogDel>0.987</twLogDel><twRouteDel>1.358</twRouteDel><twTotDel>2.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/s16_inv_test_5 (SLICE_X36Y33.SR), 25 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.958</twSlack><twSrc BELType="FF">main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_1</twSrc><twDest BELType="FF">main_system_control/system_data_control/s16_inv_test_5</twDest><twTotPathDel>6.697</twTotPathDel><twClkSkew dest = "0.387" src = "0.383">-0.004</twClkSkew><twDelConst>7.781</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_1</twSrc><twDest BELType='FF'>main_system_control/system_data_control/s16_inv_test_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_128mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y52.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.908</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/start_alu</twComp><twBEL>main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>main_system_control/system_data_control/r_data2&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/_n02321</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>main_system_control/system_data_control/_n02321</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>main_system_control/system_data_control/r_data2&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/_n02325</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>main_system_control/system_data_control/_n0232</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>main_system_control/system_data_control/s16_inv_test&lt;7&gt;</twComp><twBEL>main_system_control/system_data_control/s16_inv_test_5</twBEL></twPathDel><twLogDel>1.556</twLogDel><twRouteDel>5.141</twRouteDel><twTotDel>6.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.706</twSlack><twSrc BELType="FF">main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twSrc><twDest BELType="FF">main_system_control/system_data_control/s16_inv_test_5</twDest><twTotPathDel>5.949</twTotPathDel><twClkSkew dest = "0.387" src = "0.383">-0.004</twClkSkew><twDelConst>7.781</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twSrc><twDest BELType='FF'>main_system_control/system_data_control/s16_inv_test_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X7Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_128mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.D6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.230</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/start_alu</twComp><twBEL>main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>main_system_control/system_data_control/r_data2&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/_n02321</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>main_system_control/system_data_control/_n02321</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>main_system_control/system_data_control/r_data2&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/_n02325</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>main_system_control/system_data_control/_n0232</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>main_system_control/system_data_control/s16_inv_test&lt;7&gt;</twComp><twBEL>main_system_control/system_data_control/s16_inv_test_5</twBEL></twPathDel><twLogDel>1.486</twLogDel><twRouteDel>4.463</twRouteDel><twTotDel>5.949</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.725</twSlack><twSrc BELType="FF">main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/so_spi_rdy</twSrc><twDest BELType="FF">main_system_control/system_data_control/s16_inv_test_5</twDest><twTotPathDel>5.951</twTotPathDel><twClkSkew dest = "0.387" src = "0.362">-0.025</twClkSkew><twDelConst>7.781</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.130</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/so_spi_rdy</twSrc><twDest BELType='FF'>main_system_control/system_data_control/s16_inv_test_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X11Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_128mhz</twSrcClk><twPathDel><twSite>SLICE_X11Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/r_po_spi_cs</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/so_spi_rdy</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y39.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.232</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/so_spi_rdy</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y39.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/start_alu</twComp><twBEL>main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y35.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y35.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>main_system_control/system_data_control/r_data2&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/_n02321</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y35.C6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>main_system_control/system_data_control/_n02321</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y35.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>main_system_control/system_data_control/r_data2&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/_n02325</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y33.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>main_system_control/system_data_control/_n0232</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y33.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>main_system_control/system_data_control/s16_inv_test&lt;7&gt;</twComp><twBEL>main_system_control/system_data_control/s16_inv_test_5</twBEL></twPathDel><twLogDel>1.486</twLogDel><twRouteDel>4.465</twRouteDel><twTotDel>5.951</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_core_clocks_core_clocks_clkout1 = PERIOD TIMEGRP
        &quot;core_clocks_core_clocks_clkout1&quot; TS_xclk32mhz / 4 HIGH 50%
        INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_6 (SLICE_X6Y47.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.075</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6</twSrc><twDest BELType="FF">main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_6</twDest><twTotPathDel>0.545</twTotPathDel><twClkSkew dest = "0.906" src = "0.686">-0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6</twSrc><twDest BELType='FF'>main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.781">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.CI</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y47.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.050</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/r1_to_adb_triggers&lt;1&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_6</twBEL></twPathDel><twLogDel>0.284</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>0.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_2 (SLICE_X6Y47.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2</twSrc><twDest BELType="FF">main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_2</twDest><twTotPathDel>0.619</twTotPathDel><twClkSkew dest = "0.906" src = "0.684">-0.222</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2</twSrc><twDest BELType='FF'>main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.781">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;4&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y47.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.465</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y47.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.080</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/r1_to_adb_triggers&lt;1&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_2</twBEL></twPathDel><twLogDel>0.154</twLogDel><twRouteDel>0.465</twRouteDel><twTotDel>0.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_0 (SLICE_X6Y51.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6</twSrc><twDest BELType="FF">main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_0</twDest><twTotPathDel>0.664</twTotPathDel><twClkSkew dest = "0.902" src = "0.686">-0.216</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6</twSrc><twDest BELType='FF'>main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y52.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.781">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X6Y52.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y51.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt&lt;2&gt;</twComp><twBEL>main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_10_OUT&lt;3&gt;</twBEL><twBEL>main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_0</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>0.664</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.781">clk_128mhz</twDestClk><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_core_clocks_core_clocks_clkout1 = PERIOD TIMEGRP
        &quot;core_clocks_core_clocks_clkout1&quot; TS_xclk32mhz / 4 HIGH 50%
        INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Tbcper_I" slack="6.051" period="7.781" constraintValue="7.781" deviceLimit="1.730" freqLimit="578.035" physResource="core_clocks/core_clocks/clkout2_buf/I0" logResource="core_clocks/core_clocks/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="core_clocks/core_clocks/clkout1"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tcp" slack="6.781" period="7.781" constraintValue="7.781" deviceLimit="1.000" freqLimit="1000.000" physResource="main_system_control/system_data_control/onboard_ad_control/r1_to_adb_triggers&lt;1&gt;/CLK" logResource="main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_3/CLK" locationPin="SLICE_X6Y47.CLK" clockNet="clk_128mhz"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="6.781" period="7.781" constraintValue="7.781" deviceLimit="1.000" freqLimit="1000.000" physResource="main_system_control/system_data_control/onboard_ad_control/r1_to_adb_triggers&lt;1&gt;/CLK" logResource="main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_4/CLK" locationPin="SLICE_X6Y47.CLK" clockNet="clk_128mhz"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_xclk32mhz = PERIOD &quot;xclk32mhz&quot; 31.125 ns HIGH 50% INPUT_JITTER 50 ps;" ScopeName="">TS_core_clocks_core_clocks_clkout0 = PERIOD TIMEGRP         &quot;core_clocks_core_clocks_clkout0&quot; TS_xclk32mhz / 8 HIGH 50%         INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>4231</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1087</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.790</twMinPer></twConstHead><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8 (SLICE_X2Y8.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8</twDest><twTotPathDel>3.658</twTotPathDel><twClkSkew dest = "0.280" src = "0.296">0.016</twClkSkew><twDelConst>3.890</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.220" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2&lt;0&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;11&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>2.049</twRouteDel><twTotDel>3.658</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8</twDest><twTotPathDel>3.606</twTotPathDel><twClkSkew dest = "0.280" src = "0.294">0.014</twClkSkew><twDelConst>3.890</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.220" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;7&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/s1_pulse</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2&lt;0&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;11&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>1.997</twRouteDel><twTotDel>3.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.183</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8</twDest><twTotPathDel>3.577</twTotPathDel><twClkSkew dest = "0.280" src = "0.294">0.014</twClkSkew><twDelConst>3.890</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.220" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;7&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2&lt;0&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;11&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>1.968</twRouteDel><twTotDel>3.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11 (SLICE_X2Y8.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11</twDest><twTotPathDel>3.618</twTotPathDel><twClkSkew dest = "0.280" src = "0.296">0.016</twClkSkew><twDelConst>3.890</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.220" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2&lt;0&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;11&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11</twBEL></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>2.049</twRouteDel><twTotDel>3.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.194</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11</twDest><twTotPathDel>3.566</twTotPathDel><twClkSkew dest = "0.280" src = "0.294">0.014</twClkSkew><twDelConst>3.890</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.220" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;7&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/s1_pulse</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2&lt;0&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;11&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11</twBEL></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>1.997</twRouteDel><twTotDel>3.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.223</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11</twDest><twTotPathDel>3.537</twTotPathDel><twClkSkew dest = "0.280" src = "0.294">0.014</twClkSkew><twDelConst>3.890</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.220" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;7&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2&lt;0&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y8.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.502</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y8.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;11&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11</twBEL></twPathDel><twLogDel>1.569</twLogDel><twRouteDel>1.968</twRouteDel><twTotDel>3.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0 (SLICE_X2Y6.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.143</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0</twDest><twTotPathDel>3.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.890</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.220" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2&lt;0&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y6.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y6.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>2.022</twRouteDel><twTotDel>3.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0</twDest><twTotPathDel>3.579</twTotPathDel><twClkSkew dest = "0.144" src = "0.151">0.007</twClkSkew><twDelConst>3.890</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.220" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y7.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;7&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y7.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/s1_pulse</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2&lt;0&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y6.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y6.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>1.970</twRouteDel><twTotDel>3.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.217</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0</twDest><twTotPathDel>3.550</twTotPathDel><twClkSkew dest = "0.144" src = "0.151">0.007</twClkSkew><twDelConst>3.890</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.220" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X2Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twSrcClk><twPathDel><twSite>SLICE_X2Y7.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;7&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y5.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y5.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y6.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y6.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2&lt;0&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y7.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly&lt;6&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y6.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y6.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0</twBEL></twPathDel><twLogDel>1.609</twLogDel><twRouteDel>1.941</twRouteDel><twTotDel>3.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.890">clk_256mhz</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_core_clocks_core_clocks_clkout0 = PERIOD TIMEGRP
        &quot;core_clocks_core_clocks_clkout0&quot; TS_xclk32mhz / 8 HIGH 50%
        INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_2 (SLICE_X18Y9.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.067</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out_2</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_2</twDest><twTotPathDel>0.531</twTotPathDel><twClkSkew dest = "0.860" src = "0.646">-0.214</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out_2</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_128mhz</twSrcClk><twPathDel><twSite>SLICE_X19Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y9.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.202</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y9.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase&lt;5&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/Mmux_GND_64_o_ri_dhb_ctrl_s16_phase[15]_mux_3_OUT91</twBEL><twBEL>main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_2</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.202</twRouteDel><twTotDel>0.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier_3 (SLICE_X10Y18.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.173</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier_3</twDest><twTotPathDel>0.618</twTotPathDel><twClkSkew dest = "0.885" src = "0.690">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_128mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y18.CE</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twFalling">0.528</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y18.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier&lt;3&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier_3</twBEL></twPathDel><twLogDel>0.090</twLogDel><twRouteDel>0.528</twRouteDel><twTotDel>0.618</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime_6 (SLICE_X5Y13.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twSrc><twDest BELType="FF">main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime_6</twDest><twTotPathDel>0.644</twTotPathDel><twClkSkew dest = "0.909" src = "0.690">-0.219</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.250" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.250</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twSrc><twDest BELType='FF'>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_128mhz</twSrcClk><twPathDel><twSite>SLICE_X7Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y13.D4</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twFalling">0.291</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime&lt;9&gt;</twComp><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/Mmux_st_startup[1]_GND_107_o_mux_15_OUT91</twBEL><twBEL>main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime_6</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_256mhz</twDestClk><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_core_clocks_core_clocks_clkout0 = PERIOD TIMEGRP
        &quot;core_clocks_core_clocks_clkout0&quot; TS_xclk32mhz / 8 HIGH 50%
        INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Tbcper_I" slack="2.160" period="3.890" constraintValue="3.890" deviceLimit="1.730" freqLimit="578.035" physResource="core_clocks/core_clocks/clkout1_buf/I0" logResource="core_clocks/core_clocks/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="core_clocks/core_clocks/clkout0"/><twPinLimit anchorID="66" type="MINPERIOD" name="Tcp" slack="3.460" period="3.890" constraintValue="3.890" deviceLimit="0.430" freqLimit="2325.581" physResource="main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/u12_sec_carrier&lt;3&gt;/CLK" logResource="main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/u12_sec_carrier_0/CK" locationPin="SLICE_X8Y4.CLK" clockNet="clk_256mhz"/><twPinLimit anchorID="67" type="MINPERIOD" name="Tcp" slack="3.460" period="3.890" constraintValue="3.890" deviceLimit="0.430" freqLimit="2325.581" physResource="main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/u12_sec_carrier&lt;3&gt;/CLK" logResource="main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/u12_sec_carrier_1/CK" locationPin="SLICE_X8Y4.CLK" clockNet="clk_256mhz"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_xclk32mhz" fullName="TS_xclk32mhz = PERIOD TIMEGRP &quot;xclk32mhz&quot; 31.125 ns HIGH 50% INPUT_JITTER 0.05         ns;" type="origin" depth="0" requirement="31.125" prefType="period" actual="10.000" actualRollup="30.320" errors="0" errorRollup="0" items="0" itemsRollup="72748"/><twConstRollup name="TS_core_clocks_core_clocks_clkout1" fullName="TS_core_clocks_core_clocks_clkout1 = PERIOD TIMEGRP         &quot;core_clocks_core_clocks_clkout1&quot; TS_xclk32mhz / 4 HIGH 50%         INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="7.781" prefType="period" actual="6.823" actualRollup="N/A" errors="0" errorRollup="0" items="68517" itemsRollup="0"/><twConstRollup name="TS_core_clocks_core_clocks_clkout0" fullName="TS_core_clocks_core_clocks_clkout0 = PERIOD TIMEGRP         &quot;core_clocks_core_clocks_clkout0&quot; TS_xclk32mhz / 8 HIGH 50%         INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="3.891" prefType="period" actual="3.790" actualRollup="N/A" errors="0" errorRollup="0" items="4231" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="9"><twDest>xclk32mhz</twDest><twClk2SU><twSrc>xclk32mhz</twSrc><twRiseRise>6.823</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>72748</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5251</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>10.000</twMinPer><twFootnote number="1" /><twMaxFreq>100.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sat Jul 27 00:50:21 2019 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 242 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
