library ieee;
use ieee.std_logic_1164.all;

entity IIR_filter is
	port (
		CLK     : in  std_logic;
		RST_n   : in  std_logic;
		b0		: in std_logic_vector(8 downto 0);
		b1		: in std_logic_vector(8 downto 0);
		a1		: in std_logic_vector(8 downto 0);
		VIN     : out std_logic;
		VOUT    : out std_logic;
		DIN     : out std_logic_vector(8 downto 0);
		DOUT    : out std_logic_vector(8 downto 0));
end IIR_filter;



