<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3147" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3147{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3147{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3147{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3147{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t5_3147{left:70px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t6_3147{left:70px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3147{left:70px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_3147{left:70px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#t9_3147{left:70px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_3147{left:70px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_3147{left:70px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tc_3147{left:70px;bottom:912px;letter-spacing:-0.09px;}
#td_3147{left:156px;bottom:912px;letter-spacing:-0.1px;word-spacing:0.03px;}
#te_3147{left:70px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tf_3147{left:70px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_3147{left:70px;bottom:845px;}
#th_3147{left:96px;bottom:849px;letter-spacing:-0.13px;word-spacing:-0.56px;}
#ti_3147{left:96px;bottom:832px;letter-spacing:-0.13px;word-spacing:-0.77px;}
#tj_3147{left:96px;bottom:815px;letter-spacing:-0.27px;word-spacing:-0.38px;}
#tk_3147{left:70px;bottom:789px;}
#tl_3147{left:96px;bottom:792px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tm_3147{left:96px;bottom:775px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tn_3147{left:96px;bottom:758px;letter-spacing:-0.13px;word-spacing:-1.18px;}
#to_3147{left:96px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tp_3147{left:96px;bottom:725px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tq_3147{left:70px;bottom:699px;}
#tr_3147{left:96px;bottom:702px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_3147{left:96px;bottom:677px;}
#tt_3147{left:122px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3147{left:122px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tv_3147{left:122px;bottom:644px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#tw_3147{left:122px;bottom:627px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_3147{left:122px;bottom:610px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#ty_3147{left:96px;bottom:586px;}
#tz_3147{left:122px;bottom:586px;letter-spacing:-0.18px;word-spacing:-0.7px;}
#t10_3147{left:122px;bottom:569px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3147{left:122px;bottom:552px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t12_3147{left:122px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3147{left:96px;bottom:511px;}
#t14_3147{left:122px;bottom:511px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t15_3147{left:122px;bottom:494px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t16_3147{left:122px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_3147{left:122px;bottom:460px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3147{left:70px;bottom:436px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_3147{left:70px;bottom:412px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1a_3147{left:70px;bottom:395px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1b_3147{left:70px;bottom:378px;letter-spacing:-0.13px;}
#t1c_3147{left:70px;bottom:328px;letter-spacing:-0.09px;}
#t1d_3147{left:156px;bottom:328px;letter-spacing:-0.1px;}
#t1e_3147{left:70px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_3147{left:70px;bottom:287px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1g_3147{left:70px;bottom:261px;}
#t1h_3147{left:96px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1i_3147{left:96px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#t1j_3147{left:96px;bottom:231px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1k_3147{left:473px;bottom:228px;}
#t1l_3147{left:480px;bottom:237px;letter-spacing:-0.03px;}
#t1m_3147{left:495px;bottom:231px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#t1n_3147{left:534px;bottom:228px;}
#t1o_3147{left:541px;bottom:237px;letter-spacing:-0.03px;}
#t1p_3147{left:556px;bottom:231px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#t1q_3147{left:96px;bottom:214px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1r_3147{left:537px;bottom:221px;letter-spacing:-0.03px;}
#t1s_3147{left:553px;bottom:214px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1t_3147{left:96px;bottom:197px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1u_3147{left:536px;bottom:195px;}
#t1v_3147{left:548px;bottom:197px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1w_3147{left:586px;bottom:195px;}
#t1x_3147{left:593px;bottom:197px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1y_3147{left:664px;bottom:195px;}
#t1z_3147{left:675px;bottom:197px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#t20_3147{left:733px;bottom:195px;}
#t21_3147{left:740px;bottom:197px;letter-spacing:-0.09px;word-spacing:-0.54px;}
#t22_3147{left:764px;bottom:195px;}
#t23_3147{left:776px;bottom:197px;letter-spacing:-0.09px;word-spacing:-0.43px;}
#t24_3147{left:833px;bottom:195px;}
#t25_3147{left:840px;bottom:197px;}
#t26_3147{left:96px;bottom:180px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t27_3147{left:141px;bottom:178px;}
#t28_3147{left:153px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.35px;}
#t29_3147{left:243px;bottom:178px;}
#t2a_3147{left:255px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t2b_3147{left:96px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t2c_3147{left:352px;bottom:161px;}
#t2d_3147{left:359px;bottom:170px;letter-spacing:-0.03px;}
#t2e_3147{left:374px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t2f_3147{left:555px;bottom:161px;}
#t2g_3147{left:562px;bottom:170px;letter-spacing:-0.03px;}
#t2h_3147{left:578px;bottom:163px;letter-spacing:-0.16px;}
#t2i_3147{left:70px;bottom:137px;}
#t2j_3147{left:96px;bottom:140px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t2k_3147{left:96px;bottom:124px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_3147{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3147{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3147{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3147{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3147{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3147{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3147" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3147Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3147" style="-webkit-user-select: none;"><object width="935" height="1210" data="3147/3147.svg" type="image/svg+xml" id="pdf3147" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3147" class="t s1_3147">Vol. 3A </span><span id="t2_3147" class="t s1_3147">4-47 </span>
<span id="t3_3147" class="t s2_3147">PAGING </span>
<span id="t4_3147" class="t s3_3147">As noted in Section 4.10.1, any entries created in paging-structure caches by a logical processor are associated </span>
<span id="t5_3147" class="t s3_3147">with the current PCID. </span>
<span id="t6_3147" class="t s3_3147">A processor may or may not implement any of the paging-structure caches. Software should rely on neither their </span>
<span id="t7_3147" class="t s3_3147">presence nor their absence. The processor may invalidate entries in these caches at any time. Because the </span>
<span id="t8_3147" class="t s3_3147">processor may create the cache entries at the time of translation and not update them following subsequent modi- </span>
<span id="t9_3147" class="t s3_3147">fications to the paging structures in memory, software should take care to invalidate the cache entries appropri- </span>
<span id="ta_3147" class="t s3_3147">ately when causing such modifications. The invalidation of TLBs and the paging-structure caches is described in </span>
<span id="tb_3147" class="t s3_3147">Section 4.10.4. </span>
<span id="tc_3147" class="t s4_3147">4.10.3.2 </span><span id="td_3147" class="t s4_3147">Using the Paging-Structure Caches to Translate Linear Addresses </span>
<span id="te_3147" class="t s3_3147">When a linear address is accessed, the processor uses a procedure such as the following to determine the physical </span>
<span id="tf_3147" class="t s3_3147">address to which it translates and whether the access should be allowed: </span>
<span id="tg_3147" class="t s5_3147">• </span><span id="th_3147" class="t s3_3147">If the processor finds a TLB entry that is for the page number of the linear address and that is associated with </span>
<span id="ti_3147" class="t s3_3147">the current PCID (or which is global), it may use the physical address, access rights, and other attributes from </span>
<span id="tj_3147" class="t s3_3147">that entry. </span>
<span id="tk_3147" class="t s5_3147">• </span><span id="tl_3147" class="t s3_3147">If the processor does not find a relevant TLB entry, it may use the upper bits of the linear address to select an </span>
<span id="tm_3147" class="t s3_3147">entry from the PDE cache that is associated with the current PCID (Section 4.10.3.1 indicates which bits are </span>
<span id="tn_3147" class="t s3_3147">used in each paging mode). It can then use that entry to complete the translation process (locating a PTE, etc.) </span>
<span id="to_3147" class="t s3_3147">as if it had traversed the PDE (and, for 4-level paging and 5-level paging, the PDPTE, PML4E, and PML5E, as </span>
<span id="tp_3147" class="t s3_3147">appropriate) corresponding to the PDE-cache entry. </span>
<span id="tq_3147" class="t s5_3147">• </span><span id="tr_3147" class="t s3_3147">The following items apply when 4-level paging or 5-level paging is used: </span>
<span id="ts_3147" class="t s3_3147">— </span><span id="tt_3147" class="t s3_3147">If the processor does not find a relevant TLB entry or PDE-cache entry, it may use the upper bits of the </span>
<span id="tu_3147" class="t s3_3147">linear address (for 4-level paging, bits 47:30; for 5-level paging, bits 56:30) to select an entry from the </span>
<span id="tv_3147" class="t s3_3147">PDPTE cache that is associated with the current PCID. It can then use that entry to complete the translation </span>
<span id="tw_3147" class="t s3_3147">process (locating a PDE, etc.) as if it had traversed the PDPTE, the PML4E, and (for 5-level paging) the </span>
<span id="tx_3147" class="t s3_3147">PML5E corresponding to the PDPTE-cache entry. </span>
<span id="ty_3147" class="t s3_3147">— </span><span id="tz_3147" class="t s3_3147">If the processor does not find a relevant TLB entry, PDE-cache entry, or PDPTE-cache entry, it may use the </span>
<span id="t10_3147" class="t s3_3147">upper bits of the linear address (for 4-level paging, bits 47:39; for 5-level paging, bits 56:39) to select an </span>
<span id="t11_3147" class="t s3_3147">entry from the PML4E cache that is associated with the current PCID. It can then use that entry to complete </span>
<span id="t12_3147" class="t s3_3147">the translation process (locating a PDPTE, etc.) as if it had traversed the corresponding PML4E. </span>
<span id="t13_3147" class="t s3_3147">— </span><span id="t14_3147" class="t s3_3147">With 5-level paging, if the processor does not find a relevant TLB entry, PDE-cache entry, PDPTE-cache </span>
<span id="t15_3147" class="t s3_3147">entry, or PML4E-cache entry, it may use bits 56:48 of the linear address to select an entry from the PML5E </span>
<span id="t16_3147" class="t s3_3147">cache that is associated with the current PCID. It can then use that entry to complete the translation </span>
<span id="t17_3147" class="t s3_3147">process (locating a PML4E, etc.) as if it had traversed the corresponding PML5E. </span>
<span id="t18_3147" class="t s3_3147">(Any of the above steps would be skipped if the processor does not support the cache in question.) </span>
<span id="t19_3147" class="t s3_3147">If the processor does not find a TLB or paging-structure-cache entry for the linear address, it uses the linear </span>
<span id="t1a_3147" class="t s3_3147">address to traverse the entire paging-structure hierarchy, as described in Section 4.3, Section 4.4.2, and Section </span>
<span id="t1b_3147" class="t s3_3147">4.5. </span>
<span id="t1c_3147" class="t s4_3147">4.10.3.3 </span><span id="t1d_3147" class="t s4_3147">Multiple Cached Entries for a Single Paging-Structure Entry </span>
<span id="t1e_3147" class="t s3_3147">The paging-structure caches and TLBs may contain multiple entries associated with a single PCID and with infor- </span>
<span id="t1f_3147" class="t s3_3147">mation derived from a single paging-structure entry. The following items give some examples for 4-level paging: </span>
<span id="t1g_3147" class="t s5_3147">• </span><span id="t1h_3147" class="t s3_3147">Suppose that two PML4Es contain the same physical address and thus reference the same page-directory- </span>
<span id="t1i_3147" class="t s3_3147">pointer table. Any PDPTE in that table may result in two PDPTE-cache entries, each associated with a different </span>
<span id="t1j_3147" class="t s3_3147">set of linear addresses. Specifically, suppose that the n </span>
<span id="t1k_3147" class="t s6_3147">1 </span>
<span id="t1l_3147" class="t s6_3147">th </span>
<span id="t1m_3147" class="t s3_3147">and n </span>
<span id="t1n_3147" class="t s6_3147">2 </span>
<span id="t1o_3147" class="t s6_3147">th </span>
<span id="t1p_3147" class="t s3_3147">entries in the PML4 table contain the same </span>
<span id="t1q_3147" class="t s3_3147">physical address. This implies that the physical address in the m </span>
<span id="t1r_3147" class="t s6_3147">th </span>
<span id="t1s_3147" class="t s3_3147">PDPTE in the page-directory-pointer table </span>
<span id="t1t_3147" class="t s3_3147">would appear in the PDPTE-cache entries associated with both p </span>
<span id="t1u_3147" class="t s6_3147">1 </span>
<span id="t1v_3147" class="t s3_3147">and p </span>
<span id="t1w_3147" class="t s6_3147">2 </span>
<span id="t1x_3147" class="t s3_3147">, where (p </span>
<span id="t1y_3147" class="t s6_3147">1 </span>
<span id="t1z_3147" class="t s3_3147">» 9) = n </span>
<span id="t20_3147" class="t s6_3147">1 </span>
<span id="t21_3147" class="t s3_3147">, (p </span>
<span id="t22_3147" class="t s6_3147">2 </span>
<span id="t23_3147" class="t s3_3147">» 9) = n </span>
<span id="t24_3147" class="t s6_3147">2 </span>
<span id="t25_3147" class="t s3_3147">, </span>
<span id="t26_3147" class="t s3_3147">and (p </span>
<span id="t27_3147" class="t s6_3147">1 </span>
<span id="t28_3147" class="t s3_3147">&amp; 1FFH) = (p </span>
<span id="t29_3147" class="t s6_3147">2 </span>
<span id="t2a_3147" class="t s3_3147">&amp; 1FFH) = m. This is because both PDPTE-cache entries use the same PDPTE, one </span>
<span id="t2b_3147" class="t s3_3147">resulting from a reference from the n </span>
<span id="t2c_3147" class="t s6_3147">1 </span>
<span id="t2d_3147" class="t s6_3147">th </span>
<span id="t2e_3147" class="t s3_3147">PML4E and one from the n </span>
<span id="t2f_3147" class="t s6_3147">2 </span>
<span id="t2g_3147" class="t s6_3147">th </span>
<span id="t2h_3147" class="t s3_3147">PML4E. </span>
<span id="t2i_3147" class="t s5_3147">• </span><span id="t2j_3147" class="t s3_3147">Suppose that the first PML4E (i.e., the one in position 0) contains the physical address X in CR3 (the physical </span>
<span id="t2k_3147" class="t s3_3147">address of the PML4 table). This implies the following: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
