*** Start analyzing build configuration ***
Auto-config - Scanning: /home/student/wpotaczek/VDIC
Auto-config - VLOG: /home/student/wpotaczek/VDIC
Auto-config - VHDL: /home/student/wpotaczek/VDIC
Auto-config - Wrote:
    /home/student/wpotaczek/VDIC/.dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/student/wpotaczek/VDIC/.dvt/default.build
    -f /home/student/wpotaczek/VDIC/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/student/wpotaczek/VDIC/.dvt/default.build.auto.1 at line 9
Invocation #2 +dvt_init+dvt in /home/student/wpotaczek/VDIC/.dvt/default.build.auto.1 at line 15
*** Done analyzing build configuration [201 ms] ***

*** Start VHDL build ***
*** Invocation #2***
Loading (1) /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/three_cycle_mult.vhd ...
Done /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/three_cycle_mult.vhd [15 ms, 74 lines, VHDL_2008] ...
Loading (2) /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/single_cycle_add_and_xor.vhd ...
Done /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/single_cycle_add_and_xor.vhd [5 ms, 91 lines, VHDL_2008] ...
Loading (3) /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/tinyalu.vhd ...
Done /home/student/wpotaczek/VDIC/lab01/tinyalu_dut/tinyalu.vhd [9 ms, 158 lines, VHDL_2008] ...
*** Done invocation #2 [30 ms] ***
*** Done parsing [237.0 ms] ***
*** Total number of lines [323] ***
Performing post full build step 1 (VHDL - RU) [20 ms] ...
*** Done VHDL build [266 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/wpotaczek/VDIC/lab01/mtm_Alu.vp ...
Done /home/student/wpotaczek/VDIC/lab01/mtm_Alu.vp [128 ms, 474 lines, SystemVerilog_2012] ...
Loading (2) /home/student/wpotaczek/VDIC/lab01/tinyalu_tb.sv ...
Done /home/student/wpotaczek/VDIC/lab01/tinyalu_tb.sv [93 ms, 260 lines, SystemVerilog_2012] ...
*** Done invocation #1 [137 ms] ***
*** Done parsing [LT 91.0 ms, PT 137.0 ms] ***
*** Total number of lines [734] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [1 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [231 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [43 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [152 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [11 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [106 ms] ...
Performing mixed post full build step 5 (VHDL - RPC) [5 ms] ...
Performing mixed post full build step 6 (VHDL - US) [10 ms] ...
Performing mixed post full build step 7 (VHDL - USBD) [51 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [1 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [5 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [39 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [7 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [52 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [52 ms] ...
Performing mixed post full build step 7 (Verilog - US) [52 ms] ...
*** Done mixed mode extension build [712 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [6 ms] ***
*** Total build time [1s.925ms] ***
