ISim log file
Running: H:\BUAA_workshop\verilog\CPU-pipline\mips_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb H:/BUAA_workshop/verilog/CPU-pipline/mips_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
                  13@00003000: $ 1 <= 12340000
                  15@00003004: $ 1 <= 12345678
                  15@00003008: *00000000 <= 12345678
                  19@0000300c: $ 2 <= 00000078
                  21@00003010: $ 3 <= 00000056
                  23@00003014: $ 4 <= 00000034
                  25@00003018: $ 5 <= 00000012
                  25@0000301c: *00000000 <= 12345612
                  27@00003020: *00000001 <= 12343412
                  29@00003024: *00000002 <= 12563412
                  31@00003028: *00000003 <= 78563412
                  35@0000302c: $ 6 <= 78563412
