-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Intel(R) FPGA SDK for OpenCL(TM)
-------------------------------------------------------------
Selection summary:
Platform Name: Intel(R) FPGA SDK for OpenCL(TM)
Device Name:   p520_hpc_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:transpose_optimized_gr.aocx
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
Implementation of the matrix transposition benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 0.1.2
-------------------------------------------------------------
Summary:
Repetitions:         10
Matrix Size:         8192x8192
Memory Interleaving: No
Kernel file:         transpose_optimized_gr.aocx
Device:              p520_hpc_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
Start benchmark using the given configuration.
-------------------------------------------------------------
             trans          calc    calc FLOPS   total FLOPS
avg:   1.31417e-01   1.88279e-02   3.56434e+09   4.46662e+08
best:  1.27018e-01   1.88214e-02   3.56556e+09   4.60155e+08
Maximum error: 3.81470e-06