
leather_gauge_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013878  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08013a48  08013a48  00014a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013cd8  08013cd8  000150fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013cd8  08013cd8  00014cd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013ce0  08013ce0  000150fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013ce0  08013ce0  00014ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013ce4  08013ce4  00014ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  08013ce8  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001276c  200000fc  08013de4  000150fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012868  08013de4  00015868  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000150fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0009639a  00000000  00000000  0001512c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00013f7f  00000000  00000000  000ab4c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000032c8  00000000  00000000  000bf448  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000237f  00000000  00000000  000c2710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00040a42  00000000  00000000  000c4a8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0006fc21  00000000  00000000  001054d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f35af  00000000  00000000  001750f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002686a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009c0c  00000000  00000000  002686e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000133  00000000  00000000  002722f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000fc 	.word	0x200000fc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08013a30 	.word	0x08013a30

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000100 	.word	0x20000100
 800020c:	08013a30 	.word	0x08013a30

08000210 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000210:	b672      	cpsid	i
    STR     r1, [r0]                                @ Setup first unused memory pointer
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000212:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000216:	4919      	ldr	r1, [pc, #100]	@ (800027c <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000218:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800021c:	4818      	ldr	r0, [pc, #96]	@ (8000280 <__tx_DBGHandler+0x8>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800021e:	4917      	ldr	r1, [pc, #92]	@ (800027c <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000220:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000222:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000224:	4817      	ldr	r0, [pc, #92]	@ (8000284 <__tx_DBGHandler+0xc>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000226:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000228:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 800022c:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 800022e:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 8000232:	4915      	ldr	r1, [pc, #84]	@ (8000288 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 8000234:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000236:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 800023a:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 800023c:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 8000240:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 8000244:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000248:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800024c:	490f      	ldr	r1, [pc, #60]	@ (800028c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 800024e:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 8000252:	4770      	bx	lr

08000254 <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 8000254:	f7ff bffe 	b.w	8000254 <__tx_BadHandler>

08000258 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000258:	f7ff bffe 	b.w	8000258 <__tx_HardfaultHandler>

0800025c <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 800025c:	f7ff bffe 	b.w	800025c <__tx_SVCallHandler>

08000260 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 8000260:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000262:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000266:	4770      	bx	lr

08000268 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000268:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800026a:	f000 f899 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800026e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000272:	4770      	bx	lr

08000274 <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000274:	f7ff bffe 	b.w	8000274 <__tx_NMIHandler>

08000278 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000278:	f7ff bffe 	b.w	8000278 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800027c:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000280:	200119b8 	.word	0x200119b8
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000284:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 8000288:	001b773f 	.word	0x001b773f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 800028c:	40ff0000 	.word	0x40ff0000

08000290 <_tx_thread_interrupt_control>:
#ifdef TX_PORT_USE_BASEPRI
    MRS     r1, BASEPRI                         // Pickup current interrupt posture
    MSR     BASEPRI, r0                         // Apply the new interrupt posture
    MOV     r0, r1                              // Transfer old to return register
#else
    MRS     r1, PRIMASK                         // Pickup current interrupt lockout
 8000290:	f3ef 8110 	mrs	r1, PRIMASK
    MSR     PRIMASK, r0                         // Apply the new interrupt lockout
 8000294:	f380 8810 	msr	PRIMASK, r0
    MOV     r0, r1                              // Transfer old to return register
 8000298:	4608      	mov	r0, r1
#endif
    BX      lr                                  // Return to caller
 800029a:	4770      	bx	lr
 800029c:	0000      	movs	r0, r0
	...

080002a0 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 80002a0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002a4:	4a2a      	ldr	r2, [pc, #168]	@ (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002a6:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002a8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002ac:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002b0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002b4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002b6:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002ba:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002be:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 80002c2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002c6:	f3bf 8f6f 	isb	sy

080002ca <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ca:	e7fe      	b.n	80002ca <__tx_wait_here>

080002cc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002cc:	4821      	ldr	r0, [pc, #132]	@ (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002ce:	4a22      	ldr	r2, [pc, #136]	@ (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002d0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002d4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002d6:	b191      	cbz	r1, 80002fe <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002d8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002da:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002de:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002e2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002e6:	d101      	bne.n	80002ec <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002e8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002ec <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002ec:	4c1b      	ldr	r4, [pc, #108]	@ (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002ee:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002f2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002f4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002f8:	b10d      	cbz	r5, 80002fe <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002fa:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002fc:	6023      	str	r3, [r4, #0]

080002fe <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002fe:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000300:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000302:	b1b1      	cbz	r1, 8000332 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000304:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 8000306:	b662      	cpsie	i

08000308 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000308:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800030a:	4c14      	ldr	r4, [pc, #80]	@ (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800030c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800030e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000312:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000314:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000316:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800031a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800031e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000322:	d101      	bne.n	8000328 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000324:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000328 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000328:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800032c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000330:	4770      	bx	lr

08000332 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000332:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000334:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000336:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000338:	b909      	cbnz	r1, 800033e <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       // Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f9      	b.n	8000332 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7dc      	b.n	8000308 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20011a54 	.word	0x20011a54
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	200119bc 	.word	0x200119bc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	200119c0 	.word	0x200119c0
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	20011fc0 	.word	0x20011fc0

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	@ (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	@ (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	@ (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	@ (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	@ (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f00b fe0b 	bl	800c014 <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f00b fd5a 	bl	800bebc <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	@ (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	@ (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	@ (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	@ (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20011a60 	.word	0x20011a60
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	20011fc0 	.word	0x20011fc0
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20011a64 	.word	0x20011a64
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20011af0 	.word	0x20011af0
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20011af4 	.word	0x20011af4
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20011aec 	.word	0x20011aec
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20011ae8 	.word	0x20011ae8
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20011a54 	.word	0x20011a54
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	200119bc 	.word	0x200119bc
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	200119c0 	.word	0x200119c0
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04

08000458 <strlen>:
 8000458:	4603      	mov	r3, r0
 800045a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800045e:	2a00      	cmp	r2, #0
 8000460:	d1fb      	bne.n	800045a <strlen+0x2>
 8000462:	1a18      	subs	r0, r3, r0
 8000464:	3801      	subs	r0, #1
 8000466:	4770      	bx	lr

08000468 <__aeabi_uldivmod>:
 8000468:	b953      	cbnz	r3, 8000480 <__aeabi_uldivmod+0x18>
 800046a:	b94a      	cbnz	r2, 8000480 <__aeabi_uldivmod+0x18>
 800046c:	2900      	cmp	r1, #0
 800046e:	bf08      	it	eq
 8000470:	2800      	cmpeq	r0, #0
 8000472:	bf1c      	itt	ne
 8000474:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000478:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800047c:	f000 b988 	b.w	8000790 <__aeabi_idiv0>
 8000480:	f1ad 0c08 	sub.w	ip, sp, #8
 8000484:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000488:	f000 f806 	bl	8000498 <__udivmoddi4>
 800048c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000490:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000494:	b004      	add	sp, #16
 8000496:	4770      	bx	lr

08000498 <__udivmoddi4>:
 8000498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800049c:	9d08      	ldr	r5, [sp, #32]
 800049e:	468e      	mov	lr, r1
 80004a0:	4604      	mov	r4, r0
 80004a2:	4688      	mov	r8, r1
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d14a      	bne.n	800053e <__udivmoddi4+0xa6>
 80004a8:	428a      	cmp	r2, r1
 80004aa:	4617      	mov	r7, r2
 80004ac:	d962      	bls.n	8000574 <__udivmoddi4+0xdc>
 80004ae:	fab2 f682 	clz	r6, r2
 80004b2:	b14e      	cbz	r6, 80004c8 <__udivmoddi4+0x30>
 80004b4:	f1c6 0320 	rsb	r3, r6, #32
 80004b8:	fa01 f806 	lsl.w	r8, r1, r6
 80004bc:	fa20 f303 	lsr.w	r3, r0, r3
 80004c0:	40b7      	lsls	r7, r6
 80004c2:	ea43 0808 	orr.w	r8, r3, r8
 80004c6:	40b4      	lsls	r4, r6
 80004c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004cc:	fa1f fc87 	uxth.w	ip, r7
 80004d0:	fbb8 f1fe 	udiv	r1, r8, lr
 80004d4:	0c23      	lsrs	r3, r4, #16
 80004d6:	fb0e 8811 	mls	r8, lr, r1, r8
 80004da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004de:	fb01 f20c 	mul.w	r2, r1, ip
 80004e2:	429a      	cmp	r2, r3
 80004e4:	d909      	bls.n	80004fa <__udivmoddi4+0x62>
 80004e6:	18fb      	adds	r3, r7, r3
 80004e8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80004ec:	f080 80ea 	bcs.w	80006c4 <__udivmoddi4+0x22c>
 80004f0:	429a      	cmp	r2, r3
 80004f2:	f240 80e7 	bls.w	80006c4 <__udivmoddi4+0x22c>
 80004f6:	3902      	subs	r1, #2
 80004f8:	443b      	add	r3, r7
 80004fa:	1a9a      	subs	r2, r3, r2
 80004fc:	b2a3      	uxth	r3, r4
 80004fe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000502:	fb0e 2210 	mls	r2, lr, r0, r2
 8000506:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800050a:	fb00 fc0c 	mul.w	ip, r0, ip
 800050e:	459c      	cmp	ip, r3
 8000510:	d909      	bls.n	8000526 <__udivmoddi4+0x8e>
 8000512:	18fb      	adds	r3, r7, r3
 8000514:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000518:	f080 80d6 	bcs.w	80006c8 <__udivmoddi4+0x230>
 800051c:	459c      	cmp	ip, r3
 800051e:	f240 80d3 	bls.w	80006c8 <__udivmoddi4+0x230>
 8000522:	443b      	add	r3, r7
 8000524:	3802      	subs	r0, #2
 8000526:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800052a:	eba3 030c 	sub.w	r3, r3, ip
 800052e:	2100      	movs	r1, #0
 8000530:	b11d      	cbz	r5, 800053a <__udivmoddi4+0xa2>
 8000532:	40f3      	lsrs	r3, r6
 8000534:	2200      	movs	r2, #0
 8000536:	e9c5 3200 	strd	r3, r2, [r5]
 800053a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053e:	428b      	cmp	r3, r1
 8000540:	d905      	bls.n	800054e <__udivmoddi4+0xb6>
 8000542:	b10d      	cbz	r5, 8000548 <__udivmoddi4+0xb0>
 8000544:	e9c5 0100 	strd	r0, r1, [r5]
 8000548:	2100      	movs	r1, #0
 800054a:	4608      	mov	r0, r1
 800054c:	e7f5      	b.n	800053a <__udivmoddi4+0xa2>
 800054e:	fab3 f183 	clz	r1, r3
 8000552:	2900      	cmp	r1, #0
 8000554:	d146      	bne.n	80005e4 <__udivmoddi4+0x14c>
 8000556:	4573      	cmp	r3, lr
 8000558:	d302      	bcc.n	8000560 <__udivmoddi4+0xc8>
 800055a:	4282      	cmp	r2, r0
 800055c:	f200 8105 	bhi.w	800076a <__udivmoddi4+0x2d2>
 8000560:	1a84      	subs	r4, r0, r2
 8000562:	eb6e 0203 	sbc.w	r2, lr, r3
 8000566:	2001      	movs	r0, #1
 8000568:	4690      	mov	r8, r2
 800056a:	2d00      	cmp	r5, #0
 800056c:	d0e5      	beq.n	800053a <__udivmoddi4+0xa2>
 800056e:	e9c5 4800 	strd	r4, r8, [r5]
 8000572:	e7e2      	b.n	800053a <__udivmoddi4+0xa2>
 8000574:	2a00      	cmp	r2, #0
 8000576:	f000 8090 	beq.w	800069a <__udivmoddi4+0x202>
 800057a:	fab2 f682 	clz	r6, r2
 800057e:	2e00      	cmp	r6, #0
 8000580:	f040 80a4 	bne.w	80006cc <__udivmoddi4+0x234>
 8000584:	1a8a      	subs	r2, r1, r2
 8000586:	0c03      	lsrs	r3, r0, #16
 8000588:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800058c:	b280      	uxth	r0, r0
 800058e:	b2bc      	uxth	r4, r7
 8000590:	2101      	movs	r1, #1
 8000592:	fbb2 fcfe 	udiv	ip, r2, lr
 8000596:	fb0e 221c 	mls	r2, lr, ip, r2
 800059a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800059e:	fb04 f20c 	mul.w	r2, r4, ip
 80005a2:	429a      	cmp	r2, r3
 80005a4:	d907      	bls.n	80005b6 <__udivmoddi4+0x11e>
 80005a6:	18fb      	adds	r3, r7, r3
 80005a8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80005ac:	d202      	bcs.n	80005b4 <__udivmoddi4+0x11c>
 80005ae:	429a      	cmp	r2, r3
 80005b0:	f200 80e0 	bhi.w	8000774 <__udivmoddi4+0x2dc>
 80005b4:	46c4      	mov	ip, r8
 80005b6:	1a9b      	subs	r3, r3, r2
 80005b8:	fbb3 f2fe 	udiv	r2, r3, lr
 80005bc:	fb0e 3312 	mls	r3, lr, r2, r3
 80005c0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80005c4:	fb02 f404 	mul.w	r4, r2, r4
 80005c8:	429c      	cmp	r4, r3
 80005ca:	d907      	bls.n	80005dc <__udivmoddi4+0x144>
 80005cc:	18fb      	adds	r3, r7, r3
 80005ce:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80005d2:	d202      	bcs.n	80005da <__udivmoddi4+0x142>
 80005d4:	429c      	cmp	r4, r3
 80005d6:	f200 80ca 	bhi.w	800076e <__udivmoddi4+0x2d6>
 80005da:	4602      	mov	r2, r0
 80005dc:	1b1b      	subs	r3, r3, r4
 80005de:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80005e2:	e7a5      	b.n	8000530 <__udivmoddi4+0x98>
 80005e4:	f1c1 0620 	rsb	r6, r1, #32
 80005e8:	408b      	lsls	r3, r1
 80005ea:	fa22 f706 	lsr.w	r7, r2, r6
 80005ee:	431f      	orrs	r7, r3
 80005f0:	fa0e f401 	lsl.w	r4, lr, r1
 80005f4:	fa20 f306 	lsr.w	r3, r0, r6
 80005f8:	fa2e fe06 	lsr.w	lr, lr, r6
 80005fc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000600:	4323      	orrs	r3, r4
 8000602:	fa00 f801 	lsl.w	r8, r0, r1
 8000606:	fa1f fc87 	uxth.w	ip, r7
 800060a:	fbbe f0f9 	udiv	r0, lr, r9
 800060e:	0c1c      	lsrs	r4, r3, #16
 8000610:	fb09 ee10 	mls	lr, r9, r0, lr
 8000614:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000618:	fb00 fe0c 	mul.w	lr, r0, ip
 800061c:	45a6      	cmp	lr, r4
 800061e:	fa02 f201 	lsl.w	r2, r2, r1
 8000622:	d909      	bls.n	8000638 <__udivmoddi4+0x1a0>
 8000624:	193c      	adds	r4, r7, r4
 8000626:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800062a:	f080 809c 	bcs.w	8000766 <__udivmoddi4+0x2ce>
 800062e:	45a6      	cmp	lr, r4
 8000630:	f240 8099 	bls.w	8000766 <__udivmoddi4+0x2ce>
 8000634:	3802      	subs	r0, #2
 8000636:	443c      	add	r4, r7
 8000638:	eba4 040e 	sub.w	r4, r4, lr
 800063c:	fa1f fe83 	uxth.w	lr, r3
 8000640:	fbb4 f3f9 	udiv	r3, r4, r9
 8000644:	fb09 4413 	mls	r4, r9, r3, r4
 8000648:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800064c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000650:	45a4      	cmp	ip, r4
 8000652:	d908      	bls.n	8000666 <__udivmoddi4+0x1ce>
 8000654:	193c      	adds	r4, r7, r4
 8000656:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800065a:	f080 8082 	bcs.w	8000762 <__udivmoddi4+0x2ca>
 800065e:	45a4      	cmp	ip, r4
 8000660:	d97f      	bls.n	8000762 <__udivmoddi4+0x2ca>
 8000662:	3b02      	subs	r3, #2
 8000664:	443c      	add	r4, r7
 8000666:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800066a:	eba4 040c 	sub.w	r4, r4, ip
 800066e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000672:	4564      	cmp	r4, ip
 8000674:	4673      	mov	r3, lr
 8000676:	46e1      	mov	r9, ip
 8000678:	d362      	bcc.n	8000740 <__udivmoddi4+0x2a8>
 800067a:	d05f      	beq.n	800073c <__udivmoddi4+0x2a4>
 800067c:	b15d      	cbz	r5, 8000696 <__udivmoddi4+0x1fe>
 800067e:	ebb8 0203 	subs.w	r2, r8, r3
 8000682:	eb64 0409 	sbc.w	r4, r4, r9
 8000686:	fa04 f606 	lsl.w	r6, r4, r6
 800068a:	fa22 f301 	lsr.w	r3, r2, r1
 800068e:	431e      	orrs	r6, r3
 8000690:	40cc      	lsrs	r4, r1
 8000692:	e9c5 6400 	strd	r6, r4, [r5]
 8000696:	2100      	movs	r1, #0
 8000698:	e74f      	b.n	800053a <__udivmoddi4+0xa2>
 800069a:	fbb1 fcf2 	udiv	ip, r1, r2
 800069e:	0c01      	lsrs	r1, r0, #16
 80006a0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80006a4:	b280      	uxth	r0, r0
 80006a6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80006aa:	463b      	mov	r3, r7
 80006ac:	4638      	mov	r0, r7
 80006ae:	463c      	mov	r4, r7
 80006b0:	46b8      	mov	r8, r7
 80006b2:	46be      	mov	lr, r7
 80006b4:	2620      	movs	r6, #32
 80006b6:	fbb1 f1f7 	udiv	r1, r1, r7
 80006ba:	eba2 0208 	sub.w	r2, r2, r8
 80006be:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80006c2:	e766      	b.n	8000592 <__udivmoddi4+0xfa>
 80006c4:	4601      	mov	r1, r0
 80006c6:	e718      	b.n	80004fa <__udivmoddi4+0x62>
 80006c8:	4610      	mov	r0, r2
 80006ca:	e72c      	b.n	8000526 <__udivmoddi4+0x8e>
 80006cc:	f1c6 0220 	rsb	r2, r6, #32
 80006d0:	fa2e f302 	lsr.w	r3, lr, r2
 80006d4:	40b7      	lsls	r7, r6
 80006d6:	40b1      	lsls	r1, r6
 80006d8:	fa20 f202 	lsr.w	r2, r0, r2
 80006dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006e0:	430a      	orrs	r2, r1
 80006e2:	fbb3 f8fe 	udiv	r8, r3, lr
 80006e6:	b2bc      	uxth	r4, r7
 80006e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80006ec:	0c11      	lsrs	r1, r2, #16
 80006ee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006f2:	fb08 f904 	mul.w	r9, r8, r4
 80006f6:	40b0      	lsls	r0, r6
 80006f8:	4589      	cmp	r9, r1
 80006fa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80006fe:	b280      	uxth	r0, r0
 8000700:	d93e      	bls.n	8000780 <__udivmoddi4+0x2e8>
 8000702:	1879      	adds	r1, r7, r1
 8000704:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000708:	d201      	bcs.n	800070e <__udivmoddi4+0x276>
 800070a:	4589      	cmp	r9, r1
 800070c:	d81f      	bhi.n	800074e <__udivmoddi4+0x2b6>
 800070e:	eba1 0109 	sub.w	r1, r1, r9
 8000712:	fbb1 f9fe 	udiv	r9, r1, lr
 8000716:	fb09 f804 	mul.w	r8, r9, r4
 800071a:	fb0e 1119 	mls	r1, lr, r9, r1
 800071e:	b292      	uxth	r2, r2
 8000720:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000724:	4542      	cmp	r2, r8
 8000726:	d229      	bcs.n	800077c <__udivmoddi4+0x2e4>
 8000728:	18ba      	adds	r2, r7, r2
 800072a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800072e:	d2c4      	bcs.n	80006ba <__udivmoddi4+0x222>
 8000730:	4542      	cmp	r2, r8
 8000732:	d2c2      	bcs.n	80006ba <__udivmoddi4+0x222>
 8000734:	f1a9 0102 	sub.w	r1, r9, #2
 8000738:	443a      	add	r2, r7
 800073a:	e7be      	b.n	80006ba <__udivmoddi4+0x222>
 800073c:	45f0      	cmp	r8, lr
 800073e:	d29d      	bcs.n	800067c <__udivmoddi4+0x1e4>
 8000740:	ebbe 0302 	subs.w	r3, lr, r2
 8000744:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000748:	3801      	subs	r0, #1
 800074a:	46e1      	mov	r9, ip
 800074c:	e796      	b.n	800067c <__udivmoddi4+0x1e4>
 800074e:	eba7 0909 	sub.w	r9, r7, r9
 8000752:	4449      	add	r1, r9
 8000754:	f1a8 0c02 	sub.w	ip, r8, #2
 8000758:	fbb1 f9fe 	udiv	r9, r1, lr
 800075c:	fb09 f804 	mul.w	r8, r9, r4
 8000760:	e7db      	b.n	800071a <__udivmoddi4+0x282>
 8000762:	4673      	mov	r3, lr
 8000764:	e77f      	b.n	8000666 <__udivmoddi4+0x1ce>
 8000766:	4650      	mov	r0, sl
 8000768:	e766      	b.n	8000638 <__udivmoddi4+0x1a0>
 800076a:	4608      	mov	r0, r1
 800076c:	e6fd      	b.n	800056a <__udivmoddi4+0xd2>
 800076e:	443b      	add	r3, r7
 8000770:	3a02      	subs	r2, #2
 8000772:	e733      	b.n	80005dc <__udivmoddi4+0x144>
 8000774:	f1ac 0c02 	sub.w	ip, ip, #2
 8000778:	443b      	add	r3, r7
 800077a:	e71c      	b.n	80005b6 <__udivmoddi4+0x11e>
 800077c:	4649      	mov	r1, r9
 800077e:	e79c      	b.n	80006ba <__udivmoddi4+0x222>
 8000780:	eba1 0109 	sub.w	r1, r1, r9
 8000784:	46c4      	mov	ip, r8
 8000786:	fbb1 f9fe 	udiv	r9, r1, lr
 800078a:	fb09 f804 	mul.w	r8, r9, r4
 800078e:	e7c4      	b.n	800071a <__udivmoddi4+0x282>

08000790 <__aeabi_idiv0>:
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop

08000794 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b086      	sub	sp, #24
 8000798:	af02      	add	r7, sp, #8
 800079a:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800079c:	2334      	movs	r3, #52	@ 0x34
 800079e:	9300      	str	r3, [sp, #0]
 80007a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007a4:	4a10      	ldr	r2, [pc, #64]	@ (80007e8 <tx_application_define+0x54>)
 80007a6:	4911      	ldr	r1, [pc, #68]	@ (80007ec <tx_application_define+0x58>)
 80007a8:	4811      	ldr	r0, [pc, #68]	@ (80007f0 <tx_application_define+0x5c>)
 80007aa:	f00b fedd 	bl	800c568 <_txe_byte_pool_create>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d104      	bne.n	80007be <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <tx_application_define+0x5c>)
 80007b6:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 80007b8:	68f8      	ldr	r0, [r7, #12]
 80007ba:	f000 f821 	bl	8000800 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_host_app_byte_pool, "Ux App memory pool", ux_host_byte_pool_buffer, UX_HOST_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 80007be:	2334      	movs	r3, #52	@ 0x34
 80007c0:	9300      	str	r3, [sp, #0]
 80007c2:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 80007c6:	4a0b      	ldr	r2, [pc, #44]	@ (80007f4 <tx_application_define+0x60>)
 80007c8:	490b      	ldr	r1, [pc, #44]	@ (80007f8 <tx_application_define+0x64>)
 80007ca:	480c      	ldr	r0, [pc, #48]	@ (80007fc <tx_application_define+0x68>)
 80007cc:	f00b fecc 	bl	800c568 <_txe_byte_pool_create>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d104      	bne.n	80007e0 <tx_application_define+0x4c>
  {
    /* USER CODE BEGIN UX_HOST_Byte_Pool_Success */

    /* USER CODE END UX_HOST_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_host_app_byte_pool;
 80007d6:	4b09      	ldr	r3, [pc, #36]	@ (80007fc <tx_application_define+0x68>)
 80007d8:	60fb      	str	r3, [r7, #12]

    if (MX_USBX_Host_Init(memory_ptr) != UX_SUCCESS)
 80007da:	68f8      	ldr	r0, [r7, #12]
 80007dc:	f010 fedc 	bl	8011598 <MX_USBX_Host_Init>
    /* USER CODE BEGIN MX_USBX_Host_Init_Success */

    /* USER CODE END MX_USBX_Host_Init_Success */
  }

}
 80007e0:	bf00      	nop
 80007e2:	3710      	adds	r7, #16
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	20000118 	.word	0x20000118
 80007ec:	08013a48 	.word	0x08013a48
 80007f0:	20008118 	.word	0x20008118
 80007f4:	2000814c 	.word	0x2000814c
 80007f8:	08013a5c 	.word	0x08013a5c
 80007fc:	2001114c 	.word	0x2001114c

08000800 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8000808:	2300      	movs	r3, #0
 800080a:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	60bb      	str	r3, [r7, #8]

  /* USER CODE BEGIN App_ThreadX_Init */
  (void)byte_pool;

  lgc_system_init(memory_ptr);
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f011 f903 	bl	8011a1c <lgc_system_init>
  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000816:	68fb      	ldr	r3, [r7, #12]
}
 8000818:	4618      	mov	r0, r3
 800081a:	3710      	adds	r7, #16
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}

08000820 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 8000824:	f008 ff70 	bl	8009708 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8000828:	bf00      	nop
 800082a:	bd80      	pop	{r7, pc}

0800082c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	4b1f      	ldr	r3, [pc, #124]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	4a1e      	ldr	r2, [pc, #120]	@ (80008b4 <MX_DMA_Init+0x88>)
 800083c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000840:	6313      	str	r3, [r2, #48]	@ 0x30
 8000842:	4b1c      	ldr	r3, [pc, #112]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	603b      	str	r3, [r7, #0]
 8000852:	4b18      	ldr	r3, [pc, #96]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a17      	ldr	r2, [pc, #92]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000858:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <MX_DMA_Init+0x88>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800086a:	2200      	movs	r2, #0
 800086c:	2100      	movs	r1, #0
 800086e:	200c      	movs	r0, #12
 8000870:	f000 ff26 	bl	80016c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000874:	200c      	movs	r0, #12
 8000876:	f000 ff3f 	bl	80016f8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	2100      	movs	r1, #0
 800087e:	200e      	movs	r0, #14
 8000880:	f000 ff1e 	bl	80016c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000884:	200e      	movs	r0, #14
 8000886:	f000 ff37 	bl	80016f8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800088a:	2200      	movs	r2, #0
 800088c:	2100      	movs	r1, #0
 800088e:	2039      	movs	r0, #57	@ 0x39
 8000890:	f000 ff16 	bl	80016c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000894:	2039      	movs	r0, #57	@ 0x39
 8000896:	f000 ff2f 	bl	80016f8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2100      	movs	r1, #0
 800089e:	2045      	movs	r0, #69	@ 0x45
 80008a0:	f000 ff0e 	bl	80016c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80008a4:	2045      	movs	r0, #69	@ 0x45
 80008a6:	f000 ff27 	bl	80016f8 <HAL_NVIC_EnableIRQ>

}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40023800 	.word	0x40023800

080008b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08a      	sub	sp, #40	@ 0x28
 80008bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008be:	f107 0314 	add.w	r3, r7, #20
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ce:	2300      	movs	r3, #0
 80008d0:	613b      	str	r3, [r7, #16]
 80008d2:	4b49      	ldr	r3, [pc, #292]	@ (80009f8 <MX_GPIO_Init+0x140>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	4a48      	ldr	r2, [pc, #288]	@ (80009f8 <MX_GPIO_Init+0x140>)
 80008d8:	f043 0304 	orr.w	r3, r3, #4
 80008dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80008de:	4b46      	ldr	r3, [pc, #280]	@ (80009f8 <MX_GPIO_Init+0x140>)
 80008e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e2:	f003 0304 	and.w	r3, r3, #4
 80008e6:	613b      	str	r3, [r7, #16]
 80008e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	4b42      	ldr	r3, [pc, #264]	@ (80009f8 <MX_GPIO_Init+0x140>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	4a41      	ldr	r2, [pc, #260]	@ (80009f8 <MX_GPIO_Init+0x140>)
 80008f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008fa:	4b3f      	ldr	r3, [pc, #252]	@ (80009f8 <MX_GPIO_Init+0x140>)
 80008fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000902:	60fb      	str	r3, [r7, #12]
 8000904:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	4b3b      	ldr	r3, [pc, #236]	@ (80009f8 <MX_GPIO_Init+0x140>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	4a3a      	ldr	r2, [pc, #232]	@ (80009f8 <MX_GPIO_Init+0x140>)
 8000910:	f043 0301 	orr.w	r3, r3, #1
 8000914:	6313      	str	r3, [r2, #48]	@ 0x30
 8000916:	4b38      	ldr	r3, [pc, #224]	@ (80009f8 <MX_GPIO_Init+0x140>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	f003 0301 	and.w	r3, r3, #1
 800091e:	60bb      	str	r3, [r7, #8]
 8000920:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	607b      	str	r3, [r7, #4]
 8000926:	4b34      	ldr	r3, [pc, #208]	@ (80009f8 <MX_GPIO_Init+0x140>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092a:	4a33      	ldr	r2, [pc, #204]	@ (80009f8 <MX_GPIO_Init+0x140>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	6313      	str	r3, [r2, #48]	@ 0x30
 8000932:	4b31      	ldr	r3, [pc, #196]	@ (80009f8 <MX_GPIO_Init+0x140>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	603b      	str	r3, [r7, #0]
 8000942:	4b2d      	ldr	r3, [pc, #180]	@ (80009f8 <MX_GPIO_Init+0x140>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000946:	4a2c      	ldr	r2, [pc, #176]	@ (80009f8 <MX_GPIO_Init+0x140>)
 8000948:	f043 0308 	orr.w	r3, r3, #8
 800094c:	6313      	str	r3, [r2, #48]	@ 0x30
 800094e:	4b2a      	ldr	r3, [pc, #168]	@ (80009f8 <MX_GPIO_Init+0x140>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	f003 0308 	and.w	r3, r3, #8
 8000956:	603b      	str	r3, [r7, #0]
 8000958:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_DISPLAY_GPIO_Port, DIR_DISPLAY_Pin, GPIO_PIN_RESET);
 800095a:	2200      	movs	r2, #0
 800095c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000960:	4826      	ldr	r0, [pc, #152]	@ (80009fc <MX_GPIO_Init+0x144>)
 8000962:	f001 fc85 	bl	8002270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DO_0_Pin|DO_1_Pin|DIR_SENSORES_Pin|D0_7_Pin
 8000966:	2200      	movs	r2, #0
 8000968:	f24c 210b 	movw	r1, #49675	@ 0xc20b
 800096c:	4824      	ldr	r0, [pc, #144]	@ (8000a00 <MX_GPIO_Init+0x148>)
 800096e:	f001 fc7f 	bl	8002270 <HAL_GPIO_WritePin>
                          |D0_2_Pin|D0_6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DIR_DISPLAY_Pin */
  GPIO_InitStruct.Pin = DIR_DISPLAY_Pin;
 8000972:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000978:	2301      	movs	r3, #1
 800097a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000980:	2300      	movs	r3, #0
 8000982:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_DISPLAY_GPIO_Port, &GPIO_InitStruct);
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	4619      	mov	r1, r3
 800098a:	481c      	ldr	r0, [pc, #112]	@ (80009fc <MX_GPIO_Init+0x144>)
 800098c:	f001 fac4 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : DI_2_Pin DI_3_Pin DI_4_Pin DI_5_Pin */
  GPIO_InitStruct.Pin = DI_2_Pin|DI_3_Pin|DI_4_Pin|DI_5_Pin;
 8000990:	230f      	movs	r3, #15
 8000992:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000994:	2300      	movs	r3, #0
 8000996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800099c:	f107 0314 	add.w	r3, r7, #20
 80009a0:	4619      	mov	r1, r3
 80009a2:	4816      	ldr	r0, [pc, #88]	@ (80009fc <MX_GPIO_Init+0x144>)
 80009a4:	f001 fab8 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : DI_0_INT_Pin */
  GPIO_InitStruct.Pin = DI_0_INT_Pin;
 80009a8:	2301      	movs	r3, #1
 80009aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009ac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b2:	2300      	movs	r3, #0
 80009b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DI_0_INT_GPIO_Port, &GPIO_InitStruct);
 80009b6:	f107 0314 	add.w	r3, r7, #20
 80009ba:	4619      	mov	r1, r3
 80009bc:	4811      	ldr	r0, [pc, #68]	@ (8000a04 <MX_GPIO_Init+0x14c>)
 80009be:	f001 faab 	bl	8001f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : DO_0_Pin DO_1_Pin DIR_SENSORES_Pin D0_7_Pin
                           D0_2_Pin D0_6_Pin */
  GPIO_InitStruct.Pin = DO_0_Pin|DO_1_Pin|DIR_SENSORES_Pin|D0_7_Pin
 80009c2:	f24c 230b 	movw	r3, #49675	@ 0xc20b
 80009c6:	617b      	str	r3, [r7, #20]
                          |D0_2_Pin|D0_6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c8:	2301      	movs	r3, #1
 80009ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009cc:	2300      	movs	r3, #0
 80009ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d0:	2300      	movs	r3, #0
 80009d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d4:	f107 0314 	add.w	r3, r7, #20
 80009d8:	4619      	mov	r1, r3
 80009da:	4809      	ldr	r0, [pc, #36]	@ (8000a00 <MX_GPIO_Init+0x148>)
 80009dc:	f001 fa9c 	bl	8001f18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2100      	movs	r1, #0
 80009e4:	2006      	movs	r0, #6
 80009e6:	f000 fe6b 	bl	80016c0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80009ea:	2006      	movs	r0, #6
 80009ec:	f000 fe84 	bl	80016f8 <HAL_NVIC_EnableIRQ>

}
 80009f0:	bf00      	nop
 80009f2:	3728      	adds	r7, #40	@ 0x28
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40020800 	.word	0x40020800
 8000a00:	40020400 	.word	0x40020400
 8000a04:	40020000 	.word	0x40020000

08000a08 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a0c:	4b12      	ldr	r3, [pc, #72]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a0e:	4a13      	ldr	r2, [pc, #76]	@ (8000a5c <MX_I2C1_Init+0x54>)
 8000a10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a12:	4b11      	ldr	r3, [pc, #68]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a14:	4a12      	ldr	r2, [pc, #72]	@ (8000a60 <MX_I2C1_Init+0x58>)
 8000a16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a18:	4b0f      	ldr	r3, [pc, #60]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a24:	4b0c      	ldr	r3, [pc, #48]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a26:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000a2a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a32:	4b09      	ldr	r3, [pc, #36]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a38:	4b07      	ldr	r3, [pc, #28]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a3e:	4b06      	ldr	r3, [pc, #24]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a44:	4804      	ldr	r0, [pc, #16]	@ (8000a58 <MX_I2C1_Init+0x50>)
 8000a46:	f003 fd5b 	bl	8004500 <HAL_I2C_Init>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a50:	f000 f8ee 	bl	8000c30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a54:	bf00      	nop
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	20011180 	.word	0x20011180
 8000a5c:	40005400 	.word	0x40005400
 8000a60:	000186a0 	.word	0x000186a0

08000a64 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b08a      	sub	sp, #40	@ 0x28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6c:	f107 0314 	add.w	r3, r7, #20
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a19      	ldr	r2, [pc, #100]	@ (8000ae8 <HAL_I2C_MspInit+0x84>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d12b      	bne.n	8000ade <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
 8000a8a:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a17      	ldr	r2, [pc, #92]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	613b      	str	r3, [r7, #16]
 8000aa0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000aa2:	23c0      	movs	r3, #192	@ 0xc0
 8000aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000aa6:	2312      	movs	r3, #18
 8000aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aae:	2303      	movs	r3, #3
 8000ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ab2:	2304      	movs	r3, #4
 8000ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	480c      	ldr	r0, [pc, #48]	@ (8000af0 <HAL_I2C_MspInit+0x8c>)
 8000abe:	f001 fa2b 	bl	8001f18 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	60fb      	str	r3, [r7, #12]
 8000ac6:	4b09      	ldr	r3, [pc, #36]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aca:	4a08      	ldr	r2, [pc, #32]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000acc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ad0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad2:	4b06      	ldr	r3, [pc, #24]	@ (8000aec <HAL_I2C_MspInit+0x88>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ad6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000ade:	bf00      	nop
 8000ae0:	3728      	adds	r7, #40	@ 0x28
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40005400 	.word	0x40005400
 8000aec:	40023800 	.word	0x40023800
 8000af0:	40020400 	.word	0x40020400

08000af4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000af8:	f000 fcc4 	bl	8001484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000afc:	f000 f812 	bl	8000b24 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b00:	f7ff feda 	bl	80008b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b04:	f7ff fe92 	bl	800082c <MX_DMA_Init>
  MX_USART6_UART_Init();
 8000b08:	f000 fa14 	bl	8000f34 <MX_USART6_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 8000b0c:	f000 fbec 	bl	80012e8 <MX_USB_OTG_FS_HCD_Init>
  MX_I2C1_Init();
 8000b10:	f7ff ff7a 	bl	8000a08 <MX_I2C1_Init>
  MX_UART5_Init();
 8000b14:	f000 f9ba 	bl	8000e8c <MX_UART5_Init>
  MX_USART3_UART_Init();
 8000b18:	f000 f9e2 	bl	8000ee0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000b1c:	f7ff fe80 	bl	8000820 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b20:	bf00      	nop
 8000b22:	e7fd      	b.n	8000b20 <main+0x2c>

08000b24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b094      	sub	sp, #80	@ 0x50
 8000b28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b2a:	f107 031c 	add.w	r3, r7, #28
 8000b2e:	2234      	movs	r2, #52	@ 0x34
 8000b30:	2100      	movs	r1, #0
 8000b32:	4618      	mov	r0, r3
 8000b34:	f012 ff42 	bl	80139bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b38:	f107 0308 	add.w	r3, r7, #8
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	601a      	str	r2, [r3, #0]
 8000b40:	605a      	str	r2, [r3, #4]
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	60da      	str	r2, [r3, #12]
 8000b46:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b48:	2300      	movs	r3, #0
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	4b2d      	ldr	r3, [pc, #180]	@ (8000c04 <SystemClock_Config+0xe0>)
 8000b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b50:	4a2c      	ldr	r2, [pc, #176]	@ (8000c04 <SystemClock_Config+0xe0>)
 8000b52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b58:	4b2a      	ldr	r3, [pc, #168]	@ (8000c04 <SystemClock_Config+0xe0>)
 8000b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b64:	2300      	movs	r3, #0
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	4b27      	ldr	r3, [pc, #156]	@ (8000c08 <SystemClock_Config+0xe4>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a26      	ldr	r2, [pc, #152]	@ (8000c08 <SystemClock_Config+0xe4>)
 8000b6e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000b72:	6013      	str	r3, [r2, #0]
 8000b74:	4b24      	ldr	r3, [pc, #144]	@ (8000c08 <SystemClock_Config+0xe4>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b7c:	603b      	str	r3, [r7, #0]
 8000b7e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b80:	2301      	movs	r3, #1
 8000b82:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b84:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b88:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b8e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000b92:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b94:	2308      	movs	r3, #8
 8000b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8000b98:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8000b9c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000baa:	f107 031c 	add.w	r3, r7, #28
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f004 fd84 	bl	80056bc <HAL_RCC_OscConfig>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d001      	beq.n	8000bbe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000bba:	f000 f839 	bl	8000c30 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000bbe:	f003 fe87 	bl	80048d0 <HAL_PWREx_EnableOverDrive>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d001      	beq.n	8000bcc <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000bc8:	f000 f832 	bl	8000c30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bcc:	230f      	movs	r3, #15
 8000bce:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bd8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000bdc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000be2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000be4:	f107 0308 	add.w	r3, r7, #8
 8000be8:	2105      	movs	r1, #5
 8000bea:	4618      	mov	r0, r3
 8000bec:	f003 fec0 	bl	8004970 <HAL_RCC_ClockConfig>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000bf6:	f000 f81b 	bl	8000c30 <Error_Handler>
  }
}
 8000bfa:	bf00      	nop
 8000bfc:	3750      	adds	r7, #80	@ 0x50
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40023800 	.word	0x40023800
 8000c08:	40007000 	.word	0x40007000

08000c0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4a04      	ldr	r2, [pc, #16]	@ (8000c2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c1a:	4293      	cmp	r3, r2
 8000c1c:	d101      	bne.n	8000c22 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c1e:	f000 fc53 	bl	80014c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c22:	bf00      	nop
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40001000 	.word	0x40001000

08000c30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c34:	b672      	cpsid	i
}
 8000c36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c38:	bf00      	nop
 8000c3a:	e7fd      	b.n	8000c38 <Error_Handler+0x8>

08000c3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	607b      	str	r3, [r7, #4]
 8000c46:	4b10      	ldr	r3, [pc, #64]	@ (8000c88 <HAL_MspInit+0x4c>)
 8000c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c4a:	4a0f      	ldr	r2, [pc, #60]	@ (8000c88 <HAL_MspInit+0x4c>)
 8000c4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c50:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c52:	4b0d      	ldr	r3, [pc, #52]	@ (8000c88 <HAL_MspInit+0x4c>)
 8000c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c5a:	607b      	str	r3, [r7, #4]
 8000c5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c5e:	2300      	movs	r3, #0
 8000c60:	603b      	str	r3, [r7, #0]
 8000c62:	4b09      	ldr	r3, [pc, #36]	@ (8000c88 <HAL_MspInit+0x4c>)
 8000c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c66:	4a08      	ldr	r2, [pc, #32]	@ (8000c88 <HAL_MspInit+0x4c>)
 8000c68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c6e:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <HAL_MspInit+0x4c>)
 8000c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c76:	603b      	str	r3, [r7, #0]
 8000c78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c7a:	bf00      	nop
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	40023800 	.word	0x40023800

08000c8c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08e      	sub	sp, #56	@ 0x38
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000c94:	2300      	movs	r3, #0
 8000c96:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	4b33      	ldr	r3, [pc, #204]	@ (8000d70 <HAL_InitTick+0xe4>)
 8000ca2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca4:	4a32      	ldr	r2, [pc, #200]	@ (8000d70 <HAL_InitTick+0xe4>)
 8000ca6:	f043 0310 	orr.w	r3, r3, #16
 8000caa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cac:	4b30      	ldr	r3, [pc, #192]	@ (8000d70 <HAL_InitTick+0xe4>)
 8000cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb0:	f003 0310 	and.w	r3, r3, #16
 8000cb4:	60fb      	str	r3, [r7, #12]
 8000cb6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cb8:	f107 0210 	add.w	r2, r7, #16
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	4611      	mov	r1, r2
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f003 ff6e 	bl	8004ba4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000cc8:	6a3b      	ldr	r3, [r7, #32]
 8000cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d103      	bne.n	8000cda <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cd2:	f003 ff3f 	bl	8004b54 <HAL_RCC_GetPCLK1Freq>
 8000cd6:	6378      	str	r0, [r7, #52]	@ 0x34
 8000cd8:	e004      	b.n	8000ce4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000cda:	f003 ff3b 	bl	8004b54 <HAL_RCC_GetPCLK1Freq>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	005b      	lsls	r3, r3, #1
 8000ce2:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ce4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ce6:	4a23      	ldr	r2, [pc, #140]	@ (8000d74 <HAL_InitTick+0xe8>)
 8000ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8000cec:	0c9b      	lsrs	r3, r3, #18
 8000cee:	3b01      	subs	r3, #1
 8000cf0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000cf2:	4b21      	ldr	r3, [pc, #132]	@ (8000d78 <HAL_InitTick+0xec>)
 8000cf4:	4a21      	ldr	r2, [pc, #132]	@ (8000d7c <HAL_InitTick+0xf0>)
 8000cf6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000cf8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d78 <HAL_InitTick+0xec>)
 8000cfa:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000cfe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d00:	4a1d      	ldr	r2, [pc, #116]	@ (8000d78 <HAL_InitTick+0xec>)
 8000d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d04:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000d06:	4b1c      	ldr	r3, [pc, #112]	@ (8000d78 <HAL_InitTick+0xec>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d78 <HAL_InitTick+0xec>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d12:	4b19      	ldr	r3, [pc, #100]	@ (8000d78 <HAL_InitTick+0xec>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d18:	4817      	ldr	r0, [pc, #92]	@ (8000d78 <HAL_InitTick+0xec>)
 8000d1a:	f004 ff6d 	bl	8005bf8 <HAL_TIM_Base_Init>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000d24:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d11b      	bne.n	8000d64 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d2c:	4812      	ldr	r0, [pc, #72]	@ (8000d78 <HAL_InitTick+0xec>)
 8000d2e:	f004 ffc9 	bl	8005cc4 <HAL_TIM_Base_Start_IT>
 8000d32:	4603      	mov	r3, r0
 8000d34:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000d38:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d111      	bne.n	8000d64 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000d40:	2036      	movs	r0, #54	@ 0x36
 8000d42:	f000 fcd9 	bl	80016f8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2b0f      	cmp	r3, #15
 8000d4a:	d808      	bhi.n	8000d5e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	6879      	ldr	r1, [r7, #4]
 8000d50:	2036      	movs	r0, #54	@ 0x36
 8000d52:	f000 fcb5 	bl	80016c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d56:	4a0a      	ldr	r2, [pc, #40]	@ (8000d80 <HAL_InitTick+0xf4>)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6013      	str	r3, [r2, #0]
 8000d5c:	e002      	b.n	8000d64 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000d64:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3738      	adds	r7, #56	@ 0x38
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40023800 	.word	0x40023800
 8000d74:	431bde83 	.word	0x431bde83
 8000d78:	20011204 	.word	0x20011204
 8000d7c:	40001000 	.word	0x40001000
 8000d80:	20000004 	.word	0x20000004

08000d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <NMI_Handler+0x4>

08000d8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <HardFault_Handler+0x4>

08000d94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <MemManage_Handler+0x4>

08000d9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <BusFault_Handler+0x4>

08000da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <UsageFault_Handler+0x4>

08000dac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000dba:	b580      	push	{r7, lr}
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DI_0_INT_Pin);
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f001 fa70 	bl	80022a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000dc4:	bf00      	nop
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8000dcc:	4802      	ldr	r0, [pc, #8]	@ (8000dd8 <DMA1_Stream1_IRQHandler+0x10>)
 8000dce:	f000 fe39 	bl	8001a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20011420 	.word	0x20011420

08000ddc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8000de0:	4802      	ldr	r0, [pc, #8]	@ (8000dec <DMA1_Stream3_IRQHandler+0x10>)
 8000de2:	f000 fe2f 	bl	8001a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20011480 	.word	0x20011480

08000df0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000df4:	4802      	ldr	r0, [pc, #8]	@ (8000e00 <USART3_IRQHandler+0x10>)
 8000df6:	f005 fd83 	bl	8006900 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000dfa:	bf00      	nop
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	20011330 	.word	0x20011330

08000e04 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000e08:	4802      	ldr	r0, [pc, #8]	@ (8000e14 <TIM6_DAC_IRQHandler+0x10>)
 8000e0a:	f004 ffcb 	bl	8005da4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000e0e:	bf00      	nop
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	20011204 	.word	0x20011204

08000e18 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8000e1c:	4802      	ldr	r0, [pc, #8]	@ (8000e28 <DMA2_Stream1_IRQHandler+0x10>)
 8000e1e:	f000 fe11 	bl	8001a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8000e22:	bf00      	nop
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	200114e0 	.word	0x200114e0

08000e2c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000e30:	4802      	ldr	r0, [pc, #8]	@ (8000e3c <OTG_FS_IRQHandler+0x10>)
 8000e32:	f001 fd2f 	bl	8002894 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e36:	bf00      	nop
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	200115a0 	.word	0x200115a0

08000e40 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <DMA2_Stream6_IRQHandler+0x10>)
 8000e46:	f000 fdfd 	bl	8001a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	20011540 	.word	0x20011540

08000e54 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000e58:	4802      	ldr	r0, [pc, #8]	@ (8000e64 <USART6_IRQHandler+0x10>)
 8000e5a:	f005 fd51 	bl	8006900 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	200113a8 	.word	0x200113a8

08000e68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <SystemInit+0x20>)
 8000e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e72:	4a05      	ldr	r2, [pc, #20]	@ (8000e88 <SystemInit+0x20>)
 8000e74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <MX_UART5_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000e90:	4b11      	ldr	r3, [pc, #68]	@ (8000ed8 <MX_UART5_Init+0x4c>)
 8000e92:	4a12      	ldr	r2, [pc, #72]	@ (8000edc <MX_UART5_Init+0x50>)
 8000e94:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000e96:	4b10      	ldr	r3, [pc, #64]	@ (8000ed8 <MX_UART5_Init+0x4c>)
 8000e98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e9c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed8 <MX_UART5_Init+0x4c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed8 <MX_UART5_Init+0x4c>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000eaa:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed8 <MX_UART5_Init+0x4c>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000eb0:	4b09      	ldr	r3, [pc, #36]	@ (8000ed8 <MX_UART5_Init+0x4c>)
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eb6:	4b08      	ldr	r3, [pc, #32]	@ (8000ed8 <MX_UART5_Init+0x4c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <MX_UART5_Init+0x4c>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000ec2:	4805      	ldr	r0, [pc, #20]	@ (8000ed8 <MX_UART5_Init+0x4c>)
 8000ec4:	f005 f9f4 	bl	80062b0 <HAL_UART_Init>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8000ece:	f7ff feaf 	bl	8000c30 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000ed2:	bf00      	nop
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	200112b8 	.word	0x200112b8
 8000edc:	40005000 	.word	0x40005000

08000ee0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ee4:	4b11      	ldr	r3, [pc, #68]	@ (8000f2c <MX_USART3_UART_Init+0x4c>)
 8000ee6:	4a12      	ldr	r2, [pc, #72]	@ (8000f30 <MX_USART3_UART_Init+0x50>)
 8000ee8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000eea:	4b10      	ldr	r3, [pc, #64]	@ (8000f2c <MX_USART3_UART_Init+0x4c>)
 8000eec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ef0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f2c <MX_USART3_UART_Init+0x4c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f2c <MX_USART3_UART_Init+0x4c>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000efe:	4b0b      	ldr	r3, [pc, #44]	@ (8000f2c <MX_USART3_UART_Init+0x4c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000f04:	4b09      	ldr	r3, [pc, #36]	@ (8000f2c <MX_USART3_UART_Init+0x4c>)
 8000f06:	220c      	movs	r2, #12
 8000f08:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f0a:	4b08      	ldr	r3, [pc, #32]	@ (8000f2c <MX_USART3_UART_Init+0x4c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f10:	4b06      	ldr	r3, [pc, #24]	@ (8000f2c <MX_USART3_UART_Init+0x4c>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000f16:	4805      	ldr	r0, [pc, #20]	@ (8000f2c <MX_USART3_UART_Init+0x4c>)
 8000f18:	f005 f9ca 	bl	80062b0 <HAL_UART_Init>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000f22:	f7ff fe85 	bl	8000c30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	20011330 	.word	0x20011330
 8000f30:	40004800 	.word	0x40004800

08000f34 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000f38:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <MX_USART6_UART_Init+0x4c>)
 8000f3a:	4a12      	ldr	r2, [pc, #72]	@ (8000f84 <MX_USART6_UART_Init+0x50>)
 8000f3c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000f3e:	4b10      	ldr	r3, [pc, #64]	@ (8000f80 <MX_USART6_UART_Init+0x4c>)
 8000f40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000f44:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000f46:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <MX_USART6_UART_Init+0x4c>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <MX_USART6_UART_Init+0x4c>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000f52:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <MX_USART6_UART_Init+0x4c>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000f58:	4b09      	ldr	r3, [pc, #36]	@ (8000f80 <MX_USART6_UART_Init+0x4c>)
 8000f5a:	220c      	movs	r2, #12
 8000f5c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f5e:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <MX_USART6_UART_Init+0x4c>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f64:	4b06      	ldr	r3, [pc, #24]	@ (8000f80 <MX_USART6_UART_Init+0x4c>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000f6a:	4805      	ldr	r0, [pc, #20]	@ (8000f80 <MX_USART6_UART_Init+0x4c>)
 8000f6c:	f005 f9a0 	bl	80062b0 <HAL_UART_Init>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d001      	beq.n	8000f7a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000f76:	f7ff fe5b 	bl	8000c30 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000f7a:	bf00      	nop
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	200113a8 	.word	0x200113a8
 8000f84:	40011400 	.word	0x40011400

08000f88 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08e      	sub	sp, #56	@ 0x38
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
 8000f9e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a73      	ldr	r2, [pc, #460]	@ (8001174 <HAL_UART_MspInit+0x1ec>)
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d14b      	bne.n	8001042 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
 8000fae:	4b72      	ldr	r3, [pc, #456]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fb2:	4a71      	ldr	r2, [pc, #452]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8000fb4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000fb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fba:	4b6f      	ldr	r3, [pc, #444]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8000fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000fc2:	623b      	str	r3, [r7, #32]
 8000fc4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61fb      	str	r3, [r7, #28]
 8000fca:	4b6b      	ldr	r3, [pc, #428]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	4a6a      	ldr	r2, [pc, #424]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8000fd0:	f043 0304 	orr.w	r3, r3, #4
 8000fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd6:	4b68      	ldr	r3, [pc, #416]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	f003 0304 	and.w	r3, r3, #4
 8000fde:	61fb      	str	r3, [r7, #28]
 8000fe0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61bb      	str	r3, [r7, #24]
 8000fe6:	4b64      	ldr	r3, [pc, #400]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	4a63      	ldr	r2, [pc, #396]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8000fec:	f043 0308 	orr.w	r3, r3, #8
 8000ff0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff2:	4b61      	ldr	r3, [pc, #388]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff6:	f003 0308 	and.w	r3, r3, #8
 8000ffa:	61bb      	str	r3, [r7, #24]
 8000ffc:	69bb      	ldr	r3, [r7, #24]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ffe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001002:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001004:	2302      	movs	r3, #2
 8001006:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100c:	2303      	movs	r3, #3
 800100e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001010:	2308      	movs	r3, #8
 8001012:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001018:	4619      	mov	r1, r3
 800101a:	4858      	ldr	r0, [pc, #352]	@ (800117c <HAL_UART_MspInit+0x1f4>)
 800101c:	f000 ff7c 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001020:	2304      	movs	r3, #4
 8001022:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001024:	2302      	movs	r3, #2
 8001026:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102c:	2303      	movs	r3, #3
 800102e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001030:	2308      	movs	r3, #8
 8001032:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001034:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001038:	4619      	mov	r1, r3
 800103a:	4851      	ldr	r0, [pc, #324]	@ (8001180 <HAL_UART_MspInit+0x1f8>)
 800103c:	f000 ff6c 	bl	8001f18 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001040:	e140      	b.n	80012c4 <HAL_UART_MspInit+0x33c>
  else if(uartHandle->Instance==USART3)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a4f      	ldr	r2, [pc, #316]	@ (8001184 <HAL_UART_MspInit+0x1fc>)
 8001048:	4293      	cmp	r3, r2
 800104a:	f040 80a5 	bne.w	8001198 <HAL_UART_MspInit+0x210>
    __HAL_RCC_USART3_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	4b49      	ldr	r3, [pc, #292]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001056:	4a48      	ldr	r2, [pc, #288]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8001058:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800105c:	6413      	str	r3, [r2, #64]	@ 0x40
 800105e:	4b46      	ldr	r3, [pc, #280]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8001060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001062:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001066:	617b      	str	r3, [r7, #20]
 8001068:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	613b      	str	r3, [r7, #16]
 800106e:	4b42      	ldr	r3, [pc, #264]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	4a41      	ldr	r2, [pc, #260]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 8001074:	f043 0304 	orr.w	r3, r3, #4
 8001078:	6313      	str	r3, [r2, #48]	@ 0x30
 800107a:	4b3f      	ldr	r3, [pc, #252]	@ (8001178 <HAL_UART_MspInit+0x1f0>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	f003 0304 	and.w	r3, r3, #4
 8001082:	613b      	str	r3, [r7, #16]
 8001084:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001086:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800108a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108c:	2302      	movs	r3, #2
 800108e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001094:	2303      	movs	r3, #3
 8001096:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001098:	2307      	movs	r3, #7
 800109a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800109c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010a0:	4619      	mov	r1, r3
 80010a2:	4836      	ldr	r0, [pc, #216]	@ (800117c <HAL_UART_MspInit+0x1f4>)
 80010a4:	f000 ff38 	bl	8001f18 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80010a8:	4b37      	ldr	r3, [pc, #220]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010aa:	4a38      	ldr	r2, [pc, #224]	@ (800118c <HAL_UART_MspInit+0x204>)
 80010ac:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80010ae:	4b36      	ldr	r3, [pc, #216]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010b0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80010b4:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010b6:	4b34      	ldr	r3, [pc, #208]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010bc:	4b32      	ldr	r3, [pc, #200]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80010c2:	4b31      	ldr	r3, [pc, #196]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010c8:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80010d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010d8:	2200      	movs	r2, #0
 80010da:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80010dc:	4b2a      	ldr	r3, [pc, #168]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010de:	2200      	movs	r2, #0
 80010e0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010e2:	4b29      	ldr	r3, [pc, #164]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80010e8:	4827      	ldr	r0, [pc, #156]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010ea:	f000 fb13 	bl	8001714 <HAL_DMA_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <HAL_UART_MspInit+0x170>
      Error_Handler();
 80010f4:	f7ff fd9c 	bl	8000c30 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a23      	ldr	r2, [pc, #140]	@ (8001188 <HAL_UART_MspInit+0x200>)
 80010fc:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010fe:	4a22      	ldr	r2, [pc, #136]	@ (8001188 <HAL_UART_MspInit+0x200>)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001104:	4b22      	ldr	r3, [pc, #136]	@ (8001190 <HAL_UART_MspInit+0x208>)
 8001106:	4a23      	ldr	r2, [pc, #140]	@ (8001194 <HAL_UART_MspInit+0x20c>)
 8001108:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800110a:	4b21      	ldr	r3, [pc, #132]	@ (8001190 <HAL_UART_MspInit+0x208>)
 800110c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001110:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001112:	4b1f      	ldr	r3, [pc, #124]	@ (8001190 <HAL_UART_MspInit+0x208>)
 8001114:	2240      	movs	r2, #64	@ 0x40
 8001116:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001118:	4b1d      	ldr	r3, [pc, #116]	@ (8001190 <HAL_UART_MspInit+0x208>)
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800111e:	4b1c      	ldr	r3, [pc, #112]	@ (8001190 <HAL_UART_MspInit+0x208>)
 8001120:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001124:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001126:	4b1a      	ldr	r3, [pc, #104]	@ (8001190 <HAL_UART_MspInit+0x208>)
 8001128:	2200      	movs	r2, #0
 800112a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800112c:	4b18      	ldr	r3, [pc, #96]	@ (8001190 <HAL_UART_MspInit+0x208>)
 800112e:	2200      	movs	r2, #0
 8001130:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001132:	4b17      	ldr	r3, [pc, #92]	@ (8001190 <HAL_UART_MspInit+0x208>)
 8001134:	2200      	movs	r2, #0
 8001136:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001138:	4b15      	ldr	r3, [pc, #84]	@ (8001190 <HAL_UART_MspInit+0x208>)
 800113a:	2200      	movs	r2, #0
 800113c:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800113e:	4b14      	ldr	r3, [pc, #80]	@ (8001190 <HAL_UART_MspInit+0x208>)
 8001140:	2200      	movs	r2, #0
 8001142:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001144:	4812      	ldr	r0, [pc, #72]	@ (8001190 <HAL_UART_MspInit+0x208>)
 8001146:	f000 fae5 	bl	8001714 <HAL_DMA_Init>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <HAL_UART_MspInit+0x1cc>
      Error_Handler();
 8001150:	f7ff fd6e 	bl	8000c30 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4a0e      	ldr	r2, [pc, #56]	@ (8001190 <HAL_UART_MspInit+0x208>)
 8001158:	639a      	str	r2, [r3, #56]	@ 0x38
 800115a:	4a0d      	ldr	r2, [pc, #52]	@ (8001190 <HAL_UART_MspInit+0x208>)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001160:	2200      	movs	r2, #0
 8001162:	2100      	movs	r1, #0
 8001164:	2027      	movs	r0, #39	@ 0x27
 8001166:	f000 faab 	bl	80016c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800116a:	2027      	movs	r0, #39	@ 0x27
 800116c:	f000 fac4 	bl	80016f8 <HAL_NVIC_EnableIRQ>
}
 8001170:	e0a8      	b.n	80012c4 <HAL_UART_MspInit+0x33c>
 8001172:	bf00      	nop
 8001174:	40005000 	.word	0x40005000
 8001178:	40023800 	.word	0x40023800
 800117c:	40020800 	.word	0x40020800
 8001180:	40020c00 	.word	0x40020c00
 8001184:	40004800 	.word	0x40004800
 8001188:	20011420 	.word	0x20011420
 800118c:	40026028 	.word	0x40026028
 8001190:	20011480 	.word	0x20011480
 8001194:	40026058 	.word	0x40026058
  else if(uartHandle->Instance==USART6)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a4b      	ldr	r2, [pc, #300]	@ (80012cc <HAL_UART_MspInit+0x344>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	f040 8090 	bne.w	80012c4 <HAL_UART_MspInit+0x33c>
    __HAL_RCC_USART6_CLK_ENABLE();
 80011a4:	2300      	movs	r3, #0
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	4b49      	ldr	r3, [pc, #292]	@ (80012d0 <HAL_UART_MspInit+0x348>)
 80011aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ac:	4a48      	ldr	r2, [pc, #288]	@ (80012d0 <HAL_UART_MspInit+0x348>)
 80011ae:	f043 0320 	orr.w	r3, r3, #32
 80011b2:	6453      	str	r3, [r2, #68]	@ 0x44
 80011b4:	4b46      	ldr	r3, [pc, #280]	@ (80012d0 <HAL_UART_MspInit+0x348>)
 80011b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b8:	f003 0320 	and.w	r3, r3, #32
 80011bc:	60fb      	str	r3, [r7, #12]
 80011be:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c0:	2300      	movs	r3, #0
 80011c2:	60bb      	str	r3, [r7, #8]
 80011c4:	4b42      	ldr	r3, [pc, #264]	@ (80012d0 <HAL_UART_MspInit+0x348>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c8:	4a41      	ldr	r2, [pc, #260]	@ (80012d0 <HAL_UART_MspInit+0x348>)
 80011ca:	f043 0304 	orr.w	r3, r3, #4
 80011ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d0:	4b3f      	ldr	r3, [pc, #252]	@ (80012d0 <HAL_UART_MspInit+0x348>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d4:	f003 0304 	and.w	r3, r3, #4
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80011dc:	23c0      	movs	r3, #192	@ 0xc0
 80011de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e0:	2302      	movs	r3, #2
 80011e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e8:	2303      	movs	r3, #3
 80011ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80011ec:	2308      	movs	r3, #8
 80011ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f4:	4619      	mov	r1, r3
 80011f6:	4837      	ldr	r0, [pc, #220]	@ (80012d4 <HAL_UART_MspInit+0x34c>)
 80011f8:	f000 fe8e 	bl	8001f18 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80011fc:	4b36      	ldr	r3, [pc, #216]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 80011fe:	4a37      	ldr	r2, [pc, #220]	@ (80012dc <HAL_UART_MspInit+0x354>)
 8001200:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8001202:	4b35      	ldr	r3, [pc, #212]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 8001204:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001208:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800120a:	4b33      	ldr	r3, [pc, #204]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001210:	4b31      	ldr	r3, [pc, #196]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 8001212:	2200      	movs	r2, #0
 8001214:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001216:	4b30      	ldr	r3, [pc, #192]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 8001218:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800121c:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800121e:	4b2e      	ldr	r3, [pc, #184]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 8001220:	2200      	movs	r2, #0
 8001222:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001224:	4b2c      	ldr	r3, [pc, #176]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 8001226:	2200      	movs	r2, #0
 8001228:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800122a:	4b2b      	ldr	r3, [pc, #172]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 800122c:	2200      	movs	r2, #0
 800122e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001230:	4b29      	ldr	r3, [pc, #164]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 8001232:	2200      	movs	r2, #0
 8001234:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001236:	4b28      	ldr	r3, [pc, #160]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 8001238:	2200      	movs	r2, #0
 800123a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800123c:	4826      	ldr	r0, [pc, #152]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 800123e:	f000 fa69 	bl	8001714 <HAL_DMA_Init>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <HAL_UART_MspInit+0x2c4>
      Error_Handler();
 8001248:	f7ff fcf2 	bl	8000c30 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	4a22      	ldr	r2, [pc, #136]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 8001250:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001252:	4a21      	ldr	r2, [pc, #132]	@ (80012d8 <HAL_UART_MspInit+0x350>)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8001258:	4b21      	ldr	r3, [pc, #132]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 800125a:	4a22      	ldr	r2, [pc, #136]	@ (80012e4 <HAL_UART_MspInit+0x35c>)
 800125c:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800125e:	4b20      	ldr	r3, [pc, #128]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 8001260:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8001264:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001266:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 8001268:	2240      	movs	r2, #64	@ 0x40
 800126a:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800126c:	4b1c      	ldr	r3, [pc, #112]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 800126e:	2200      	movs	r2, #0
 8001270:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001272:	4b1b      	ldr	r3, [pc, #108]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 8001274:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001278:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800127a:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 800127c:	2200      	movs	r2, #0
 800127e:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001280:	4b17      	ldr	r3, [pc, #92]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 8001282:	2200      	movs	r2, #0
 8001284:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8001286:	4b16      	ldr	r3, [pc, #88]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 8001288:	2200      	movs	r2, #0
 800128a:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 800128c:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 800128e:	2200      	movs	r2, #0
 8001290:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001292:	4b13      	ldr	r3, [pc, #76]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 8001294:	2200      	movs	r2, #0
 8001296:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8001298:	4811      	ldr	r0, [pc, #68]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 800129a:	f000 fa3b 	bl	8001714 <HAL_DMA_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <HAL_UART_MspInit+0x320>
      Error_Handler();
 80012a4:	f7ff fcc4 	bl	8000c30 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a0d      	ldr	r2, [pc, #52]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 80012ac:	639a      	str	r2, [r3, #56]	@ 0x38
 80012ae:	4a0c      	ldr	r2, [pc, #48]	@ (80012e0 <HAL_UART_MspInit+0x358>)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2100      	movs	r1, #0
 80012b8:	2047      	movs	r0, #71	@ 0x47
 80012ba:	f000 fa01 	bl	80016c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80012be:	2047      	movs	r0, #71	@ 0x47
 80012c0:	f000 fa1a 	bl	80016f8 <HAL_NVIC_EnableIRQ>
}
 80012c4:	bf00      	nop
 80012c6:	3738      	adds	r7, #56	@ 0x38
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40011400 	.word	0x40011400
 80012d0:	40023800 	.word	0x40023800
 80012d4:	40020800 	.word	0x40020800
 80012d8:	200114e0 	.word	0x200114e0
 80012dc:	40026428 	.word	0x40026428
 80012e0:	20011540 	.word	0x20011540
 80012e4:	400264a0 	.word	0x400264a0

080012e8 <MX_USB_OTG_FS_HCD_Init>:
HCD_HandleTypeDef hhcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_HCD_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80012ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80012ee:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80012f2:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 12;
 80012f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80012f6:	220c      	movs	r2, #12
 80012f8:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80012fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001328 <MX_USB_OTG_FS_HCD_Init+0x40>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001302:	2200      	movs	r2, #0
 8001304:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8001306:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001308:	2202      	movs	r2, #2
 800130a:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <MX_USB_OTG_FS_HCD_Init+0x40>)
 800130e:	2200      	movs	r2, #0
 8001310:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8001312:	4805      	ldr	r0, [pc, #20]	@ (8001328 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001314:	f000 ffde 	bl	80022d4 <HAL_HCD_Init>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 800131e:	f7ff fc87 	bl	8000c30 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	200115a0 	.word	0x200115a0

0800132c <HAL_HCD_MspInit>:

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b0a0      	sub	sp, #128	@ 0x80
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001334:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	60da      	str	r2, [r3, #12]
 8001342:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001344:	f107 0310 	add.w	r3, r7, #16
 8001348:	225c      	movs	r2, #92	@ 0x5c
 800134a:	2100      	movs	r1, #0
 800134c:	4618      	mov	r0, r3
 800134e:	f012 fb35 	bl	80139bc <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800135a:	d161      	bne.n	8001420 <HAL_HCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800135c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001360:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIM = 8;
 8001362:	2308      	movs	r3, #8
 8001364:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8001366:	23c0      	movs	r3, #192	@ 0xc0
 8001368:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800136a:	2302      	movs	r3, #2
 800136c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV4;
 800136e:	2304      	movs	r3, #4
 8001370:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001372:	2301      	movs	r3, #1
 8001374:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLSAIP;
 8001376:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800137a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800137c:	f107 0310 	add.w	r3, r7, #16
 8001380:	4618      	mov	r0, r3
 8001382:	f003 fc41 	bl	8004c08 <HAL_RCCEx_PeriphCLKConfig>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <HAL_HCD_MspInit+0x64>
    {
      Error_Handler();
 800138c:	f7ff fc50 	bl	8000c30 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001390:	2300      	movs	r3, #0
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	4b24      	ldr	r3, [pc, #144]	@ (8001428 <HAL_HCD_MspInit+0xfc>)
 8001396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001398:	4a23      	ldr	r2, [pc, #140]	@ (8001428 <HAL_HCD_MspInit+0xfc>)
 800139a:	f043 0301 	orr.w	r3, r3, #1
 800139e:	6313      	str	r3, [r2, #48]	@ 0x30
 80013a0:	4b21      	ldr	r3, [pc, #132]	@ (8001428 <HAL_HCD_MspInit+0xfc>)
 80013a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	60fb      	str	r3, [r7, #12]
 80013aa:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013b2:	2300      	movs	r3, #0
 80013b4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ba:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80013be:	4619      	mov	r1, r3
 80013c0:	481a      	ldr	r0, [pc, #104]	@ (800142c <HAL_HCD_MspInit+0x100>)
 80013c2:	f000 fda9 	bl	8001f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80013c6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80013ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013cc:	2302      	movs	r3, #2
 80013ce:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	2300      	movs	r3, #0
 80013d2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d4:	2303      	movs	r3, #3
 80013d6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80013d8:	230a      	movs	r3, #10
 80013da:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013dc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80013e0:	4619      	mov	r1, r3
 80013e2:	4812      	ldr	r0, [pc, #72]	@ (800142c <HAL_HCD_MspInit+0x100>)
 80013e4:	f000 fd98 	bl	8001f18 <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <HAL_HCD_MspInit+0xfc>)
 80013ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001428 <HAL_HCD_MspInit+0xfc>)
 80013ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013f2:	6353      	str	r3, [r2, #52]	@ 0x34
 80013f4:	2300      	movs	r3, #0
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001428 <HAL_HCD_MspInit+0xfc>)
 80013fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001428 <HAL_HCD_MspInit+0xfc>)
 80013fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001402:	6453      	str	r3, [r2, #68]	@ 0x44
 8001404:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <HAL_HCD_MspInit+0xfc>)
 8001406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001408:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800140c:	60bb      	str	r3, [r7, #8]
 800140e:	68bb      	ldr	r3, [r7, #8]

    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001410:	2200      	movs	r2, #0
 8001412:	2100      	movs	r1, #0
 8001414:	2043      	movs	r0, #67	@ 0x43
 8001416:	f000 f953 	bl	80016c0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800141a:	2043      	movs	r0, #67	@ 0x43
 800141c:	f000 f96c 	bl	80016f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8001420:	bf00      	nop
 8001422:	3780      	adds	r7, #128	@ 0x80
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40023800 	.word	0x40023800
 800142c:	40020000 	.word	0x40020000

08001430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001430:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001468 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001434:	f7ff fd18 	bl	8000e68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001438:	480c      	ldr	r0, [pc, #48]	@ (800146c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800143a:	490d      	ldr	r1, [pc, #52]	@ (8001470 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800143c:	4a0d      	ldr	r2, [pc, #52]	@ (8001474 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800143e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001440:	e002      	b.n	8001448 <LoopCopyDataInit>

08001442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001446:	3304      	adds	r3, #4

08001448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800144a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800144c:	d3f9      	bcc.n	8001442 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800144e:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001450:	4c0a      	ldr	r4, [pc, #40]	@ (800147c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001454:	e001      	b.n	800145a <LoopFillZerobss>

08001456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001458:	3204      	adds	r2, #4

0800145a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800145a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800145c:	d3fb      	bcc.n	8001456 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800145e:	f012 fab5 	bl	80139cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001462:	f7ff fb47 	bl	8000af4 <main>
  bx  lr    
 8001466:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001468:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800146c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001470:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8001474:	08013ce8 	.word	0x08013ce8
  ldr r2, =_sbss
 8001478:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 800147c:	20012868 	.word	0x20012868

08001480 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001480:	e7fe      	b.n	8001480 <ADC_IRQHandler>
	...

08001484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001488:	4b0e      	ldr	r3, [pc, #56]	@ (80014c4 <HAL_Init+0x40>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a0d      	ldr	r2, [pc, #52]	@ (80014c4 <HAL_Init+0x40>)
 800148e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001492:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001494:	4b0b      	ldr	r3, [pc, #44]	@ (80014c4 <HAL_Init+0x40>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a0a      	ldr	r2, [pc, #40]	@ (80014c4 <HAL_Init+0x40>)
 800149a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800149e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014a0:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <HAL_Init+0x40>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	4a07      	ldr	r2, [pc, #28]	@ (80014c4 <HAL_Init+0x40>)
 80014a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014ac:	2003      	movs	r0, #3
 80014ae:	f000 f8fc 	bl	80016aa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014b2:	200f      	movs	r0, #15
 80014b4:	f7ff fbea 	bl	8000c8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014b8:	f7ff fbc0 	bl	8000c3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40023c00 	.word	0x40023c00

080014c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <HAL_IncTick+0x20>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	461a      	mov	r2, r3
 80014d2:	4b06      	ldr	r3, [pc, #24]	@ (80014ec <HAL_IncTick+0x24>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4413      	add	r3, r2
 80014d8:	4a04      	ldr	r2, [pc, #16]	@ (80014ec <HAL_IncTick+0x24>)
 80014da:	6013      	str	r3, [r2, #0]
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000008 	.word	0x20000008
 80014ec:	20011980 	.word	0x20011980

080014f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return uwTick;
 80014f4:	4b03      	ldr	r3, [pc, #12]	@ (8001504 <HAL_GetTick+0x14>)
 80014f6:	681b      	ldr	r3, [r3, #0]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	20011980 	.word	0x20011980

08001508 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001510:	f7ff ffee 	bl	80014f0 <HAL_GetTick>
 8001514:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001520:	d005      	beq.n	800152e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001522:	4b0a      	ldr	r3, [pc, #40]	@ (800154c <HAL_Delay+0x44>)
 8001524:	781b      	ldrb	r3, [r3, #0]
 8001526:	461a      	mov	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4413      	add	r3, r2
 800152c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800152e:	bf00      	nop
 8001530:	f7ff ffde 	bl	80014f0 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68bb      	ldr	r3, [r7, #8]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	68fa      	ldr	r2, [r7, #12]
 800153c:	429a      	cmp	r2, r3
 800153e:	d8f7      	bhi.n	8001530 <HAL_Delay+0x28>
  {
  }
}
 8001540:	bf00      	nop
 8001542:	bf00      	nop
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000008 	.word	0x20000008

08001550 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001550:	b480      	push	{r7}
 8001552:	b085      	sub	sp, #20
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001560:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001566:	68ba      	ldr	r2, [r7, #8]
 8001568:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800156c:	4013      	ands	r3, r2
 800156e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001578:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800157c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001580:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001582:	4a04      	ldr	r2, [pc, #16]	@ (8001594 <__NVIC_SetPriorityGrouping+0x44>)
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	60d3      	str	r3, [r2, #12]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800159c:	4b04      	ldr	r3, [pc, #16]	@ (80015b0 <__NVIC_GetPriorityGrouping+0x18>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	0a1b      	lsrs	r3, r3, #8
 80015a2:	f003 0307 	and.w	r3, r3, #7
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr
 80015b0:	e000ed00 	.word	0xe000ed00

080015b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	db0b      	blt.n	80015de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	f003 021f 	and.w	r2, r3, #31
 80015cc:	4907      	ldr	r1, [pc, #28]	@ (80015ec <__NVIC_EnableIRQ+0x38>)
 80015ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015d2:	095b      	lsrs	r3, r3, #5
 80015d4:	2001      	movs	r0, #1
 80015d6:	fa00 f202 	lsl.w	r2, r0, r2
 80015da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	e000e100 	.word	0xe000e100

080015f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	4603      	mov	r3, r0
 80015f8:	6039      	str	r1, [r7, #0]
 80015fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001600:	2b00      	cmp	r3, #0
 8001602:	db0a      	blt.n	800161a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	b2da      	uxtb	r2, r3
 8001608:	490c      	ldr	r1, [pc, #48]	@ (800163c <__NVIC_SetPriority+0x4c>)
 800160a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160e:	0112      	lsls	r2, r2, #4
 8001610:	b2d2      	uxtb	r2, r2
 8001612:	440b      	add	r3, r1
 8001614:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001618:	e00a      	b.n	8001630 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	b2da      	uxtb	r2, r3
 800161e:	4908      	ldr	r1, [pc, #32]	@ (8001640 <__NVIC_SetPriority+0x50>)
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	f003 030f 	and.w	r3, r3, #15
 8001626:	3b04      	subs	r3, #4
 8001628:	0112      	lsls	r2, r2, #4
 800162a:	b2d2      	uxtb	r2, r2
 800162c:	440b      	add	r3, r1
 800162e:	761a      	strb	r2, [r3, #24]
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	e000e100 	.word	0xe000e100
 8001640:	e000ed00 	.word	0xe000ed00

08001644 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001644:	b480      	push	{r7}
 8001646:	b089      	sub	sp, #36	@ 0x24
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	f1c3 0307 	rsb	r3, r3, #7
 800165e:	2b04      	cmp	r3, #4
 8001660:	bf28      	it	cs
 8001662:	2304      	movcs	r3, #4
 8001664:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001666:	69fb      	ldr	r3, [r7, #28]
 8001668:	3304      	adds	r3, #4
 800166a:	2b06      	cmp	r3, #6
 800166c:	d902      	bls.n	8001674 <NVIC_EncodePriority+0x30>
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	3b03      	subs	r3, #3
 8001672:	e000      	b.n	8001676 <NVIC_EncodePriority+0x32>
 8001674:	2300      	movs	r3, #0
 8001676:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001678:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800167c:	69bb      	ldr	r3, [r7, #24]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	43da      	mvns	r2, r3
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	401a      	ands	r2, r3
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800168c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	fa01 f303 	lsl.w	r3, r1, r3
 8001696:	43d9      	mvns	r1, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800169c:	4313      	orrs	r3, r2
         );
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3724      	adds	r7, #36	@ 0x24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a8:	4770      	bx	lr

080016aa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7ff ff4c 	bl	8001550 <__NVIC_SetPriorityGrouping>
}
 80016b8:	bf00      	nop
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	607a      	str	r2, [r7, #4]
 80016cc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016d2:	f7ff ff61 	bl	8001598 <__NVIC_GetPriorityGrouping>
 80016d6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	68b9      	ldr	r1, [r7, #8]
 80016dc:	6978      	ldr	r0, [r7, #20]
 80016de:	f7ff ffb1 	bl	8001644 <NVIC_EncodePriority>
 80016e2:	4602      	mov	r2, r0
 80016e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016e8:	4611      	mov	r1, r2
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7ff ff80 	bl	80015f0 <__NVIC_SetPriority>
}
 80016f0:	bf00      	nop
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff ff54 	bl	80015b4 <__NVIC_EnableIRQ>
}
 800170c:	bf00      	nop
 800170e:	3708      	adds	r7, #8
 8001710:	46bd      	mov	sp, r7
 8001712:	bd80      	pop	{r7, pc}

08001714 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001720:	f7ff fee6 	bl	80014f0 <HAL_GetTick>
 8001724:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d101      	bne.n	8001730 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800172c:	2301      	movs	r3, #1
 800172e:	e099      	b.n	8001864 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	2202      	movs	r2, #2
 8001734:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	2200      	movs	r2, #0
 800173c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f022 0201 	bic.w	r2, r2, #1
 800174e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001750:	e00f      	b.n	8001772 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001752:	f7ff fecd 	bl	80014f0 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b05      	cmp	r3, #5
 800175e:	d908      	bls.n	8001772 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2220      	movs	r2, #32
 8001764:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2203      	movs	r2, #3
 800176a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e078      	b.n	8001864 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	2b00      	cmp	r3, #0
 800177e:	d1e8      	bne.n	8001752 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001788:	697a      	ldr	r2, [r7, #20]
 800178a:	4b38      	ldr	r3, [pc, #224]	@ (800186c <HAL_DMA_Init+0x158>)
 800178c:	4013      	ands	r3, r2
 800178e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	685a      	ldr	r2, [r3, #4]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800179e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017be:	697a      	ldr	r2, [r7, #20]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c8:	2b04      	cmp	r3, #4
 80017ca:	d107      	bne.n	80017dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d4:	4313      	orrs	r3, r2
 80017d6:	697a      	ldr	r2, [r7, #20]
 80017d8:	4313      	orrs	r3, r2
 80017da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	695b      	ldr	r3, [r3, #20]
 80017ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f023 0307 	bic.w	r3, r3, #7
 80017f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017f8:	697a      	ldr	r2, [r7, #20]
 80017fa:	4313      	orrs	r3, r2
 80017fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001802:	2b04      	cmp	r3, #4
 8001804:	d117      	bne.n	8001836 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800180a:	697a      	ldr	r2, [r7, #20]
 800180c:	4313      	orrs	r3, r2
 800180e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001814:	2b00      	cmp	r3, #0
 8001816:	d00e      	beq.n	8001836 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f000 fb01 	bl	8001e20 <DMA_CheckFifoParam>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d008      	beq.n	8001836 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2240      	movs	r2, #64	@ 0x40
 8001828:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2201      	movs	r2, #1
 800182e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001832:	2301      	movs	r3, #1
 8001834:	e016      	b.n	8001864 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	697a      	ldr	r2, [r7, #20]
 800183c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f000 fab8 	bl	8001db4 <DMA_CalcBaseAndBitshift>
 8001844:	4603      	mov	r3, r0
 8001846:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800184c:	223f      	movs	r2, #63	@ 0x3f
 800184e:	409a      	lsls	r2, r3
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2201      	movs	r2, #1
 800185e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001862:	2300      	movs	r3, #0
}
 8001864:	4618      	mov	r0, r3
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	f010803f 	.word	0xf010803f

08001870 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b086      	sub	sp, #24
 8001874:	af00      	add	r7, sp, #0
 8001876:	60f8      	str	r0, [r7, #12]
 8001878:	60b9      	str	r1, [r7, #8]
 800187a:	607a      	str	r2, [r7, #4]
 800187c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800187e:	2300      	movs	r3, #0
 8001880:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001886:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800188e:	2b01      	cmp	r3, #1
 8001890:	d101      	bne.n	8001896 <HAL_DMA_Start_IT+0x26>
 8001892:	2302      	movs	r3, #2
 8001894:	e040      	b.n	8001918 <HAL_DMA_Start_IT+0xa8>
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b01      	cmp	r3, #1
 80018a8:	d12f      	bne.n	800190a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2202      	movs	r2, #2
 80018ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	2200      	movs	r2, #0
 80018b6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	68b9      	ldr	r1, [r7, #8]
 80018be:	68f8      	ldr	r0, [r7, #12]
 80018c0:	f000 fa4a 	bl	8001d58 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018c8:	223f      	movs	r2, #63	@ 0x3f
 80018ca:	409a      	lsls	r2, r3
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f042 0216 	orr.w	r2, r2, #22
 80018de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d007      	beq.n	80018f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f042 0208 	orr.w	r2, r2, #8
 80018f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f042 0201 	orr.w	r2, r2, #1
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	e005      	b.n	8001916 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001912:	2302      	movs	r3, #2
 8001914:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001916:	7dfb      	ldrb	r3, [r7, #23]
}
 8001918:	4618      	mov	r0, r3
 800191a:	3718      	adds	r7, #24
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800192c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800192e:	f7ff fddf 	bl	80014f0 <HAL_GetTick>
 8001932:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800193a:	b2db      	uxtb	r3, r3
 800193c:	2b02      	cmp	r3, #2
 800193e:	d008      	beq.n	8001952 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2280      	movs	r2, #128	@ 0x80
 8001944:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e052      	b.n	80019f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f022 0216 	bic.w	r2, r2, #22
 8001960:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	695a      	ldr	r2, [r3, #20]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001970:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	2b00      	cmp	r3, #0
 8001978:	d103      	bne.n	8001982 <HAL_DMA_Abort+0x62>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800197e:	2b00      	cmp	r3, #0
 8001980:	d007      	beq.n	8001992 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f022 0208 	bic.w	r2, r2, #8
 8001990:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f022 0201 	bic.w	r2, r2, #1
 80019a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019a2:	e013      	b.n	80019cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019a4:	f7ff fda4 	bl	80014f0 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b05      	cmp	r3, #5
 80019b0:	d90c      	bls.n	80019cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2220      	movs	r2, #32
 80019b6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2203      	movs	r2, #3
 80019bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e015      	b.n	80019f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1e4      	bne.n	80019a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019de:	223f      	movs	r2, #63	@ 0x3f
 80019e0:	409a      	lsls	r2, r3
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2201      	movs	r2, #1
 80019ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	2b02      	cmp	r3, #2
 8001a12:	d004      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2280      	movs	r2, #128	@ 0x80
 8001a18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	e00c      	b.n	8001a38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2205      	movs	r2, #5
 8001a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f022 0201 	bic.w	r2, r2, #1
 8001a34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr

08001a44 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a50:	4b8e      	ldr	r3, [pc, #568]	@ (8001c8c <HAL_DMA_IRQHandler+0x248>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a8e      	ldr	r2, [pc, #568]	@ (8001c90 <HAL_DMA_IRQHandler+0x24c>)
 8001a56:	fba2 2303 	umull	r2, r3, r2, r3
 8001a5a:	0a9b      	lsrs	r3, r3, #10
 8001a5c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a62:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a6e:	2208      	movs	r2, #8
 8001a70:	409a      	lsls	r2, r3
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	4013      	ands	r3, r2
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d01a      	beq.n	8001ab0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f003 0304 	and.w	r3, r3, #4
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d013      	beq.n	8001ab0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f022 0204 	bic.w	r2, r2, #4
 8001a96:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a9c:	2208      	movs	r2, #8
 8001a9e:	409a      	lsls	r2, r3
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aa8:	f043 0201 	orr.w	r2, r3, #1
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	409a      	lsls	r2, r3
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	4013      	ands	r3, r2
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d012      	beq.n	8001ae6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d00b      	beq.n	8001ae6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	409a      	lsls	r2, r3
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ade:	f043 0202 	orr.w	r2, r3, #2
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aea:	2204      	movs	r2, #4
 8001aec:	409a      	lsls	r2, r3
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4013      	ands	r3, r2
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d012      	beq.n	8001b1c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d00b      	beq.n	8001b1c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b08:	2204      	movs	r2, #4
 8001b0a:	409a      	lsls	r2, r3
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b14:	f043 0204 	orr.w	r2, r3, #4
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b20:	2210      	movs	r2, #16
 8001b22:	409a      	lsls	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d043      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d03c      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b3e:	2210      	movs	r2, #16
 8001b40:	409a      	lsls	r2, r3
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d018      	beq.n	8001b86 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d108      	bne.n	8001b74 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d024      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	4798      	blx	r3
 8001b72:	e01f      	b.n	8001bb4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d01b      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	4798      	blx	r3
 8001b84:	e016      	b.n	8001bb4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d107      	bne.n	8001ba4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f022 0208 	bic.w	r2, r2, #8
 8001ba2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d003      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bb8:	2220      	movs	r2, #32
 8001bba:	409a      	lsls	r2, r3
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f000 808f 	beq.w	8001ce4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 0310 	and.w	r3, r3, #16
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	f000 8087 	beq.w	8001ce4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bda:	2220      	movs	r2, #32
 8001bdc:	409a      	lsls	r2, r3
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001be8:	b2db      	uxtb	r3, r3
 8001bea:	2b05      	cmp	r3, #5
 8001bec:	d136      	bne.n	8001c5c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f022 0216 	bic.w	r2, r2, #22
 8001bfc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	695a      	ldr	r2, [r3, #20]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c0c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d103      	bne.n	8001c1e <HAL_DMA_IRQHandler+0x1da>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d007      	beq.n	8001c2e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f022 0208 	bic.w	r2, r2, #8
 8001c2c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c32:	223f      	movs	r2, #63	@ 0x3f
 8001c34:	409a      	lsls	r2, r3
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2201      	movs	r2, #1
 8001c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d07e      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	4798      	blx	r3
        }
        return;
 8001c5a:	e079      	b.n	8001d50 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d01d      	beq.n	8001ca6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d10d      	bne.n	8001c94 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d031      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	4798      	blx	r3
 8001c88:	e02c      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x2a0>
 8001c8a:	bf00      	nop
 8001c8c:	20000000 	.word	0x20000000
 8001c90:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d023      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	4798      	blx	r3
 8001ca4:	e01e      	b.n	8001ce4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d10f      	bne.n	8001cd4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f022 0210 	bic.w	r2, r2, #16
 8001cc2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d003      	beq.n	8001ce4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d032      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d022      	beq.n	8001d3e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2205      	movs	r2, #5
 8001cfc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 0201 	bic.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d10:	68bb      	ldr	r3, [r7, #8]
 8001d12:	3301      	adds	r3, #1
 8001d14:	60bb      	str	r3, [r7, #8]
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d307      	bcc.n	8001d2c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1f2      	bne.n	8001d10 <HAL_DMA_IRQHandler+0x2cc>
 8001d2a:	e000      	b.n	8001d2e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001d2c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2201      	movs	r2, #1
 8001d32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2200      	movs	r2, #0
 8001d3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d005      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	4798      	blx	r3
 8001d4e:	e000      	b.n	8001d52 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001d50:	bf00      	nop
    }
  }
}
 8001d52:	3718      	adds	r7, #24
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
 8001d64:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001d74:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	2b40      	cmp	r3, #64	@ 0x40
 8001d84:	d108      	bne.n	8001d98 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68ba      	ldr	r2, [r7, #8]
 8001d94:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001d96:	e007      	b.n	8001da8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	68ba      	ldr	r2, [r7, #8]
 8001d9e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	60da      	str	r2, [r3, #12]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	3b10      	subs	r3, #16
 8001dc4:	4a14      	ldr	r2, [pc, #80]	@ (8001e18 <DMA_CalcBaseAndBitshift+0x64>)
 8001dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8001dca:	091b      	lsrs	r3, r3, #4
 8001dcc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001dce:	4a13      	ldr	r2, [pc, #76]	@ (8001e1c <DMA_CalcBaseAndBitshift+0x68>)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2b03      	cmp	r3, #3
 8001de0:	d909      	bls.n	8001df6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001dea:	f023 0303 	bic.w	r3, r3, #3
 8001dee:	1d1a      	adds	r2, r3, #4
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001df4:	e007      	b.n	8001e06 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001dfe:	f023 0303 	bic.w	r3, r3, #3
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	aaaaaaab 	.word	0xaaaaaaab
 8001e1c:	08013cc0 	.word	0x08013cc0

08001e20 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e30:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d11f      	bne.n	8001e7a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	2b03      	cmp	r3, #3
 8001e3e:	d856      	bhi.n	8001eee <DMA_CheckFifoParam+0xce>
 8001e40:	a201      	add	r2, pc, #4	@ (adr r2, 8001e48 <DMA_CheckFifoParam+0x28>)
 8001e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e46:	bf00      	nop
 8001e48:	08001e59 	.word	0x08001e59
 8001e4c:	08001e6b 	.word	0x08001e6b
 8001e50:	08001e59 	.word	0x08001e59
 8001e54:	08001eef 	.word	0x08001eef
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d046      	beq.n	8001ef2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e68:	e043      	b.n	8001ef2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e6e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e72:	d140      	bne.n	8001ef6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e78:	e03d      	b.n	8001ef6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001e82:	d121      	bne.n	8001ec8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	2b03      	cmp	r3, #3
 8001e88:	d837      	bhi.n	8001efa <DMA_CheckFifoParam+0xda>
 8001e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e90 <DMA_CheckFifoParam+0x70>)
 8001e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e90:	08001ea1 	.word	0x08001ea1
 8001e94:	08001ea7 	.word	0x08001ea7
 8001e98:	08001ea1 	.word	0x08001ea1
 8001e9c:	08001eb9 	.word	0x08001eb9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	73fb      	strb	r3, [r7, #15]
      break;
 8001ea4:	e030      	b.n	8001f08 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eaa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d025      	beq.n	8001efe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001eb6:	e022      	b.n	8001efe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ebc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ec0:	d11f      	bne.n	8001f02 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001ec6:	e01c      	b.n	8001f02 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d903      	bls.n	8001ed6 <DMA_CheckFifoParam+0xb6>
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	2b03      	cmp	r3, #3
 8001ed2:	d003      	beq.n	8001edc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001ed4:	e018      	b.n	8001f08 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	73fb      	strb	r3, [r7, #15]
      break;
 8001eda:	e015      	b.n	8001f08 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00e      	beq.n	8001f06 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	73fb      	strb	r3, [r7, #15]
      break;
 8001eec:	e00b      	b.n	8001f06 <DMA_CheckFifoParam+0xe6>
      break;
 8001eee:	bf00      	nop
 8001ef0:	e00a      	b.n	8001f08 <DMA_CheckFifoParam+0xe8>
      break;
 8001ef2:	bf00      	nop
 8001ef4:	e008      	b.n	8001f08 <DMA_CheckFifoParam+0xe8>
      break;
 8001ef6:	bf00      	nop
 8001ef8:	e006      	b.n	8001f08 <DMA_CheckFifoParam+0xe8>
      break;
 8001efa:	bf00      	nop
 8001efc:	e004      	b.n	8001f08 <DMA_CheckFifoParam+0xe8>
      break;
 8001efe:	bf00      	nop
 8001f00:	e002      	b.n	8001f08 <DMA_CheckFifoParam+0xe8>
      break;   
 8001f02:	bf00      	nop
 8001f04:	e000      	b.n	8001f08 <DMA_CheckFifoParam+0xe8>
      break;
 8001f06:	bf00      	nop
    }
  } 
  
  return status; 
 8001f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3714      	adds	r7, #20
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop

08001f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b089      	sub	sp, #36	@ 0x24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61fb      	str	r3, [r7, #28]
 8001f32:	e165      	b.n	8002200 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f34:	2201      	movs	r2, #1
 8001f36:	69fb      	ldr	r3, [r7, #28]
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	697a      	ldr	r2, [r7, #20]
 8001f44:	4013      	ands	r3, r2
 8001f46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	f040 8154 	bne.w	80021fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d005      	beq.n	8001f6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d130      	bne.n	8001fcc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	2203      	movs	r2, #3
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	43db      	mvns	r3, r3
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	4013      	ands	r3, r2
 8001f80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	68da      	ldr	r2, [r3, #12]
 8001f86:	69fb      	ldr	r3, [r7, #28]
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	43db      	mvns	r3, r3
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4013      	ands	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	091b      	lsrs	r3, r3, #4
 8001fb6:	f003 0201 	and.w	r2, r3, #1
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	69ba      	ldr	r2, [r7, #24]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	f003 0303 	and.w	r3, r3, #3
 8001fd4:	2b03      	cmp	r3, #3
 8001fd6:	d017      	beq.n	8002008 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	2203      	movs	r2, #3
 8001fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe8:	43db      	mvns	r3, r3
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	4013      	ands	r3, r2
 8001fee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	689a      	ldr	r2, [r3, #8]
 8001ff4:	69fb      	ldr	r3, [r7, #28]
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffc:	69ba      	ldr	r2, [r7, #24]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f003 0303 	and.w	r3, r3, #3
 8002010:	2b02      	cmp	r3, #2
 8002012:	d123      	bne.n	800205c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	08da      	lsrs	r2, r3, #3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3208      	adds	r2, #8
 800201c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002020:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	220f      	movs	r2, #15
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	43db      	mvns	r3, r3
 8002032:	69ba      	ldr	r2, [r7, #24]
 8002034:	4013      	ands	r3, r2
 8002036:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	691a      	ldr	r2, [r3, #16]
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	fa02 f303 	lsl.w	r3, r2, r3
 8002048:	69ba      	ldr	r2, [r7, #24]
 800204a:	4313      	orrs	r3, r2
 800204c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	08da      	lsrs	r2, r3, #3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	3208      	adds	r2, #8
 8002056:	69b9      	ldr	r1, [r7, #24]
 8002058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	2203      	movs	r2, #3
 8002068:	fa02 f303 	lsl.w	r3, r2, r3
 800206c:	43db      	mvns	r3, r3
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	4013      	ands	r3, r2
 8002072:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0203 	and.w	r2, r3, #3
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	005b      	lsls	r3, r3, #1
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	69ba      	ldr	r2, [r7, #24]
 8002086:	4313      	orrs	r3, r2
 8002088:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	69ba      	ldr	r2, [r7, #24]
 800208e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002098:	2b00      	cmp	r3, #0
 800209a:	f000 80ae 	beq.w	80021fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	4b5d      	ldr	r3, [pc, #372]	@ (8002218 <HAL_GPIO_Init+0x300>)
 80020a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020a6:	4a5c      	ldr	r2, [pc, #368]	@ (8002218 <HAL_GPIO_Init+0x300>)
 80020a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ae:	4b5a      	ldr	r3, [pc, #360]	@ (8002218 <HAL_GPIO_Init+0x300>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020b6:	60fb      	str	r3, [r7, #12]
 80020b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020ba:	4a58      	ldr	r2, [pc, #352]	@ (800221c <HAL_GPIO_Init+0x304>)
 80020bc:	69fb      	ldr	r3, [r7, #28]
 80020be:	089b      	lsrs	r3, r3, #2
 80020c0:	3302      	adds	r3, #2
 80020c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	220f      	movs	r2, #15
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	43db      	mvns	r3, r3
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	4013      	ands	r3, r2
 80020dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a4f      	ldr	r2, [pc, #316]	@ (8002220 <HAL_GPIO_Init+0x308>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d025      	beq.n	8002132 <HAL_GPIO_Init+0x21a>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4a4e      	ldr	r2, [pc, #312]	@ (8002224 <HAL_GPIO_Init+0x30c>)
 80020ea:	4293      	cmp	r3, r2
 80020ec:	d01f      	beq.n	800212e <HAL_GPIO_Init+0x216>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	4a4d      	ldr	r2, [pc, #308]	@ (8002228 <HAL_GPIO_Init+0x310>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d019      	beq.n	800212a <HAL_GPIO_Init+0x212>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a4c      	ldr	r2, [pc, #304]	@ (800222c <HAL_GPIO_Init+0x314>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d013      	beq.n	8002126 <HAL_GPIO_Init+0x20e>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a4b      	ldr	r2, [pc, #300]	@ (8002230 <HAL_GPIO_Init+0x318>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d00d      	beq.n	8002122 <HAL_GPIO_Init+0x20a>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a4a      	ldr	r2, [pc, #296]	@ (8002234 <HAL_GPIO_Init+0x31c>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d007      	beq.n	800211e <HAL_GPIO_Init+0x206>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a49      	ldr	r2, [pc, #292]	@ (8002238 <HAL_GPIO_Init+0x320>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d101      	bne.n	800211a <HAL_GPIO_Init+0x202>
 8002116:	2306      	movs	r3, #6
 8002118:	e00c      	b.n	8002134 <HAL_GPIO_Init+0x21c>
 800211a:	2307      	movs	r3, #7
 800211c:	e00a      	b.n	8002134 <HAL_GPIO_Init+0x21c>
 800211e:	2305      	movs	r3, #5
 8002120:	e008      	b.n	8002134 <HAL_GPIO_Init+0x21c>
 8002122:	2304      	movs	r3, #4
 8002124:	e006      	b.n	8002134 <HAL_GPIO_Init+0x21c>
 8002126:	2303      	movs	r3, #3
 8002128:	e004      	b.n	8002134 <HAL_GPIO_Init+0x21c>
 800212a:	2302      	movs	r3, #2
 800212c:	e002      	b.n	8002134 <HAL_GPIO_Init+0x21c>
 800212e:	2301      	movs	r3, #1
 8002130:	e000      	b.n	8002134 <HAL_GPIO_Init+0x21c>
 8002132:	2300      	movs	r3, #0
 8002134:	69fa      	ldr	r2, [r7, #28]
 8002136:	f002 0203 	and.w	r2, r2, #3
 800213a:	0092      	lsls	r2, r2, #2
 800213c:	4093      	lsls	r3, r2
 800213e:	69ba      	ldr	r2, [r7, #24]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002144:	4935      	ldr	r1, [pc, #212]	@ (800221c <HAL_GPIO_Init+0x304>)
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	089b      	lsrs	r3, r3, #2
 800214a:	3302      	adds	r3, #2
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002152:	4b3a      	ldr	r3, [pc, #232]	@ (800223c <HAL_GPIO_Init+0x324>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	43db      	mvns	r3, r3
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	4013      	ands	r3, r2
 8002160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	4313      	orrs	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002176:	4a31      	ldr	r2, [pc, #196]	@ (800223c <HAL_GPIO_Init+0x324>)
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800217c:	4b2f      	ldr	r3, [pc, #188]	@ (800223c <HAL_GPIO_Init+0x324>)
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	43db      	mvns	r3, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4013      	ands	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002194:	2b00      	cmp	r3, #0
 8002196:	d003      	beq.n	80021a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4313      	orrs	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80021a0:	4a26      	ldr	r2, [pc, #152]	@ (800223c <HAL_GPIO_Init+0x324>)
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80021a6:	4b25      	ldr	r3, [pc, #148]	@ (800223c <HAL_GPIO_Init+0x324>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	43db      	mvns	r3, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4013      	ands	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80021c2:	69ba      	ldr	r2, [r7, #24]
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021ca:	4a1c      	ldr	r2, [pc, #112]	@ (800223c <HAL_GPIO_Init+0x324>)
 80021cc:	69bb      	ldr	r3, [r7, #24]
 80021ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80021d0:	4b1a      	ldr	r3, [pc, #104]	@ (800223c <HAL_GPIO_Init+0x324>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	43db      	mvns	r3, r3
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	4013      	ands	r3, r2
 80021de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d003      	beq.n	80021f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80021ec:	69ba      	ldr	r2, [r7, #24]
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	4313      	orrs	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80021f4:	4a11      	ldr	r2, [pc, #68]	@ (800223c <HAL_GPIO_Init+0x324>)
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	3301      	adds	r3, #1
 80021fe:	61fb      	str	r3, [r7, #28]
 8002200:	69fb      	ldr	r3, [r7, #28]
 8002202:	2b0f      	cmp	r3, #15
 8002204:	f67f ae96 	bls.w	8001f34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002208:	bf00      	nop
 800220a:	bf00      	nop
 800220c:	3724      	adds	r7, #36	@ 0x24
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	40023800 	.word	0x40023800
 800221c:	40013800 	.word	0x40013800
 8002220:	40020000 	.word	0x40020000
 8002224:	40020400 	.word	0x40020400
 8002228:	40020800 	.word	0x40020800
 800222c:	40020c00 	.word	0x40020c00
 8002230:	40021000 	.word	0x40021000
 8002234:	40021400 	.word	0x40021400
 8002238:	40021800 	.word	0x40021800
 800223c:	40013c00 	.word	0x40013c00

08002240 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	460b      	mov	r3, r1
 800224a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	691a      	ldr	r2, [r3, #16]
 8002250:	887b      	ldrh	r3, [r7, #2]
 8002252:	4013      	ands	r3, r2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d002      	beq.n	800225e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002258:	2301      	movs	r3, #1
 800225a:	73fb      	strb	r3, [r7, #15]
 800225c:	e001      	b.n	8002262 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800225e:	2300      	movs	r3, #0
 8002260:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002262:	7bfb      	ldrb	r3, [r7, #15]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	460b      	mov	r3, r1
 800227a:	807b      	strh	r3, [r7, #2]
 800227c:	4613      	mov	r3, r2
 800227e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002280:	787b      	ldrb	r3, [r7, #1]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d003      	beq.n	800228e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002286:	887a      	ldrh	r2, [r7, #2]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800228c:	e003      	b.n	8002296 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800228e:	887b      	ldrh	r3, [r7, #2]
 8002290:	041a      	lsls	r2, r3, #16
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	619a      	str	r2, [r3, #24]
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
	...

080022a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80022ae:	4b08      	ldr	r3, [pc, #32]	@ (80022d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022b0:	695a      	ldr	r2, [r3, #20]
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	4013      	ands	r3, r2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d006      	beq.n	80022c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80022ba:	4a05      	ldr	r2, [pc, #20]	@ (80022d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80022bc:	88fb      	ldrh	r3, [r7, #6]
 80022be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80022c0:	88fb      	ldrh	r3, [r7, #6]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f010 fe82 	bl	8012fcc <HAL_GPIO_EXTI_Callback>
  }
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40013c00 	.word	0x40013c00

080022d4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b086      	sub	sp, #24
 80022d8:	af02      	add	r7, sp, #8
 80022da:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e059      	b.n	800239a <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80022f2:	b2db      	uxtb	r3, r3
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d106      	bne.n	8002306 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f7ff f813 	bl	800132c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2203      	movs	r2, #3
 800230a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002314:	d102      	bne.n	800231c <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	4618      	mov	r0, r3
 8002322:	f005 fd42 	bl	8007daa <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6818      	ldr	r0, [r3, #0]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	7c1a      	ldrb	r2, [r3, #16]
 800232e:	f88d 2000 	strb.w	r2, [sp]
 8002332:	3304      	adds	r3, #4
 8002334:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002336:	f005 fcc3 	bl	8007cc0 <USB_CoreInit>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d005      	beq.n	800234c <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2202      	movs	r2, #2
 8002344:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e026      	b.n	800239a <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2101      	movs	r1, #1
 8002352:	4618      	mov	r0, r3
 8002354:	f005 fd3a 	bl	8007dcc <USB_SetCurrentMode>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d005      	beq.n	800236a <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2202      	movs	r2, #2
 8002362:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e017      	b.n	800239a <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6818      	ldr	r0, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	7c1a      	ldrb	r2, [r3, #16]
 8002372:	f88d 2000 	strb.w	r2, [sp]
 8002376:	3304      	adds	r3, #4
 8002378:	cb0e      	ldmia	r3, {r1, r2, r3}
 800237a:	f005 fee3 	bl	8008144 <USB_HostInit>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2202      	movs	r2, #2
 8002388:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e004      	b.n	800239a <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}

080023a2 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80023a2:	b590      	push	{r4, r7, lr}
 80023a4:	b08b      	sub	sp, #44	@ 0x2c
 80023a6:	af04      	add	r7, sp, #16
 80023a8:	6078      	str	r0, [r7, #4]
 80023aa:	4608      	mov	r0, r1
 80023ac:	4611      	mov	r1, r2
 80023ae:	461a      	mov	r2, r3
 80023b0:	4603      	mov	r3, r0
 80023b2:	70fb      	strb	r3, [r7, #3]
 80023b4:	460b      	mov	r3, r1
 80023b6:	70bb      	strb	r3, [r7, #2]
 80023b8:	4613      	mov	r3, r2
 80023ba:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80023bc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80023be:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80023c6:	2b01      	cmp	r3, #1
 80023c8:	d101      	bne.n	80023ce <HAL_HCD_HC_Init+0x2c>
 80023ca:	2302      	movs	r3, #2
 80023cc:	e09d      	b.n	800250a <HAL_HCD_HC_Init+0x168>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2201      	movs	r2, #1
 80023d2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	6879      	ldr	r1, [r7, #4]
 80023da:	4613      	mov	r3, r2
 80023dc:	011b      	lsls	r3, r3, #4
 80023de:	1a9b      	subs	r3, r3, r2
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	440b      	add	r3, r1
 80023e4:	3319      	adds	r3, #25
 80023e6:	2200      	movs	r2, #0
 80023e8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80023ea:	78fa      	ldrb	r2, [r7, #3]
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	4613      	mov	r3, r2
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	1a9b      	subs	r3, r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	440b      	add	r3, r1
 80023f8:	3314      	adds	r3, #20
 80023fa:	787a      	ldrb	r2, [r7, #1]
 80023fc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80023fe:	78fa      	ldrb	r2, [r7, #3]
 8002400:	6879      	ldr	r1, [r7, #4]
 8002402:	4613      	mov	r3, r2
 8002404:	011b      	lsls	r3, r3, #4
 8002406:	1a9b      	subs	r3, r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	440b      	add	r3, r1
 800240c:	3315      	adds	r3, #21
 800240e:	78fa      	ldrb	r2, [r7, #3]
 8002410:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002412:	78fa      	ldrb	r2, [r7, #3]
 8002414:	6879      	ldr	r1, [r7, #4]
 8002416:	4613      	mov	r3, r2
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	1a9b      	subs	r3, r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	440b      	add	r3, r1
 8002420:	3326      	adds	r3, #38	@ 0x26
 8002422:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002426:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002428:	78fa      	ldrb	r2, [r7, #3]
 800242a:	78bb      	ldrb	r3, [r7, #2]
 800242c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002430:	b2d8      	uxtb	r0, r3
 8002432:	6879      	ldr	r1, [r7, #4]
 8002434:	4613      	mov	r3, r2
 8002436:	011b      	lsls	r3, r3, #4
 8002438:	1a9b      	subs	r3, r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	440b      	add	r3, r1
 800243e:	3316      	adds	r3, #22
 8002440:	4602      	mov	r2, r0
 8002442:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002444:	78fb      	ldrb	r3, [r7, #3]
 8002446:	4619      	mov	r1, r3
 8002448:	6878      	ldr	r0, [r7, #4]
 800244a:	f000 fba9 	bl	8002ba0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800244e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002452:	2b00      	cmp	r3, #0
 8002454:	da0a      	bge.n	800246c <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002456:	78fa      	ldrb	r2, [r7, #3]
 8002458:	6879      	ldr	r1, [r7, #4]
 800245a:	4613      	mov	r3, r2
 800245c:	011b      	lsls	r3, r3, #4
 800245e:	1a9b      	subs	r3, r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	440b      	add	r3, r1
 8002464:	3317      	adds	r3, #23
 8002466:	2201      	movs	r2, #1
 8002468:	701a      	strb	r2, [r3, #0]
 800246a:	e009      	b.n	8002480 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800246c:	78fa      	ldrb	r2, [r7, #3]
 800246e:	6879      	ldr	r1, [r7, #4]
 8002470:	4613      	mov	r3, r2
 8002472:	011b      	lsls	r3, r3, #4
 8002474:	1a9b      	subs	r3, r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	440b      	add	r3, r1
 800247a:	3317      	adds	r3, #23
 800247c:	2200      	movs	r2, #0
 800247e:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f005 ffb5 	bl	80083f4 <USB_GetHostSpeed>
 800248a:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800248c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002490:	2b01      	cmp	r3, #1
 8002492:	d10b      	bne.n	80024ac <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002494:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002498:	2b01      	cmp	r3, #1
 800249a:	d107      	bne.n	80024ac <HAL_HCD_HC_Init+0x10a>
 800249c:	693b      	ldr	r3, [r7, #16]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d104      	bne.n	80024ac <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	2bbc      	cmp	r3, #188	@ 0xbc
 80024a6:	d901      	bls.n	80024ac <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80024a8:	23bc      	movs	r3, #188	@ 0xbc
 80024aa:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80024ac:	78fa      	ldrb	r2, [r7, #3]
 80024ae:	6879      	ldr	r1, [r7, #4]
 80024b0:	4613      	mov	r3, r2
 80024b2:	011b      	lsls	r3, r3, #4
 80024b4:	1a9b      	subs	r3, r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	440b      	add	r3, r1
 80024ba:	3318      	adds	r3, #24
 80024bc:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80024c0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	b298      	uxth	r0, r3
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	011b      	lsls	r3, r3, #4
 80024ce:	1a9b      	subs	r3, r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	440b      	add	r3, r1
 80024d4:	3328      	adds	r3, #40	@ 0x28
 80024d6:	4602      	mov	r2, r0
 80024d8:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6818      	ldr	r0, [r3, #0]
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	b29b      	uxth	r3, r3
 80024e2:	787c      	ldrb	r4, [r7, #1]
 80024e4:	78ba      	ldrb	r2, [r7, #2]
 80024e6:	78f9      	ldrb	r1, [r7, #3]
 80024e8:	9302      	str	r3, [sp, #8]
 80024ea:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80024ee:	9301      	str	r3, [sp, #4]
 80024f0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	4623      	mov	r3, r4
 80024f8:	f005 ffa4 	bl	8008444 <USB_HC_Init>
 80024fc:	4603      	mov	r3, r0
 80024fe:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002508:	7bfb      	ldrb	r3, [r7, #15]
}
 800250a:	4618      	mov	r0, r3
 800250c:	371c      	adds	r7, #28
 800250e:	46bd      	mov	sp, r7
 8002510:	bd90      	pop	{r4, r7, pc}

08002512 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b084      	sub	sp, #16
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
 800251a:	460b      	mov	r3, r1
 800251c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800251e:	2300      	movs	r3, #0
 8002520:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002528:	2b01      	cmp	r3, #1
 800252a:	d101      	bne.n	8002530 <HAL_HCD_HC_Halt+0x1e>
 800252c:	2302      	movs	r3, #2
 800252e:	e00f      	b.n	8002550 <HAL_HCD_HC_Halt+0x3e>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	78fa      	ldrb	r2, [r7, #3]
 800253e:	4611      	mov	r1, r2
 8002540:	4618      	mov	r0, r3
 8002542:	f006 fb36 	bl	8008bb2 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2200      	movs	r2, #0
 800254a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800254e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3710      	adds	r7, #16
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
 8002560:	4608      	mov	r0, r1
 8002562:	4611      	mov	r1, r2
 8002564:	461a      	mov	r2, r3
 8002566:	4603      	mov	r3, r0
 8002568:	70fb      	strb	r3, [r7, #3]
 800256a:	460b      	mov	r3, r1
 800256c:	70bb      	strb	r3, [r7, #2]
 800256e:	4613      	mov	r3, r2
 8002570:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002572:	78fa      	ldrb	r2, [r7, #3]
 8002574:	6879      	ldr	r1, [r7, #4]
 8002576:	4613      	mov	r3, r2
 8002578:	011b      	lsls	r3, r3, #4
 800257a:	1a9b      	subs	r3, r3, r2
 800257c:	009b      	lsls	r3, r3, #2
 800257e:	440b      	add	r3, r1
 8002580:	3317      	adds	r3, #23
 8002582:	78ba      	ldrb	r2, [r7, #2]
 8002584:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002586:	78fa      	ldrb	r2, [r7, #3]
 8002588:	6879      	ldr	r1, [r7, #4]
 800258a:	4613      	mov	r3, r2
 800258c:	011b      	lsls	r3, r3, #4
 800258e:	1a9b      	subs	r3, r3, r2
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	440b      	add	r3, r1
 8002594:	3326      	adds	r3, #38	@ 0x26
 8002596:	787a      	ldrb	r2, [r7, #1]
 8002598:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800259a:	7c3b      	ldrb	r3, [r7, #16]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d114      	bne.n	80025ca <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80025a0:	78fa      	ldrb	r2, [r7, #3]
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	1a9b      	subs	r3, r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	332a      	adds	r3, #42	@ 0x2a
 80025b0:	2203      	movs	r2, #3
 80025b2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	3319      	adds	r3, #25
 80025c4:	7f3a      	ldrb	r2, [r7, #28]
 80025c6:	701a      	strb	r2, [r3, #0]
 80025c8:	e009      	b.n	80025de <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80025ca:	78fa      	ldrb	r2, [r7, #3]
 80025cc:	6879      	ldr	r1, [r7, #4]
 80025ce:	4613      	mov	r3, r2
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	1a9b      	subs	r3, r3, r2
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	440b      	add	r3, r1
 80025d8:	332a      	adds	r3, #42	@ 0x2a
 80025da:	2202      	movs	r2, #2
 80025dc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80025de:	787b      	ldrb	r3, [r7, #1]
 80025e0:	2b03      	cmp	r3, #3
 80025e2:	f200 8102 	bhi.w	80027ea <HAL_HCD_HC_SubmitRequest+0x292>
 80025e6:	a201      	add	r2, pc, #4	@ (adr r2, 80025ec <HAL_HCD_HC_SubmitRequest+0x94>)
 80025e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025ec:	080025fd 	.word	0x080025fd
 80025f0:	080027d5 	.word	0x080027d5
 80025f4:	080026c1 	.word	0x080026c1
 80025f8:	0800274b 	.word	0x0800274b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80025fc:	7c3b      	ldrb	r3, [r7, #16]
 80025fe:	2b01      	cmp	r3, #1
 8002600:	f040 80f5 	bne.w	80027ee <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002604:	78bb      	ldrb	r3, [r7, #2]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d12d      	bne.n	8002666 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800260a:	8b3b      	ldrh	r3, [r7, #24]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d109      	bne.n	8002624 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	6879      	ldr	r1, [r7, #4]
 8002614:	4613      	mov	r3, r2
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	1a9b      	subs	r3, r3, r2
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	440b      	add	r3, r1
 800261e:	333d      	adds	r3, #61	@ 0x3d
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002624:	78fa      	ldrb	r2, [r7, #3]
 8002626:	6879      	ldr	r1, [r7, #4]
 8002628:	4613      	mov	r3, r2
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	1a9b      	subs	r3, r3, r2
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	440b      	add	r3, r1
 8002632:	333d      	adds	r3, #61	@ 0x3d
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10a      	bne.n	8002650 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800263a:	78fa      	ldrb	r2, [r7, #3]
 800263c:	6879      	ldr	r1, [r7, #4]
 800263e:	4613      	mov	r3, r2
 8002640:	011b      	lsls	r3, r3, #4
 8002642:	1a9b      	subs	r3, r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	440b      	add	r3, r1
 8002648:	332a      	adds	r3, #42	@ 0x2a
 800264a:	2200      	movs	r2, #0
 800264c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800264e:	e0ce      	b.n	80027ee <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002650:	78fa      	ldrb	r2, [r7, #3]
 8002652:	6879      	ldr	r1, [r7, #4]
 8002654:	4613      	mov	r3, r2
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	1a9b      	subs	r3, r3, r2
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	440b      	add	r3, r1
 800265e:	332a      	adds	r3, #42	@ 0x2a
 8002660:	2202      	movs	r2, #2
 8002662:	701a      	strb	r2, [r3, #0]
      break;
 8002664:	e0c3      	b.n	80027ee <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002666:	78fa      	ldrb	r2, [r7, #3]
 8002668:	6879      	ldr	r1, [r7, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	011b      	lsls	r3, r3, #4
 800266e:	1a9b      	subs	r3, r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	440b      	add	r3, r1
 8002674:	331a      	adds	r3, #26
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b01      	cmp	r3, #1
 800267a:	f040 80b8 	bne.w	80027ee <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800267e:	78fa      	ldrb	r2, [r7, #3]
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	4613      	mov	r3, r2
 8002684:	011b      	lsls	r3, r3, #4
 8002686:	1a9b      	subs	r3, r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	440b      	add	r3, r1
 800268c:	333c      	adds	r3, #60	@ 0x3c
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d10a      	bne.n	80026aa <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002694:	78fa      	ldrb	r2, [r7, #3]
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	011b      	lsls	r3, r3, #4
 800269c:	1a9b      	subs	r3, r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	332a      	adds	r3, #42	@ 0x2a
 80026a4:	2200      	movs	r2, #0
 80026a6:	701a      	strb	r2, [r3, #0]
      break;
 80026a8:	e0a1      	b.n	80027ee <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026aa:	78fa      	ldrb	r2, [r7, #3]
 80026ac:	6879      	ldr	r1, [r7, #4]
 80026ae:	4613      	mov	r3, r2
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	1a9b      	subs	r3, r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	440b      	add	r3, r1
 80026b8:	332a      	adds	r3, #42	@ 0x2a
 80026ba:	2202      	movs	r2, #2
 80026bc:	701a      	strb	r2, [r3, #0]
      break;
 80026be:	e096      	b.n	80027ee <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80026c0:	78bb      	ldrb	r3, [r7, #2]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d120      	bne.n	8002708 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80026c6:	78fa      	ldrb	r2, [r7, #3]
 80026c8:	6879      	ldr	r1, [r7, #4]
 80026ca:	4613      	mov	r3, r2
 80026cc:	011b      	lsls	r3, r3, #4
 80026ce:	1a9b      	subs	r3, r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	440b      	add	r3, r1
 80026d4:	333d      	adds	r3, #61	@ 0x3d
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d10a      	bne.n	80026f2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80026dc:	78fa      	ldrb	r2, [r7, #3]
 80026de:	6879      	ldr	r1, [r7, #4]
 80026e0:	4613      	mov	r3, r2
 80026e2:	011b      	lsls	r3, r3, #4
 80026e4:	1a9b      	subs	r3, r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	440b      	add	r3, r1
 80026ea:	332a      	adds	r3, #42	@ 0x2a
 80026ec:	2200      	movs	r2, #0
 80026ee:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80026f0:	e07e      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80026f2:	78fa      	ldrb	r2, [r7, #3]
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	1a9b      	subs	r3, r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	332a      	adds	r3, #42	@ 0x2a
 8002702:	2202      	movs	r2, #2
 8002704:	701a      	strb	r2, [r3, #0]
      break;
 8002706:	e073      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002708:	78fa      	ldrb	r2, [r7, #3]
 800270a:	6879      	ldr	r1, [r7, #4]
 800270c:	4613      	mov	r3, r2
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	1a9b      	subs	r3, r3, r2
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	440b      	add	r3, r1
 8002716:	333c      	adds	r3, #60	@ 0x3c
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d10a      	bne.n	8002734 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800271e:	78fa      	ldrb	r2, [r7, #3]
 8002720:	6879      	ldr	r1, [r7, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	011b      	lsls	r3, r3, #4
 8002726:	1a9b      	subs	r3, r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	440b      	add	r3, r1
 800272c:	332a      	adds	r3, #42	@ 0x2a
 800272e:	2200      	movs	r2, #0
 8002730:	701a      	strb	r2, [r3, #0]
      break;
 8002732:	e05d      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	332a      	adds	r3, #42	@ 0x2a
 8002744:	2202      	movs	r2, #2
 8002746:	701a      	strb	r2, [r3, #0]
      break;
 8002748:	e052      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800274a:	78bb      	ldrb	r3, [r7, #2]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d120      	bne.n	8002792 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002750:	78fa      	ldrb	r2, [r7, #3]
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	011b      	lsls	r3, r3, #4
 8002758:	1a9b      	subs	r3, r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	333d      	adds	r3, #61	@ 0x3d
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10a      	bne.n	800277c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002766:	78fa      	ldrb	r2, [r7, #3]
 8002768:	6879      	ldr	r1, [r7, #4]
 800276a:	4613      	mov	r3, r2
 800276c:	011b      	lsls	r3, r3, #4
 800276e:	1a9b      	subs	r3, r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	440b      	add	r3, r1
 8002774:	332a      	adds	r3, #42	@ 0x2a
 8002776:	2200      	movs	r2, #0
 8002778:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800277a:	e039      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800277c:	78fa      	ldrb	r2, [r7, #3]
 800277e:	6879      	ldr	r1, [r7, #4]
 8002780:	4613      	mov	r3, r2
 8002782:	011b      	lsls	r3, r3, #4
 8002784:	1a9b      	subs	r3, r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	332a      	adds	r3, #42	@ 0x2a
 800278c:	2202      	movs	r2, #2
 800278e:	701a      	strb	r2, [r3, #0]
      break;
 8002790:	e02e      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002792:	78fa      	ldrb	r2, [r7, #3]
 8002794:	6879      	ldr	r1, [r7, #4]
 8002796:	4613      	mov	r3, r2
 8002798:	011b      	lsls	r3, r3, #4
 800279a:	1a9b      	subs	r3, r3, r2
 800279c:	009b      	lsls	r3, r3, #2
 800279e:	440b      	add	r3, r1
 80027a0:	333c      	adds	r3, #60	@ 0x3c
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d10a      	bne.n	80027be <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80027a8:	78fa      	ldrb	r2, [r7, #3]
 80027aa:	6879      	ldr	r1, [r7, #4]
 80027ac:	4613      	mov	r3, r2
 80027ae:	011b      	lsls	r3, r3, #4
 80027b0:	1a9b      	subs	r3, r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	440b      	add	r3, r1
 80027b6:	332a      	adds	r3, #42	@ 0x2a
 80027b8:	2200      	movs	r2, #0
 80027ba:	701a      	strb	r2, [r3, #0]
      break;
 80027bc:	e018      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80027be:	78fa      	ldrb	r2, [r7, #3]
 80027c0:	6879      	ldr	r1, [r7, #4]
 80027c2:	4613      	mov	r3, r2
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	1a9b      	subs	r3, r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	440b      	add	r3, r1
 80027cc:	332a      	adds	r3, #42	@ 0x2a
 80027ce:	2202      	movs	r2, #2
 80027d0:	701a      	strb	r2, [r3, #0]
      break;
 80027d2:	e00d      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80027d4:	78fa      	ldrb	r2, [r7, #3]
 80027d6:	6879      	ldr	r1, [r7, #4]
 80027d8:	4613      	mov	r3, r2
 80027da:	011b      	lsls	r3, r3, #4
 80027dc:	1a9b      	subs	r3, r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	332a      	adds	r3, #42	@ 0x2a
 80027e4:	2200      	movs	r2, #0
 80027e6:	701a      	strb	r2, [r3, #0]
      break;
 80027e8:	e002      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80027ea:	bf00      	nop
 80027ec:	e000      	b.n	80027f0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80027ee:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80027f0:	78fa      	ldrb	r2, [r7, #3]
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	011b      	lsls	r3, r3, #4
 80027f8:	1a9b      	subs	r3, r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	440b      	add	r3, r1
 80027fe:	332c      	adds	r3, #44	@ 0x2c
 8002800:	697a      	ldr	r2, [r7, #20]
 8002802:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	8b39      	ldrh	r1, [r7, #24]
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	4613      	mov	r3, r2
 800280c:	011b      	lsls	r3, r3, #4
 800280e:	1a9b      	subs	r3, r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	4403      	add	r3, r0
 8002814:	3334      	adds	r3, #52	@ 0x34
 8002816:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8002818:	78fa      	ldrb	r2, [r7, #3]
 800281a:	6879      	ldr	r1, [r7, #4]
 800281c:	4613      	mov	r3, r2
 800281e:	011b      	lsls	r3, r3, #4
 8002820:	1a9b      	subs	r3, r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	440b      	add	r3, r1
 8002826:	334c      	adds	r3, #76	@ 0x4c
 8002828:	2200      	movs	r2, #0
 800282a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800282c:	78fa      	ldrb	r2, [r7, #3]
 800282e:	6879      	ldr	r1, [r7, #4]
 8002830:	4613      	mov	r3, r2
 8002832:	011b      	lsls	r3, r3, #4
 8002834:	1a9b      	subs	r3, r3, r2
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	440b      	add	r3, r1
 800283a:	3338      	adds	r3, #56	@ 0x38
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002840:	78fa      	ldrb	r2, [r7, #3]
 8002842:	6879      	ldr	r1, [r7, #4]
 8002844:	4613      	mov	r3, r2
 8002846:	011b      	lsls	r3, r3, #4
 8002848:	1a9b      	subs	r3, r3, r2
 800284a:	009b      	lsls	r3, r3, #2
 800284c:	440b      	add	r3, r1
 800284e:	3315      	adds	r3, #21
 8002850:	78fa      	ldrb	r2, [r7, #3]
 8002852:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8002854:	78fa      	ldrb	r2, [r7, #3]
 8002856:	6879      	ldr	r1, [r7, #4]
 8002858:	4613      	mov	r3, r2
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	1a9b      	subs	r3, r3, r2
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	334d      	adds	r3, #77	@ 0x4d
 8002864:	2200      	movs	r2, #0
 8002866:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6818      	ldr	r0, [r3, #0]
 800286c:	78fa      	ldrb	r2, [r7, #3]
 800286e:	4613      	mov	r3, r2
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	1a9b      	subs	r3, r3, r2
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	3310      	adds	r3, #16
 8002878:	687a      	ldr	r2, [r7, #4]
 800287a:	4413      	add	r3, r2
 800287c:	1d19      	adds	r1, r3, #4
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	799b      	ldrb	r3, [r3, #6]
 8002882:	461a      	mov	r2, r3
 8002884:	f005 ff0a 	bl	800869c <USB_HC_StartXfer>
 8002888:	4603      	mov	r3, r0
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop

08002894 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b086      	sub	sp, #24
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4618      	mov	r0, r3
 80028ac:	f005 fc04 	bl	80080b8 <USB_GetMode>
 80028b0:	4603      	mov	r3, r0
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	f040 80fb 	bne.w	8002aae <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4618      	mov	r0, r3
 80028be:	f005 fbc7 	bl	8008050 <USB_ReadInterrupts>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 80f1 	beq.w	8002aac <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f005 fbbe 	bl	8008050 <USB_ReadInterrupts>
 80028d4:	4603      	mov	r3, r0
 80028d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80028de:	d104      	bne.n	80028ea <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80028e8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4618      	mov	r0, r3
 80028f0:	f005 fbae 	bl	8008050 <USB_ReadInterrupts>
 80028f4:	4603      	mov	r3, r0
 80028f6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80028fe:	d104      	bne.n	800290a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002908:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4618      	mov	r0, r3
 8002910:	f005 fb9e 	bl	8008050 <USB_ReadInterrupts>
 8002914:	4603      	mov	r3, r0
 8002916:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800291a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800291e:	d104      	bne.n	800292a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002928:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4618      	mov	r0, r3
 8002930:	f005 fb8e 	bl	8008050 <USB_ReadInterrupts>
 8002934:	4603      	mov	r3, r0
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b02      	cmp	r3, #2
 800293c:	d103      	bne.n	8002946 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	2202      	movs	r2, #2
 8002944:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4618      	mov	r0, r3
 800294c:	f005 fb80 	bl	8008050 <USB_ReadInterrupts>
 8002950:	4603      	mov	r3, r0
 8002952:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002956:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800295a:	d120      	bne.n	800299e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002964:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b00      	cmp	r3, #0
 8002974:	d113      	bne.n	800299e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8002976:	2110      	movs	r1, #16
 8002978:	6938      	ldr	r0, [r7, #16]
 800297a:	f005 fa73 	bl	8007e64 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800297e:	6938      	ldr	r0, [r7, #16]
 8002980:	f005 faa2 	bl	8007ec8 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	7a5b      	ldrb	r3, [r3, #9]
 8002988:	2b02      	cmp	r3, #2
 800298a:	d105      	bne.n	8002998 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2101      	movs	r1, #1
 8002992:	4618      	mov	r0, r3
 8002994:	f005 fc8e 	bl	80082b4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f00d fdd3 	bl	8010544 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f005 fb54 	bl	8008050 <USB_ReadInterrupts>
 80029a8:	4603      	mov	r3, r0
 80029aa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029b2:	d102      	bne.n	80029ba <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f001 fd2f 	bl	8004418 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4618      	mov	r0, r3
 80029c0:	f005 fb46 	bl	8008050 <USB_ReadInterrupts>
 80029c4:	4603      	mov	r3, r0
 80029c6:	f003 0308 	and.w	r3, r3, #8
 80029ca:	2b08      	cmp	r3, #8
 80029cc:	d106      	bne.n	80029dc <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f00d fed4 	bl	801077c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2208      	movs	r2, #8
 80029da:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f005 fb35 	bl	8008050 <USB_ReadInterrupts>
 80029e6:	4603      	mov	r3, r0
 80029e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80029f0:	d139      	bne.n	8002a66 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f006 f8ca 	bl	8008b90 <USB_HC_ReadInterrupt>
 80029fc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80029fe:	2300      	movs	r3, #0
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	e025      	b.n	8002a50 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	f003 030f 	and.w	r3, r3, #15
 8002a0a:	68ba      	ldr	r2, [r7, #8]
 8002a0c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d018      	beq.n	8002a4a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	015a      	lsls	r2, r3, #5
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	4413      	add	r3, r2
 8002a20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a2e:	d106      	bne.n	8002a3e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	4619      	mov	r1, r3
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f000 f8e7 	bl	8002c0a <HCD_HC_IN_IRQHandler>
 8002a3c:	e005      	b.n	8002a4a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	4619      	mov	r1, r3
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f000 ff49 	bl	80038dc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	795b      	ldrb	r3, [r3, #5]
 8002a54:	461a      	mov	r2, r3
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d3d3      	bcc.n	8002a04 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f005 faf0 	bl	8008050 <USB_ReadInterrupts>
 8002a70:	4603      	mov	r3, r0
 8002a72:	f003 0310 	and.w	r3, r3, #16
 8002a76:	2b10      	cmp	r3, #16
 8002a78:	d101      	bne.n	8002a7e <HAL_HCD_IRQHandler+0x1ea>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e000      	b.n	8002a80 <HAL_HCD_IRQHandler+0x1ec>
 8002a7e:	2300      	movs	r3, #0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d014      	beq.n	8002aae <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	699a      	ldr	r2, [r3, #24]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 0210 	bic.w	r2, r2, #16
 8002a92:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f001 fbe0 	bl	800425a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	699a      	ldr	r2, [r3, #24]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f042 0210 	orr.w	r2, r2, #16
 8002aa8:	619a      	str	r2, [r3, #24]
 8002aaa:	e000      	b.n	8002aae <HAL_HCD_IRQHandler+0x21a>
      return;
 8002aac:	bf00      	nop
    }
  }
}
 8002aae:	3718      	adds	r7, #24
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8002abc:	bf00      	nop
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 8002ad0:	bf00      	nop
 8002ad2:	370c      	adds	r7, #12
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ada:	4770      	bx	lr

08002adc <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d101      	bne.n	8002af2 <HAL_HCD_Start+0x16>
 8002aee:	2302      	movs	r3, #2
 8002af0:	e013      	b.n	8002b1a <HAL_HCD_Start+0x3e>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2201      	movs	r2, #1
 8002af6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2101      	movs	r1, #1
 8002b00:	4618      	mov	r0, r3
 8002b02:	f005 fc3e 	bl	8008382 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f005 f93c 	bl	8007d88 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002b18:	2300      	movs	r3, #0
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3708      	adds	r7, #8
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b082      	sub	sp, #8
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f005 fbfd 	bl	800832e <USB_ResetPort>
 8002b34:	4603      	mov	r3, r0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3708      	adds	r7, #8
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8002b3e:	b480      	push	{r7}
 8002b40:	b083      	sub	sp, #12
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
 8002b46:	460b      	mov	r3, r1
 8002b48:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8002b4a:	78fa      	ldrb	r2, [r7, #3]
 8002b4c:	6879      	ldr	r1, [r7, #4]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	011b      	lsls	r3, r3, #4
 8002b52:	1a9b      	subs	r3, r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	440b      	add	r3, r1
 8002b58:	3338      	adds	r3, #56	@ 0x38
 8002b5a:	681b      	ldr	r3, [r3, #0]
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4618      	mov	r0, r3
 8002b76:	f005 fc54 	bl	8008422 <USB_GetCurrentFrame>
 8002b7a:	4603      	mov	r3, r0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f005 fc2f 	bl	80083f4 <USB_GetHostSpeed>
 8002b96:	4603      	mov	r3, r0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3708      	adds	r7, #8
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	460b      	mov	r3, r1
 8002baa:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002bac:	78fa      	ldrb	r2, [r7, #3]
 8002bae:	6879      	ldr	r1, [r7, #4]
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	011b      	lsls	r3, r3, #4
 8002bb4:	1a9b      	subs	r3, r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	440b      	add	r3, r1
 8002bba:	331a      	adds	r3, #26
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002bc0:	78fa      	ldrb	r2, [r7, #3]
 8002bc2:	6879      	ldr	r1, [r7, #4]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	1a9b      	subs	r3, r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	440b      	add	r3, r1
 8002bce:	331b      	adds	r3, #27
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002bd4:	78fa      	ldrb	r2, [r7, #3]
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	011b      	lsls	r3, r3, #4
 8002bdc:	1a9b      	subs	r3, r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	3325      	adds	r3, #37	@ 0x25
 8002be4:	2200      	movs	r2, #0
 8002be6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002be8:	78fa      	ldrb	r2, [r7, #3]
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	4613      	mov	r3, r2
 8002bee:	011b      	lsls	r3, r3, #4
 8002bf0:	1a9b      	subs	r3, r3, r2
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	3324      	adds	r3, #36	@ 0x24
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	370c      	adds	r7, #12
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b086      	sub	sp, #24
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
 8002c12:	460b      	mov	r3, r1
 8002c14:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c1c:	697b      	ldr	r3, [r7, #20]
 8002c1e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	78fa      	ldrb	r2, [r7, #3]
 8002c26:	4611      	mov	r1, r2
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f005 fa24 	bl	8008076 <USB_ReadChInterrupts>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	f003 0304 	and.w	r3, r3, #4
 8002c34:	2b04      	cmp	r3, #4
 8002c36:	d11a      	bne.n	8002c6e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002c38:	78fb      	ldrb	r3, [r7, #3]
 8002c3a:	015a      	lsls	r2, r3, #5
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	4413      	add	r3, r2
 8002c40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c44:	461a      	mov	r2, r3
 8002c46:	2304      	movs	r3, #4
 8002c48:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002c4a:	78fa      	ldrb	r2, [r7, #3]
 8002c4c:	6879      	ldr	r1, [r7, #4]
 8002c4e:	4613      	mov	r3, r2
 8002c50:	011b      	lsls	r3, r3, #4
 8002c52:	1a9b      	subs	r3, r3, r2
 8002c54:	009b      	lsls	r3, r3, #2
 8002c56:	440b      	add	r3, r1
 8002c58:	334d      	adds	r3, #77	@ 0x4d
 8002c5a:	2207      	movs	r2, #7
 8002c5c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	78fa      	ldrb	r2, [r7, #3]
 8002c64:	4611      	mov	r1, r2
 8002c66:	4618      	mov	r0, r3
 8002c68:	f005 ffa3 	bl	8008bb2 <USB_HC_Halt>
 8002c6c:	e09e      	b.n	8002dac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	78fa      	ldrb	r2, [r7, #3]
 8002c74:	4611      	mov	r1, r2
 8002c76:	4618      	mov	r0, r3
 8002c78:	f005 f9fd 	bl	8008076 <USB_ReadChInterrupts>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c86:	d11b      	bne.n	8002cc0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002c88:	78fb      	ldrb	r3, [r7, #3]
 8002c8a:	015a      	lsls	r2, r3, #5
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	4413      	add	r3, r2
 8002c90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c94:	461a      	mov	r2, r3
 8002c96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c9a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002c9c:	78fa      	ldrb	r2, [r7, #3]
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	4613      	mov	r3, r2
 8002ca2:	011b      	lsls	r3, r3, #4
 8002ca4:	1a9b      	subs	r3, r3, r2
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	440b      	add	r3, r1
 8002caa:	334d      	adds	r3, #77	@ 0x4d
 8002cac:	2208      	movs	r2, #8
 8002cae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	78fa      	ldrb	r2, [r7, #3]
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f005 ff7a 	bl	8008bb2 <USB_HC_Halt>
 8002cbe:	e075      	b.n	8002dac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	78fa      	ldrb	r2, [r7, #3]
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f005 f9d4 	bl	8008076 <USB_ReadChInterrupts>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	f003 0308 	and.w	r3, r3, #8
 8002cd4:	2b08      	cmp	r3, #8
 8002cd6:	d11a      	bne.n	8002d0e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002cd8:	78fb      	ldrb	r3, [r7, #3]
 8002cda:	015a      	lsls	r2, r3, #5
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	4413      	add	r3, r2
 8002ce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	2308      	movs	r3, #8
 8002ce8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002cea:	78fa      	ldrb	r2, [r7, #3]
 8002cec:	6879      	ldr	r1, [r7, #4]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	011b      	lsls	r3, r3, #4
 8002cf2:	1a9b      	subs	r3, r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	440b      	add	r3, r1
 8002cf8:	334d      	adds	r3, #77	@ 0x4d
 8002cfa:	2206      	movs	r2, #6
 8002cfc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	78fa      	ldrb	r2, [r7, #3]
 8002d04:	4611      	mov	r1, r2
 8002d06:	4618      	mov	r0, r3
 8002d08:	f005 ff53 	bl	8008bb2 <USB_HC_Halt>
 8002d0c:	e04e      	b.n	8002dac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	78fa      	ldrb	r2, [r7, #3]
 8002d14:	4611      	mov	r1, r2
 8002d16:	4618      	mov	r0, r3
 8002d18:	f005 f9ad 	bl	8008076 <USB_ReadChInterrupts>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d26:	d11b      	bne.n	8002d60 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002d28:	78fb      	ldrb	r3, [r7, #3]
 8002d2a:	015a      	lsls	r2, r3, #5
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	4413      	add	r3, r2
 8002d30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d34:	461a      	mov	r2, r3
 8002d36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d3a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002d3c:	78fa      	ldrb	r2, [r7, #3]
 8002d3e:	6879      	ldr	r1, [r7, #4]
 8002d40:	4613      	mov	r3, r2
 8002d42:	011b      	lsls	r3, r3, #4
 8002d44:	1a9b      	subs	r3, r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	440b      	add	r3, r1
 8002d4a:	334d      	adds	r3, #77	@ 0x4d
 8002d4c:	2209      	movs	r2, #9
 8002d4e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	78fa      	ldrb	r2, [r7, #3]
 8002d56:	4611      	mov	r1, r2
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f005 ff2a 	bl	8008bb2 <USB_HC_Halt>
 8002d5e:	e025      	b.n	8002dac <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	78fa      	ldrb	r2, [r7, #3]
 8002d66:	4611      	mov	r1, r2
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f005 f984 	bl	8008076 <USB_ReadChInterrupts>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d74:	2b80      	cmp	r3, #128	@ 0x80
 8002d76:	d119      	bne.n	8002dac <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002d78:	78fb      	ldrb	r3, [r7, #3]
 8002d7a:	015a      	lsls	r2, r3, #5
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	4413      	add	r3, r2
 8002d80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d84:	461a      	mov	r2, r3
 8002d86:	2380      	movs	r3, #128	@ 0x80
 8002d88:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002d8a:	78fa      	ldrb	r2, [r7, #3]
 8002d8c:	6879      	ldr	r1, [r7, #4]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	011b      	lsls	r3, r3, #4
 8002d92:	1a9b      	subs	r3, r3, r2
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	440b      	add	r3, r1
 8002d98:	334d      	adds	r3, #77	@ 0x4d
 8002d9a:	2207      	movs	r2, #7
 8002d9c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	78fa      	ldrb	r2, [r7, #3]
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f005 ff03 	bl	8008bb2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	78fa      	ldrb	r2, [r7, #3]
 8002db2:	4611      	mov	r1, r2
 8002db4:	4618      	mov	r0, r3
 8002db6:	f005 f95e 	bl	8008076 <USB_ReadChInterrupts>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002dc4:	d112      	bne.n	8002dec <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	78fa      	ldrb	r2, [r7, #3]
 8002dcc:	4611      	mov	r1, r2
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f005 feef 	bl	8008bb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002dd4:	78fb      	ldrb	r3, [r7, #3]
 8002dd6:	015a      	lsls	r2, r3, #5
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	4413      	add	r3, r2
 8002ddc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002de0:	461a      	mov	r2, r3
 8002de2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002de6:	6093      	str	r3, [r2, #8]
 8002de8:	f000 bd75 	b.w	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	78fa      	ldrb	r2, [r7, #3]
 8002df2:	4611      	mov	r1, r2
 8002df4:	4618      	mov	r0, r3
 8002df6:	f005 f93e 	bl	8008076 <USB_ReadChInterrupts>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	f003 0301 	and.w	r3, r3, #1
 8002e00:	2b01      	cmp	r3, #1
 8002e02:	f040 8128 	bne.w	8003056 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002e06:	78fb      	ldrb	r3, [r7, #3]
 8002e08:	015a      	lsls	r2, r3, #5
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e12:	461a      	mov	r2, r3
 8002e14:	2320      	movs	r3, #32
 8002e16:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002e18:	78fa      	ldrb	r2, [r7, #3]
 8002e1a:	6879      	ldr	r1, [r7, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	1a9b      	subs	r3, r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	331b      	adds	r3, #27
 8002e28:	781b      	ldrb	r3, [r3, #0]
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d119      	bne.n	8002e62 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002e2e:	78fa      	ldrb	r2, [r7, #3]
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	4613      	mov	r3, r2
 8002e34:	011b      	lsls	r3, r3, #4
 8002e36:	1a9b      	subs	r3, r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	440b      	add	r3, r1
 8002e3c:	331b      	adds	r3, #27
 8002e3e:	2200      	movs	r2, #0
 8002e40:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002e42:	78fb      	ldrb	r3, [r7, #3]
 8002e44:	015a      	lsls	r2, r3, #5
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	4413      	add	r3, r2
 8002e4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	0151      	lsls	r1, r2, #5
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	440a      	add	r2, r1
 8002e58:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002e5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e60:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	799b      	ldrb	r3, [r3, #6]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d01b      	beq.n	8002ea2 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002e6a:	78fa      	ldrb	r2, [r7, #3]
 8002e6c:	6879      	ldr	r1, [r7, #4]
 8002e6e:	4613      	mov	r3, r2
 8002e70:	011b      	lsls	r3, r3, #4
 8002e72:	1a9b      	subs	r3, r3, r2
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	440b      	add	r3, r1
 8002e78:	3330      	adds	r3, #48	@ 0x30
 8002e7a:	6819      	ldr	r1, [r3, #0]
 8002e7c:	78fb      	ldrb	r3, [r7, #3]
 8002e7e:	015a      	lsls	r2, r3, #5
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	4413      	add	r3, r2
 8002e84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002e88:	691b      	ldr	r3, [r3, #16]
 8002e8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e8e:	78fa      	ldrb	r2, [r7, #3]
 8002e90:	1ac9      	subs	r1, r1, r3
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	4613      	mov	r3, r2
 8002e96:	011b      	lsls	r3, r3, #4
 8002e98:	1a9b      	subs	r3, r3, r2
 8002e9a:	009b      	lsls	r3, r3, #2
 8002e9c:	4403      	add	r3, r0
 8002e9e:	3338      	adds	r3, #56	@ 0x38
 8002ea0:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002ea2:	78fa      	ldrb	r2, [r7, #3]
 8002ea4:	6879      	ldr	r1, [r7, #4]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	440b      	add	r3, r1
 8002eb0:	334d      	adds	r3, #77	@ 0x4d
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002eb6:	78fa      	ldrb	r2, [r7, #3]
 8002eb8:	6879      	ldr	r1, [r7, #4]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	1a9b      	subs	r3, r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	440b      	add	r3, r1
 8002ec4:	3344      	adds	r3, #68	@ 0x44
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002eca:	78fb      	ldrb	r3, [r7, #3]
 8002ecc:	015a      	lsls	r2, r3, #5
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	4413      	add	r3, r2
 8002ed2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	2301      	movs	r3, #1
 8002eda:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002edc:	78fa      	ldrb	r2, [r7, #3]
 8002ede:	6879      	ldr	r1, [r7, #4]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	011b      	lsls	r3, r3, #4
 8002ee4:	1a9b      	subs	r3, r3, r2
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	3326      	adds	r3, #38	@ 0x26
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d00a      	beq.n	8002f08 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002ef2:	78fa      	ldrb	r2, [r7, #3]
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	011b      	lsls	r3, r3, #4
 8002efa:	1a9b      	subs	r3, r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	440b      	add	r3, r1
 8002f00:	3326      	adds	r3, #38	@ 0x26
 8002f02:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d110      	bne.n	8002f2a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	78fa      	ldrb	r2, [r7, #3]
 8002f0e:	4611      	mov	r1, r2
 8002f10:	4618      	mov	r0, r3
 8002f12:	f005 fe4e 	bl	8008bb2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002f16:	78fb      	ldrb	r3, [r7, #3]
 8002f18:	015a      	lsls	r2, r3, #5
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	4413      	add	r3, r2
 8002f1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f22:	461a      	mov	r2, r3
 8002f24:	2310      	movs	r3, #16
 8002f26:	6093      	str	r3, [r2, #8]
 8002f28:	e03d      	b.n	8002fa6 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002f2a:	78fa      	ldrb	r2, [r7, #3]
 8002f2c:	6879      	ldr	r1, [r7, #4]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	011b      	lsls	r3, r3, #4
 8002f32:	1a9b      	subs	r3, r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	440b      	add	r3, r1
 8002f38:	3326      	adds	r3, #38	@ 0x26
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b03      	cmp	r3, #3
 8002f3e:	d00a      	beq.n	8002f56 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002f40:	78fa      	ldrb	r2, [r7, #3]
 8002f42:	6879      	ldr	r1, [r7, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	011b      	lsls	r3, r3, #4
 8002f48:	1a9b      	subs	r3, r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	3326      	adds	r3, #38	@ 0x26
 8002f50:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d127      	bne.n	8002fa6 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002f56:	78fb      	ldrb	r3, [r7, #3]
 8002f58:	015a      	lsls	r2, r3, #5
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	78fa      	ldrb	r2, [r7, #3]
 8002f66:	0151      	lsls	r1, r2, #5
 8002f68:	693a      	ldr	r2, [r7, #16]
 8002f6a:	440a      	add	r2, r1
 8002f6c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f70:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002f74:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002f76:	78fa      	ldrb	r2, [r7, #3]
 8002f78:	6879      	ldr	r1, [r7, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	011b      	lsls	r3, r3, #4
 8002f7e:	1a9b      	subs	r3, r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	440b      	add	r3, r1
 8002f84:	334c      	adds	r3, #76	@ 0x4c
 8002f86:	2201      	movs	r2, #1
 8002f88:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002f8a:	78fa      	ldrb	r2, [r7, #3]
 8002f8c:	6879      	ldr	r1, [r7, #4]
 8002f8e:	4613      	mov	r3, r2
 8002f90:	011b      	lsls	r3, r3, #4
 8002f92:	1a9b      	subs	r3, r3, r2
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	440b      	add	r3, r1
 8002f98:	334c      	adds	r3, #76	@ 0x4c
 8002f9a:	781a      	ldrb	r2, [r3, #0]
 8002f9c:	78fb      	ldrb	r3, [r7, #3]
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f00d faf7 	bl	8010594 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	799b      	ldrb	r3, [r3, #6]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d13b      	bne.n	8003026 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002fae:	78fa      	ldrb	r2, [r7, #3]
 8002fb0:	6879      	ldr	r1, [r7, #4]
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	011b      	lsls	r3, r3, #4
 8002fb6:	1a9b      	subs	r3, r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	440b      	add	r3, r1
 8002fbc:	3338      	adds	r3, #56	@ 0x38
 8002fbe:	6819      	ldr	r1, [r3, #0]
 8002fc0:	78fa      	ldrb	r2, [r7, #3]
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	011b      	lsls	r3, r3, #4
 8002fc8:	1a9b      	subs	r3, r3, r2
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	4403      	add	r3, r0
 8002fce:	3328      	adds	r3, #40	@ 0x28
 8002fd0:	881b      	ldrh	r3, [r3, #0]
 8002fd2:	440b      	add	r3, r1
 8002fd4:	1e59      	subs	r1, r3, #1
 8002fd6:	78fa      	ldrb	r2, [r7, #3]
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	4613      	mov	r3, r2
 8002fdc:	011b      	lsls	r3, r3, #4
 8002fde:	1a9b      	subs	r3, r3, r2
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4403      	add	r3, r0
 8002fe4:	3328      	adds	r3, #40	@ 0x28
 8002fe6:	881b      	ldrh	r3, [r3, #0]
 8002fe8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	f000 8470 	beq.w	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	333c      	adds	r3, #60	@ 0x3c
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	78fa      	ldrb	r2, [r7, #3]
 800300a:	f083 0301 	eor.w	r3, r3, #1
 800300e:	b2d8      	uxtb	r0, r3
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	4613      	mov	r3, r2
 8003014:	011b      	lsls	r3, r3, #4
 8003016:	1a9b      	subs	r3, r3, r2
 8003018:	009b      	lsls	r3, r3, #2
 800301a:	440b      	add	r3, r1
 800301c:	333c      	adds	r3, #60	@ 0x3c
 800301e:	4602      	mov	r2, r0
 8003020:	701a      	strb	r2, [r3, #0]
 8003022:	f000 bc58 	b.w	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003026:	78fa      	ldrb	r2, [r7, #3]
 8003028:	6879      	ldr	r1, [r7, #4]
 800302a:	4613      	mov	r3, r2
 800302c:	011b      	lsls	r3, r3, #4
 800302e:	1a9b      	subs	r3, r3, r2
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	440b      	add	r3, r1
 8003034:	333c      	adds	r3, #60	@ 0x3c
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	78fa      	ldrb	r2, [r7, #3]
 800303a:	f083 0301 	eor.w	r3, r3, #1
 800303e:	b2d8      	uxtb	r0, r3
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	1a9b      	subs	r3, r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	440b      	add	r3, r1
 800304c:	333c      	adds	r3, #60	@ 0x3c
 800304e:	4602      	mov	r2, r0
 8003050:	701a      	strb	r2, [r3, #0]
 8003052:	f000 bc40 	b.w	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	4611      	mov	r1, r2
 800305e:	4618      	mov	r0, r3
 8003060:	f005 f809 	bl	8008076 <USB_ReadChInterrupts>
 8003064:	4603      	mov	r3, r0
 8003066:	f003 0320 	and.w	r3, r3, #32
 800306a:	2b20      	cmp	r3, #32
 800306c:	d131      	bne.n	80030d2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800306e:	78fb      	ldrb	r3, [r7, #3]
 8003070:	015a      	lsls	r2, r3, #5
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	4413      	add	r3, r2
 8003076:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800307a:	461a      	mov	r2, r3
 800307c:	2320      	movs	r3, #32
 800307e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003080:	78fa      	ldrb	r2, [r7, #3]
 8003082:	6879      	ldr	r1, [r7, #4]
 8003084:	4613      	mov	r3, r2
 8003086:	011b      	lsls	r3, r3, #4
 8003088:	1a9b      	subs	r3, r3, r2
 800308a:	009b      	lsls	r3, r3, #2
 800308c:	440b      	add	r3, r1
 800308e:	331a      	adds	r3, #26
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	2b01      	cmp	r3, #1
 8003094:	f040 841f 	bne.w	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003098:	78fa      	ldrb	r2, [r7, #3]
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	4613      	mov	r3, r2
 800309e:	011b      	lsls	r3, r3, #4
 80030a0:	1a9b      	subs	r3, r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	440b      	add	r3, r1
 80030a6:	331b      	adds	r3, #27
 80030a8:	2201      	movs	r2, #1
 80030aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80030ac:	78fa      	ldrb	r2, [r7, #3]
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	4613      	mov	r3, r2
 80030b2:	011b      	lsls	r3, r3, #4
 80030b4:	1a9b      	subs	r3, r3, r2
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	440b      	add	r3, r1
 80030ba:	334d      	adds	r3, #77	@ 0x4d
 80030bc:	2203      	movs	r2, #3
 80030be:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	4611      	mov	r1, r2
 80030c8:	4618      	mov	r0, r3
 80030ca:	f005 fd72 	bl	8008bb2 <USB_HC_Halt>
 80030ce:	f000 bc02 	b.w	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	78fa      	ldrb	r2, [r7, #3]
 80030d8:	4611      	mov	r1, r2
 80030da:	4618      	mov	r0, r3
 80030dc:	f004 ffcb 	bl	8008076 <USB_ReadChInterrupts>
 80030e0:	4603      	mov	r3, r0
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b02      	cmp	r3, #2
 80030e8:	f040 8305 	bne.w	80036f6 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80030ec:	78fb      	ldrb	r3, [r7, #3]
 80030ee:	015a      	lsls	r2, r3, #5
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	4413      	add	r3, r2
 80030f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80030f8:	461a      	mov	r2, r3
 80030fa:	2302      	movs	r3, #2
 80030fc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80030fe:	78fa      	ldrb	r2, [r7, #3]
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	4613      	mov	r3, r2
 8003104:	011b      	lsls	r3, r3, #4
 8003106:	1a9b      	subs	r3, r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	440b      	add	r3, r1
 800310c:	334d      	adds	r3, #77	@ 0x4d
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	2b01      	cmp	r3, #1
 8003112:	d114      	bne.n	800313e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	1a9b      	subs	r3, r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	334d      	adds	r3, #77	@ 0x4d
 8003124:	2202      	movs	r2, #2
 8003126:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	4613      	mov	r3, r2
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	1a9b      	subs	r3, r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	334c      	adds	r3, #76	@ 0x4c
 8003138:	2201      	movs	r2, #1
 800313a:	701a      	strb	r2, [r3, #0]
 800313c:	e2cc      	b.n	80036d8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	4613      	mov	r3, r2
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	1a9b      	subs	r3, r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	440b      	add	r3, r1
 800314c:	334d      	adds	r3, #77	@ 0x4d
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	2b06      	cmp	r3, #6
 8003152:	d114      	bne.n	800317e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003154:	78fa      	ldrb	r2, [r7, #3]
 8003156:	6879      	ldr	r1, [r7, #4]
 8003158:	4613      	mov	r3, r2
 800315a:	011b      	lsls	r3, r3, #4
 800315c:	1a9b      	subs	r3, r3, r2
 800315e:	009b      	lsls	r3, r3, #2
 8003160:	440b      	add	r3, r1
 8003162:	334d      	adds	r3, #77	@ 0x4d
 8003164:	2202      	movs	r2, #2
 8003166:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003168:	78fa      	ldrb	r2, [r7, #3]
 800316a:	6879      	ldr	r1, [r7, #4]
 800316c:	4613      	mov	r3, r2
 800316e:	011b      	lsls	r3, r3, #4
 8003170:	1a9b      	subs	r3, r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	440b      	add	r3, r1
 8003176:	334c      	adds	r3, #76	@ 0x4c
 8003178:	2205      	movs	r2, #5
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e2ac      	b.n	80036d8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800317e:	78fa      	ldrb	r2, [r7, #3]
 8003180:	6879      	ldr	r1, [r7, #4]
 8003182:	4613      	mov	r3, r2
 8003184:	011b      	lsls	r3, r3, #4
 8003186:	1a9b      	subs	r3, r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	440b      	add	r3, r1
 800318c:	334d      	adds	r3, #77	@ 0x4d
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	2b07      	cmp	r3, #7
 8003192:	d00b      	beq.n	80031ac <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003194:	78fa      	ldrb	r2, [r7, #3]
 8003196:	6879      	ldr	r1, [r7, #4]
 8003198:	4613      	mov	r3, r2
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	1a9b      	subs	r3, r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	440b      	add	r3, r1
 80031a2:	334d      	adds	r3, #77	@ 0x4d
 80031a4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80031a6:	2b09      	cmp	r3, #9
 80031a8:	f040 80a6 	bne.w	80032f8 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031ac:	78fa      	ldrb	r2, [r7, #3]
 80031ae:	6879      	ldr	r1, [r7, #4]
 80031b0:	4613      	mov	r3, r2
 80031b2:	011b      	lsls	r3, r3, #4
 80031b4:	1a9b      	subs	r3, r3, r2
 80031b6:	009b      	lsls	r3, r3, #2
 80031b8:	440b      	add	r3, r1
 80031ba:	334d      	adds	r3, #77	@ 0x4d
 80031bc:	2202      	movs	r2, #2
 80031be:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80031c0:	78fa      	ldrb	r2, [r7, #3]
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	4613      	mov	r3, r2
 80031c6:	011b      	lsls	r3, r3, #4
 80031c8:	1a9b      	subs	r3, r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	440b      	add	r3, r1
 80031ce:	3344      	adds	r3, #68	@ 0x44
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	1c59      	adds	r1, r3, #1
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	011b      	lsls	r3, r3, #4
 80031da:	1a9b      	subs	r3, r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	4403      	add	r3, r0
 80031e0:	3344      	adds	r3, #68	@ 0x44
 80031e2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80031e4:	78fa      	ldrb	r2, [r7, #3]
 80031e6:	6879      	ldr	r1, [r7, #4]
 80031e8:	4613      	mov	r3, r2
 80031ea:	011b      	lsls	r3, r3, #4
 80031ec:	1a9b      	subs	r3, r3, r2
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	3344      	adds	r3, #68	@ 0x44
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d943      	bls.n	8003282 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80031fa:	78fa      	ldrb	r2, [r7, #3]
 80031fc:	6879      	ldr	r1, [r7, #4]
 80031fe:	4613      	mov	r3, r2
 8003200:	011b      	lsls	r3, r3, #4
 8003202:	1a9b      	subs	r3, r3, r2
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	440b      	add	r3, r1
 8003208:	3344      	adds	r3, #68	@ 0x44
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800320e:	78fa      	ldrb	r2, [r7, #3]
 8003210:	6879      	ldr	r1, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	011b      	lsls	r3, r3, #4
 8003216:	1a9b      	subs	r3, r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	331a      	adds	r3, #26
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d123      	bne.n	800326c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003224:	78fa      	ldrb	r2, [r7, #3]
 8003226:	6879      	ldr	r1, [r7, #4]
 8003228:	4613      	mov	r3, r2
 800322a:	011b      	lsls	r3, r3, #4
 800322c:	1a9b      	subs	r3, r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	331b      	adds	r3, #27
 8003234:	2200      	movs	r2, #0
 8003236:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003238:	78fa      	ldrb	r2, [r7, #3]
 800323a:	6879      	ldr	r1, [r7, #4]
 800323c:	4613      	mov	r3, r2
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	1a9b      	subs	r3, r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	331c      	adds	r3, #28
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800324c:	78fb      	ldrb	r3, [r7, #3]
 800324e:	015a      	lsls	r2, r3, #5
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	4413      	add	r3, r2
 8003254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	78fa      	ldrb	r2, [r7, #3]
 800325c:	0151      	lsls	r1, r2, #5
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	440a      	add	r2, r1
 8003262:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003266:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800326a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800326c:	78fa      	ldrb	r2, [r7, #3]
 800326e:	6879      	ldr	r1, [r7, #4]
 8003270:	4613      	mov	r3, r2
 8003272:	011b      	lsls	r3, r3, #4
 8003274:	1a9b      	subs	r3, r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	440b      	add	r3, r1
 800327a:	334c      	adds	r3, #76	@ 0x4c
 800327c:	2204      	movs	r2, #4
 800327e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003280:	e229      	b.n	80036d6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003282:	78fa      	ldrb	r2, [r7, #3]
 8003284:	6879      	ldr	r1, [r7, #4]
 8003286:	4613      	mov	r3, r2
 8003288:	011b      	lsls	r3, r3, #4
 800328a:	1a9b      	subs	r3, r3, r2
 800328c:	009b      	lsls	r3, r3, #2
 800328e:	440b      	add	r3, r1
 8003290:	334c      	adds	r3, #76	@ 0x4c
 8003292:	2202      	movs	r2, #2
 8003294:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003296:	78fa      	ldrb	r2, [r7, #3]
 8003298:	6879      	ldr	r1, [r7, #4]
 800329a:	4613      	mov	r3, r2
 800329c:	011b      	lsls	r3, r3, #4
 800329e:	1a9b      	subs	r3, r3, r2
 80032a0:	009b      	lsls	r3, r3, #2
 80032a2:	440b      	add	r3, r1
 80032a4:	3326      	adds	r3, #38	@ 0x26
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d00b      	beq.n	80032c4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80032ac:	78fa      	ldrb	r2, [r7, #3]
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	4613      	mov	r3, r2
 80032b2:	011b      	lsls	r3, r3, #4
 80032b4:	1a9b      	subs	r3, r3, r2
 80032b6:	009b      	lsls	r3, r3, #2
 80032b8:	440b      	add	r3, r1
 80032ba:	3326      	adds	r3, #38	@ 0x26
 80032bc:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80032be:	2b02      	cmp	r3, #2
 80032c0:	f040 8209 	bne.w	80036d6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80032c4:	78fb      	ldrb	r3, [r7, #3]
 80032c6:	015a      	lsls	r2, r3, #5
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	4413      	add	r3, r2
 80032cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80032da:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80032e2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80032e4:	78fb      	ldrb	r3, [r7, #3]
 80032e6:	015a      	lsls	r2, r3, #5
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	4413      	add	r3, r2
 80032ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032f0:	461a      	mov	r2, r3
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80032f6:	e1ee      	b.n	80036d6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80032f8:	78fa      	ldrb	r2, [r7, #3]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	1a9b      	subs	r3, r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	334d      	adds	r3, #77	@ 0x4d
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b05      	cmp	r3, #5
 800330c:	f040 80c8 	bne.w	80034a0 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003310:	78fa      	ldrb	r2, [r7, #3]
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	1a9b      	subs	r3, r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	334d      	adds	r3, #77	@ 0x4d
 8003320:	2202      	movs	r2, #2
 8003322:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003324:	78fa      	ldrb	r2, [r7, #3]
 8003326:	6879      	ldr	r1, [r7, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	011b      	lsls	r3, r3, #4
 800332c:	1a9b      	subs	r3, r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	440b      	add	r3, r1
 8003332:	331b      	adds	r3, #27
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	2b01      	cmp	r3, #1
 8003338:	f040 81ce 	bne.w	80036d8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	440b      	add	r3, r1
 800334a:	3326      	adds	r3, #38	@ 0x26
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d16b      	bne.n	800342a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003352:	78fa      	ldrb	r2, [r7, #3]
 8003354:	6879      	ldr	r1, [r7, #4]
 8003356:	4613      	mov	r3, r2
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	1a9b      	subs	r3, r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	440b      	add	r3, r1
 8003360:	3348      	adds	r3, #72	@ 0x48
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	1c59      	adds	r1, r3, #1
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	4403      	add	r3, r0
 8003372:	3348      	adds	r3, #72	@ 0x48
 8003374:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003376:	78fa      	ldrb	r2, [r7, #3]
 8003378:	6879      	ldr	r1, [r7, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	1a9b      	subs	r3, r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	440b      	add	r3, r1
 8003384:	3348      	adds	r3, #72	@ 0x48
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2b02      	cmp	r3, #2
 800338a:	d943      	bls.n	8003414 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800338c:	78fa      	ldrb	r2, [r7, #3]
 800338e:	6879      	ldr	r1, [r7, #4]
 8003390:	4613      	mov	r3, r2
 8003392:	011b      	lsls	r3, r3, #4
 8003394:	1a9b      	subs	r3, r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	440b      	add	r3, r1
 800339a:	3348      	adds	r3, #72	@ 0x48
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80033a0:	78fa      	ldrb	r2, [r7, #3]
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	331b      	adds	r3, #27
 80033b0:	2200      	movs	r2, #0
 80033b2:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80033b4:	78fa      	ldrb	r2, [r7, #3]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	3344      	adds	r3, #68	@ 0x44
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d809      	bhi.n	80033de <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80033ca:	78fa      	ldrb	r2, [r7, #3]
 80033cc:	6879      	ldr	r1, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	1a9b      	subs	r3, r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	440b      	add	r3, r1
 80033d8:	331c      	adds	r3, #28
 80033da:	2201      	movs	r2, #1
 80033dc:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80033de:	78fb      	ldrb	r3, [r7, #3]
 80033e0:	015a      	lsls	r2, r3, #5
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	4413      	add	r3, r2
 80033e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	78fa      	ldrb	r2, [r7, #3]
 80033ee:	0151      	lsls	r1, r2, #5
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	440a      	add	r2, r1
 80033f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80033f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033fc:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80033fe:	78fa      	ldrb	r2, [r7, #3]
 8003400:	6879      	ldr	r1, [r7, #4]
 8003402:	4613      	mov	r3, r2
 8003404:	011b      	lsls	r3, r3, #4
 8003406:	1a9b      	subs	r3, r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	440b      	add	r3, r1
 800340c:	334c      	adds	r3, #76	@ 0x4c
 800340e:	2204      	movs	r2, #4
 8003410:	701a      	strb	r2, [r3, #0]
 8003412:	e014      	b.n	800343e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003414:	78fa      	ldrb	r2, [r7, #3]
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	4613      	mov	r3, r2
 800341a:	011b      	lsls	r3, r3, #4
 800341c:	1a9b      	subs	r3, r3, r2
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	440b      	add	r3, r1
 8003422:	334c      	adds	r3, #76	@ 0x4c
 8003424:	2202      	movs	r2, #2
 8003426:	701a      	strb	r2, [r3, #0]
 8003428:	e009      	b.n	800343e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800342a:	78fa      	ldrb	r2, [r7, #3]
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	4613      	mov	r3, r2
 8003430:	011b      	lsls	r3, r3, #4
 8003432:	1a9b      	subs	r3, r3, r2
 8003434:	009b      	lsls	r3, r3, #2
 8003436:	440b      	add	r3, r1
 8003438:	334c      	adds	r3, #76	@ 0x4c
 800343a:	2202      	movs	r2, #2
 800343c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800343e:	78fa      	ldrb	r2, [r7, #3]
 8003440:	6879      	ldr	r1, [r7, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	011b      	lsls	r3, r3, #4
 8003446:	1a9b      	subs	r3, r3, r2
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	440b      	add	r3, r1
 800344c:	3326      	adds	r3, #38	@ 0x26
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d00b      	beq.n	800346c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003454:	78fa      	ldrb	r2, [r7, #3]
 8003456:	6879      	ldr	r1, [r7, #4]
 8003458:	4613      	mov	r3, r2
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	1a9b      	subs	r3, r3, r2
 800345e:	009b      	lsls	r3, r3, #2
 8003460:	440b      	add	r3, r1
 8003462:	3326      	adds	r3, #38	@ 0x26
 8003464:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003466:	2b02      	cmp	r3, #2
 8003468:	f040 8136 	bne.w	80036d8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800346c:	78fb      	ldrb	r3, [r7, #3]
 800346e:	015a      	lsls	r2, r3, #5
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	4413      	add	r3, r2
 8003474:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003482:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800348a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800348c:	78fb      	ldrb	r3, [r7, #3]
 800348e:	015a      	lsls	r2, r3, #5
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	4413      	add	r3, r2
 8003494:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003498:	461a      	mov	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	e11b      	b.n	80036d8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80034a0:	78fa      	ldrb	r2, [r7, #3]
 80034a2:	6879      	ldr	r1, [r7, #4]
 80034a4:	4613      	mov	r3, r2
 80034a6:	011b      	lsls	r3, r3, #4
 80034a8:	1a9b      	subs	r3, r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	440b      	add	r3, r1
 80034ae:	334d      	adds	r3, #77	@ 0x4d
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	2b03      	cmp	r3, #3
 80034b4:	f040 8081 	bne.w	80035ba <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80034b8:	78fa      	ldrb	r2, [r7, #3]
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	011b      	lsls	r3, r3, #4
 80034c0:	1a9b      	subs	r3, r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	440b      	add	r3, r1
 80034c6:	334d      	adds	r3, #77	@ 0x4d
 80034c8:	2202      	movs	r2, #2
 80034ca:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80034cc:	78fa      	ldrb	r2, [r7, #3]
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	011b      	lsls	r3, r3, #4
 80034d4:	1a9b      	subs	r3, r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	331b      	adds	r3, #27
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	f040 80fa 	bne.w	80036d8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80034e4:	78fa      	ldrb	r2, [r7, #3]
 80034e6:	6879      	ldr	r1, [r7, #4]
 80034e8:	4613      	mov	r3, r2
 80034ea:	011b      	lsls	r3, r3, #4
 80034ec:	1a9b      	subs	r3, r3, r2
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	440b      	add	r3, r1
 80034f2:	334c      	adds	r3, #76	@ 0x4c
 80034f4:	2202      	movs	r2, #2
 80034f6:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80034f8:	78fb      	ldrb	r3, [r7, #3]
 80034fa:	015a      	lsls	r2, r3, #5
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	4413      	add	r3, r2
 8003500:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	78fa      	ldrb	r2, [r7, #3]
 8003508:	0151      	lsls	r1, r2, #5
 800350a:	693a      	ldr	r2, [r7, #16]
 800350c:	440a      	add	r2, r1
 800350e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003512:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003516:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003518:	78fb      	ldrb	r3, [r7, #3]
 800351a:	015a      	lsls	r2, r3, #5
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	4413      	add	r3, r2
 8003520:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	78fa      	ldrb	r2, [r7, #3]
 8003528:	0151      	lsls	r1, r2, #5
 800352a:	693a      	ldr	r2, [r7, #16]
 800352c:	440a      	add	r2, r1
 800352e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003536:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003538:	78fb      	ldrb	r3, [r7, #3]
 800353a:	015a      	lsls	r2, r3, #5
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	4413      	add	r3, r2
 8003540:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	78fa      	ldrb	r2, [r7, #3]
 8003548:	0151      	lsls	r1, r2, #5
 800354a:	693a      	ldr	r2, [r7, #16]
 800354c:	440a      	add	r2, r1
 800354e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003552:	f023 0320 	bic.w	r3, r3, #32
 8003556:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003558:	78fa      	ldrb	r2, [r7, #3]
 800355a:	6879      	ldr	r1, [r7, #4]
 800355c:	4613      	mov	r3, r2
 800355e:	011b      	lsls	r3, r3, #4
 8003560:	1a9b      	subs	r3, r3, r2
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	440b      	add	r3, r1
 8003566:	3326      	adds	r3, #38	@ 0x26
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d00b      	beq.n	8003586 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800356e:	78fa      	ldrb	r2, [r7, #3]
 8003570:	6879      	ldr	r1, [r7, #4]
 8003572:	4613      	mov	r3, r2
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	1a9b      	subs	r3, r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	440b      	add	r3, r1
 800357c:	3326      	adds	r3, #38	@ 0x26
 800357e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003580:	2b02      	cmp	r3, #2
 8003582:	f040 80a9 	bne.w	80036d8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003586:	78fb      	ldrb	r3, [r7, #3]
 8003588:	015a      	lsls	r2, r3, #5
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	4413      	add	r3, r2
 800358e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800359c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80035a4:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80035a6:	78fb      	ldrb	r3, [r7, #3]
 80035a8:	015a      	lsls	r2, r3, #5
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	4413      	add	r3, r2
 80035ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035b2:	461a      	mov	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6013      	str	r3, [r2, #0]
 80035b8:	e08e      	b.n	80036d8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80035ba:	78fa      	ldrb	r2, [r7, #3]
 80035bc:	6879      	ldr	r1, [r7, #4]
 80035be:	4613      	mov	r3, r2
 80035c0:	011b      	lsls	r3, r3, #4
 80035c2:	1a9b      	subs	r3, r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	440b      	add	r3, r1
 80035c8:	334d      	adds	r3, #77	@ 0x4d
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	2b04      	cmp	r3, #4
 80035ce:	d143      	bne.n	8003658 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035d0:	78fa      	ldrb	r2, [r7, #3]
 80035d2:	6879      	ldr	r1, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	011b      	lsls	r3, r3, #4
 80035d8:	1a9b      	subs	r3, r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	440b      	add	r3, r1
 80035de:	334d      	adds	r3, #77	@ 0x4d
 80035e0:	2202      	movs	r2, #2
 80035e2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80035e4:	78fa      	ldrb	r2, [r7, #3]
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	4613      	mov	r3, r2
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	1a9b      	subs	r3, r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	440b      	add	r3, r1
 80035f2:	334c      	adds	r3, #76	@ 0x4c
 80035f4:	2202      	movs	r2, #2
 80035f6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80035f8:	78fa      	ldrb	r2, [r7, #3]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	4613      	mov	r3, r2
 80035fe:	011b      	lsls	r3, r3, #4
 8003600:	1a9b      	subs	r3, r3, r2
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	440b      	add	r3, r1
 8003606:	3326      	adds	r3, #38	@ 0x26
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d00a      	beq.n	8003624 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800360e:	78fa      	ldrb	r2, [r7, #3]
 8003610:	6879      	ldr	r1, [r7, #4]
 8003612:	4613      	mov	r3, r2
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	3326      	adds	r3, #38	@ 0x26
 800361e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003620:	2b02      	cmp	r3, #2
 8003622:	d159      	bne.n	80036d8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003624:	78fb      	ldrb	r3, [r7, #3]
 8003626:	015a      	lsls	r2, r3, #5
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	4413      	add	r3, r2
 800362c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800363a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003642:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003644:	78fb      	ldrb	r3, [r7, #3]
 8003646:	015a      	lsls	r2, r3, #5
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	4413      	add	r3, r2
 800364c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003650:	461a      	mov	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6013      	str	r3, [r2, #0]
 8003656:	e03f      	b.n	80036d8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003658:	78fa      	ldrb	r2, [r7, #3]
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	011b      	lsls	r3, r3, #4
 8003660:	1a9b      	subs	r3, r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	334d      	adds	r3, #77	@ 0x4d
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b08      	cmp	r3, #8
 800366c:	d126      	bne.n	80036bc <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800366e:	78fa      	ldrb	r2, [r7, #3]
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	011b      	lsls	r3, r3, #4
 8003676:	1a9b      	subs	r3, r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	334d      	adds	r3, #77	@ 0x4d
 800367e:	2202      	movs	r2, #2
 8003680:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003682:	78fa      	ldrb	r2, [r7, #3]
 8003684:	6879      	ldr	r1, [r7, #4]
 8003686:	4613      	mov	r3, r2
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	1a9b      	subs	r3, r3, r2
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	440b      	add	r3, r1
 8003690:	3344      	adds	r3, #68	@ 0x44
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	1c59      	adds	r1, r3, #1
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	4613      	mov	r3, r2
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	1a9b      	subs	r3, r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	4403      	add	r3, r0
 80036a2:	3344      	adds	r3, #68	@ 0x44
 80036a4:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80036a6:	78fa      	ldrb	r2, [r7, #3]
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	011b      	lsls	r3, r3, #4
 80036ae:	1a9b      	subs	r3, r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	440b      	add	r3, r1
 80036b4:	334c      	adds	r3, #76	@ 0x4c
 80036b6:	2204      	movs	r2, #4
 80036b8:	701a      	strb	r2, [r3, #0]
 80036ba:	e00d      	b.n	80036d8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80036bc:	78fa      	ldrb	r2, [r7, #3]
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	011b      	lsls	r3, r3, #4
 80036c4:	1a9b      	subs	r3, r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	334d      	adds	r3, #77	@ 0x4d
 80036cc:	781b      	ldrb	r3, [r3, #0]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	f000 8100 	beq.w	80038d4 <HCD_HC_IN_IRQHandler+0xcca>
 80036d4:	e000      	b.n	80036d8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80036d6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80036d8:	78fa      	ldrb	r2, [r7, #3]
 80036da:	6879      	ldr	r1, [r7, #4]
 80036dc:	4613      	mov	r3, r2
 80036de:	011b      	lsls	r3, r3, #4
 80036e0:	1a9b      	subs	r3, r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	440b      	add	r3, r1
 80036e6:	334c      	adds	r3, #76	@ 0x4c
 80036e8:	781a      	ldrb	r2, [r3, #0]
 80036ea:	78fb      	ldrb	r3, [r7, #3]
 80036ec:	4619      	mov	r1, r3
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f00c ff50 	bl	8010594 <HAL_HCD_HC_NotifyURBChange_Callback>
 80036f4:	e0ef      	b.n	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	78fa      	ldrb	r2, [r7, #3]
 80036fc:	4611      	mov	r1, r2
 80036fe:	4618      	mov	r0, r3
 8003700:	f004 fcb9 	bl	8008076 <USB_ReadChInterrupts>
 8003704:	4603      	mov	r3, r0
 8003706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800370a:	2b40      	cmp	r3, #64	@ 0x40
 800370c:	d12f      	bne.n	800376e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800370e:	78fb      	ldrb	r3, [r7, #3]
 8003710:	015a      	lsls	r2, r3, #5
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	4413      	add	r3, r2
 8003716:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800371a:	461a      	mov	r2, r3
 800371c:	2340      	movs	r3, #64	@ 0x40
 800371e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003720:	78fa      	ldrb	r2, [r7, #3]
 8003722:	6879      	ldr	r1, [r7, #4]
 8003724:	4613      	mov	r3, r2
 8003726:	011b      	lsls	r3, r3, #4
 8003728:	1a9b      	subs	r3, r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	334d      	adds	r3, #77	@ 0x4d
 8003730:	2205      	movs	r2, #5
 8003732:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003734:	78fa      	ldrb	r2, [r7, #3]
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	4613      	mov	r3, r2
 800373a:	011b      	lsls	r3, r3, #4
 800373c:	1a9b      	subs	r3, r3, r2
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	440b      	add	r3, r1
 8003742:	331a      	adds	r3, #26
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d109      	bne.n	800375e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800374a:	78fa      	ldrb	r2, [r7, #3]
 800374c:	6879      	ldr	r1, [r7, #4]
 800374e:	4613      	mov	r3, r2
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	1a9b      	subs	r3, r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	440b      	add	r3, r1
 8003758:	3344      	adds	r3, #68	@ 0x44
 800375a:	2200      	movs	r2, #0
 800375c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	78fa      	ldrb	r2, [r7, #3]
 8003764:	4611      	mov	r1, r2
 8003766:	4618      	mov	r0, r3
 8003768:	f005 fa23 	bl	8008bb2 <USB_HC_Halt>
 800376c:	e0b3      	b.n	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	78fa      	ldrb	r2, [r7, #3]
 8003774:	4611      	mov	r1, r2
 8003776:	4618      	mov	r0, r3
 8003778:	f004 fc7d 	bl	8008076 <USB_ReadChInterrupts>
 800377c:	4603      	mov	r3, r0
 800377e:	f003 0310 	and.w	r3, r3, #16
 8003782:	2b10      	cmp	r3, #16
 8003784:	f040 80a7 	bne.w	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003788:	78fa      	ldrb	r2, [r7, #3]
 800378a:	6879      	ldr	r1, [r7, #4]
 800378c:	4613      	mov	r3, r2
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	1a9b      	subs	r3, r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	440b      	add	r3, r1
 8003796:	3326      	adds	r3, #38	@ 0x26
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	2b03      	cmp	r3, #3
 800379c:	d11b      	bne.n	80037d6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800379e:	78fa      	ldrb	r2, [r7, #3]
 80037a0:	6879      	ldr	r1, [r7, #4]
 80037a2:	4613      	mov	r3, r2
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	1a9b      	subs	r3, r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	440b      	add	r3, r1
 80037ac:	3344      	adds	r3, #68	@ 0x44
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80037b2:	78fa      	ldrb	r2, [r7, #3]
 80037b4:	6879      	ldr	r1, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	011b      	lsls	r3, r3, #4
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	440b      	add	r3, r1
 80037c0:	334d      	adds	r3, #77	@ 0x4d
 80037c2:	2204      	movs	r2, #4
 80037c4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	78fa      	ldrb	r2, [r7, #3]
 80037cc:	4611      	mov	r1, r2
 80037ce:	4618      	mov	r0, r3
 80037d0:	f005 f9ef 	bl	8008bb2 <USB_HC_Halt>
 80037d4:	e03f      	b.n	8003856 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037d6:	78fa      	ldrb	r2, [r7, #3]
 80037d8:	6879      	ldr	r1, [r7, #4]
 80037da:	4613      	mov	r3, r2
 80037dc:	011b      	lsls	r3, r3, #4
 80037de:	1a9b      	subs	r3, r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	440b      	add	r3, r1
 80037e4:	3326      	adds	r3, #38	@ 0x26
 80037e6:	781b      	ldrb	r3, [r3, #0]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d00a      	beq.n	8003802 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80037ec:	78fa      	ldrb	r2, [r7, #3]
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	3326      	adds	r3, #38	@ 0x26
 80037fc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80037fe:	2b02      	cmp	r3, #2
 8003800:	d129      	bne.n	8003856 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003802:	78fa      	ldrb	r2, [r7, #3]
 8003804:	6879      	ldr	r1, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	011b      	lsls	r3, r3, #4
 800380a:	1a9b      	subs	r3, r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	3344      	adds	r3, #68	@ 0x44
 8003812:	2200      	movs	r2, #0
 8003814:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	799b      	ldrb	r3, [r3, #6]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d00a      	beq.n	8003834 <HCD_HC_IN_IRQHandler+0xc2a>
 800381e:	78fa      	ldrb	r2, [r7, #3]
 8003820:	6879      	ldr	r1, [r7, #4]
 8003822:	4613      	mov	r3, r2
 8003824:	011b      	lsls	r3, r3, #4
 8003826:	1a9b      	subs	r3, r3, r2
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	440b      	add	r3, r1
 800382c:	331b      	adds	r3, #27
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d110      	bne.n	8003856 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	6879      	ldr	r1, [r7, #4]
 8003838:	4613      	mov	r3, r2
 800383a:	011b      	lsls	r3, r3, #4
 800383c:	1a9b      	subs	r3, r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	440b      	add	r3, r1
 8003842:	334d      	adds	r3, #77	@ 0x4d
 8003844:	2204      	movs	r2, #4
 8003846:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	78fa      	ldrb	r2, [r7, #3]
 800384e:	4611      	mov	r1, r2
 8003850:	4618      	mov	r0, r3
 8003852:	f005 f9ae 	bl	8008bb2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003856:	78fa      	ldrb	r2, [r7, #3]
 8003858:	6879      	ldr	r1, [r7, #4]
 800385a:	4613      	mov	r3, r2
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	1a9b      	subs	r3, r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	331b      	adds	r3, #27
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	2b01      	cmp	r3, #1
 800386a:	d129      	bne.n	80038c0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800386c:	78fa      	ldrb	r2, [r7, #3]
 800386e:	6879      	ldr	r1, [r7, #4]
 8003870:	4613      	mov	r3, r2
 8003872:	011b      	lsls	r3, r3, #4
 8003874:	1a9b      	subs	r3, r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	440b      	add	r3, r1
 800387a:	331b      	adds	r3, #27
 800387c:	2200      	movs	r2, #0
 800387e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003880:	78fb      	ldrb	r3, [r7, #3]
 8003882:	015a      	lsls	r2, r3, #5
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	4413      	add	r3, r2
 8003888:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	78fa      	ldrb	r2, [r7, #3]
 8003890:	0151      	lsls	r1, r2, #5
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	440a      	add	r2, r1
 8003896:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800389a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800389e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80038a0:	78fb      	ldrb	r3, [r7, #3]
 80038a2:	015a      	lsls	r2, r3, #5
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	4413      	add	r3, r2
 80038a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	78fa      	ldrb	r2, [r7, #3]
 80038b0:	0151      	lsls	r1, r2, #5
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	440a      	add	r2, r1
 80038b6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80038ba:	f043 0320 	orr.w	r3, r3, #32
 80038be:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80038c0:	78fb      	ldrb	r3, [r7, #3]
 80038c2:	015a      	lsls	r2, r3, #5
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	4413      	add	r3, r2
 80038c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038cc:	461a      	mov	r2, r3
 80038ce:	2310      	movs	r3, #16
 80038d0:	6093      	str	r3, [r2, #8]
 80038d2:	e000      	b.n	80038d6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80038d4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80038d6:	3718      	adds	r7, #24
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}

080038dc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
 80038e4:	460b      	mov	r3, r1
 80038e6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	78fa      	ldrb	r2, [r7, #3]
 80038f8:	4611      	mov	r1, r2
 80038fa:	4618      	mov	r0, r3
 80038fc:	f004 fbbb 	bl	8008076 <USB_ReadChInterrupts>
 8003900:	4603      	mov	r3, r0
 8003902:	f003 0304 	and.w	r3, r3, #4
 8003906:	2b04      	cmp	r3, #4
 8003908:	d11b      	bne.n	8003942 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800390a:	78fb      	ldrb	r3, [r7, #3]
 800390c:	015a      	lsls	r2, r3, #5
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4413      	add	r3, r2
 8003912:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003916:	461a      	mov	r2, r3
 8003918:	2304      	movs	r3, #4
 800391a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800391c:	78fa      	ldrb	r2, [r7, #3]
 800391e:	6879      	ldr	r1, [r7, #4]
 8003920:	4613      	mov	r3, r2
 8003922:	011b      	lsls	r3, r3, #4
 8003924:	1a9b      	subs	r3, r3, r2
 8003926:	009b      	lsls	r3, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	334d      	adds	r3, #77	@ 0x4d
 800392c:	2207      	movs	r2, #7
 800392e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	78fa      	ldrb	r2, [r7, #3]
 8003936:	4611      	mov	r1, r2
 8003938:	4618      	mov	r0, r3
 800393a:	f005 f93a 	bl	8008bb2 <USB_HC_Halt>
 800393e:	f000 bc89 	b.w	8004254 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	78fa      	ldrb	r2, [r7, #3]
 8003948:	4611      	mov	r1, r2
 800394a:	4618      	mov	r0, r3
 800394c:	f004 fb93 	bl	8008076 <USB_ReadChInterrupts>
 8003950:	4603      	mov	r3, r0
 8003952:	f003 0320 	and.w	r3, r3, #32
 8003956:	2b20      	cmp	r3, #32
 8003958:	f040 8082 	bne.w	8003a60 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800395c:	78fb      	ldrb	r3, [r7, #3]
 800395e:	015a      	lsls	r2, r3, #5
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	4413      	add	r3, r2
 8003964:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003968:	461a      	mov	r2, r3
 800396a:	2320      	movs	r3, #32
 800396c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800396e:	78fa      	ldrb	r2, [r7, #3]
 8003970:	6879      	ldr	r1, [r7, #4]
 8003972:	4613      	mov	r3, r2
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	1a9b      	subs	r3, r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	440b      	add	r3, r1
 800397c:	3319      	adds	r3, #25
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d124      	bne.n	80039ce <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003984:	78fa      	ldrb	r2, [r7, #3]
 8003986:	6879      	ldr	r1, [r7, #4]
 8003988:	4613      	mov	r3, r2
 800398a:	011b      	lsls	r3, r3, #4
 800398c:	1a9b      	subs	r3, r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	3319      	adds	r3, #25
 8003994:	2200      	movs	r2, #0
 8003996:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003998:	78fa      	ldrb	r2, [r7, #3]
 800399a:	6879      	ldr	r1, [r7, #4]
 800399c:	4613      	mov	r3, r2
 800399e:	011b      	lsls	r3, r3, #4
 80039a0:	1a9b      	subs	r3, r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	440b      	add	r3, r1
 80039a6:	334c      	adds	r3, #76	@ 0x4c
 80039a8:	2202      	movs	r2, #2
 80039aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80039ac:	78fa      	ldrb	r2, [r7, #3]
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	4613      	mov	r3, r2
 80039b2:	011b      	lsls	r3, r3, #4
 80039b4:	1a9b      	subs	r3, r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	440b      	add	r3, r1
 80039ba:	334d      	adds	r3, #77	@ 0x4d
 80039bc:	2203      	movs	r2, #3
 80039be:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	78fa      	ldrb	r2, [r7, #3]
 80039c6:	4611      	mov	r1, r2
 80039c8:	4618      	mov	r0, r3
 80039ca:	f005 f8f2 	bl	8008bb2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80039ce:	78fa      	ldrb	r2, [r7, #3]
 80039d0:	6879      	ldr	r1, [r7, #4]
 80039d2:	4613      	mov	r3, r2
 80039d4:	011b      	lsls	r3, r3, #4
 80039d6:	1a9b      	subs	r3, r3, r2
 80039d8:	009b      	lsls	r3, r3, #2
 80039da:	440b      	add	r3, r1
 80039dc:	331a      	adds	r3, #26
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	f040 8437 	bne.w	8004254 <HCD_HC_OUT_IRQHandler+0x978>
 80039e6:	78fa      	ldrb	r2, [r7, #3]
 80039e8:	6879      	ldr	r1, [r7, #4]
 80039ea:	4613      	mov	r3, r2
 80039ec:	011b      	lsls	r3, r3, #4
 80039ee:	1a9b      	subs	r3, r3, r2
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	440b      	add	r3, r1
 80039f4:	331b      	adds	r3, #27
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	f040 842b 	bne.w	8004254 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80039fe:	78fa      	ldrb	r2, [r7, #3]
 8003a00:	6879      	ldr	r1, [r7, #4]
 8003a02:	4613      	mov	r3, r2
 8003a04:	011b      	lsls	r3, r3, #4
 8003a06:	1a9b      	subs	r3, r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	440b      	add	r3, r1
 8003a0c:	3326      	adds	r3, #38	@ 0x26
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d009      	beq.n	8003a28 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8003a14:	78fa      	ldrb	r2, [r7, #3]
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	011b      	lsls	r3, r3, #4
 8003a1c:	1a9b      	subs	r3, r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	440b      	add	r3, r1
 8003a22:	331b      	adds	r3, #27
 8003a24:	2201      	movs	r2, #1
 8003a26:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8003a28:	78fa      	ldrb	r2, [r7, #3]
 8003a2a:	6879      	ldr	r1, [r7, #4]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	011b      	lsls	r3, r3, #4
 8003a30:	1a9b      	subs	r3, r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	334d      	adds	r3, #77	@ 0x4d
 8003a38:	2203      	movs	r2, #3
 8003a3a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	78fa      	ldrb	r2, [r7, #3]
 8003a42:	4611      	mov	r1, r2
 8003a44:	4618      	mov	r0, r3
 8003a46:	f005 f8b4 	bl	8008bb2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8003a4a:	78fa      	ldrb	r2, [r7, #3]
 8003a4c:	6879      	ldr	r1, [r7, #4]
 8003a4e:	4613      	mov	r3, r2
 8003a50:	011b      	lsls	r3, r3, #4
 8003a52:	1a9b      	subs	r3, r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	440b      	add	r3, r1
 8003a58:	3344      	adds	r3, #68	@ 0x44
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	601a      	str	r2, [r3, #0]
 8003a5e:	e3f9      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	78fa      	ldrb	r2, [r7, #3]
 8003a66:	4611      	mov	r1, r2
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f004 fb04 	bl	8008076 <USB_ReadChInterrupts>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a78:	d111      	bne.n	8003a9e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003a7a:	78fb      	ldrb	r3, [r7, #3]
 8003a7c:	015a      	lsls	r2, r3, #5
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	4413      	add	r3, r2
 8003a82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a86:	461a      	mov	r2, r3
 8003a88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003a8c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	78fa      	ldrb	r2, [r7, #3]
 8003a94:	4611      	mov	r1, r2
 8003a96:	4618      	mov	r0, r3
 8003a98:	f005 f88b 	bl	8008bb2 <USB_HC_Halt>
 8003a9c:	e3da      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	78fa      	ldrb	r2, [r7, #3]
 8003aa4:	4611      	mov	r1, r2
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f004 fae5 	bl	8008076 <USB_ReadChInterrupts>
 8003aac:	4603      	mov	r3, r0
 8003aae:	f003 0301 	and.w	r3, r3, #1
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d168      	bne.n	8003b88 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003ab6:	78fa      	ldrb	r2, [r7, #3]
 8003ab8:	6879      	ldr	r1, [r7, #4]
 8003aba:	4613      	mov	r3, r2
 8003abc:	011b      	lsls	r3, r3, #4
 8003abe:	1a9b      	subs	r3, r3, r2
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	440b      	add	r3, r1
 8003ac4:	3344      	adds	r3, #68	@ 0x44
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	78fa      	ldrb	r2, [r7, #3]
 8003ad0:	4611      	mov	r1, r2
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f004 facf 	bl	8008076 <USB_ReadChInterrupts>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ade:	2b40      	cmp	r3, #64	@ 0x40
 8003ae0:	d112      	bne.n	8003b08 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003ae2:	78fa      	ldrb	r2, [r7, #3]
 8003ae4:	6879      	ldr	r1, [r7, #4]
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	011b      	lsls	r3, r3, #4
 8003aea:	1a9b      	subs	r3, r3, r2
 8003aec:	009b      	lsls	r3, r3, #2
 8003aee:	440b      	add	r3, r1
 8003af0:	3319      	adds	r3, #25
 8003af2:	2201      	movs	r2, #1
 8003af4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003af6:	78fb      	ldrb	r3, [r7, #3]
 8003af8:	015a      	lsls	r2, r3, #5
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	4413      	add	r3, r2
 8003afe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b02:	461a      	mov	r2, r3
 8003b04:	2340      	movs	r3, #64	@ 0x40
 8003b06:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8003b08:	78fa      	ldrb	r2, [r7, #3]
 8003b0a:	6879      	ldr	r1, [r7, #4]
 8003b0c:	4613      	mov	r3, r2
 8003b0e:	011b      	lsls	r3, r3, #4
 8003b10:	1a9b      	subs	r3, r3, r2
 8003b12:	009b      	lsls	r3, r3, #2
 8003b14:	440b      	add	r3, r1
 8003b16:	331b      	adds	r3, #27
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d019      	beq.n	8003b52 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003b1e:	78fa      	ldrb	r2, [r7, #3]
 8003b20:	6879      	ldr	r1, [r7, #4]
 8003b22:	4613      	mov	r3, r2
 8003b24:	011b      	lsls	r3, r3, #4
 8003b26:	1a9b      	subs	r3, r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	440b      	add	r3, r1
 8003b2c:	331b      	adds	r3, #27
 8003b2e:	2200      	movs	r2, #0
 8003b30:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b32:	78fb      	ldrb	r3, [r7, #3]
 8003b34:	015a      	lsls	r2, r3, #5
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	4413      	add	r3, r2
 8003b3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	78fa      	ldrb	r2, [r7, #3]
 8003b42:	0151      	lsls	r1, r2, #5
 8003b44:	693a      	ldr	r2, [r7, #16]
 8003b46:	440a      	add	r2, r1
 8003b48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b50:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003b52:	78fb      	ldrb	r3, [r7, #3]
 8003b54:	015a      	lsls	r2, r3, #5
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	4413      	add	r3, r2
 8003b5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b5e:	461a      	mov	r2, r3
 8003b60:	2301      	movs	r3, #1
 8003b62:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003b64:	78fa      	ldrb	r2, [r7, #3]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	011b      	lsls	r3, r3, #4
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	334d      	adds	r3, #77	@ 0x4d
 8003b74:	2201      	movs	r2, #1
 8003b76:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	78fa      	ldrb	r2, [r7, #3]
 8003b7e:	4611      	mov	r1, r2
 8003b80:	4618      	mov	r0, r3
 8003b82:	f005 f816 	bl	8008bb2 <USB_HC_Halt>
 8003b86:	e365      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	78fa      	ldrb	r2, [r7, #3]
 8003b8e:	4611      	mov	r1, r2
 8003b90:	4618      	mov	r0, r3
 8003b92:	f004 fa70 	bl	8008076 <USB_ReadChInterrupts>
 8003b96:	4603      	mov	r3, r0
 8003b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9c:	2b40      	cmp	r3, #64	@ 0x40
 8003b9e:	d139      	bne.n	8003c14 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003ba0:	78fa      	ldrb	r2, [r7, #3]
 8003ba2:	6879      	ldr	r1, [r7, #4]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	011b      	lsls	r3, r3, #4
 8003ba8:	1a9b      	subs	r3, r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	334d      	adds	r3, #77	@ 0x4d
 8003bb0:	2205      	movs	r2, #5
 8003bb2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003bb4:	78fa      	ldrb	r2, [r7, #3]
 8003bb6:	6879      	ldr	r1, [r7, #4]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	011b      	lsls	r3, r3, #4
 8003bbc:	1a9b      	subs	r3, r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	440b      	add	r3, r1
 8003bc2:	331a      	adds	r3, #26
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d109      	bne.n	8003bde <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003bca:	78fa      	ldrb	r2, [r7, #3]
 8003bcc:	6879      	ldr	r1, [r7, #4]
 8003bce:	4613      	mov	r3, r2
 8003bd0:	011b      	lsls	r3, r3, #4
 8003bd2:	1a9b      	subs	r3, r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	440b      	add	r3, r1
 8003bd8:	3319      	adds	r3, #25
 8003bda:	2201      	movs	r2, #1
 8003bdc:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003bde:	78fa      	ldrb	r2, [r7, #3]
 8003be0:	6879      	ldr	r1, [r7, #4]
 8003be2:	4613      	mov	r3, r2
 8003be4:	011b      	lsls	r3, r3, #4
 8003be6:	1a9b      	subs	r3, r3, r2
 8003be8:	009b      	lsls	r3, r3, #2
 8003bea:	440b      	add	r3, r1
 8003bec:	3344      	adds	r3, #68	@ 0x44
 8003bee:	2200      	movs	r2, #0
 8003bf0:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	78fa      	ldrb	r2, [r7, #3]
 8003bf8:	4611      	mov	r1, r2
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f004 ffd9 	bl	8008bb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003c00:	78fb      	ldrb	r3, [r7, #3]
 8003c02:	015a      	lsls	r2, r3, #5
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	4413      	add	r3, r2
 8003c08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c0c:	461a      	mov	r2, r3
 8003c0e:	2340      	movs	r3, #64	@ 0x40
 8003c10:	6093      	str	r3, [r2, #8]
 8003c12:	e31f      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	78fa      	ldrb	r2, [r7, #3]
 8003c1a:	4611      	mov	r1, r2
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f004 fa2a 	bl	8008076 <USB_ReadChInterrupts>
 8003c22:	4603      	mov	r3, r0
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	2b08      	cmp	r3, #8
 8003c2a:	d11a      	bne.n	8003c62 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003c2c:	78fb      	ldrb	r3, [r7, #3]
 8003c2e:	015a      	lsls	r2, r3, #5
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	4413      	add	r3, r2
 8003c34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c38:	461a      	mov	r2, r3
 8003c3a:	2308      	movs	r3, #8
 8003c3c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	1a9b      	subs	r3, r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	334d      	adds	r3, #77	@ 0x4d
 8003c4e:	2206      	movs	r2, #6
 8003c50:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	78fa      	ldrb	r2, [r7, #3]
 8003c58:	4611      	mov	r1, r2
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f004 ffa9 	bl	8008bb2 <USB_HC_Halt>
 8003c60:	e2f8      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	78fa      	ldrb	r2, [r7, #3]
 8003c68:	4611      	mov	r1, r2
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f004 fa03 	bl	8008076 <USB_ReadChInterrupts>
 8003c70:	4603      	mov	r3, r0
 8003c72:	f003 0310 	and.w	r3, r3, #16
 8003c76:	2b10      	cmp	r3, #16
 8003c78:	d144      	bne.n	8003d04 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003c7a:	78fa      	ldrb	r2, [r7, #3]
 8003c7c:	6879      	ldr	r1, [r7, #4]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	011b      	lsls	r3, r3, #4
 8003c82:	1a9b      	subs	r3, r3, r2
 8003c84:	009b      	lsls	r3, r3, #2
 8003c86:	440b      	add	r3, r1
 8003c88:	3344      	adds	r3, #68	@ 0x44
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003c8e:	78fa      	ldrb	r2, [r7, #3]
 8003c90:	6879      	ldr	r1, [r7, #4]
 8003c92:	4613      	mov	r3, r2
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	1a9b      	subs	r3, r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	334d      	adds	r3, #77	@ 0x4d
 8003c9e:	2204      	movs	r2, #4
 8003ca0:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003ca2:	78fa      	ldrb	r2, [r7, #3]
 8003ca4:	6879      	ldr	r1, [r7, #4]
 8003ca6:	4613      	mov	r3, r2
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	1a9b      	subs	r3, r3, r2
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	440b      	add	r3, r1
 8003cb0:	3319      	adds	r3, #25
 8003cb2:	781b      	ldrb	r3, [r3, #0]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d114      	bne.n	8003ce2 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003cb8:	78fa      	ldrb	r2, [r7, #3]
 8003cba:	6879      	ldr	r1, [r7, #4]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	011b      	lsls	r3, r3, #4
 8003cc0:	1a9b      	subs	r3, r3, r2
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	440b      	add	r3, r1
 8003cc6:	3318      	adds	r3, #24
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d109      	bne.n	8003ce2 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003cce:	78fa      	ldrb	r2, [r7, #3]
 8003cd0:	6879      	ldr	r1, [r7, #4]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	011b      	lsls	r3, r3, #4
 8003cd6:	1a9b      	subs	r3, r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	440b      	add	r3, r1
 8003cdc:	3319      	adds	r3, #25
 8003cde:	2201      	movs	r2, #1
 8003ce0:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	78fa      	ldrb	r2, [r7, #3]
 8003ce8:	4611      	mov	r1, r2
 8003cea:	4618      	mov	r0, r3
 8003cec:	f004 ff61 	bl	8008bb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003cf0:	78fb      	ldrb	r3, [r7, #3]
 8003cf2:	015a      	lsls	r2, r3, #5
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	2310      	movs	r3, #16
 8003d00:	6093      	str	r3, [r2, #8]
 8003d02:	e2a7      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	78fa      	ldrb	r2, [r7, #3]
 8003d0a:	4611      	mov	r1, r2
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f004 f9b2 	bl	8008076 <USB_ReadChInterrupts>
 8003d12:	4603      	mov	r3, r0
 8003d14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d18:	2b80      	cmp	r3, #128	@ 0x80
 8003d1a:	f040 8083 	bne.w	8003e24 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	799b      	ldrb	r3, [r3, #6]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d111      	bne.n	8003d4a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003d26:	78fa      	ldrb	r2, [r7, #3]
 8003d28:	6879      	ldr	r1, [r7, #4]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	011b      	lsls	r3, r3, #4
 8003d2e:	1a9b      	subs	r3, r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	440b      	add	r3, r1
 8003d34:	334d      	adds	r3, #77	@ 0x4d
 8003d36:	2207      	movs	r2, #7
 8003d38:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	78fa      	ldrb	r2, [r7, #3]
 8003d40:	4611      	mov	r1, r2
 8003d42:	4618      	mov	r0, r3
 8003d44:	f004 ff35 	bl	8008bb2 <USB_HC_Halt>
 8003d48:	e062      	b.n	8003e10 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003d4a:	78fa      	ldrb	r2, [r7, #3]
 8003d4c:	6879      	ldr	r1, [r7, #4]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	011b      	lsls	r3, r3, #4
 8003d52:	1a9b      	subs	r3, r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	440b      	add	r3, r1
 8003d58:	3344      	adds	r3, #68	@ 0x44
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	1c59      	adds	r1, r3, #1
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	4613      	mov	r3, r2
 8003d62:	011b      	lsls	r3, r3, #4
 8003d64:	1a9b      	subs	r3, r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4403      	add	r3, r0
 8003d6a:	3344      	adds	r3, #68	@ 0x44
 8003d6c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d6e:	78fa      	ldrb	r2, [r7, #3]
 8003d70:	6879      	ldr	r1, [r7, #4]
 8003d72:	4613      	mov	r3, r2
 8003d74:	011b      	lsls	r3, r3, #4
 8003d76:	1a9b      	subs	r3, r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	440b      	add	r3, r1
 8003d7c:	3344      	adds	r3, #68	@ 0x44
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d922      	bls.n	8003dca <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003d84:	78fa      	ldrb	r2, [r7, #3]
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	011b      	lsls	r3, r3, #4
 8003d8c:	1a9b      	subs	r3, r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	3344      	adds	r3, #68	@ 0x44
 8003d94:	2200      	movs	r2, #0
 8003d96:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003d98:	78fa      	ldrb	r2, [r7, #3]
 8003d9a:	6879      	ldr	r1, [r7, #4]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	1a9b      	subs	r3, r3, r2
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	334c      	adds	r3, #76	@ 0x4c
 8003da8:	2204      	movs	r2, #4
 8003daa:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003dac:	78fa      	ldrb	r2, [r7, #3]
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	4613      	mov	r3, r2
 8003db2:	011b      	lsls	r3, r3, #4
 8003db4:	1a9b      	subs	r3, r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	440b      	add	r3, r1
 8003dba:	334c      	adds	r3, #76	@ 0x4c
 8003dbc:	781a      	ldrb	r2, [r3, #0]
 8003dbe:	78fb      	ldrb	r3, [r7, #3]
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f00c fbe6 	bl	8010594 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003dc8:	e022      	b.n	8003e10 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003dca:	78fa      	ldrb	r2, [r7, #3]
 8003dcc:	6879      	ldr	r1, [r7, #4]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	011b      	lsls	r3, r3, #4
 8003dd2:	1a9b      	subs	r3, r3, r2
 8003dd4:	009b      	lsls	r3, r3, #2
 8003dd6:	440b      	add	r3, r1
 8003dd8:	334c      	adds	r3, #76	@ 0x4c
 8003dda:	2202      	movs	r2, #2
 8003ddc:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003dde:	78fb      	ldrb	r3, [r7, #3]
 8003de0:	015a      	lsls	r2, r3, #5
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	4413      	add	r3, r2
 8003de6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003df4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003dfc:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003dfe:	78fb      	ldrb	r3, [r7, #3]
 8003e00:	015a      	lsls	r2, r3, #5
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	4413      	add	r3, r2
 8003e06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003e10:	78fb      	ldrb	r3, [r7, #3]
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	2380      	movs	r3, #128	@ 0x80
 8003e20:	6093      	str	r3, [r2, #8]
 8003e22:	e217      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	78fa      	ldrb	r2, [r7, #3]
 8003e2a:	4611      	mov	r1, r2
 8003e2c:	4618      	mov	r0, r3
 8003e2e:	f004 f922 	bl	8008076 <USB_ReadChInterrupts>
 8003e32:	4603      	mov	r3, r0
 8003e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e3c:	d11b      	bne.n	8003e76 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003e3e:	78fa      	ldrb	r2, [r7, #3]
 8003e40:	6879      	ldr	r1, [r7, #4]
 8003e42:	4613      	mov	r3, r2
 8003e44:	011b      	lsls	r3, r3, #4
 8003e46:	1a9b      	subs	r3, r3, r2
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	440b      	add	r3, r1
 8003e4c:	334d      	adds	r3, #77	@ 0x4d
 8003e4e:	2209      	movs	r2, #9
 8003e50:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	78fa      	ldrb	r2, [r7, #3]
 8003e58:	4611      	mov	r1, r2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f004 fea9 	bl	8008bb2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003e60:	78fb      	ldrb	r3, [r7, #3]
 8003e62:	015a      	lsls	r2, r3, #5
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	4413      	add	r3, r2
 8003e68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e72:	6093      	str	r3, [r2, #8]
 8003e74:	e1ee      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	78fa      	ldrb	r2, [r7, #3]
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f004 f8f9 	bl	8008076 <USB_ReadChInterrupts>
 8003e84:	4603      	mov	r3, r0
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b02      	cmp	r3, #2
 8003e8c:	f040 81df 	bne.w	800424e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003e90:	78fb      	ldrb	r3, [r7, #3]
 8003e92:	015a      	lsls	r2, r3, #5
 8003e94:	693b      	ldr	r3, [r7, #16]
 8003e96:	4413      	add	r3, r2
 8003e98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	2302      	movs	r3, #2
 8003ea0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003ea2:	78fa      	ldrb	r2, [r7, #3]
 8003ea4:	6879      	ldr	r1, [r7, #4]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	011b      	lsls	r3, r3, #4
 8003eaa:	1a9b      	subs	r3, r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	440b      	add	r3, r1
 8003eb0:	334d      	adds	r3, #77	@ 0x4d
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	f040 8093 	bne.w	8003fe0 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003eba:	78fa      	ldrb	r2, [r7, #3]
 8003ebc:	6879      	ldr	r1, [r7, #4]
 8003ebe:	4613      	mov	r3, r2
 8003ec0:	011b      	lsls	r3, r3, #4
 8003ec2:	1a9b      	subs	r3, r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	440b      	add	r3, r1
 8003ec8:	334d      	adds	r3, #77	@ 0x4d
 8003eca:	2202      	movs	r2, #2
 8003ecc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003ece:	78fa      	ldrb	r2, [r7, #3]
 8003ed0:	6879      	ldr	r1, [r7, #4]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	011b      	lsls	r3, r3, #4
 8003ed6:	1a9b      	subs	r3, r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	440b      	add	r3, r1
 8003edc:	334c      	adds	r3, #76	@ 0x4c
 8003ede:	2201      	movs	r2, #1
 8003ee0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003ee2:	78fa      	ldrb	r2, [r7, #3]
 8003ee4:	6879      	ldr	r1, [r7, #4]
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	011b      	lsls	r3, r3, #4
 8003eea:	1a9b      	subs	r3, r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	440b      	add	r3, r1
 8003ef0:	3326      	adds	r3, #38	@ 0x26
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d00b      	beq.n	8003f10 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003ef8:	78fa      	ldrb	r2, [r7, #3]
 8003efa:	6879      	ldr	r1, [r7, #4]
 8003efc:	4613      	mov	r3, r2
 8003efe:	011b      	lsls	r3, r3, #4
 8003f00:	1a9b      	subs	r3, r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	440b      	add	r3, r1
 8003f06:	3326      	adds	r3, #38	@ 0x26
 8003f08:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003f0a:	2b03      	cmp	r3, #3
 8003f0c:	f040 8190 	bne.w	8004230 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	799b      	ldrb	r3, [r3, #6]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d115      	bne.n	8003f44 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003f18:	78fa      	ldrb	r2, [r7, #3]
 8003f1a:	6879      	ldr	r1, [r7, #4]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	1a9b      	subs	r3, r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	440b      	add	r3, r1
 8003f26:	333d      	adds	r3, #61	@ 0x3d
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	78fa      	ldrb	r2, [r7, #3]
 8003f2c:	f083 0301 	eor.w	r3, r3, #1
 8003f30:	b2d8      	uxtb	r0, r3
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	4613      	mov	r3, r2
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	1a9b      	subs	r3, r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	333d      	adds	r3, #61	@ 0x3d
 8003f40:	4602      	mov	r2, r0
 8003f42:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	799b      	ldrb	r3, [r3, #6]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	f040 8171 	bne.w	8004230 <HCD_HC_OUT_IRQHandler+0x954>
 8003f4e:	78fa      	ldrb	r2, [r7, #3]
 8003f50:	6879      	ldr	r1, [r7, #4]
 8003f52:	4613      	mov	r3, r2
 8003f54:	011b      	lsls	r3, r3, #4
 8003f56:	1a9b      	subs	r3, r3, r2
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	440b      	add	r3, r1
 8003f5c:	3334      	adds	r3, #52	@ 0x34
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	f000 8165 	beq.w	8004230 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8003f66:	78fa      	ldrb	r2, [r7, #3]
 8003f68:	6879      	ldr	r1, [r7, #4]
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	011b      	lsls	r3, r3, #4
 8003f6e:	1a9b      	subs	r3, r3, r2
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	440b      	add	r3, r1
 8003f74:	3334      	adds	r3, #52	@ 0x34
 8003f76:	6819      	ldr	r1, [r3, #0]
 8003f78:	78fa      	ldrb	r2, [r7, #3]
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	011b      	lsls	r3, r3, #4
 8003f80:	1a9b      	subs	r3, r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4403      	add	r3, r0
 8003f86:	3328      	adds	r3, #40	@ 0x28
 8003f88:	881b      	ldrh	r3, [r3, #0]
 8003f8a:	440b      	add	r3, r1
 8003f8c:	1e59      	subs	r1, r3, #1
 8003f8e:	78fa      	ldrb	r2, [r7, #3]
 8003f90:	6878      	ldr	r0, [r7, #4]
 8003f92:	4613      	mov	r3, r2
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	1a9b      	subs	r3, r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	4403      	add	r3, r0
 8003f9c:	3328      	adds	r3, #40	@ 0x28
 8003f9e:	881b      	ldrh	r3, [r3, #0]
 8003fa0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003fa4:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	f000 813f 	beq.w	8004230 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003fb2:	78fa      	ldrb	r2, [r7, #3]
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	011b      	lsls	r3, r3, #4
 8003fba:	1a9b      	subs	r3, r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	440b      	add	r3, r1
 8003fc0:	333d      	adds	r3, #61	@ 0x3d
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	78fa      	ldrb	r2, [r7, #3]
 8003fc6:	f083 0301 	eor.w	r3, r3, #1
 8003fca:	b2d8      	uxtb	r0, r3
 8003fcc:	6879      	ldr	r1, [r7, #4]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	1a9b      	subs	r3, r3, r2
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	440b      	add	r3, r1
 8003fd8:	333d      	adds	r3, #61	@ 0x3d
 8003fda:	4602      	mov	r2, r0
 8003fdc:	701a      	strb	r2, [r3, #0]
 8003fde:	e127      	b.n	8004230 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003fe0:	78fa      	ldrb	r2, [r7, #3]
 8003fe2:	6879      	ldr	r1, [r7, #4]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	011b      	lsls	r3, r3, #4
 8003fe8:	1a9b      	subs	r3, r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	440b      	add	r3, r1
 8003fee:	334d      	adds	r3, #77	@ 0x4d
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	2b03      	cmp	r3, #3
 8003ff4:	d120      	bne.n	8004038 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ff6:	78fa      	ldrb	r2, [r7, #3]
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	4613      	mov	r3, r2
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	1a9b      	subs	r3, r3, r2
 8004000:	009b      	lsls	r3, r3, #2
 8004002:	440b      	add	r3, r1
 8004004:	334d      	adds	r3, #77	@ 0x4d
 8004006:	2202      	movs	r2, #2
 8004008:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800400a:	78fa      	ldrb	r2, [r7, #3]
 800400c:	6879      	ldr	r1, [r7, #4]
 800400e:	4613      	mov	r3, r2
 8004010:	011b      	lsls	r3, r3, #4
 8004012:	1a9b      	subs	r3, r3, r2
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	440b      	add	r3, r1
 8004018:	331b      	adds	r3, #27
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	2b01      	cmp	r3, #1
 800401e:	f040 8107 	bne.w	8004230 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004022:	78fa      	ldrb	r2, [r7, #3]
 8004024:	6879      	ldr	r1, [r7, #4]
 8004026:	4613      	mov	r3, r2
 8004028:	011b      	lsls	r3, r3, #4
 800402a:	1a9b      	subs	r3, r3, r2
 800402c:	009b      	lsls	r3, r3, #2
 800402e:	440b      	add	r3, r1
 8004030:	334c      	adds	r3, #76	@ 0x4c
 8004032:	2202      	movs	r2, #2
 8004034:	701a      	strb	r2, [r3, #0]
 8004036:	e0fb      	b.n	8004230 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004038:	78fa      	ldrb	r2, [r7, #3]
 800403a:	6879      	ldr	r1, [r7, #4]
 800403c:	4613      	mov	r3, r2
 800403e:	011b      	lsls	r3, r3, #4
 8004040:	1a9b      	subs	r3, r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	440b      	add	r3, r1
 8004046:	334d      	adds	r3, #77	@ 0x4d
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	2b04      	cmp	r3, #4
 800404c:	d13a      	bne.n	80040c4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800404e:	78fa      	ldrb	r2, [r7, #3]
 8004050:	6879      	ldr	r1, [r7, #4]
 8004052:	4613      	mov	r3, r2
 8004054:	011b      	lsls	r3, r3, #4
 8004056:	1a9b      	subs	r3, r3, r2
 8004058:	009b      	lsls	r3, r3, #2
 800405a:	440b      	add	r3, r1
 800405c:	334d      	adds	r3, #77	@ 0x4d
 800405e:	2202      	movs	r2, #2
 8004060:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004062:	78fa      	ldrb	r2, [r7, #3]
 8004064:	6879      	ldr	r1, [r7, #4]
 8004066:	4613      	mov	r3, r2
 8004068:	011b      	lsls	r3, r3, #4
 800406a:	1a9b      	subs	r3, r3, r2
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	440b      	add	r3, r1
 8004070:	334c      	adds	r3, #76	@ 0x4c
 8004072:	2202      	movs	r2, #2
 8004074:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004076:	78fa      	ldrb	r2, [r7, #3]
 8004078:	6879      	ldr	r1, [r7, #4]
 800407a:	4613      	mov	r3, r2
 800407c:	011b      	lsls	r3, r3, #4
 800407e:	1a9b      	subs	r3, r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	440b      	add	r3, r1
 8004084:	331b      	adds	r3, #27
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b01      	cmp	r3, #1
 800408a:	f040 80d1 	bne.w	8004230 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800408e:	78fa      	ldrb	r2, [r7, #3]
 8004090:	6879      	ldr	r1, [r7, #4]
 8004092:	4613      	mov	r3, r2
 8004094:	011b      	lsls	r3, r3, #4
 8004096:	1a9b      	subs	r3, r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	440b      	add	r3, r1
 800409c:	331b      	adds	r3, #27
 800409e:	2200      	movs	r2, #0
 80040a0:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80040a2:	78fb      	ldrb	r3, [r7, #3]
 80040a4:	015a      	lsls	r2, r3, #5
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	4413      	add	r3, r2
 80040aa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	78fa      	ldrb	r2, [r7, #3]
 80040b2:	0151      	lsls	r1, r2, #5
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	440a      	add	r2, r1
 80040b8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80040bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040c0:	6053      	str	r3, [r2, #4]
 80040c2:	e0b5      	b.n	8004230 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80040c4:	78fa      	ldrb	r2, [r7, #3]
 80040c6:	6879      	ldr	r1, [r7, #4]
 80040c8:	4613      	mov	r3, r2
 80040ca:	011b      	lsls	r3, r3, #4
 80040cc:	1a9b      	subs	r3, r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	334d      	adds	r3, #77	@ 0x4d
 80040d4:	781b      	ldrb	r3, [r3, #0]
 80040d6:	2b05      	cmp	r3, #5
 80040d8:	d114      	bne.n	8004104 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80040da:	78fa      	ldrb	r2, [r7, #3]
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	011b      	lsls	r3, r3, #4
 80040e2:	1a9b      	subs	r3, r3, r2
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	440b      	add	r3, r1
 80040e8:	334d      	adds	r3, #77	@ 0x4d
 80040ea:	2202      	movs	r2, #2
 80040ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80040ee:	78fa      	ldrb	r2, [r7, #3]
 80040f0:	6879      	ldr	r1, [r7, #4]
 80040f2:	4613      	mov	r3, r2
 80040f4:	011b      	lsls	r3, r3, #4
 80040f6:	1a9b      	subs	r3, r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	440b      	add	r3, r1
 80040fc:	334c      	adds	r3, #76	@ 0x4c
 80040fe:	2202      	movs	r2, #2
 8004100:	701a      	strb	r2, [r3, #0]
 8004102:	e095      	b.n	8004230 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004104:	78fa      	ldrb	r2, [r7, #3]
 8004106:	6879      	ldr	r1, [r7, #4]
 8004108:	4613      	mov	r3, r2
 800410a:	011b      	lsls	r3, r3, #4
 800410c:	1a9b      	subs	r3, r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	440b      	add	r3, r1
 8004112:	334d      	adds	r3, #77	@ 0x4d
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	2b06      	cmp	r3, #6
 8004118:	d114      	bne.n	8004144 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800411a:	78fa      	ldrb	r2, [r7, #3]
 800411c:	6879      	ldr	r1, [r7, #4]
 800411e:	4613      	mov	r3, r2
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	009b      	lsls	r3, r3, #2
 8004126:	440b      	add	r3, r1
 8004128:	334d      	adds	r3, #77	@ 0x4d
 800412a:	2202      	movs	r2, #2
 800412c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800412e:	78fa      	ldrb	r2, [r7, #3]
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	4613      	mov	r3, r2
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	1a9b      	subs	r3, r3, r2
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	440b      	add	r3, r1
 800413c:	334c      	adds	r3, #76	@ 0x4c
 800413e:	2205      	movs	r2, #5
 8004140:	701a      	strb	r2, [r3, #0]
 8004142:	e075      	b.n	8004230 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004144:	78fa      	ldrb	r2, [r7, #3]
 8004146:	6879      	ldr	r1, [r7, #4]
 8004148:	4613      	mov	r3, r2
 800414a:	011b      	lsls	r3, r3, #4
 800414c:	1a9b      	subs	r3, r3, r2
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	440b      	add	r3, r1
 8004152:	334d      	adds	r3, #77	@ 0x4d
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	2b07      	cmp	r3, #7
 8004158:	d00a      	beq.n	8004170 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800415a:	78fa      	ldrb	r2, [r7, #3]
 800415c:	6879      	ldr	r1, [r7, #4]
 800415e:	4613      	mov	r3, r2
 8004160:	011b      	lsls	r3, r3, #4
 8004162:	1a9b      	subs	r3, r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	440b      	add	r3, r1
 8004168:	334d      	adds	r3, #77	@ 0x4d
 800416a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800416c:	2b09      	cmp	r3, #9
 800416e:	d170      	bne.n	8004252 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004170:	78fa      	ldrb	r2, [r7, #3]
 8004172:	6879      	ldr	r1, [r7, #4]
 8004174:	4613      	mov	r3, r2
 8004176:	011b      	lsls	r3, r3, #4
 8004178:	1a9b      	subs	r3, r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	440b      	add	r3, r1
 800417e:	334d      	adds	r3, #77	@ 0x4d
 8004180:	2202      	movs	r2, #2
 8004182:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004184:	78fa      	ldrb	r2, [r7, #3]
 8004186:	6879      	ldr	r1, [r7, #4]
 8004188:	4613      	mov	r3, r2
 800418a:	011b      	lsls	r3, r3, #4
 800418c:	1a9b      	subs	r3, r3, r2
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	440b      	add	r3, r1
 8004192:	3344      	adds	r3, #68	@ 0x44
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	1c59      	adds	r1, r3, #1
 8004198:	6878      	ldr	r0, [r7, #4]
 800419a:	4613      	mov	r3, r2
 800419c:	011b      	lsls	r3, r3, #4
 800419e:	1a9b      	subs	r3, r3, r2
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4403      	add	r3, r0
 80041a4:	3344      	adds	r3, #68	@ 0x44
 80041a6:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80041a8:	78fa      	ldrb	r2, [r7, #3]
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	4613      	mov	r3, r2
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	1a9b      	subs	r3, r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	3344      	adds	r3, #68	@ 0x44
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d914      	bls.n	80041e8 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80041be:	78fa      	ldrb	r2, [r7, #3]
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	4613      	mov	r3, r2
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	1a9b      	subs	r3, r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	3344      	adds	r3, #68	@ 0x44
 80041ce:	2200      	movs	r2, #0
 80041d0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80041d2:	78fa      	ldrb	r2, [r7, #3]
 80041d4:	6879      	ldr	r1, [r7, #4]
 80041d6:	4613      	mov	r3, r2
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	1a9b      	subs	r3, r3, r2
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	440b      	add	r3, r1
 80041e0:	334c      	adds	r3, #76	@ 0x4c
 80041e2:	2204      	movs	r2, #4
 80041e4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80041e6:	e022      	b.n	800422e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041e8:	78fa      	ldrb	r2, [r7, #3]
 80041ea:	6879      	ldr	r1, [r7, #4]
 80041ec:	4613      	mov	r3, r2
 80041ee:	011b      	lsls	r3, r3, #4
 80041f0:	1a9b      	subs	r3, r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	440b      	add	r3, r1
 80041f6:	334c      	adds	r3, #76	@ 0x4c
 80041f8:	2202      	movs	r2, #2
 80041fa:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80041fc:	78fb      	ldrb	r3, [r7, #3]
 80041fe:	015a      	lsls	r2, r3, #5
 8004200:	693b      	ldr	r3, [r7, #16]
 8004202:	4413      	add	r3, r2
 8004204:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004212:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800421a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800421c:	78fb      	ldrb	r3, [r7, #3]
 800421e:	015a      	lsls	r2, r3, #5
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	4413      	add	r3, r2
 8004224:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004228:	461a      	mov	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800422e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004230:	78fa      	ldrb	r2, [r7, #3]
 8004232:	6879      	ldr	r1, [r7, #4]
 8004234:	4613      	mov	r3, r2
 8004236:	011b      	lsls	r3, r3, #4
 8004238:	1a9b      	subs	r3, r3, r2
 800423a:	009b      	lsls	r3, r3, #2
 800423c:	440b      	add	r3, r1
 800423e:	334c      	adds	r3, #76	@ 0x4c
 8004240:	781a      	ldrb	r2, [r3, #0]
 8004242:	78fb      	ldrb	r3, [r7, #3]
 8004244:	4619      	mov	r1, r3
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	f00c f9a4 	bl	8010594 <HAL_HCD_HC_NotifyURBChange_Callback>
 800424c:	e002      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800424e:	bf00      	nop
 8004250:	e000      	b.n	8004254 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004252:	bf00      	nop
  }
}
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b08a      	sub	sp, #40	@ 0x28
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6a1b      	ldr	r3, [r3, #32]
 8004272:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004274:	69fb      	ldr	r3, [r7, #28]
 8004276:	f003 030f 	and.w	r3, r3, #15
 800427a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	0c5b      	lsrs	r3, r3, #17
 8004280:	f003 030f 	and.w	r3, r3, #15
 8004284:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	091b      	lsrs	r3, r3, #4
 800428a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800428e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	2b02      	cmp	r3, #2
 8004294:	d004      	beq.n	80042a0 <HCD_RXQLVL_IRQHandler+0x46>
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	2b05      	cmp	r3, #5
 800429a:	f000 80b6 	beq.w	800440a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800429e:	e0b7      	b.n	8004410 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	f000 80b3 	beq.w	800440e <HCD_RXQLVL_IRQHandler+0x1b4>
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	4613      	mov	r3, r2
 80042ae:	011b      	lsls	r3, r3, #4
 80042b0:	1a9b      	subs	r3, r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	440b      	add	r3, r1
 80042b6:	332c      	adds	r3, #44	@ 0x2c
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f000 80a7 	beq.w	800440e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	69ba      	ldr	r2, [r7, #24]
 80042c4:	4613      	mov	r3, r2
 80042c6:	011b      	lsls	r3, r3, #4
 80042c8:	1a9b      	subs	r3, r3, r2
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	440b      	add	r3, r1
 80042ce:	3338      	adds	r3, #56	@ 0x38
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	18d1      	adds	r1, r2, r3
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	4613      	mov	r3, r2
 80042dc:	011b      	lsls	r3, r3, #4
 80042de:	1a9b      	subs	r3, r3, r2
 80042e0:	009b      	lsls	r3, r3, #2
 80042e2:	4403      	add	r3, r0
 80042e4:	3334      	adds	r3, #52	@ 0x34
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4299      	cmp	r1, r3
 80042ea:	f200 8083 	bhi.w	80043f4 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6818      	ldr	r0, [r3, #0]
 80042f2:	6879      	ldr	r1, [r7, #4]
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	4613      	mov	r3, r2
 80042f8:	011b      	lsls	r3, r3, #4
 80042fa:	1a9b      	subs	r3, r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	440b      	add	r3, r1
 8004300:	332c      	adds	r3, #44	@ 0x2c
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	693a      	ldr	r2, [r7, #16]
 8004306:	b292      	uxth	r2, r2
 8004308:	4619      	mov	r1, r3
 800430a:	f003 fe49 	bl	8007fa0 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800430e:	6879      	ldr	r1, [r7, #4]
 8004310:	69ba      	ldr	r2, [r7, #24]
 8004312:	4613      	mov	r3, r2
 8004314:	011b      	lsls	r3, r3, #4
 8004316:	1a9b      	subs	r3, r3, r2
 8004318:	009b      	lsls	r3, r3, #2
 800431a:	440b      	add	r3, r1
 800431c:	332c      	adds	r3, #44	@ 0x2c
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	18d1      	adds	r1, r2, r3
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	69ba      	ldr	r2, [r7, #24]
 8004328:	4613      	mov	r3, r2
 800432a:	011b      	lsls	r3, r3, #4
 800432c:	1a9b      	subs	r3, r3, r2
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	4403      	add	r3, r0
 8004332:	332c      	adds	r3, #44	@ 0x2c
 8004334:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004336:	6879      	ldr	r1, [r7, #4]
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	4613      	mov	r3, r2
 800433c:	011b      	lsls	r3, r3, #4
 800433e:	1a9b      	subs	r3, r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	440b      	add	r3, r1
 8004344:	3338      	adds	r3, #56	@ 0x38
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	18d1      	adds	r1, r2, r3
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	69ba      	ldr	r2, [r7, #24]
 8004350:	4613      	mov	r3, r2
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	1a9b      	subs	r3, r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	4403      	add	r3, r0
 800435a:	3338      	adds	r3, #56	@ 0x38
 800435c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	015a      	lsls	r2, r3, #5
 8004362:	6a3b      	ldr	r3, [r7, #32]
 8004364:	4413      	add	r3, r2
 8004366:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800436a:	691b      	ldr	r3, [r3, #16]
 800436c:	0cdb      	lsrs	r3, r3, #19
 800436e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004372:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004374:	6879      	ldr	r1, [r7, #4]
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	4613      	mov	r3, r2
 800437a:	011b      	lsls	r3, r3, #4
 800437c:	1a9b      	subs	r3, r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	440b      	add	r3, r1
 8004382:	3328      	adds	r3, #40	@ 0x28
 8004384:	881b      	ldrh	r3, [r3, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	4293      	cmp	r3, r2
 800438c:	d13f      	bne.n	800440e <HCD_RXQLVL_IRQHandler+0x1b4>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d03c      	beq.n	800440e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004394:	69bb      	ldr	r3, [r7, #24]
 8004396:	015a      	lsls	r2, r3, #5
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	4413      	add	r3, r2
 800439c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80043aa:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80043b2:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	015a      	lsls	r2, r3, #5
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	4413      	add	r3, r2
 80043bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043c0:	461a      	mov	r2, r3
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80043c6:	6879      	ldr	r1, [r7, #4]
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	4613      	mov	r3, r2
 80043cc:	011b      	lsls	r3, r3, #4
 80043ce:	1a9b      	subs	r3, r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	440b      	add	r3, r1
 80043d4:	333c      	adds	r3, #60	@ 0x3c
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	f083 0301 	eor.w	r3, r3, #1
 80043dc:	b2d8      	uxtb	r0, r3
 80043de:	6879      	ldr	r1, [r7, #4]
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	4613      	mov	r3, r2
 80043e4:	011b      	lsls	r3, r3, #4
 80043e6:	1a9b      	subs	r3, r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	440b      	add	r3, r1
 80043ec:	333c      	adds	r3, #60	@ 0x3c
 80043ee:	4602      	mov	r2, r0
 80043f0:	701a      	strb	r2, [r3, #0]
      break;
 80043f2:	e00c      	b.n	800440e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80043f4:	6879      	ldr	r1, [r7, #4]
 80043f6:	69ba      	ldr	r2, [r7, #24]
 80043f8:	4613      	mov	r3, r2
 80043fa:	011b      	lsls	r3, r3, #4
 80043fc:	1a9b      	subs	r3, r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	334c      	adds	r3, #76	@ 0x4c
 8004404:	2204      	movs	r2, #4
 8004406:	701a      	strb	r2, [r3, #0]
      break;
 8004408:	e001      	b.n	800440e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800440a:	bf00      	nop
 800440c:	e000      	b.n	8004410 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800440e:	bf00      	nop
  }
}
 8004410:	bf00      	nop
 8004412:	3728      	adds	r7, #40	@ 0x28
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b086      	sub	sp, #24
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004444:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b02      	cmp	r3, #2
 800444e:	d10b      	bne.n	8004468 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f003 0301 	and.w	r3, r3, #1
 8004456:	2b01      	cmp	r3, #1
 8004458:	d102      	bne.n	8004460 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f00c f84a 	bl	80104f4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	f043 0302 	orr.w	r3, r3, #2
 8004466:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f003 0308 	and.w	r3, r3, #8
 800446e:	2b08      	cmp	r3, #8
 8004470:	d132      	bne.n	80044d8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	f043 0308 	orr.w	r3, r3, #8
 8004478:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b04      	cmp	r3, #4
 8004482:	d126      	bne.n	80044d2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	7a5b      	ldrb	r3, [r3, #9]
 8004488:	2b02      	cmp	r3, #2
 800448a:	d113      	bne.n	80044b4 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004492:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004496:	d106      	bne.n	80044a6 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2102      	movs	r1, #2
 800449e:	4618      	mov	r0, r3
 80044a0:	f003 ff08 	bl	80082b4 <USB_InitFSLSPClkSel>
 80044a4:	e011      	b.n	80044ca <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	2101      	movs	r1, #1
 80044ac:	4618      	mov	r0, r3
 80044ae:	f003 ff01 	bl	80082b4 <USB_InitFSLSPClkSel>
 80044b2:	e00a      	b.n	80044ca <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	79db      	ldrb	r3, [r3, #7]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d106      	bne.n	80044ca <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80044c2:	461a      	mov	r2, r3
 80044c4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80044c8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f7fe faf2 	bl	8002ab4 <HAL_HCD_PortEnabled_Callback>
 80044d0:	e002      	b.n	80044d8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7fe faf8 	bl	8002ac8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f003 0320 	and.w	r3, r3, #32
 80044de:	2b20      	cmp	r3, #32
 80044e0:	d103      	bne.n	80044ea <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	f043 0320 	orr.w	r3, r3, #32
 80044e8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80044f0:	461a      	mov	r2, r3
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	6013      	str	r3, [r2, #0]
}
 80044f6:	bf00      	nop
 80044f8:	3718      	adds	r7, #24
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}
	...

08004500 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d101      	bne.n	8004512 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e171      	b.n	80047f6 <HAL_I2C_Init+0x2f6>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	d12c      	bne.n	8004578 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a77      	ldr	r2, [pc, #476]	@ (8004708 <HAL_I2C_Init+0x208>)
 800452a:	655a      	str	r2, [r3, #84]	@ 0x54
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a77      	ldr	r2, [pc, #476]	@ (800470c <HAL_I2C_Init+0x20c>)
 8004530:	659a      	str	r2, [r3, #88]	@ 0x58
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	4a76      	ldr	r2, [pc, #472]	@ (8004710 <HAL_I2C_Init+0x210>)
 8004536:	65da      	str	r2, [r3, #92]	@ 0x5c
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a76      	ldr	r2, [pc, #472]	@ (8004714 <HAL_I2C_Init+0x214>)
 800453c:	661a      	str	r2, [r3, #96]	@ 0x60
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a75      	ldr	r2, [pc, #468]	@ (8004718 <HAL_I2C_Init+0x218>)
 8004542:	665a      	str	r2, [r3, #100]	@ 0x64
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a75      	ldr	r2, [pc, #468]	@ (800471c <HAL_I2C_Init+0x21c>)
 8004548:	669a      	str	r2, [r3, #104]	@ 0x68
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a74      	ldr	r2, [pc, #464]	@ (8004720 <HAL_I2C_Init+0x220>)
 800454e:	66da      	str	r2, [r3, #108]	@ 0x6c
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	4a74      	ldr	r2, [pc, #464]	@ (8004724 <HAL_I2C_Init+0x224>)
 8004554:	671a      	str	r2, [r3, #112]	@ 0x70
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a73      	ldr	r2, [pc, #460]	@ (8004728 <HAL_I2C_Init+0x228>)
 800455a:	675a      	str	r2, [r3, #116]	@ 0x74
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a73      	ldr	r2, [pc, #460]	@ (800472c <HAL_I2C_Init+0x22c>)
 8004560:	679a      	str	r2, [r3, #120]	@ 0x78

    if (hi2c->MspInitCallback == NULL)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004566:	2b00      	cmp	r3, #0
 8004568:	d102      	bne.n	8004570 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a70      	ldr	r2, [pc, #448]	@ (8004730 <HAL_I2C_Init+0x230>)
 800456e:	67da      	str	r2, [r3, #124]	@ 0x7c
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2224      	movs	r2, #36	@ 0x24
 800457c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 0201 	bic.w	r2, r2, #1
 800458e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800459e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80045b0:	f000 fad0 	bl	8004b54 <HAL_RCC_GetPCLK1Freq>
 80045b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	4a5e      	ldr	r2, [pc, #376]	@ (8004734 <HAL_I2C_Init+0x234>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d807      	bhi.n	80045d0 <HAL_I2C_Init+0xd0>
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	4a5d      	ldr	r2, [pc, #372]	@ (8004738 <HAL_I2C_Init+0x238>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	bf94      	ite	ls
 80045c8:	2301      	movls	r3, #1
 80045ca:	2300      	movhi	r3, #0
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	e006      	b.n	80045de <HAL_I2C_Init+0xde>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	4a5a      	ldr	r2, [pc, #360]	@ (800473c <HAL_I2C_Init+0x23c>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	bf94      	ite	ls
 80045d8:	2301      	movls	r3, #1
 80045da:	2300      	movhi	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <HAL_I2C_Init+0xe6>
  {
    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e107      	b.n	80047f6 <HAL_I2C_Init+0x2f6>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	4a55      	ldr	r2, [pc, #340]	@ (8004740 <HAL_I2C_Init+0x240>)
 80045ea:	fba2 2303 	umull	r2, r3, r2, r3
 80045ee:	0c9b      	lsrs	r3, r3, #18
 80045f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	430a      	orrs	r2, r1
 8004604:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6a1b      	ldr	r3, [r3, #32]
 800460c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	4a47      	ldr	r2, [pc, #284]	@ (8004734 <HAL_I2C_Init+0x234>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d802      	bhi.n	8004620 <HAL_I2C_Init+0x120>
 800461a:	68bb      	ldr	r3, [r7, #8]
 800461c:	3301      	adds	r3, #1
 800461e:	e009      	b.n	8004634 <HAL_I2C_Init+0x134>
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004626:	fb02 f303 	mul.w	r3, r2, r3
 800462a:	4a46      	ldr	r2, [pc, #280]	@ (8004744 <HAL_I2C_Init+0x244>)
 800462c:	fba2 2303 	umull	r2, r3, r2, r3
 8004630:	099b      	lsrs	r3, r3, #6
 8004632:	3301      	adds	r3, #1
 8004634:	687a      	ldr	r2, [r7, #4]
 8004636:	6812      	ldr	r2, [r2, #0]
 8004638:	430b      	orrs	r3, r1
 800463a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004646:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	4939      	ldr	r1, [pc, #228]	@ (8004734 <HAL_I2C_Init+0x234>)
 8004650:	428b      	cmp	r3, r1
 8004652:	d819      	bhi.n	8004688 <HAL_I2C_Init+0x188>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	1e59      	subs	r1, r3, #1
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	005b      	lsls	r3, r3, #1
 800465e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004662:	1c59      	adds	r1, r3, #1
 8004664:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004668:	400b      	ands	r3, r1
 800466a:	2b00      	cmp	r3, #0
 800466c:	d00a      	beq.n	8004684 <HAL_I2C_Init+0x184>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	1e59      	subs	r1, r3, #1
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	005b      	lsls	r3, r3, #1
 8004678:	fbb1 f3f3 	udiv	r3, r1, r3
 800467c:	3301      	adds	r3, #1
 800467e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004682:	e071      	b.n	8004768 <HAL_I2C_Init+0x268>
 8004684:	2304      	movs	r3, #4
 8004686:	e06f      	b.n	8004768 <HAL_I2C_Init+0x268>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	689b      	ldr	r3, [r3, #8]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d111      	bne.n	80046b4 <HAL_I2C_Init+0x1b4>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	1e58      	subs	r0, r3, #1
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6859      	ldr	r1, [r3, #4]
 8004698:	460b      	mov	r3, r1
 800469a:	005b      	lsls	r3, r3, #1
 800469c:	440b      	add	r3, r1
 800469e:	fbb0 f3f3 	udiv	r3, r0, r3
 80046a2:	3301      	adds	r3, #1
 80046a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	bf0c      	ite	eq
 80046ac:	2301      	moveq	r3, #1
 80046ae:	2300      	movne	r3, #0
 80046b0:	b2db      	uxtb	r3, r3
 80046b2:	e012      	b.n	80046da <HAL_I2C_Init+0x1da>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	1e58      	subs	r0, r3, #1
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6859      	ldr	r1, [r3, #4]
 80046bc:	460b      	mov	r3, r1
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	440b      	add	r3, r1
 80046c2:	0099      	lsls	r1, r3, #2
 80046c4:	440b      	add	r3, r1
 80046c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80046ca:	3301      	adds	r3, #1
 80046cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	bf0c      	ite	eq
 80046d4:	2301      	moveq	r3, #1
 80046d6:	2300      	movne	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <HAL_I2C_Init+0x1e2>
 80046de:	2301      	movs	r3, #1
 80046e0:	e042      	b.n	8004768 <HAL_I2C_Init+0x268>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d12e      	bne.n	8004748 <HAL_I2C_Init+0x248>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	1e58      	subs	r0, r3, #1
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6859      	ldr	r1, [r3, #4]
 80046f2:	460b      	mov	r3, r1
 80046f4:	005b      	lsls	r3, r3, #1
 80046f6:	440b      	add	r3, r1
 80046f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80046fc:	3301      	adds	r3, #1
 80046fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004702:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004706:	e02f      	b.n	8004768 <HAL_I2C_Init+0x268>
 8004708:	08004801 	.word	0x08004801
 800470c:	08004815 	.word	0x08004815
 8004710:	08004829 	.word	0x08004829
 8004714:	0800483d 	.word	0x0800483d
 8004718:	0800486d 	.word	0x0800486d
 800471c:	08004881 	.word	0x08004881
 8004720:	08004895 	.word	0x08004895
 8004724:	080048a9 	.word	0x080048a9
 8004728:	080048bd 	.word	0x080048bd
 800472c:	08004851 	.word	0x08004851
 8004730:	08000a65 	.word	0x08000a65
 8004734:	000186a0 	.word	0x000186a0
 8004738:	001e847f 	.word	0x001e847f
 800473c:	003d08ff 	.word	0x003d08ff
 8004740:	431bde83 	.word	0x431bde83
 8004744:	10624dd3 	.word	0x10624dd3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	1e58      	subs	r0, r3, #1
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6859      	ldr	r1, [r3, #4]
 8004750:	460b      	mov	r3, r1
 8004752:	009b      	lsls	r3, r3, #2
 8004754:	440b      	add	r3, r1
 8004756:	0099      	lsls	r1, r3, #2
 8004758:	440b      	add	r3, r1
 800475a:	fbb0 f3f3 	udiv	r3, r0, r3
 800475e:	3301      	adds	r3, #1
 8004760:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004764:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004768:	6879      	ldr	r1, [r7, #4]
 800476a:	6809      	ldr	r1, [r1, #0]
 800476c:	4313      	orrs	r3, r2
 800476e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	69da      	ldr	r2, [r3, #28]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	431a      	orrs	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	430a      	orrs	r2, r1
 800478a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004796:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	6911      	ldr	r1, [r2, #16]
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	68d2      	ldr	r2, [r2, #12]
 80047a2:	4311      	orrs	r1, r2
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	6812      	ldr	r2, [r2, #0]
 80047a8:	430b      	orrs	r3, r1
 80047aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	695a      	ldr	r2, [r3, #20]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	431a      	orrs	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0201 	orr.w	r2, r2, #1
 80047d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2220      	movs	r2, #32
 80047e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3710      	adds	r7, #16
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop

08004800 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr

08004814 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004814:	b480      	push	{r7}
 8004816:	b083      	sub	sp, #12
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800481c:	bf00      	nop
 800481e:	370c      	adds	r7, #12
 8004820:	46bd      	mov	sp, r7
 8004822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004826:	4770      	bx	lr

08004828 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	460b      	mov	r3, r1
 800485a:	70fb      	strb	r3, [r7, #3]
 800485c:	4613      	mov	r3, r2
 800485e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004860:	bf00      	nop
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800486c:	b480      	push	{r7}
 800486e:	b083      	sub	sp, #12
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004888:	bf00      	nop
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800489c:	bf00      	nop
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr

080048bc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80048bc:	b480      	push	{r7}
 80048be:	b083      	sub	sp, #12
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80048c4:	bf00      	nop
 80048c6:	370c      	adds	r7, #12
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80048da:	2300      	movs	r3, #0
 80048dc:	603b      	str	r3, [r7, #0]
 80048de:	4b20      	ldr	r3, [pc, #128]	@ (8004960 <HAL_PWREx_EnableOverDrive+0x90>)
 80048e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e2:	4a1f      	ldr	r2, [pc, #124]	@ (8004960 <HAL_PWREx_EnableOverDrive+0x90>)
 80048e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80048ea:	4b1d      	ldr	r3, [pc, #116]	@ (8004960 <HAL_PWREx_EnableOverDrive+0x90>)
 80048ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048f2:	603b      	str	r3, [r7, #0]
 80048f4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80048f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004964 <HAL_PWREx_EnableOverDrive+0x94>)
 80048f8:	2201      	movs	r2, #1
 80048fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80048fc:	f7fc fdf8 	bl	80014f0 <HAL_GetTick>
 8004900:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004902:	e009      	b.n	8004918 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004904:	f7fc fdf4 	bl	80014f0 <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004912:	d901      	bls.n	8004918 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e01f      	b.n	8004958 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004918:	4b13      	ldr	r3, [pc, #76]	@ (8004968 <HAL_PWREx_EnableOverDrive+0x98>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004920:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004924:	d1ee      	bne.n	8004904 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004926:	4b11      	ldr	r3, [pc, #68]	@ (800496c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004928:	2201      	movs	r2, #1
 800492a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800492c:	f7fc fde0 	bl	80014f0 <HAL_GetTick>
 8004930:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004932:	e009      	b.n	8004948 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004934:	f7fc fddc 	bl	80014f0 <HAL_GetTick>
 8004938:	4602      	mov	r2, r0
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004942:	d901      	bls.n	8004948 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	e007      	b.n	8004958 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004948:	4b07      	ldr	r3, [pc, #28]	@ (8004968 <HAL_PWREx_EnableOverDrive+0x98>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004950:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004954:	d1ee      	bne.n	8004934 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3708      	adds	r7, #8
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	40023800 	.word	0x40023800
 8004964:	420e0040 	.word	0x420e0040
 8004968:	40007000 	.word	0x40007000
 800496c:	420e0044 	.word	0x420e0044

08004970 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d101      	bne.n	8004984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e0cc      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004984:	4b68      	ldr	r3, [pc, #416]	@ (8004b28 <HAL_RCC_ClockConfig+0x1b8>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f003 030f 	and.w	r3, r3, #15
 800498c:	683a      	ldr	r2, [r7, #0]
 800498e:	429a      	cmp	r2, r3
 8004990:	d90c      	bls.n	80049ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004992:	4b65      	ldr	r3, [pc, #404]	@ (8004b28 <HAL_RCC_ClockConfig+0x1b8>)
 8004994:	683a      	ldr	r2, [r7, #0]
 8004996:	b2d2      	uxtb	r2, r2
 8004998:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800499a:	4b63      	ldr	r3, [pc, #396]	@ (8004b28 <HAL_RCC_ClockConfig+0x1b8>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f003 030f 	and.w	r3, r3, #15
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d001      	beq.n	80049ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e0b8      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d020      	beq.n	80049fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0304 	and.w	r3, r3, #4
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d005      	beq.n	80049d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049c4:	4b59      	ldr	r3, [pc, #356]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	4a58      	ldr	r2, [pc, #352]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 80049ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80049ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0308 	and.w	r3, r3, #8
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d005      	beq.n	80049e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049dc:	4b53      	ldr	r3, [pc, #332]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	4a52      	ldr	r2, [pc, #328]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 80049e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80049e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049e8:	4b50      	ldr	r3, [pc, #320]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	494d      	ldr	r1, [pc, #308]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d044      	beq.n	8004a90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d107      	bne.n	8004a1e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a0e:	4b47      	ldr	r3, [pc, #284]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d119      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e07f      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d003      	beq.n	8004a2e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a2a:	2b03      	cmp	r3, #3
 8004a2c:	d107      	bne.n	8004a3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a2e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d109      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e06f      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f003 0302 	and.w	r3, r3, #2
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e067      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a4e:	4b37      	ldr	r3, [pc, #220]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f023 0203 	bic.w	r2, r3, #3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	4934      	ldr	r1, [pc, #208]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a60:	f7fc fd46 	bl	80014f0 <HAL_GetTick>
 8004a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a66:	e00a      	b.n	8004a7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a68:	f7fc fd42 	bl	80014f0 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e04f      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f003 020c 	and.w	r2, r3, #12
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d1eb      	bne.n	8004a68 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a90:	4b25      	ldr	r3, [pc, #148]	@ (8004b28 <HAL_RCC_ClockConfig+0x1b8>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 030f 	and.w	r3, r3, #15
 8004a98:	683a      	ldr	r2, [r7, #0]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	d20c      	bcs.n	8004ab8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a9e:	4b22      	ldr	r3, [pc, #136]	@ (8004b28 <HAL_RCC_ClockConfig+0x1b8>)
 8004aa0:	683a      	ldr	r2, [r7, #0]
 8004aa2:	b2d2      	uxtb	r2, r2
 8004aa4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa6:	4b20      	ldr	r3, [pc, #128]	@ (8004b28 <HAL_RCC_ClockConfig+0x1b8>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 030f 	and.w	r3, r3, #15
 8004aae:	683a      	ldr	r2, [r7, #0]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d001      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e032      	b.n	8004b1e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0304 	and.w	r3, r3, #4
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d008      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ac4:	4b19      	ldr	r3, [pc, #100]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	4916      	ldr	r1, [pc, #88]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0308 	and.w	r3, r3, #8
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d009      	beq.n	8004af6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ae2:	4b12      	ldr	r3, [pc, #72]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	00db      	lsls	r3, r3, #3
 8004af0:	490e      	ldr	r1, [pc, #56]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004af6:	f000 fbb1 	bl	800525c <HAL_RCC_GetSysClockFreq>
 8004afa:	4602      	mov	r2, r0
 8004afc:	4b0b      	ldr	r3, [pc, #44]	@ (8004b2c <HAL_RCC_ClockConfig+0x1bc>)
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	091b      	lsrs	r3, r3, #4
 8004b02:	f003 030f 	and.w	r3, r3, #15
 8004b06:	490a      	ldr	r1, [pc, #40]	@ (8004b30 <HAL_RCC_ClockConfig+0x1c0>)
 8004b08:	5ccb      	ldrb	r3, [r1, r3]
 8004b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b0e:	4a09      	ldr	r2, [pc, #36]	@ (8004b34 <HAL_RCC_ClockConfig+0x1c4>)
 8004b10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b12:	4b09      	ldr	r3, [pc, #36]	@ (8004b38 <HAL_RCC_ClockConfig+0x1c8>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7fc f8b8 	bl	8000c8c <HAL_InitTick>

  return HAL_OK;
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3710      	adds	r7, #16
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	40023c00 	.word	0x40023c00
 8004b2c:	40023800 	.word	0x40023800
 8004b30:	08013ca8 	.word	0x08013ca8
 8004b34:	20000000 	.word	0x20000000
 8004b38:	20000004 	.word	0x20000004

08004b3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b40:	4b03      	ldr	r3, [pc, #12]	@ (8004b50 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b42:	681b      	ldr	r3, [r3, #0]
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
 8004b4e:	bf00      	nop
 8004b50:	20000000 	.word	0x20000000

08004b54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b58:	f7ff fff0 	bl	8004b3c <HAL_RCC_GetHCLKFreq>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	4b05      	ldr	r3, [pc, #20]	@ (8004b74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	0a9b      	lsrs	r3, r3, #10
 8004b64:	f003 0307 	and.w	r3, r3, #7
 8004b68:	4903      	ldr	r1, [pc, #12]	@ (8004b78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b6a:	5ccb      	ldrb	r3, [r1, r3]
 8004b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	40023800 	.word	0x40023800
 8004b78:	08013cb8 	.word	0x08013cb8

08004b7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b80:	f7ff ffdc 	bl	8004b3c <HAL_RCC_GetHCLKFreq>
 8004b84:	4602      	mov	r2, r0
 8004b86:	4b05      	ldr	r3, [pc, #20]	@ (8004b9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	0b5b      	lsrs	r3, r3, #13
 8004b8c:	f003 0307 	and.w	r3, r3, #7
 8004b90:	4903      	ldr	r1, [pc, #12]	@ (8004ba0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b92:	5ccb      	ldrb	r3, [r1, r3]
 8004b94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	40023800 	.word	0x40023800
 8004ba0:	08013cb8 	.word	0x08013cb8

08004ba4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	220f      	movs	r2, #15
 8004bb2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004bb4:	4b12      	ldr	r3, [pc, #72]	@ (8004c00 <HAL_RCC_GetClockConfig+0x5c>)
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	f003 0203 	and.w	r2, r3, #3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8004c00 <HAL_RCC_GetClockConfig+0x5c>)
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8004c00 <HAL_RCC_GetClockConfig+0x5c>)
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004bd8:	4b09      	ldr	r3, [pc, #36]	@ (8004c00 <HAL_RCC_GetClockConfig+0x5c>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	08db      	lsrs	r3, r3, #3
 8004bde:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004be6:	4b07      	ldr	r3, [pc, #28]	@ (8004c04 <HAL_RCC_GetClockConfig+0x60>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 020f 	and.w	r2, r3, #15
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	601a      	str	r2, [r3, #0]
}
 8004bf2:	bf00      	nop
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	40023800 	.word	0x40023800
 8004c04:	40023c00 	.word	0x40023c00

08004c08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b08c      	sub	sp, #48	@ 0x30
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004c10:	2300      	movs	r3, #0
 8004c12:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8004c14:	2300      	movs	r3, #0
 8004c16:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004c24:	2300      	movs	r3, #0
 8004c26:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8004c30:	2300      	movs	r3, #0
 8004c32:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d010      	beq.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004c40:	4b6f      	ldr	r3, [pc, #444]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c46:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4e:	496c      	ldr	r1, [pc, #432]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d101      	bne.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 0302 	and.w	r3, r3, #2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d010      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004c6e:	4b64      	ldr	r3, [pc, #400]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c74:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c7c:	4960      	ldr	r1, [pc, #384]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d101      	bne.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0304 	and.w	r3, r3, #4
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d017      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c9c:	4b58      	ldr	r3, [pc, #352]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004c9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ca2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004caa:	4955      	ldr	r1, [pc, #340]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cac:	4313      	orrs	r3, r2
 8004cae:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cba:	d101      	bne.n	8004cc0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d101      	bne.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0308 	and.w	r3, r3, #8
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d017      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004cd8:	4b49      	ldr	r3, [pc, #292]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cde:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ce6:	4946      	ldr	r1, [pc, #280]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004ce8:	4313      	orrs	r3, r2
 8004cea:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cf6:	d101      	bne.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d101      	bne.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8004d04:	2301      	movs	r3, #1
 8004d06:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f003 0320 	and.w	r3, r3, #32
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f000 808a 	beq.w	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d16:	2300      	movs	r3, #0
 8004d18:	60bb      	str	r3, [r7, #8]
 8004d1a:	4b39      	ldr	r3, [pc, #228]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d1e:	4a38      	ldr	r2, [pc, #224]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d24:	6413      	str	r3, [r2, #64]	@ 0x40
 8004d26:	4b36      	ldr	r3, [pc, #216]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d2e:	60bb      	str	r3, [r7, #8]
 8004d30:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d32:	4b34      	ldr	r3, [pc, #208]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a33      	ldr	r2, [pc, #204]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d3c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004d3e:	f7fc fbd7 	bl	80014f0 <HAL_GetTick>
 8004d42:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d44:	e008      	b.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d46:	f7fc fbd3 	bl	80014f0 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e278      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004d58:	4b2a      	ldr	r3, [pc, #168]	@ (8004e04 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d0f0      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d64:	4b26      	ldr	r3, [pc, #152]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d6c:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d02f      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d7c:	6a3a      	ldr	r2, [r7, #32]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d028      	beq.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d82:	4b1f      	ldr	r3, [pc, #124]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d8a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d8c:	4b1e      	ldr	r3, [pc, #120]	@ (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004d8e:	2201      	movs	r2, #1
 8004d90:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d92:	4b1d      	ldr	r3, [pc, #116]	@ (8004e08 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004d98:	4a19      	ldr	r2, [pc, #100]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004d9a:	6a3b      	ldr	r3, [r7, #32]
 8004d9c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004d9e:	4b18      	ldr	r3, [pc, #96]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d114      	bne.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004daa:	f7fc fba1 	bl	80014f0 <HAL_GetTick>
 8004dae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004db0:	e00a      	b.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004db2:	f7fc fb9d 	bl	80014f0 <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d901      	bls.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e240      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004dc8:	4b0d      	ldr	r3, [pc, #52]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d0ee      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ddc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004de0:	d114      	bne.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8004de2:	4b07      	ldr	r3, [pc, #28]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dee:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004df6:	4902      	ldr	r1, [pc, #8]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	608b      	str	r3, [r1, #8]
 8004dfc:	e00c      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8004dfe:	bf00      	nop
 8004e00:	40023800 	.word	0x40023800
 8004e04:	40007000 	.word	0x40007000
 8004e08:	42470e40 	.word	0x42470e40
 8004e0c:	4b4a      	ldr	r3, [pc, #296]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	4a49      	ldr	r2, [pc, #292]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e12:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004e16:	6093      	str	r3, [r2, #8]
 8004e18:	4b47      	ldr	r3, [pc, #284]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e1a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e24:	4944      	ldr	r1, [pc, #272]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e26:	4313      	orrs	r3, r2
 8004e28:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0310 	and.w	r3, r3, #16
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d004      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8004e3c:	4b3f      	ldr	r3, [pc, #252]	@ (8004f3c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004e3e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d00a      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004e4c:	4b3a      	ldr	r3, [pc, #232]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e52:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e5a:	4937      	ldr	r1, [pc, #220]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00a      	beq.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e6e:	4b32      	ldr	r3, [pc, #200]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e74:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e7c:	492e      	ldr	r1, [pc, #184]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d011      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004e90:	4b29      	ldr	r3, [pc, #164]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004e92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e96:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e9e:	4926      	ldr	r1, [pc, #152]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eaa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004eae:	d101      	bne.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00a      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8004ec0:	4b1d      	ldr	r3, [pc, #116]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ec6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ece:	491a      	ldr	r1, [pc, #104]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d011      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8004ee2:	4b15      	ldr	r3, [pc, #84]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ee4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ee8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ef0:	4911      	ldr	r1, [pc, #68]	@ (8004f38 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004efc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f00:	d101      	bne.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8004f02:	2301      	movs	r3, #1
 8004f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8004f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d005      	beq.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f14:	f040 80ff 	bne.w	8005116 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f18:	4b09      	ldr	r3, [pc, #36]	@ (8004f40 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f1e:	f7fc fae7 	bl	80014f0 <HAL_GetTick>
 8004f22:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f24:	e00e      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004f26:	f7fc fae3 	bl	80014f0 <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d907      	bls.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e188      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004f38:	40023800 	.word	0x40023800
 8004f3c:	424711e0 	.word	0x424711e0
 8004f40:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f44:	4b7e      	ldr	r3, [pc, #504]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1ea      	bne.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d003      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d009      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d028      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d124      	bne.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004f78:	4b71      	ldr	r3, [pc, #452]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f7e:	0c1b      	lsrs	r3, r3, #16
 8004f80:	f003 0303 	and.w	r3, r3, #3
 8004f84:	3301      	adds	r3, #1
 8004f86:	005b      	lsls	r3, r3, #1
 8004f88:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004f8a:	4b6d      	ldr	r3, [pc, #436]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004f8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f90:	0e1b      	lsrs	r3, r3, #24
 8004f92:	f003 030f 	and.w	r3, r3, #15
 8004f96:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	685a      	ldr	r2, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	019b      	lsls	r3, r3, #6
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	085b      	lsrs	r3, r3, #1
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	041b      	lsls	r3, r3, #16
 8004fac:	431a      	orrs	r2, r3
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	061b      	lsls	r3, r3, #24
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	071b      	lsls	r3, r3, #28
 8004fba:	4961      	ldr	r1, [pc, #388]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0304 	and.w	r3, r3, #4
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d004      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fd6:	d00a      	beq.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d035      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fe8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004fec:	d130      	bne.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004fee:	4b54      	ldr	r3, [pc, #336]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004ff0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ff4:	0c1b      	lsrs	r3, r3, #16
 8004ff6:	f003 0303 	and.w	r3, r3, #3
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	005b      	lsls	r3, r3, #1
 8004ffe:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005000:	4b4f      	ldr	r3, [pc, #316]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005002:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005006:	0f1b      	lsrs	r3, r3, #28
 8005008:	f003 0307 	and.w	r3, r3, #7
 800500c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	685a      	ldr	r2, [r3, #4]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	019b      	lsls	r3, r3, #6
 8005018:	431a      	orrs	r2, r3
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	085b      	lsrs	r3, r3, #1
 800501e:	3b01      	subs	r3, #1
 8005020:	041b      	lsls	r3, r3, #16
 8005022:	431a      	orrs	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	061b      	lsls	r3, r3, #24
 800502a:	431a      	orrs	r2, r3
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	071b      	lsls	r3, r3, #28
 8005030:	4943      	ldr	r1, [pc, #268]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005032:	4313      	orrs	r3, r2
 8005034:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005038:	4b41      	ldr	r3, [pc, #260]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800503a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800503e:	f023 021f 	bic.w	r2, r3, #31
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005046:	3b01      	subs	r3, #1
 8005048:	493d      	ldr	r1, [pc, #244]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800504a:	4313      	orrs	r3, r2
 800504c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005058:	2b00      	cmp	r3, #0
 800505a:	d029      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005060:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005064:	d124      	bne.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8005066:	4b36      	ldr	r3, [pc, #216]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8005068:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800506c:	0c1b      	lsrs	r3, r3, #16
 800506e:	f003 0303 	and.w	r3, r3, #3
 8005072:	3301      	adds	r3, #1
 8005074:	005b      	lsls	r3, r3, #1
 8005076:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005078:	4b31      	ldr	r3, [pc, #196]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800507a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800507e:	0f1b      	lsrs	r3, r3, #28
 8005080:	f003 0307 	and.w	r3, r3, #7
 8005084:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685a      	ldr	r2, [r3, #4]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	019b      	lsls	r3, r3, #6
 8005090:	431a      	orrs	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	68db      	ldr	r3, [r3, #12]
 8005096:	085b      	lsrs	r3, r3, #1
 8005098:	3b01      	subs	r3, #1
 800509a:	041b      	lsls	r3, r3, #16
 800509c:	431a      	orrs	r2, r3
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	061b      	lsls	r3, r3, #24
 80050a2:	431a      	orrs	r2, r3
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	071b      	lsls	r3, r3, #28
 80050a8:	4925      	ldr	r1, [pc, #148]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050aa:	4313      	orrs	r3, r2
 80050ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d016      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685a      	ldr	r2, [r3, #4]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	689b      	ldr	r3, [r3, #8]
 80050c4:	019b      	lsls	r3, r3, #6
 80050c6:	431a      	orrs	r2, r3
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	68db      	ldr	r3, [r3, #12]
 80050cc:	085b      	lsrs	r3, r3, #1
 80050ce:	3b01      	subs	r3, #1
 80050d0:	041b      	lsls	r3, r3, #16
 80050d2:	431a      	orrs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	061b      	lsls	r3, r3, #24
 80050da:	431a      	orrs	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	695b      	ldr	r3, [r3, #20]
 80050e0:	071b      	lsls	r3, r3, #28
 80050e2:	4917      	ldr	r1, [pc, #92]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80050e4:	4313      	orrs	r3, r2
 80050e6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80050ea:	4b16      	ldr	r3, [pc, #88]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80050ec:	2201      	movs	r2, #1
 80050ee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050f0:	f7fc f9fe 	bl	80014f0 <HAL_GetTick>
 80050f4:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050f6:	e008      	b.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80050f8:	f7fc f9fa 	bl	80014f0 <HAL_GetTick>
 80050fc:	4602      	mov	r2, r0
 80050fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005100:	1ad3      	subs	r3, r2, r3
 8005102:	2b02      	cmp	r3, #2
 8005104:	d901      	bls.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005106:	2303      	movs	r3, #3
 8005108:	e09f      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800510a:	4b0d      	ldr	r3, [pc, #52]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d0f0      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 8005116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005118:	2b01      	cmp	r3, #1
 800511a:	f040 8095 	bne.w	8005248 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800511e:	4b0a      	ldr	r3, [pc, #40]	@ (8005148 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8005120:	2200      	movs	r2, #0
 8005122:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005124:	f7fc f9e4 	bl	80014f0 <HAL_GetTick>
 8005128:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800512a:	e00f      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800512c:	f7fc f9e0 	bl	80014f0 <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	2b02      	cmp	r3, #2
 8005138:	d908      	bls.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800513a:	2303      	movs	r3, #3
 800513c:	e085      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x642>
 800513e:	bf00      	nop
 8005140:	40023800 	.word	0x40023800
 8005144:	42470068 	.word	0x42470068
 8005148:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800514c:	4b41      	ldr	r3, [pc, #260]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005154:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005158:	d0e8      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0304 	and.w	r3, r3, #4
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800516a:	2b00      	cmp	r3, #0
 800516c:	d009      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8005176:	2b00      	cmp	r3, #0
 8005178:	d02b      	beq.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800517e:	2b00      	cmp	r3, #0
 8005180:	d127      	bne.n	80051d2 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8005182:	4b34      	ldr	r3, [pc, #208]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005188:	0c1b      	lsrs	r3, r3, #16
 800518a:	f003 0303 	and.w	r3, r3, #3
 800518e:	3301      	adds	r3, #1
 8005190:	005b      	lsls	r3, r3, #1
 8005192:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	699a      	ldr	r2, [r3, #24]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	69db      	ldr	r3, [r3, #28]
 800519c:	019b      	lsls	r3, r3, #6
 800519e:	431a      	orrs	r2, r3
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	085b      	lsrs	r3, r3, #1
 80051a4:	3b01      	subs	r3, #1
 80051a6:	041b      	lsls	r3, r3, #16
 80051a8:	431a      	orrs	r2, r3
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ae:	061b      	lsls	r3, r3, #24
 80051b0:	4928      	ldr	r1, [pc, #160]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80051b8:	4b26      	ldr	r3, [pc, #152]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80051ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80051be:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c6:	3b01      	subs	r3, #1
 80051c8:	021b      	lsls	r3, r3, #8
 80051ca:	4922      	ldr	r1, [pc, #136]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80051cc:	4313      	orrs	r3, r2
 80051ce:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d01d      	beq.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051e6:	d118      	bne.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80051e8:	4b1a      	ldr	r3, [pc, #104]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80051ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051ee:	0e1b      	lsrs	r3, r3, #24
 80051f0:	f003 030f 	and.w	r3, r3, #15
 80051f4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	699a      	ldr	r2, [r3, #24]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	69db      	ldr	r3, [r3, #28]
 80051fe:	019b      	lsls	r3, r3, #6
 8005200:	431a      	orrs	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	085b      	lsrs	r3, r3, #1
 8005208:	3b01      	subs	r3, #1
 800520a:	041b      	lsls	r3, r3, #16
 800520c:	431a      	orrs	r2, r3
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	061b      	lsls	r3, r3, #24
 8005212:	4910      	ldr	r1, [pc, #64]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8005214:	4313      	orrs	r3, r2
 8005216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800521a:	4b0f      	ldr	r3, [pc, #60]	@ (8005258 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 800521c:	2201      	movs	r2, #1
 800521e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005220:	f7fc f966 	bl	80014f0 <HAL_GetTick>
 8005224:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005226:	e008      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005228:	f7fc f962 	bl	80014f0 <HAL_GetTick>
 800522c:	4602      	mov	r2, r0
 800522e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005230:	1ad3      	subs	r3, r2, r3
 8005232:	2b02      	cmp	r3, #2
 8005234:	d901      	bls.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005236:	2303      	movs	r3, #3
 8005238:	e007      	b.n	800524a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800523a:	4b06      	ldr	r3, [pc, #24]	@ (8005254 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005242:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005246:	d1ef      	bne.n	8005228 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3730      	adds	r7, #48	@ 0x30
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	40023800 	.word	0x40023800
 8005258:	42470070 	.word	0x42470070

0800525c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800525c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005260:	b0ae      	sub	sp, #184	@ 0xb8
 8005262:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005264:	2300      	movs	r3, #0
 8005266:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800526a:	2300      	movs	r3, #0
 800526c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005270:	2300      	movs	r3, #0
 8005272:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005276:	2300      	movs	r3, #0
 8005278:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800527c:	2300      	movs	r3, #0
 800527e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005282:	4bcb      	ldr	r3, [pc, #812]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x354>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	f003 030c 	and.w	r3, r3, #12
 800528a:	2b0c      	cmp	r3, #12
 800528c:	f200 8206 	bhi.w	800569c <HAL_RCC_GetSysClockFreq+0x440>
 8005290:	a201      	add	r2, pc, #4	@ (adr r2, 8005298 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005296:	bf00      	nop
 8005298:	080052cd 	.word	0x080052cd
 800529c:	0800569d 	.word	0x0800569d
 80052a0:	0800569d 	.word	0x0800569d
 80052a4:	0800569d 	.word	0x0800569d
 80052a8:	080052d5 	.word	0x080052d5
 80052ac:	0800569d 	.word	0x0800569d
 80052b0:	0800569d 	.word	0x0800569d
 80052b4:	0800569d 	.word	0x0800569d
 80052b8:	080052dd 	.word	0x080052dd
 80052bc:	0800569d 	.word	0x0800569d
 80052c0:	0800569d 	.word	0x0800569d
 80052c4:	0800569d 	.word	0x0800569d
 80052c8:	080054cd 	.word	0x080054cd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052cc:	4bb9      	ldr	r3, [pc, #740]	@ (80055b4 <HAL_RCC_GetSysClockFreq+0x358>)
 80052ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80052d2:	e1e7      	b.n	80056a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052d4:	4bb8      	ldr	r3, [pc, #736]	@ (80055b8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80052d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80052da:	e1e3      	b.n	80056a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052dc:	4bb4      	ldr	r3, [pc, #720]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80052e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052e8:	4bb1      	ldr	r3, [pc, #708]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d071      	beq.n	80053d8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052f4:	4bae      	ldr	r3, [pc, #696]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	099b      	lsrs	r3, r3, #6
 80052fa:	2200      	movs	r2, #0
 80052fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005300:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005304:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005308:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800530c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005310:	2300      	movs	r3, #0
 8005312:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005316:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800531a:	4622      	mov	r2, r4
 800531c:	462b      	mov	r3, r5
 800531e:	f04f 0000 	mov.w	r0, #0
 8005322:	f04f 0100 	mov.w	r1, #0
 8005326:	0159      	lsls	r1, r3, #5
 8005328:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800532c:	0150      	lsls	r0, r2, #5
 800532e:	4602      	mov	r2, r0
 8005330:	460b      	mov	r3, r1
 8005332:	4621      	mov	r1, r4
 8005334:	1a51      	subs	r1, r2, r1
 8005336:	6439      	str	r1, [r7, #64]	@ 0x40
 8005338:	4629      	mov	r1, r5
 800533a:	eb63 0301 	sbc.w	r3, r3, r1
 800533e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005340:	f04f 0200 	mov.w	r2, #0
 8005344:	f04f 0300 	mov.w	r3, #0
 8005348:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800534c:	4649      	mov	r1, r9
 800534e:	018b      	lsls	r3, r1, #6
 8005350:	4641      	mov	r1, r8
 8005352:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005356:	4641      	mov	r1, r8
 8005358:	018a      	lsls	r2, r1, #6
 800535a:	4641      	mov	r1, r8
 800535c:	1a51      	subs	r1, r2, r1
 800535e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005360:	4649      	mov	r1, r9
 8005362:	eb63 0301 	sbc.w	r3, r3, r1
 8005366:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005368:	f04f 0200 	mov.w	r2, #0
 800536c:	f04f 0300 	mov.w	r3, #0
 8005370:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005374:	4649      	mov	r1, r9
 8005376:	00cb      	lsls	r3, r1, #3
 8005378:	4641      	mov	r1, r8
 800537a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800537e:	4641      	mov	r1, r8
 8005380:	00ca      	lsls	r2, r1, #3
 8005382:	4610      	mov	r0, r2
 8005384:	4619      	mov	r1, r3
 8005386:	4603      	mov	r3, r0
 8005388:	4622      	mov	r2, r4
 800538a:	189b      	adds	r3, r3, r2
 800538c:	633b      	str	r3, [r7, #48]	@ 0x30
 800538e:	462b      	mov	r3, r5
 8005390:	460a      	mov	r2, r1
 8005392:	eb42 0303 	adc.w	r3, r2, r3
 8005396:	637b      	str	r3, [r7, #52]	@ 0x34
 8005398:	f04f 0200 	mov.w	r2, #0
 800539c:	f04f 0300 	mov.w	r3, #0
 80053a0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80053a4:	4629      	mov	r1, r5
 80053a6:	024b      	lsls	r3, r1, #9
 80053a8:	4621      	mov	r1, r4
 80053aa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80053ae:	4621      	mov	r1, r4
 80053b0:	024a      	lsls	r2, r1, #9
 80053b2:	4610      	mov	r0, r2
 80053b4:	4619      	mov	r1, r3
 80053b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053ba:	2200      	movs	r2, #0
 80053bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80053c0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80053c4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80053c8:	f7fb f84e 	bl	8000468 <__aeabi_uldivmod>
 80053cc:	4602      	mov	r2, r0
 80053ce:	460b      	mov	r3, r1
 80053d0:	4613      	mov	r3, r2
 80053d2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053d6:	e067      	b.n	80054a8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053d8:	4b75      	ldr	r3, [pc, #468]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	099b      	lsrs	r3, r3, #6
 80053de:	2200      	movs	r2, #0
 80053e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80053e4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80053e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80053ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80053f2:	2300      	movs	r3, #0
 80053f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80053f6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80053fa:	4622      	mov	r2, r4
 80053fc:	462b      	mov	r3, r5
 80053fe:	f04f 0000 	mov.w	r0, #0
 8005402:	f04f 0100 	mov.w	r1, #0
 8005406:	0159      	lsls	r1, r3, #5
 8005408:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800540c:	0150      	lsls	r0, r2, #5
 800540e:	4602      	mov	r2, r0
 8005410:	460b      	mov	r3, r1
 8005412:	4621      	mov	r1, r4
 8005414:	1a51      	subs	r1, r2, r1
 8005416:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005418:	4629      	mov	r1, r5
 800541a:	eb63 0301 	sbc.w	r3, r3, r1
 800541e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005420:	f04f 0200 	mov.w	r2, #0
 8005424:	f04f 0300 	mov.w	r3, #0
 8005428:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800542c:	4649      	mov	r1, r9
 800542e:	018b      	lsls	r3, r1, #6
 8005430:	4641      	mov	r1, r8
 8005432:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005436:	4641      	mov	r1, r8
 8005438:	018a      	lsls	r2, r1, #6
 800543a:	4641      	mov	r1, r8
 800543c:	ebb2 0a01 	subs.w	sl, r2, r1
 8005440:	4649      	mov	r1, r9
 8005442:	eb63 0b01 	sbc.w	fp, r3, r1
 8005446:	f04f 0200 	mov.w	r2, #0
 800544a:	f04f 0300 	mov.w	r3, #0
 800544e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005452:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005456:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800545a:	4692      	mov	sl, r2
 800545c:	469b      	mov	fp, r3
 800545e:	4623      	mov	r3, r4
 8005460:	eb1a 0303 	adds.w	r3, sl, r3
 8005464:	623b      	str	r3, [r7, #32]
 8005466:	462b      	mov	r3, r5
 8005468:	eb4b 0303 	adc.w	r3, fp, r3
 800546c:	627b      	str	r3, [r7, #36]	@ 0x24
 800546e:	f04f 0200 	mov.w	r2, #0
 8005472:	f04f 0300 	mov.w	r3, #0
 8005476:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800547a:	4629      	mov	r1, r5
 800547c:	028b      	lsls	r3, r1, #10
 800547e:	4621      	mov	r1, r4
 8005480:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005484:	4621      	mov	r1, r4
 8005486:	028a      	lsls	r2, r1, #10
 8005488:	4610      	mov	r0, r2
 800548a:	4619      	mov	r1, r3
 800548c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005490:	2200      	movs	r2, #0
 8005492:	673b      	str	r3, [r7, #112]	@ 0x70
 8005494:	677a      	str	r2, [r7, #116]	@ 0x74
 8005496:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800549a:	f7fa ffe5 	bl	8000468 <__aeabi_uldivmod>
 800549e:	4602      	mov	r2, r0
 80054a0:	460b      	mov	r3, r1
 80054a2:	4613      	mov	r3, r2
 80054a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80054a8:	4b41      	ldr	r3, [pc, #260]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	0c1b      	lsrs	r3, r3, #16
 80054ae:	f003 0303 	and.w	r3, r3, #3
 80054b2:	3301      	adds	r3, #1
 80054b4:	005b      	lsls	r3, r3, #1
 80054b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80054ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80054be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80054c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80054ca:	e0eb      	b.n	80056a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054cc:	4b38      	ldr	r3, [pc, #224]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054d8:	4b35      	ldr	r3, [pc, #212]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d06b      	beq.n	80055bc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054e4:	4b32      	ldr	r3, [pc, #200]	@ (80055b0 <HAL_RCC_GetSysClockFreq+0x354>)
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	099b      	lsrs	r3, r3, #6
 80054ea:	2200      	movs	r2, #0
 80054ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80054f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80054f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054f6:	663b      	str	r3, [r7, #96]	@ 0x60
 80054f8:	2300      	movs	r3, #0
 80054fa:	667b      	str	r3, [r7, #100]	@ 0x64
 80054fc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005500:	4622      	mov	r2, r4
 8005502:	462b      	mov	r3, r5
 8005504:	f04f 0000 	mov.w	r0, #0
 8005508:	f04f 0100 	mov.w	r1, #0
 800550c:	0159      	lsls	r1, r3, #5
 800550e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005512:	0150      	lsls	r0, r2, #5
 8005514:	4602      	mov	r2, r0
 8005516:	460b      	mov	r3, r1
 8005518:	4621      	mov	r1, r4
 800551a:	1a51      	subs	r1, r2, r1
 800551c:	61b9      	str	r1, [r7, #24]
 800551e:	4629      	mov	r1, r5
 8005520:	eb63 0301 	sbc.w	r3, r3, r1
 8005524:	61fb      	str	r3, [r7, #28]
 8005526:	f04f 0200 	mov.w	r2, #0
 800552a:	f04f 0300 	mov.w	r3, #0
 800552e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005532:	4659      	mov	r1, fp
 8005534:	018b      	lsls	r3, r1, #6
 8005536:	4651      	mov	r1, sl
 8005538:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800553c:	4651      	mov	r1, sl
 800553e:	018a      	lsls	r2, r1, #6
 8005540:	4651      	mov	r1, sl
 8005542:	ebb2 0801 	subs.w	r8, r2, r1
 8005546:	4659      	mov	r1, fp
 8005548:	eb63 0901 	sbc.w	r9, r3, r1
 800554c:	f04f 0200 	mov.w	r2, #0
 8005550:	f04f 0300 	mov.w	r3, #0
 8005554:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005558:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800555c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005560:	4690      	mov	r8, r2
 8005562:	4699      	mov	r9, r3
 8005564:	4623      	mov	r3, r4
 8005566:	eb18 0303 	adds.w	r3, r8, r3
 800556a:	613b      	str	r3, [r7, #16]
 800556c:	462b      	mov	r3, r5
 800556e:	eb49 0303 	adc.w	r3, r9, r3
 8005572:	617b      	str	r3, [r7, #20]
 8005574:	f04f 0200 	mov.w	r2, #0
 8005578:	f04f 0300 	mov.w	r3, #0
 800557c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005580:	4629      	mov	r1, r5
 8005582:	024b      	lsls	r3, r1, #9
 8005584:	4621      	mov	r1, r4
 8005586:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800558a:	4621      	mov	r1, r4
 800558c:	024a      	lsls	r2, r1, #9
 800558e:	4610      	mov	r0, r2
 8005590:	4619      	mov	r1, r3
 8005592:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005596:	2200      	movs	r2, #0
 8005598:	65bb      	str	r3, [r7, #88]	@ 0x58
 800559a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800559c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80055a0:	f7fa ff62 	bl	8000468 <__aeabi_uldivmod>
 80055a4:	4602      	mov	r2, r0
 80055a6:	460b      	mov	r3, r1
 80055a8:	4613      	mov	r3, r2
 80055aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80055ae:	e065      	b.n	800567c <HAL_RCC_GetSysClockFreq+0x420>
 80055b0:	40023800 	.word	0x40023800
 80055b4:	00f42400 	.word	0x00f42400
 80055b8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055bc:	4b3d      	ldr	r3, [pc, #244]	@ (80056b4 <HAL_RCC_GetSysClockFreq+0x458>)
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	099b      	lsrs	r3, r3, #6
 80055c2:	2200      	movs	r2, #0
 80055c4:	4618      	mov	r0, r3
 80055c6:	4611      	mov	r1, r2
 80055c8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80055cc:	653b      	str	r3, [r7, #80]	@ 0x50
 80055ce:	2300      	movs	r3, #0
 80055d0:	657b      	str	r3, [r7, #84]	@ 0x54
 80055d2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80055d6:	4642      	mov	r2, r8
 80055d8:	464b      	mov	r3, r9
 80055da:	f04f 0000 	mov.w	r0, #0
 80055de:	f04f 0100 	mov.w	r1, #0
 80055e2:	0159      	lsls	r1, r3, #5
 80055e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055e8:	0150      	lsls	r0, r2, #5
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4641      	mov	r1, r8
 80055f0:	1a51      	subs	r1, r2, r1
 80055f2:	60b9      	str	r1, [r7, #8]
 80055f4:	4649      	mov	r1, r9
 80055f6:	eb63 0301 	sbc.w	r3, r3, r1
 80055fa:	60fb      	str	r3, [r7, #12]
 80055fc:	f04f 0200 	mov.w	r2, #0
 8005600:	f04f 0300 	mov.w	r3, #0
 8005604:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005608:	4659      	mov	r1, fp
 800560a:	018b      	lsls	r3, r1, #6
 800560c:	4651      	mov	r1, sl
 800560e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005612:	4651      	mov	r1, sl
 8005614:	018a      	lsls	r2, r1, #6
 8005616:	4651      	mov	r1, sl
 8005618:	1a54      	subs	r4, r2, r1
 800561a:	4659      	mov	r1, fp
 800561c:	eb63 0501 	sbc.w	r5, r3, r1
 8005620:	f04f 0200 	mov.w	r2, #0
 8005624:	f04f 0300 	mov.w	r3, #0
 8005628:	00eb      	lsls	r3, r5, #3
 800562a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800562e:	00e2      	lsls	r2, r4, #3
 8005630:	4614      	mov	r4, r2
 8005632:	461d      	mov	r5, r3
 8005634:	4643      	mov	r3, r8
 8005636:	18e3      	adds	r3, r4, r3
 8005638:	603b      	str	r3, [r7, #0]
 800563a:	464b      	mov	r3, r9
 800563c:	eb45 0303 	adc.w	r3, r5, r3
 8005640:	607b      	str	r3, [r7, #4]
 8005642:	f04f 0200 	mov.w	r2, #0
 8005646:	f04f 0300 	mov.w	r3, #0
 800564a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800564e:	4629      	mov	r1, r5
 8005650:	028b      	lsls	r3, r1, #10
 8005652:	4621      	mov	r1, r4
 8005654:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005658:	4621      	mov	r1, r4
 800565a:	028a      	lsls	r2, r1, #10
 800565c:	4610      	mov	r0, r2
 800565e:	4619      	mov	r1, r3
 8005660:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005664:	2200      	movs	r2, #0
 8005666:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005668:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800566a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800566e:	f7fa fefb 	bl	8000468 <__aeabi_uldivmod>
 8005672:	4602      	mov	r2, r0
 8005674:	460b      	mov	r3, r1
 8005676:	4613      	mov	r3, r2
 8005678:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800567c:	4b0d      	ldr	r3, [pc, #52]	@ (80056b4 <HAL_RCC_GetSysClockFreq+0x458>)
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	0f1b      	lsrs	r3, r3, #28
 8005682:	f003 0307 	and.w	r3, r3, #7
 8005686:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800568a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800568e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005692:	fbb2 f3f3 	udiv	r3, r2, r3
 8005696:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800569a:	e003      	b.n	80056a4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800569c:	4b06      	ldr	r3, [pc, #24]	@ (80056b8 <HAL_RCC_GetSysClockFreq+0x45c>)
 800569e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80056a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	37b8      	adds	r7, #184	@ 0xb8
 80056ac:	46bd      	mov	sp, r7
 80056ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056b2:	bf00      	nop
 80056b4:	40023800 	.word	0x40023800
 80056b8:	00f42400 	.word	0x00f42400

080056bc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d101      	bne.n	80056ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e28d      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0301 	and.w	r3, r3, #1
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	f000 8083 	beq.w	80057e2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80056dc:	4b94      	ldr	r3, [pc, #592]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	f003 030c 	and.w	r3, r3, #12
 80056e4:	2b04      	cmp	r3, #4
 80056e6:	d019      	beq.n	800571c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80056e8:	4b91      	ldr	r3, [pc, #580]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f003 030c 	and.w	r3, r3, #12
        || \
 80056f0:	2b08      	cmp	r3, #8
 80056f2:	d106      	bne.n	8005702 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80056f4:	4b8e      	ldr	r3, [pc, #568]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005700:	d00c      	beq.n	800571c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005702:	4b8b      	ldr	r3, [pc, #556]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800570a:	2b0c      	cmp	r3, #12
 800570c:	d112      	bne.n	8005734 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800570e:	4b88      	ldr	r3, [pc, #544]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005716:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800571a:	d10b      	bne.n	8005734 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800571c:	4b84      	ldr	r3, [pc, #528]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d05b      	beq.n	80057e0 <HAL_RCC_OscConfig+0x124>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d157      	bne.n	80057e0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	e25a      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800573c:	d106      	bne.n	800574c <HAL_RCC_OscConfig+0x90>
 800573e:	4b7c      	ldr	r3, [pc, #496]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a7b      	ldr	r2, [pc, #492]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	e01d      	b.n	8005788 <HAL_RCC_OscConfig+0xcc>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005754:	d10c      	bne.n	8005770 <HAL_RCC_OscConfig+0xb4>
 8005756:	4b76      	ldr	r3, [pc, #472]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	4a75      	ldr	r2, [pc, #468]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 800575c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	4b73      	ldr	r3, [pc, #460]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	4a72      	ldr	r2, [pc, #456]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800576c:	6013      	str	r3, [r2, #0]
 800576e:	e00b      	b.n	8005788 <HAL_RCC_OscConfig+0xcc>
 8005770:	4b6f      	ldr	r3, [pc, #444]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a6e      	ldr	r2, [pc, #440]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005776:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800577a:	6013      	str	r3, [r2, #0]
 800577c:	4b6c      	ldr	r3, [pc, #432]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a6b      	ldr	r2, [pc, #428]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005782:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005786:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d013      	beq.n	80057b8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005790:	f7fb feae 	bl	80014f0 <HAL_GetTick>
 8005794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005796:	e008      	b.n	80057aa <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005798:	f7fb feaa 	bl	80014f0 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b64      	cmp	r3, #100	@ 0x64
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e21f      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057aa:	4b61      	ldr	r3, [pc, #388]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0f0      	beq.n	8005798 <HAL_RCC_OscConfig+0xdc>
 80057b6:	e014      	b.n	80057e2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b8:	f7fb fe9a 	bl	80014f0 <HAL_GetTick>
 80057bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057be:	e008      	b.n	80057d2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057c0:	f7fb fe96 	bl	80014f0 <HAL_GetTick>
 80057c4:	4602      	mov	r2, r0
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	1ad3      	subs	r3, r2, r3
 80057ca:	2b64      	cmp	r3, #100	@ 0x64
 80057cc:	d901      	bls.n	80057d2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e20b      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057d2:	4b57      	ldr	r3, [pc, #348]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1f0      	bne.n	80057c0 <HAL_RCC_OscConfig+0x104>
 80057de:	e000      	b.n	80057e2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d06f      	beq.n	80058ce <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80057ee:	4b50      	ldr	r3, [pc, #320]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f003 030c 	and.w	r3, r3, #12
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d017      	beq.n	800582a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80057fa:	4b4d      	ldr	r3, [pc, #308]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f003 030c 	and.w	r3, r3, #12
        || \
 8005802:	2b08      	cmp	r3, #8
 8005804:	d105      	bne.n	8005812 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005806:	4b4a      	ldr	r3, [pc, #296]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d00b      	beq.n	800582a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005812:	4b47      	ldr	r3, [pc, #284]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800581a:	2b0c      	cmp	r3, #12
 800581c:	d11c      	bne.n	8005858 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800581e:	4b44      	ldr	r3, [pc, #272]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d116      	bne.n	8005858 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800582a:	4b41      	ldr	r3, [pc, #260]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0302 	and.w	r3, r3, #2
 8005832:	2b00      	cmp	r3, #0
 8005834:	d005      	beq.n	8005842 <HAL_RCC_OscConfig+0x186>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	2b01      	cmp	r3, #1
 800583c:	d001      	beq.n	8005842 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e1d3      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005842:	4b3b      	ldr	r3, [pc, #236]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	00db      	lsls	r3, r3, #3
 8005850:	4937      	ldr	r1, [pc, #220]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005852:	4313      	orrs	r3, r2
 8005854:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005856:	e03a      	b.n	80058ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d020      	beq.n	80058a2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005860:	4b34      	ldr	r3, [pc, #208]	@ (8005934 <HAL_RCC_OscConfig+0x278>)
 8005862:	2201      	movs	r2, #1
 8005864:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005866:	f7fb fe43 	bl	80014f0 <HAL_GetTick>
 800586a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800586c:	e008      	b.n	8005880 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800586e:	f7fb fe3f 	bl	80014f0 <HAL_GetTick>
 8005872:	4602      	mov	r2, r0
 8005874:	693b      	ldr	r3, [r7, #16]
 8005876:	1ad3      	subs	r3, r2, r3
 8005878:	2b02      	cmp	r3, #2
 800587a:	d901      	bls.n	8005880 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800587c:	2303      	movs	r3, #3
 800587e:	e1b4      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005880:	4b2b      	ldr	r3, [pc, #172]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0302 	and.w	r3, r3, #2
 8005888:	2b00      	cmp	r3, #0
 800588a:	d0f0      	beq.n	800586e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800588c:	4b28      	ldr	r3, [pc, #160]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	00db      	lsls	r3, r3, #3
 800589a:	4925      	ldr	r1, [pc, #148]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 800589c:	4313      	orrs	r3, r2
 800589e:	600b      	str	r3, [r1, #0]
 80058a0:	e015      	b.n	80058ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058a2:	4b24      	ldr	r3, [pc, #144]	@ (8005934 <HAL_RCC_OscConfig+0x278>)
 80058a4:	2200      	movs	r2, #0
 80058a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058a8:	f7fb fe22 	bl	80014f0 <HAL_GetTick>
 80058ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058ae:	e008      	b.n	80058c2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058b0:	f7fb fe1e 	bl	80014f0 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d901      	bls.n	80058c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e193      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058c2:	4b1b      	ldr	r3, [pc, #108]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0302 	and.w	r3, r3, #2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1f0      	bne.n	80058b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0308 	and.w	r3, r3, #8
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d036      	beq.n	8005948 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	695b      	ldr	r3, [r3, #20]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d016      	beq.n	8005910 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058e2:	4b15      	ldr	r3, [pc, #84]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 80058e4:	2201      	movs	r2, #1
 80058e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058e8:	f7fb fe02 	bl	80014f0 <HAL_GetTick>
 80058ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ee:	e008      	b.n	8005902 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058f0:	f7fb fdfe 	bl	80014f0 <HAL_GetTick>
 80058f4:	4602      	mov	r2, r0
 80058f6:	693b      	ldr	r3, [r7, #16]
 80058f8:	1ad3      	subs	r3, r2, r3
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d901      	bls.n	8005902 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80058fe:	2303      	movs	r3, #3
 8005900:	e173      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005902:	4b0b      	ldr	r3, [pc, #44]	@ (8005930 <HAL_RCC_OscConfig+0x274>)
 8005904:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005906:	f003 0302 	and.w	r3, r3, #2
 800590a:	2b00      	cmp	r3, #0
 800590c:	d0f0      	beq.n	80058f0 <HAL_RCC_OscConfig+0x234>
 800590e:	e01b      	b.n	8005948 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005910:	4b09      	ldr	r3, [pc, #36]	@ (8005938 <HAL_RCC_OscConfig+0x27c>)
 8005912:	2200      	movs	r2, #0
 8005914:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005916:	f7fb fdeb 	bl	80014f0 <HAL_GetTick>
 800591a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800591c:	e00e      	b.n	800593c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800591e:	f7fb fde7 	bl	80014f0 <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	2b02      	cmp	r3, #2
 800592a:	d907      	bls.n	800593c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e15c      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
 8005930:	40023800 	.word	0x40023800
 8005934:	42470000 	.word	0x42470000
 8005938:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800593c:	4b8a      	ldr	r3, [pc, #552]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 800593e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005940:	f003 0302 	and.w	r3, r3, #2
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1ea      	bne.n	800591e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 0304 	and.w	r3, r3, #4
 8005950:	2b00      	cmp	r3, #0
 8005952:	f000 8097 	beq.w	8005a84 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005956:	2300      	movs	r3, #0
 8005958:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800595a:	4b83      	ldr	r3, [pc, #524]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 800595c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800595e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d10f      	bne.n	8005986 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005966:	2300      	movs	r3, #0
 8005968:	60bb      	str	r3, [r7, #8]
 800596a:	4b7f      	ldr	r3, [pc, #508]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 800596c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596e:	4a7e      	ldr	r2, [pc, #504]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005970:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005974:	6413      	str	r3, [r2, #64]	@ 0x40
 8005976:	4b7c      	ldr	r3, [pc, #496]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800597a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800597e:	60bb      	str	r3, [r7, #8]
 8005980:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005982:	2301      	movs	r3, #1
 8005984:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005986:	4b79      	ldr	r3, [pc, #484]	@ (8005b6c <HAL_RCC_OscConfig+0x4b0>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800598e:	2b00      	cmp	r3, #0
 8005990:	d118      	bne.n	80059c4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005992:	4b76      	ldr	r3, [pc, #472]	@ (8005b6c <HAL_RCC_OscConfig+0x4b0>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a75      	ldr	r2, [pc, #468]	@ (8005b6c <HAL_RCC_OscConfig+0x4b0>)
 8005998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800599c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800599e:	f7fb fda7 	bl	80014f0 <HAL_GetTick>
 80059a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059a4:	e008      	b.n	80059b8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059a6:	f7fb fda3 	bl	80014f0 <HAL_GetTick>
 80059aa:	4602      	mov	r2, r0
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d901      	bls.n	80059b8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	e118      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059b8:	4b6c      	ldr	r3, [pc, #432]	@ (8005b6c <HAL_RCC_OscConfig+0x4b0>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d0f0      	beq.n	80059a6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d106      	bne.n	80059da <HAL_RCC_OscConfig+0x31e>
 80059cc:	4b66      	ldr	r3, [pc, #408]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 80059ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d0:	4a65      	ldr	r2, [pc, #404]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 80059d2:	f043 0301 	orr.w	r3, r3, #1
 80059d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80059d8:	e01c      	b.n	8005a14 <HAL_RCC_OscConfig+0x358>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	2b05      	cmp	r3, #5
 80059e0:	d10c      	bne.n	80059fc <HAL_RCC_OscConfig+0x340>
 80059e2:	4b61      	ldr	r3, [pc, #388]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 80059e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e6:	4a60      	ldr	r2, [pc, #384]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 80059e8:	f043 0304 	orr.w	r3, r3, #4
 80059ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80059ee:	4b5e      	ldr	r3, [pc, #376]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 80059f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059f2:	4a5d      	ldr	r2, [pc, #372]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 80059f4:	f043 0301 	orr.w	r3, r3, #1
 80059f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80059fa:	e00b      	b.n	8005a14 <HAL_RCC_OscConfig+0x358>
 80059fc:	4b5a      	ldr	r3, [pc, #360]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 80059fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a00:	4a59      	ldr	r2, [pc, #356]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005a02:	f023 0301 	bic.w	r3, r3, #1
 8005a06:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a08:	4b57      	ldr	r3, [pc, #348]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005a0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a0c:	4a56      	ldr	r2, [pc, #344]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005a0e:	f023 0304 	bic.w	r3, r3, #4
 8005a12:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	689b      	ldr	r3, [r3, #8]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d015      	beq.n	8005a48 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a1c:	f7fb fd68 	bl	80014f0 <HAL_GetTick>
 8005a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a22:	e00a      	b.n	8005a3a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a24:	f7fb fd64 	bl	80014f0 <HAL_GetTick>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	693b      	ldr	r3, [r7, #16]
 8005a2c:	1ad3      	subs	r3, r2, r3
 8005a2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d901      	bls.n	8005a3a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e0d7      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a3a:	4b4b      	ldr	r3, [pc, #300]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a3e:	f003 0302 	and.w	r3, r3, #2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d0ee      	beq.n	8005a24 <HAL_RCC_OscConfig+0x368>
 8005a46:	e014      	b.n	8005a72 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a48:	f7fb fd52 	bl	80014f0 <HAL_GetTick>
 8005a4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a4e:	e00a      	b.n	8005a66 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a50:	f7fb fd4e 	bl	80014f0 <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d901      	bls.n	8005a66 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005a62:	2303      	movs	r3, #3
 8005a64:	e0c1      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a66:	4b40      	ldr	r3, [pc, #256]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005a68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a6a:	f003 0302 	and.w	r3, r3, #2
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1ee      	bne.n	8005a50 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a72:	7dfb      	ldrb	r3, [r7, #23]
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d105      	bne.n	8005a84 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a78:	4b3b      	ldr	r3, [pc, #236]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a7c:	4a3a      	ldr	r2, [pc, #232]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005a7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a82:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	699b      	ldr	r3, [r3, #24]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	f000 80ad 	beq.w	8005be8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a8e:	4b36      	ldr	r3, [pc, #216]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f003 030c 	and.w	r3, r3, #12
 8005a96:	2b08      	cmp	r3, #8
 8005a98:	d060      	beq.n	8005b5c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	699b      	ldr	r3, [r3, #24]
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d145      	bne.n	8005b2e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aa2:	4b33      	ldr	r3, [pc, #204]	@ (8005b70 <HAL_RCC_OscConfig+0x4b4>)
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa8:	f7fb fd22 	bl	80014f0 <HAL_GetTick>
 8005aac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aae:	e008      	b.n	8005ac2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ab0:	f7fb fd1e 	bl	80014f0 <HAL_GetTick>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	693b      	ldr	r3, [r7, #16]
 8005ab8:	1ad3      	subs	r3, r2, r3
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d901      	bls.n	8005ac2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005abe:	2303      	movs	r3, #3
 8005ac0:	e093      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ac2:	4b29      	ldr	r3, [pc, #164]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d1f0      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	69da      	ldr	r2, [r3, #28]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a1b      	ldr	r3, [r3, #32]
 8005ad6:	431a      	orrs	r2, r3
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005adc:	019b      	lsls	r3, r3, #6
 8005ade:	431a      	orrs	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae4:	085b      	lsrs	r3, r3, #1
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	041b      	lsls	r3, r3, #16
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af0:	061b      	lsls	r3, r3, #24
 8005af2:	431a      	orrs	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af8:	071b      	lsls	r3, r3, #28
 8005afa:	491b      	ldr	r1, [pc, #108]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005afc:	4313      	orrs	r3, r2
 8005afe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b00:	4b1b      	ldr	r3, [pc, #108]	@ (8005b70 <HAL_RCC_OscConfig+0x4b4>)
 8005b02:	2201      	movs	r2, #1
 8005b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b06:	f7fb fcf3 	bl	80014f0 <HAL_GetTick>
 8005b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b0c:	e008      	b.n	8005b20 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b0e:	f7fb fcef 	bl	80014f0 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d901      	bls.n	8005b20 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e064      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b20:	4b11      	ldr	r3, [pc, #68]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0f0      	beq.n	8005b0e <HAL_RCC_OscConfig+0x452>
 8005b2c:	e05c      	b.n	8005be8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b2e:	4b10      	ldr	r3, [pc, #64]	@ (8005b70 <HAL_RCC_OscConfig+0x4b4>)
 8005b30:	2200      	movs	r2, #0
 8005b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b34:	f7fb fcdc 	bl	80014f0 <HAL_GetTick>
 8005b38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b3a:	e008      	b.n	8005b4e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b3c:	f7fb fcd8 	bl	80014f0 <HAL_GetTick>
 8005b40:	4602      	mov	r2, r0
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	1ad3      	subs	r3, r2, r3
 8005b46:	2b02      	cmp	r3, #2
 8005b48:	d901      	bls.n	8005b4e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e04d      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b4e:	4b06      	ldr	r3, [pc, #24]	@ (8005b68 <HAL_RCC_OscConfig+0x4ac>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1f0      	bne.n	8005b3c <HAL_RCC_OscConfig+0x480>
 8005b5a:	e045      	b.n	8005be8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	699b      	ldr	r3, [r3, #24]
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d107      	bne.n	8005b74 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	e040      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
 8005b68:	40023800 	.word	0x40023800
 8005b6c:	40007000 	.word	0x40007000
 8005b70:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b74:	4b1f      	ldr	r3, [pc, #124]	@ (8005bf4 <HAL_RCC_OscConfig+0x538>)
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	699b      	ldr	r3, [r3, #24]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d030      	beq.n	8005be4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d129      	bne.n	8005be4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d122      	bne.n	8005be4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b9e:	68fa      	ldr	r2, [r7, #12]
 8005ba0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ba4:	4013      	ands	r3, r2
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005baa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d119      	bne.n	8005be4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bba:	085b      	lsrs	r3, r3, #1
 8005bbc:	3b01      	subs	r3, #1
 8005bbe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005bc0:	429a      	cmp	r2, r3
 8005bc2:	d10f      	bne.n	8005be4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d107      	bne.n	8005be4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bde:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005be0:	429a      	cmp	r2, r3
 8005be2:	d001      	beq.n	8005be8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e000      	b.n	8005bea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3718      	adds	r7, #24
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}
 8005bf2:	bf00      	nop
 8005bf4:	40023800 	.word	0x40023800

08005bf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b082      	sub	sp, #8
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e04c      	b.n	8005ca4 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d111      	bne.n	8005c3a <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f000 fad0 	bl	80061c4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d102      	bne.n	8005c32 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a1f      	ldr	r2, [pc, #124]	@ (8005cac <HAL_TIM_Base_Init+0xb4>)
 8005c30:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c36:	6878      	ldr	r0, [r7, #4]
 8005c38:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2202      	movs	r2, #2
 8005c3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	3304      	adds	r3, #4
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	4610      	mov	r0, r2
 8005c4e:	f000 fa13 	bl	8006078 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2201      	movs	r2, #1
 8005c56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2201      	movs	r2, #1
 8005c5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2201      	movs	r2, #1
 8005c86:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005ca2:	2300      	movs	r3, #0
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3708      	adds	r7, #8
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}
 8005cac:	08005cb1 	.word	0x08005cb1

08005cb0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d001      	beq.n	8005cdc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005cd8:	2301      	movs	r3, #1
 8005cda:	e04e      	b.n	8005d7a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2202      	movs	r2, #2
 8005ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f042 0201 	orr.w	r2, r2, #1
 8005cf2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a23      	ldr	r2, [pc, #140]	@ (8005d88 <HAL_TIM_Base_Start_IT+0xc4>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d022      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x80>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d06:	d01d      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x80>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a1f      	ldr	r2, [pc, #124]	@ (8005d8c <HAL_TIM_Base_Start_IT+0xc8>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d018      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x80>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a1e      	ldr	r2, [pc, #120]	@ (8005d90 <HAL_TIM_Base_Start_IT+0xcc>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d013      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x80>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a1c      	ldr	r2, [pc, #112]	@ (8005d94 <HAL_TIM_Base_Start_IT+0xd0>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d00e      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x80>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8005d98 <HAL_TIM_Base_Start_IT+0xd4>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d009      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x80>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a19      	ldr	r2, [pc, #100]	@ (8005d9c <HAL_TIM_Base_Start_IT+0xd8>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d004      	beq.n	8005d44 <HAL_TIM_Base_Start_IT+0x80>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a18      	ldr	r2, [pc, #96]	@ (8005da0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d111      	bne.n	8005d68 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 0307 	and.w	r3, r3, #7
 8005d4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	2b06      	cmp	r3, #6
 8005d54:	d010      	beq.n	8005d78 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	f042 0201 	orr.w	r2, r2, #1
 8005d64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d66:	e007      	b.n	8005d78 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681a      	ldr	r2, [r3, #0]
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f042 0201 	orr.w	r2, r2, #1
 8005d76:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	3714      	adds	r7, #20
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	40010000 	.word	0x40010000
 8005d8c:	40000400 	.word	0x40000400
 8005d90:	40000800 	.word	0x40000800
 8005d94:	40000c00 	.word	0x40000c00
 8005d98:	40010400 	.word	0x40010400
 8005d9c:	40014000 	.word	0x40014000
 8005da0:	40001800 	.word	0x40001800

08005da4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b084      	sub	sp, #16
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d026      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d021      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f06f 0202 	mvn.w	r2, #2
 8005dd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	699b      	ldr	r3, [r3, #24]
 8005de6:	f003 0303 	and.w	r3, r3, #3
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d005      	beq.n	8005dfa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	4798      	blx	r3
 8005df8:	e009      	b.n	8005e0e <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d026      	beq.n	8005e6c <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f003 0304 	and.w	r3, r3, #4
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d021      	beq.n	8005e6c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f06f 0204 	mvn.w	r2, #4
 8005e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2202      	movs	r2, #2
 8005e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d005      	beq.n	8005e52 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	4798      	blx	r3
 8005e50:	e009      	b.n	8005e66 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	f003 0308 	and.w	r3, r3, #8
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d026      	beq.n	8005ec4 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f003 0308 	and.w	r3, r3, #8
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d021      	beq.n	8005ec4 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f06f 0208 	mvn.w	r2, #8
 8005e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2204      	movs	r2, #4
 8005e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	69db      	ldr	r3, [r3, #28]
 8005e96:	f003 0303 	and.w	r3, r3, #3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d005      	beq.n	8005eaa <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ea4:	6878      	ldr	r0, [r7, #4]
 8005ea6:	4798      	blx	r3
 8005ea8:	e009      	b.n	8005ebe <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005eba:	6878      	ldr	r0, [r7, #4]
 8005ebc:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	f003 0310 	and.w	r3, r3, #16
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d026      	beq.n	8005f1c <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f003 0310 	and.w	r3, r3, #16
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d021      	beq.n	8005f1c <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f06f 0210 	mvn.w	r2, #16
 8005ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2208      	movs	r2, #8
 8005ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	69db      	ldr	r3, [r3, #28]
 8005eee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d005      	beq.n	8005f02 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	4798      	blx	r3
 8005f00:	e009      	b.n	8005f16 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f12:	6878      	ldr	r0, [r7, #4]
 8005f14:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	f003 0301 	and.w	r3, r3, #1
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00e      	beq.n	8005f44 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d009      	beq.n	8005f44 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f06f 0201 	mvn.w	r2, #1
 8005f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d00e      	beq.n	8005f6c <HAL_TIM_IRQHandler+0x1c8>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d009      	beq.n	8005f6c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005f60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005f6c:	68bb      	ldr	r3, [r7, #8]
 8005f6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d00e      	beq.n	8005f94 <HAL_TIM_IRQHandler+0x1f0>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d009      	beq.n	8005f94 <HAL_TIM_IRQHandler+0x1f0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	f003 0320 	and.w	r3, r3, #32
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d00e      	beq.n	8005fbc <HAL_TIM_IRQHandler+0x218>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f003 0320 	and.w	r3, r3, #32
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d009      	beq.n	8005fbc <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f06f 0220 	mvn.w	r2, #32
 8005fb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005fbc:	bf00      	nop
 8005fbe:	3710      	adds	r7, #16
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8005fcc:	bf00      	nop
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006008:	bf00      	nop
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006044:	bf00      	nop
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	4a43      	ldr	r2, [pc, #268]	@ (8006198 <TIM_Base_SetConfig+0x120>)
 800608c:	4293      	cmp	r3, r2
 800608e:	d013      	beq.n	80060b8 <TIM_Base_SetConfig+0x40>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006096:	d00f      	beq.n	80060b8 <TIM_Base_SetConfig+0x40>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a40      	ldr	r2, [pc, #256]	@ (800619c <TIM_Base_SetConfig+0x124>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d00b      	beq.n	80060b8 <TIM_Base_SetConfig+0x40>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	4a3f      	ldr	r2, [pc, #252]	@ (80061a0 <TIM_Base_SetConfig+0x128>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d007      	beq.n	80060b8 <TIM_Base_SetConfig+0x40>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	4a3e      	ldr	r2, [pc, #248]	@ (80061a4 <TIM_Base_SetConfig+0x12c>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d003      	beq.n	80060b8 <TIM_Base_SetConfig+0x40>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	4a3d      	ldr	r2, [pc, #244]	@ (80061a8 <TIM_Base_SetConfig+0x130>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d108      	bne.n	80060ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a32      	ldr	r2, [pc, #200]	@ (8006198 <TIM_Base_SetConfig+0x120>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d02b      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060d8:	d027      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	4a2f      	ldr	r2, [pc, #188]	@ (800619c <TIM_Base_SetConfig+0x124>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d023      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	4a2e      	ldr	r2, [pc, #184]	@ (80061a0 <TIM_Base_SetConfig+0x128>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d01f      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	4a2d      	ldr	r2, [pc, #180]	@ (80061a4 <TIM_Base_SetConfig+0x12c>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d01b      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	4a2c      	ldr	r2, [pc, #176]	@ (80061a8 <TIM_Base_SetConfig+0x130>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d017      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	4a2b      	ldr	r2, [pc, #172]	@ (80061ac <TIM_Base_SetConfig+0x134>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d013      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a2a      	ldr	r2, [pc, #168]	@ (80061b0 <TIM_Base_SetConfig+0x138>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d00f      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a29      	ldr	r2, [pc, #164]	@ (80061b4 <TIM_Base_SetConfig+0x13c>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d00b      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a28      	ldr	r2, [pc, #160]	@ (80061b8 <TIM_Base_SetConfig+0x140>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d007      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a27      	ldr	r2, [pc, #156]	@ (80061bc <TIM_Base_SetConfig+0x144>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d003      	beq.n	800612a <TIM_Base_SetConfig+0xb2>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a26      	ldr	r2, [pc, #152]	@ (80061c0 <TIM_Base_SetConfig+0x148>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d108      	bne.n	800613c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006130:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	68db      	ldr	r3, [r3, #12]
 8006136:	68fa      	ldr	r2, [r7, #12]
 8006138:	4313      	orrs	r3, r2
 800613a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	695b      	ldr	r3, [r3, #20]
 8006146:	4313      	orrs	r3, r2
 8006148:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	689a      	ldr	r2, [r3, #8]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	681a      	ldr	r2, [r3, #0]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	4a0e      	ldr	r2, [pc, #56]	@ (8006198 <TIM_Base_SetConfig+0x120>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d003      	beq.n	800616a <TIM_Base_SetConfig+0xf2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	4a10      	ldr	r2, [pc, #64]	@ (80061a8 <TIM_Base_SetConfig+0x130>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d103      	bne.n	8006172 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	691a      	ldr	r2, [r3, #16]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f043 0204 	orr.w	r2, r3, #4
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2201      	movs	r2, #1
 8006182:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	68fa      	ldr	r2, [r7, #12]
 8006188:	601a      	str	r2, [r3, #0]
}
 800618a:	bf00      	nop
 800618c:	3714      	adds	r7, #20
 800618e:	46bd      	mov	sp, r7
 8006190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006194:	4770      	bx	lr
 8006196:	bf00      	nop
 8006198:	40010000 	.word	0x40010000
 800619c:	40000400 	.word	0x40000400
 80061a0:	40000800 	.word	0x40000800
 80061a4:	40000c00 	.word	0x40000c00
 80061a8:	40010400 	.word	0x40010400
 80061ac:	40014000 	.word	0x40014000
 80061b0:	40014400 	.word	0x40014400
 80061b4:	40014800 	.word	0x40014800
 80061b8:	40001800 	.word	0x40001800
 80061bc:	40001c00 	.word	0x40001c00
 80061c0:	40002000 	.word	0x40002000

080061c4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b083      	sub	sp, #12
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a1c      	ldr	r2, [pc, #112]	@ (8006240 <TIM_ResetCallback+0x7c>)
 80061d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	4a1b      	ldr	r2, [pc, #108]	@ (8006244 <TIM_ResetCallback+0x80>)
 80061d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4a1a      	ldr	r2, [pc, #104]	@ (8006248 <TIM_ResetCallback+0x84>)
 80061e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	4a19      	ldr	r2, [pc, #100]	@ (800624c <TIM_ResetCallback+0x88>)
 80061e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	4a18      	ldr	r2, [pc, #96]	@ (8006250 <TIM_ResetCallback+0x8c>)
 80061f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	4a17      	ldr	r2, [pc, #92]	@ (8006254 <TIM_ResetCallback+0x90>)
 80061f8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a16      	ldr	r2, [pc, #88]	@ (8006258 <TIM_ResetCallback+0x94>)
 8006200:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a15      	ldr	r2, [pc, #84]	@ (800625c <TIM_ResetCallback+0x98>)
 8006208:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a14      	ldr	r2, [pc, #80]	@ (8006260 <TIM_ResetCallback+0x9c>)
 8006210:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a13      	ldr	r2, [pc, #76]	@ (8006264 <TIM_ResetCallback+0xa0>)
 8006218:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a12      	ldr	r2, [pc, #72]	@ (8006268 <TIM_ResetCallback+0xa4>)
 8006220:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a11      	ldr	r2, [pc, #68]	@ (800626c <TIM_ResetCallback+0xa8>)
 8006228:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	4a10      	ldr	r2, [pc, #64]	@ (8006270 <TIM_ResetCallback+0xac>)
 8006230:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8006234:	bf00      	nop
 8006236:	370c      	adds	r7, #12
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr
 8006240:	08000c0d 	.word	0x08000c0d
 8006244:	08005fc5 	.word	0x08005fc5
 8006248:	0800603d 	.word	0x0800603d
 800624c:	08006051 	.word	0x08006051
 8006250:	08005fed 	.word	0x08005fed
 8006254:	08006001 	.word	0x08006001
 8006258:	08005fd9 	.word	0x08005fd9
 800625c:	08006015 	.word	0x08006015
 8006260:	08006029 	.word	0x08006029
 8006264:	08006065 	.word	0x08006065
 8006268:	08006275 	.word	0x08006275
 800626c:	08006289 	.word	0x08006289
 8006270:	0800629d 	.word	0x0800629d

08006274 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800627c:	bf00      	nop
 800627e:	370c      	adds	r7, #12
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr

08006288 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006288:	b480      	push	{r7}
 800628a:	b083      	sub	sp, #12
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062a4:	bf00      	nop
 80062a6:	370c      	adds	r7, #12
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b082      	sub	sp, #8
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e04d      	b.n	800635e <HAL_UART_Init+0xae>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d111      	bne.n	80062f2 <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2200      	movs	r2, #0
 80062d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 fe20 	bl	8006f1c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d102      	bne.n	80062ea <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	4a20      	ldr	r2, [pc, #128]	@ (8006368 <HAL_UART_Init+0xb8>)
 80062e8:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2224      	movs	r2, #36	@ 0x24
 80062f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68da      	ldr	r2, [r3, #12]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006308:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f001 fa64 	bl	80077d8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	691a      	ldr	r2, [r3, #16]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800631e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	695a      	ldr	r2, [r3, #20]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800632e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68da      	ldr	r2, [r3, #12]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800633e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2220      	movs	r2, #32
 800634a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2220      	movs	r2, #32
 8006352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800635c:	2300      	movs	r3, #0
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	08000f89 	.word	0x08000f89

0800636c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800636c:	b480      	push	{r7}
 800636e:	b087      	sub	sp, #28
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	460b      	mov	r3, r1
 8006376:	607a      	str	r2, [r7, #4]
 8006378:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800637a:	2300      	movs	r3, #0
 800637c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d107      	bne.n	8006394 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006388:	f043 0220 	orr.w	r2, r3, #32
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e07c      	b.n	800648e <HAL_UART_RegisterCallback+0x122>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800639a:	b2db      	uxtb	r3, r3
 800639c:	2b20      	cmp	r3, #32
 800639e:	d150      	bne.n	8006442 <HAL_UART_RegisterCallback+0xd6>
  {
    switch (CallbackID)
 80063a0:	7afb      	ldrb	r3, [r7, #11]
 80063a2:	2b0c      	cmp	r3, #12
 80063a4:	d844      	bhi.n	8006430 <HAL_UART_RegisterCallback+0xc4>
 80063a6:	a201      	add	r2, pc, #4	@ (adr r2, 80063ac <HAL_UART_RegisterCallback+0x40>)
 80063a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ac:	080063e1 	.word	0x080063e1
 80063b0:	080063e9 	.word	0x080063e9
 80063b4:	080063f1 	.word	0x080063f1
 80063b8:	080063f9 	.word	0x080063f9
 80063bc:	08006401 	.word	0x08006401
 80063c0:	08006409 	.word	0x08006409
 80063c4:	08006411 	.word	0x08006411
 80063c8:	08006419 	.word	0x08006419
 80063cc:	08006431 	.word	0x08006431
 80063d0:	08006431 	.word	0x08006431
 80063d4:	08006431 	.word	0x08006431
 80063d8:	08006421 	.word	0x08006421
 80063dc:	08006429 	.word	0x08006429
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	649a      	str	r2, [r3, #72]	@ 0x48
        break;
 80063e6:	e051      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80063ee:	e04d      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80063f6:	e049      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80063fe:	e045      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006406:	e041      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800640e:	e03d      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006416:	e039      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800641e:	e035      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006426:	e031      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800642e:	e02d      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006434:	f043 0220 	orr.w	r2, r3, #32
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	75fb      	strb	r3, [r7, #23]
        break;
 8006440:	e024      	b.n	800648c <HAL_UART_RegisterCallback+0x120>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b00      	cmp	r3, #0
 800644c:	d116      	bne.n	800647c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 800644e:	7afb      	ldrb	r3, [r7, #11]
 8006450:	2b0b      	cmp	r3, #11
 8006452:	d002      	beq.n	800645a <HAL_UART_RegisterCallback+0xee>
 8006454:	2b0c      	cmp	r3, #12
 8006456:	d004      	beq.n	8006462 <HAL_UART_RegisterCallback+0xf6>
 8006458:	e007      	b.n	800646a <HAL_UART_RegisterCallback+0xfe>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006460:	e014      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	687a      	ldr	r2, [r7, #4]
 8006466:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006468:	e010      	b.n	800648c <HAL_UART_RegisterCallback+0x120>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800646e:	f043 0220 	orr.w	r2, r3, #32
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Return error status */
        status =  HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	75fb      	strb	r3, [r7, #23]
        break;
 800647a:	e007      	b.n	800648c <HAL_UART_RegisterCallback+0x120>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006480:	f043 0220 	orr.w	r2, r3, #32
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Return error status */
    status =  HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800648c:	7dfb      	ldrb	r3, [r7, #23]
}
 800648e:	4618      	mov	r0, r3
 8006490:	371c      	adds	r7, #28
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop

0800649c <HAL_UART_RegisterRxEventCallback>:
  * @param  huart     Uart handle
  * @param  pCallback Pointer to the Rx Event Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback)
{
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064a6:	2300      	movs	r3, #0
 80064a8:	73fb      	strb	r3, [r7, #15]

  if (pCallback == NULL)
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d107      	bne.n	80064c0 <HAL_UART_RegisterRxEventCallback+0x24>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064b4:	f043 0220 	orr.w	r2, r3, #32
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	645a      	str	r2, [r3, #68]	@ 0x44

    return HAL_ERROR;
 80064bc:	2301      	movs	r3, #1
 80064be:	e021      	b.n	8006504 <HAL_UART_RegisterRxEventCallback+0x68>
  }

  /* Process locked */
  __HAL_LOCK(huart);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d101      	bne.n	80064ce <HAL_UART_RegisterRxEventCallback+0x32>
 80064ca:	2302      	movs	r3, #2
 80064cc:	e01a      	b.n	8006504 <HAL_UART_RegisterRxEventCallback+0x68>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2201      	movs	r2, #1
 80064d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if (huart->gState == HAL_UART_STATE_READY)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	2b20      	cmp	r3, #32
 80064e0:	d103      	bne.n	80064ea <HAL_UART_RegisterRxEventCallback+0x4e>
  {
    huart->RxEventCallback = pCallback;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	683a      	ldr	r2, [r7, #0]
 80064e6:	66da      	str	r2, [r3, #108]	@ 0x6c
 80064e8:	e007      	b.n	80064fa <HAL_UART_RegisterRxEventCallback+0x5e>
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064ee:	f043 0220 	orr.w	r2, r3, #32
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	645a      	str	r2, [r3, #68]	@ 0x44

    status =  HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
 80064f8:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8006502:	7bfb      	ldrb	r3, [r7, #15]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3714      	adds	r7, #20
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006510:	b580      	push	{r7, lr}
 8006512:	b08a      	sub	sp, #40	@ 0x28
 8006514:	af02      	add	r7, sp, #8
 8006516:	60f8      	str	r0, [r7, #12]
 8006518:	60b9      	str	r1, [r7, #8]
 800651a:	603b      	str	r3, [r7, #0]
 800651c:	4613      	mov	r3, r2
 800651e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006520:	2300      	movs	r3, #0
 8006522:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800652a:	b2db      	uxtb	r3, r3
 800652c:	2b20      	cmp	r3, #32
 800652e:	d175      	bne.n	800661c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d002      	beq.n	800653c <HAL_UART_Transmit+0x2c>
 8006536:	88fb      	ldrh	r3, [r7, #6]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d101      	bne.n	8006540 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e06e      	b.n	800661e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2200      	movs	r2, #0
 8006544:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2221      	movs	r2, #33	@ 0x21
 800654a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800654e:	f7fa ffcf 	bl	80014f0 <HAL_GetTick>
 8006552:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	88fa      	ldrh	r2, [r7, #6]
 8006558:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	88fa      	ldrh	r2, [r7, #6]
 800655e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	689b      	ldr	r3, [r3, #8]
 8006564:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006568:	d108      	bne.n	800657c <HAL_UART_Transmit+0x6c>
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d104      	bne.n	800657c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006572:	2300      	movs	r3, #0
 8006574:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	61bb      	str	r3, [r7, #24]
 800657a:	e003      	b.n	8006584 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006580:	2300      	movs	r3, #0
 8006582:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006584:	e02e      	b.n	80065e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006586:	683b      	ldr	r3, [r7, #0]
 8006588:	9300      	str	r3, [sp, #0]
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	2200      	movs	r2, #0
 800658e:	2180      	movs	r1, #128	@ 0x80
 8006590:	68f8      	ldr	r0, [r7, #12]
 8006592:	f000 fe5b 	bl	800724c <UART_WaitOnFlagUntilTimeout>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d005      	beq.n	80065a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2220      	movs	r2, #32
 80065a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80065a4:	2303      	movs	r3, #3
 80065a6:	e03a      	b.n	800661e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80065a8:	69fb      	ldr	r3, [r7, #28]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d10b      	bne.n	80065c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	881b      	ldrh	r3, [r3, #0]
 80065b2:	461a      	mov	r2, r3
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	3302      	adds	r3, #2
 80065c2:	61bb      	str	r3, [r7, #24]
 80065c4:	e007      	b.n	80065d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80065c6:	69fb      	ldr	r3, [r7, #28]
 80065c8:	781a      	ldrb	r2, [r3, #0]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80065d0:	69fb      	ldr	r3, [r7, #28]
 80065d2:	3301      	adds	r3, #1
 80065d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80065da:	b29b      	uxth	r3, r3
 80065dc:	3b01      	subs	r3, #1
 80065de:	b29a      	uxth	r2, r3
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1cb      	bne.n	8006586 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	9300      	str	r3, [sp, #0]
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	2200      	movs	r2, #0
 80065f6:	2140      	movs	r1, #64	@ 0x40
 80065f8:	68f8      	ldr	r0, [r7, #12]
 80065fa:	f000 fe27 	bl	800724c <UART_WaitOnFlagUntilTimeout>
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d005      	beq.n	8006610 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2220      	movs	r2, #32
 8006608:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800660c:	2303      	movs	r3, #3
 800660e:	e006      	b.n	800661e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2220      	movs	r2, #32
 8006614:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006618:	2300      	movs	r3, #0
 800661a:	e000      	b.n	800661e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800661c:	2302      	movs	r3, #2
  }
}
 800661e:	4618      	mov	r0, r3
 8006620:	3720      	adds	r7, #32
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}

08006626 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006626:	b580      	push	{r7, lr}
 8006628:	b08a      	sub	sp, #40	@ 0x28
 800662a:	af02      	add	r7, sp, #8
 800662c:	60f8      	str	r0, [r7, #12]
 800662e:	60b9      	str	r1, [r7, #8]
 8006630:	603b      	str	r3, [r7, #0]
 8006632:	4613      	mov	r3, r2
 8006634:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006636:	2300      	movs	r3, #0
 8006638:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b20      	cmp	r3, #32
 8006644:	f040 8081 	bne.w	800674a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d002      	beq.n	8006654 <HAL_UART_Receive+0x2e>
 800664e:	88fb      	ldrh	r3, [r7, #6]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e079      	b.n	800674c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2200      	movs	r2, #0
 800665c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2222      	movs	r2, #34	@ 0x22
 8006662:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800666c:	f7fa ff40 	bl	80014f0 <HAL_GetTick>
 8006670:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	88fa      	ldrh	r2, [r7, #6]
 8006676:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	88fa      	ldrh	r2, [r7, #6]
 800667c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006686:	d108      	bne.n	800669a <HAL_UART_Receive+0x74>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d104      	bne.n	800669a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006690:	2300      	movs	r3, #0
 8006692:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	61bb      	str	r3, [r7, #24]
 8006698:	e003      	b.n	80066a2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800669e:	2300      	movs	r3, #0
 80066a0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80066a2:	e047      	b.n	8006734 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	9300      	str	r3, [sp, #0]
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	2200      	movs	r2, #0
 80066ac:	2120      	movs	r1, #32
 80066ae:	68f8      	ldr	r0, [r7, #12]
 80066b0:	f000 fdcc 	bl	800724c <UART_WaitOnFlagUntilTimeout>
 80066b4:	4603      	mov	r3, r0
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d005      	beq.n	80066c6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2220      	movs	r2, #32
 80066be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e042      	b.n	800674c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80066c6:	69fb      	ldr	r3, [r7, #28]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10c      	bne.n	80066e6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	b29b      	uxth	r3, r3
 80066d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066d8:	b29a      	uxth	r2, r3
 80066da:	69bb      	ldr	r3, [r7, #24]
 80066dc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80066de:	69bb      	ldr	r3, [r7, #24]
 80066e0:	3302      	adds	r3, #2
 80066e2:	61bb      	str	r3, [r7, #24]
 80066e4:	e01f      	b.n	8006726 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ee:	d007      	beq.n	8006700 <HAL_UART_Receive+0xda>
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10a      	bne.n	800670e <HAL_UART_Receive+0xe8>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	691b      	ldr	r3, [r3, #16]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d106      	bne.n	800670e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	b2da      	uxtb	r2, r3
 8006708:	69fb      	ldr	r3, [r7, #28]
 800670a:	701a      	strb	r2, [r3, #0]
 800670c:	e008      	b.n	8006720 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	b2db      	uxtb	r3, r3
 8006716:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800671a:	b2da      	uxtb	r2, r3
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006720:	69fb      	ldr	r3, [r7, #28]
 8006722:	3301      	adds	r3, #1
 8006724:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800672a:	b29b      	uxth	r3, r3
 800672c:	3b01      	subs	r3, #1
 800672e:	b29a      	uxth	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006738:	b29b      	uxth	r3, r3
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1b2      	bne.n	80066a4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2220      	movs	r2, #32
 8006742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006746:	2300      	movs	r3, #0
 8006748:	e000      	b.n	800674c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800674a:	2302      	movs	r3, #2
  }
}
 800674c:	4618      	mov	r0, r3
 800674e:	3720      	adds	r7, #32
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}

08006754 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b08c      	sub	sp, #48	@ 0x30
 8006758:	af00      	add	r7, sp, #0
 800675a:	60f8      	str	r0, [r7, #12]
 800675c:	60b9      	str	r1, [r7, #8]
 800675e:	4613      	mov	r3, r2
 8006760:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006768:	b2db      	uxtb	r3, r3
 800676a:	2b20      	cmp	r3, #32
 800676c:	d162      	bne.n	8006834 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d002      	beq.n	800677a <HAL_UART_Transmit_DMA+0x26>
 8006774:	88fb      	ldrh	r3, [r7, #6]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d101      	bne.n	800677e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e05b      	b.n	8006836 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800677e:	68ba      	ldr	r2, [r7, #8]
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	88fa      	ldrh	r2, [r7, #6]
 8006788:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	88fa      	ldrh	r2, [r7, #6]
 800678e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2200      	movs	r2, #0
 8006794:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2221      	movs	r2, #33	@ 0x21
 800679a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067a2:	4a27      	ldr	r2, [pc, #156]	@ (8006840 <HAL_UART_Transmit_DMA+0xec>)
 80067a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067aa:	4a26      	ldr	r2, [pc, #152]	@ (8006844 <HAL_UART_Transmit_DMA+0xf0>)
 80067ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b2:	4a25      	ldr	r2, [pc, #148]	@ (8006848 <HAL_UART_Transmit_DMA+0xf4>)
 80067b4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ba:	2200      	movs	r2, #0
 80067bc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80067be:	f107 0308 	add.w	r3, r7, #8
 80067c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80067c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067ca:	6819      	ldr	r1, [r3, #0]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	3304      	adds	r3, #4
 80067d2:	461a      	mov	r2, r3
 80067d4:	88fb      	ldrh	r3, [r7, #6]
 80067d6:	f7fb f84b 	bl	8001870 <HAL_DMA_Start_IT>
 80067da:	4603      	mov	r3, r0
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d008      	beq.n	80067f2 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2210      	movs	r2, #16
 80067e4:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2220      	movs	r2, #32
 80067ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e021      	b.n	8006836 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80067fa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	3314      	adds	r3, #20
 8006802:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	e853 3f00 	ldrex	r3, [r3]
 800680a:	617b      	str	r3, [r7, #20]
   return(result);
 800680c:	697b      	ldr	r3, [r7, #20]
 800680e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006812:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	3314      	adds	r3, #20
 800681a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800681c:	627a      	str	r2, [r7, #36]	@ 0x24
 800681e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006820:	6a39      	ldr	r1, [r7, #32]
 8006822:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006824:	e841 2300 	strex	r3, r2, [r1]
 8006828:	61fb      	str	r3, [r7, #28]
   return(result);
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1e5      	bne.n	80067fc <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006830:	2300      	movs	r3, #0
 8006832:	e000      	b.n	8006836 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006834:	2302      	movs	r3, #2
  }
}
 8006836:	4618      	mov	r0, r3
 8006838:	3730      	adds	r7, #48	@ 0x30
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	08006f8d 	.word	0x08006f8d
 8006844:	08007029 	.word	0x08007029
 8006848:	080071b7 	.word	0x080071b7

0800684c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b08c      	sub	sp, #48	@ 0x30
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	4613      	mov	r3, r2
 8006858:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006860:	b2db      	uxtb	r3, r3
 8006862:	2b20      	cmp	r3, #32
 8006864:	d146      	bne.n	80068f4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d002      	beq.n	8006872 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800686c:	88fb      	ldrh	r3, [r7, #6]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e03f      	b.n	80068f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2201      	movs	r2, #1
 800687a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006882:	88fb      	ldrh	r3, [r7, #6]
 8006884:	461a      	mov	r2, r3
 8006886:	68b9      	ldr	r1, [r7, #8]
 8006888:	68f8      	ldr	r0, [r7, #12]
 800688a:	f000 fd39 	bl	8007300 <UART_Start_Receive_DMA>
 800688e:	4603      	mov	r3, r0
 8006890:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006898:	2b01      	cmp	r3, #1
 800689a:	d125      	bne.n	80068e8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 800689c:	2300      	movs	r3, #0
 800689e:	613b      	str	r3, [r7, #16]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	613b      	str	r3, [r7, #16]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	613b      	str	r3, [r7, #16]
 80068b0:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	330c      	adds	r3, #12
 80068b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068ba:	69bb      	ldr	r3, [r7, #24]
 80068bc:	e853 3f00 	ldrex	r3, [r3]
 80068c0:	617b      	str	r3, [r7, #20]
   return(result);
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	f043 0310 	orr.w	r3, r3, #16
 80068c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	330c      	adds	r3, #12
 80068d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068d2:	627a      	str	r2, [r7, #36]	@ 0x24
 80068d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068d6:	6a39      	ldr	r1, [r7, #32]
 80068d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068da:	e841 2300 	strex	r3, r2, [r1]
 80068de:	61fb      	str	r3, [r7, #28]
   return(result);
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d1e5      	bne.n	80068b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80068e6:	e002      	b.n	80068ee <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80068ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80068f2:	e000      	b.n	80068f6 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 80068f4:	2302      	movs	r3, #2
  }
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3730      	adds	r7, #48	@ 0x30
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
	...

08006900 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b0ba      	sub	sp, #232	@ 0xe8
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	68db      	ldr	r3, [r3, #12]
 8006918:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006926:	2300      	movs	r3, #0
 8006928:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800692c:	2300      	movs	r3, #0
 800692e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006932:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006936:	f003 030f 	and.w	r3, r3, #15
 800693a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800693e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006942:	2b00      	cmp	r3, #0
 8006944:	d10f      	bne.n	8006966 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800694a:	f003 0320 	and.w	r3, r3, #32
 800694e:	2b00      	cmp	r3, #0
 8006950:	d009      	beq.n	8006966 <HAL_UART_IRQHandler+0x66>
 8006952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006956:	f003 0320 	and.w	r3, r3, #32
 800695a:	2b00      	cmp	r3, #0
 800695c:	d003      	beq.n	8006966 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f000 fe7a 	bl	8007658 <UART_Receive_IT>
      return;
 8006964:	e27a      	b.n	8006e5c <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006966:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800696a:	2b00      	cmp	r3, #0
 800696c:	f000 80e1 	beq.w	8006b32 <HAL_UART_IRQHandler+0x232>
 8006970:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006974:	f003 0301 	and.w	r3, r3, #1
 8006978:	2b00      	cmp	r3, #0
 800697a:	d106      	bne.n	800698a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800697c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006980:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 80d4 	beq.w	8006b32 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800698a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00b      	beq.n	80069ae <HAL_UART_IRQHandler+0xae>
 8006996:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800699a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d005      	beq.n	80069ae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069a6:	f043 0201 	orr.w	r2, r3, #1
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80069ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069b2:	f003 0304 	and.w	r3, r3, #4
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00b      	beq.n	80069d2 <HAL_UART_IRQHandler+0xd2>
 80069ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069be:	f003 0301 	and.w	r3, r3, #1
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d005      	beq.n	80069d2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ca:	f043 0202 	orr.w	r2, r3, #2
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80069d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069d6:	f003 0302 	and.w	r3, r3, #2
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00b      	beq.n	80069f6 <HAL_UART_IRQHandler+0xf6>
 80069de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d005      	beq.n	80069f6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ee:	f043 0204 	orr.w	r2, r3, #4
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80069f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069fa:	f003 0308 	and.w	r3, r3, #8
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d011      	beq.n	8006a26 <HAL_UART_IRQHandler+0x126>
 8006a02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a06:	f003 0320 	and.w	r3, r3, #32
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d105      	bne.n	8006a1a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006a0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a12:	f003 0301 	and.w	r3, r3, #1
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d005      	beq.n	8006a26 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a1e:	f043 0208 	orr.w	r2, r3, #8
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 8211 	beq.w	8006e52 <HAL_UART_IRQHandler+0x552>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006a34:	f003 0320 	and.w	r3, r3, #32
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d008      	beq.n	8006a4e <HAL_UART_IRQHandler+0x14e>
 8006a3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006a40:	f003 0320 	and.w	r3, r3, #32
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d002      	beq.n	8006a4e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f000 fe05 	bl	8007658 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a58:	2b40      	cmp	r3, #64	@ 0x40
 8006a5a:	bf0c      	ite	eq
 8006a5c:	2301      	moveq	r3, #1
 8006a5e:	2300      	movne	r3, #0
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a6a:	f003 0308 	and.w	r3, r3, #8
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d103      	bne.n	8006a7a <HAL_UART_IRQHandler+0x17a>
 8006a72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d051      	beq.n	8006b1e <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 fd0e 	bl	800749c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	695b      	ldr	r3, [r3, #20]
 8006a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a8a:	2b40      	cmp	r3, #64	@ 0x40
 8006a8c:	d142      	bne.n	8006b14 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3314      	adds	r3, #20
 8006a94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a9c:	e853 3f00 	ldrex	r3, [r3]
 8006aa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006aa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006aa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006aac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	3314      	adds	r3, #20
 8006ab6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006aba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006abe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006ac6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006aca:	e841 2300 	strex	r3, r2, [r1]
 8006ace:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006ad2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1d9      	bne.n	8006a8e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d013      	beq.n	8006b0a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ae6:	4a8d      	ldr	r2, [pc, #564]	@ (8006d1c <HAL_UART_IRQHandler+0x41c>)
 8006ae8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aee:	4618      	mov	r0, r3
 8006af0:	f7fa ff86 	bl	8001a00 <HAL_DMA_Abort_IT>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d019      	beq.n	8006b2e <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006afe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006b04:	4610      	mov	r0, r2
 8006b06:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b08:	e011      	b.n	8006b2e <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b12:	e00c      	b.n	8006b2e <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b1c:	e007      	b.n	8006b2e <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b22:	6878      	ldr	r0, [r7, #4]
 8006b24:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2200      	movs	r2, #0
 8006b2a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006b2c:	e191      	b.n	8006e52 <HAL_UART_IRQHandler+0x552>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b2e:	bf00      	nop
    return;
 8006b30:	e18f      	b.n	8006e52 <HAL_UART_IRQHandler+0x552>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	f040 816b 	bne.w	8006e12 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006b3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b40:	f003 0310 	and.w	r3, r3, #16
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	f000 8164 	beq.w	8006e12 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006b4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b4e:	f003 0310 	and.w	r3, r3, #16
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f000 815d 	beq.w	8006e12 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b58:	2300      	movs	r3, #0
 8006b5a:	60bb      	str	r3, [r7, #8]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	60bb      	str	r3, [r7, #8]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	60bb      	str	r3, [r7, #8]
 8006b6c:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	695b      	ldr	r3, [r3, #20]
 8006b74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b78:	2b40      	cmp	r3, #64	@ 0x40
 8006b7a:	f040 80d1 	bne.w	8006d20 <HAL_UART_IRQHandler+0x420>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b8a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	f000 80aa 	beq.w	8006ce8 <HAL_UART_IRQHandler+0x3e8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b98:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	f080 80a3 	bcs.w	8006ce8 <HAL_UART_IRQHandler+0x3e8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006ba8:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bae:	69db      	ldr	r3, [r3, #28]
 8006bb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bb4:	f000 8088 	beq.w	8006cc8 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	330c      	adds	r3, #12
 8006bbe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006bc6:	e853 3f00 	ldrex	r3, [r3]
 8006bca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006bce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006bd2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bd6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	330c      	adds	r3, #12
 8006be0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006be4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006be8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bec:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006bf0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006bf4:	e841 2300 	strex	r3, r2, [r1]
 8006bf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006bfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d1d9      	bne.n	8006bb8 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	3314      	adds	r3, #20
 8006c0a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006c0e:	e853 3f00 	ldrex	r3, [r3]
 8006c12:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006c14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006c16:	f023 0301 	bic.w	r3, r3, #1
 8006c1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	3314      	adds	r3, #20
 8006c24:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006c28:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006c2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c2e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006c30:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006c34:	e841 2300 	strex	r3, r2, [r1]
 8006c38:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006c3a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e1      	bne.n	8006c04 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3314      	adds	r3, #20
 8006c46:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c4a:	e853 3f00 	ldrex	r3, [r3]
 8006c4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	3314      	adds	r3, #20
 8006c60:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006c64:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006c66:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c68:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c6a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006c6c:	e841 2300 	strex	r3, r2, [r1]
 8006c70:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006c72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1e3      	bne.n	8006c40 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2220      	movs	r2, #32
 8006c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2200      	movs	r2, #0
 8006c84:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	330c      	adds	r3, #12
 8006c8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c90:	e853 3f00 	ldrex	r3, [r3]
 8006c94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c98:	f023 0310 	bic.w	r3, r3, #16
 8006c9c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	330c      	adds	r3, #12
 8006ca6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006caa:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006cac:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cae:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006cb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006cb2:	e841 2300 	strex	r3, r2, [r1]
 8006cb6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006cb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1e3      	bne.n	8006c86 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	f7fa fe2c 	bl	8001920 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2202      	movs	r2, #2
 8006ccc:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	8d91      	ldrh	r1, [r2, #44]	@ 0x2c
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	8dd2      	ldrh	r2, [r2, #46]	@ 0x2e
 8006cda:	b292      	uxth	r2, r2
 8006cdc:	1a8a      	subs	r2, r1, r2
 8006cde:	b292      	uxth	r2, r2
 8006ce0:	4611      	mov	r1, r2
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	4798      	blx	r3
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006ce6:	e0b6      	b.n	8006e56 <HAL_UART_IRQHandler+0x556>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006cec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	f040 80b0 	bne.w	8006e56 <HAL_UART_IRQHandler+0x556>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cfa:	69db      	ldr	r3, [r3, #28]
 8006cfc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d00:	f040 80a9 	bne.w	8006e56 <HAL_UART_IRQHandler+0x556>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2202      	movs	r2, #2
 8006d08:	635a      	str	r2, [r3, #52]	@ 0x34
            huart->RxEventCallback(huart, huart->RxXferSize);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 8006d12:	4611      	mov	r1, r2
 8006d14:	6878      	ldr	r0, [r7, #4]
 8006d16:	4798      	blx	r3
      return;
 8006d18:	e09d      	b.n	8006e56 <HAL_UART_IRQHandler+0x556>
 8006d1a:	bf00      	nop
 8006d1c:	08007563 	.word	0x08007563
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	1ad3      	subs	r3, r2, r3
 8006d2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	f000 808f 	beq.w	8006e5a <HAL_UART_IRQHandler+0x55a>
          && (nb_rx_data > 0U))
 8006d3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	f000 808a 	beq.w	8006e5a <HAL_UART_IRQHandler+0x55a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	330c      	adds	r3, #12
 8006d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d50:	e853 3f00 	ldrex	r3, [r3]
 8006d54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	330c      	adds	r3, #12
 8006d66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006d6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006d6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d72:	e841 2300 	strex	r3, r2, [r1]
 8006d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d1e3      	bne.n	8006d46 <HAL_UART_IRQHandler+0x446>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	3314      	adds	r3, #20
 8006d84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d88:	e853 3f00 	ldrex	r3, [r3]
 8006d8c:	623b      	str	r3, [r7, #32]
   return(result);
 8006d8e:	6a3b      	ldr	r3, [r7, #32]
 8006d90:	f023 0301 	bic.w	r3, r3, #1
 8006d94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	3314      	adds	r3, #20
 8006d9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006da2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006da6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006da8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006daa:	e841 2300 	strex	r3, r2, [r1]
 8006dae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d1e3      	bne.n	8006d7e <HAL_UART_IRQHandler+0x47e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2220      	movs	r2, #32
 8006dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	330c      	adds	r3, #12
 8006dca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	e853 3f00 	ldrex	r3, [r3]
 8006dd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f023 0310 	bic.w	r3, r3, #16
 8006dda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	330c      	adds	r3, #12
 8006de4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006de8:	61fa      	str	r2, [r7, #28]
 8006dea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dec:	69b9      	ldr	r1, [r7, #24]
 8006dee:	69fa      	ldr	r2, [r7, #28]
 8006df0:	e841 2300 	strex	r3, r2, [r1]
 8006df4:	617b      	str	r3, [r7, #20]
   return(result);
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d1e3      	bne.n	8006dc4 <HAL_UART_IRQHandler+0x4c4>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2202      	movs	r2, #2
 8006e00:	635a      	str	r2, [r3, #52]	@ 0x34

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e06:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8006e0a:	4611      	mov	r1, r2
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006e10:	e023      	b.n	8006e5a <HAL_UART_IRQHandler+0x55a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d009      	beq.n	8006e32 <HAL_UART_IRQHandler+0x532>
 8006e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d003      	beq.n	8006e32 <HAL_UART_IRQHandler+0x532>
  {
    UART_Transmit_IT(huart);
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 fbab 	bl	8007586 <UART_Transmit_IT>
    return;
 8006e30:	e014      	b.n	8006e5c <HAL_UART_IRQHandler+0x55c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00e      	beq.n	8006e5c <HAL_UART_IRQHandler+0x55c>
 8006e3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d008      	beq.n	8006e5c <HAL_UART_IRQHandler+0x55c>
  {
    UART_EndTransmit_IT(huart);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 fbeb 	bl	8007626 <UART_EndTransmit_IT>
    return;
 8006e50:	e004      	b.n	8006e5c <HAL_UART_IRQHandler+0x55c>
    return;
 8006e52:	bf00      	nop
 8006e54:	e002      	b.n	8006e5c <HAL_UART_IRQHandler+0x55c>
      return;
 8006e56:	bf00      	nop
 8006e58:	e000      	b.n	8006e5c <HAL_UART_IRQHandler+0x55c>
      return;
 8006e5a:	bf00      	nop
  }
}
 8006e5c:	37e8      	adds	r7, #232	@ 0xe8
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	bf00      	nop

08006e64 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006e6c:	bf00      	nop
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006e94:	bf00      	nop
 8006e96:	370c      	adds	r7, #12
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9e:	4770      	bx	lr

08006ea0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006ea8:	bf00      	nop
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8006ed0:	bf00      	nop
 8006ed2:	370c      	adds	r7, #12
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr

08006edc <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b083      	sub	sp, #12
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8006ee4:	bf00      	nop
 8006ee6:	370c      	adds	r7, #12
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eee:	4770      	bx	lr

08006ef0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8006ef8:	bf00      	nop
 8006efa:	370c      	adds	r7, #12
 8006efc:	46bd      	mov	sp, r7
 8006efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f02:	4770      	bx	lr

08006f04 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b083      	sub	sp, #12
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f10:	bf00      	nop
 8006f12:	370c      	adds	r7, #12
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr

08006f1c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b083      	sub	sp, #12
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a10      	ldr	r2, [pc, #64]	@ (8006f68 <UART_InitCallbacksToDefault+0x4c>)
 8006f28:	649a      	str	r2, [r3, #72]	@ 0x48
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a0f      	ldr	r2, [pc, #60]	@ (8006f6c <UART_InitCallbacksToDefault+0x50>)
 8006f2e:	64da      	str	r2, [r3, #76]	@ 0x4c
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	4a0f      	ldr	r2, [pc, #60]	@ (8006f70 <UART_InitCallbacksToDefault+0x54>)
 8006f34:	651a      	str	r2, [r3, #80]	@ 0x50
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a0e      	ldr	r2, [pc, #56]	@ (8006f74 <UART_InitCallbacksToDefault+0x58>)
 8006f3a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a0e      	ldr	r2, [pc, #56]	@ (8006f78 <UART_InitCallbacksToDefault+0x5c>)
 8006f40:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a0d      	ldr	r2, [pc, #52]	@ (8006f7c <UART_InitCallbacksToDefault+0x60>)
 8006f46:	65da      	str	r2, [r3, #92]	@ 0x5c
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	4a0d      	ldr	r2, [pc, #52]	@ (8006f80 <UART_InitCallbacksToDefault+0x64>)
 8006f4c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a0c      	ldr	r2, [pc, #48]	@ (8006f84 <UART_InitCallbacksToDefault+0x68>)
 8006f52:	665a      	str	r2, [r3, #100]	@ 0x64
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a0c      	ldr	r2, [pc, #48]	@ (8006f88 <UART_InitCallbacksToDefault+0x6c>)
 8006f58:	66da      	str	r2, [r3, #108]	@ 0x6c

}
 8006f5a:	bf00      	nop
 8006f5c:	370c      	adds	r7, #12
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr
 8006f66:	bf00      	nop
 8006f68:	08006e79 	.word	0x08006e79
 8006f6c:	08006e65 	.word	0x08006e65
 8006f70:	08006ea1 	.word	0x08006ea1
 8006f74:	08006e8d 	.word	0x08006e8d
 8006f78:	08006eb5 	.word	0x08006eb5
 8006f7c:	08006ec9 	.word	0x08006ec9
 8006f80:	08006edd 	.word	0x08006edd
 8006f84:	08006ef1 	.word	0x08006ef1
 8006f88:	08006f05 	.word	0x08006f05

08006f8c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b090      	sub	sp, #64	@ 0x40
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d137      	bne.n	8007018 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006fa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006faa:	2200      	movs	r2, #0
 8006fac:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006fae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	3314      	adds	r3, #20
 8006fb4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fb8:	e853 3f00 	ldrex	r3, [r3]
 8006fbc:	623b      	str	r3, [r7, #32]
   return(result);
 8006fbe:	6a3b      	ldr	r3, [r7, #32]
 8006fc0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006fc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	3314      	adds	r3, #20
 8006fcc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006fce:	633a      	str	r2, [r7, #48]	@ 0x30
 8006fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fd2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fd6:	e841 2300 	strex	r3, r2, [r1]
 8006fda:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006fdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d1e5      	bne.n	8006fae <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006fe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	330c      	adds	r3, #12
 8006fe8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	e853 3f00 	ldrex	r3, [r3]
 8006ff0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ff8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	330c      	adds	r3, #12
 8007000:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007002:	61fa      	str	r2, [r7, #28]
 8007004:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007006:	69b9      	ldr	r1, [r7, #24]
 8007008:	69fa      	ldr	r2, [r7, #28]
 800700a:	e841 2300 	strex	r3, r2, [r1]
 800700e:	617b      	str	r3, [r7, #20]
   return(result);
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d1e5      	bne.n	8006fe2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007016:	e003      	b.n	8007020 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 8007018:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800701a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800701c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800701e:	4798      	blx	r3
}
 8007020:	bf00      	nop
 8007022:	3740      	adds	r7, #64	@ 0x40
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b084      	sub	sp, #16
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007034:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800703a:	68f8      	ldr	r0, [r7, #12]
 800703c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800703e:	bf00      	nop
 8007040:	3710      	adds	r7, #16
 8007042:	46bd      	mov	sp, r7
 8007044:	bd80      	pop	{r7, pc}

08007046 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007046:	b580      	push	{r7, lr}
 8007048:	b09c      	sub	sp, #112	@ 0x70
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007052:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800705e:	2b00      	cmp	r3, #0
 8007060:	d172      	bne.n	8007148 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007062:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007064:	2200      	movs	r2, #0
 8007066:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007068:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	330c      	adds	r3, #12
 800706e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007070:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007072:	e853 3f00 	ldrex	r3, [r3]
 8007076:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007078:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800707a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800707e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007080:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	330c      	adds	r3, #12
 8007086:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007088:	65ba      	str	r2, [r7, #88]	@ 0x58
 800708a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800708c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800708e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007090:	e841 2300 	strex	r3, r2, [r1]
 8007094:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007096:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007098:	2b00      	cmp	r3, #0
 800709a:	d1e5      	bne.n	8007068 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800709c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	3314      	adds	r3, #20
 80070a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a6:	e853 3f00 	ldrex	r3, [r3]
 80070aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80070ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070ae:	f023 0301 	bic.w	r3, r3, #1
 80070b2:	667b      	str	r3, [r7, #100]	@ 0x64
 80070b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	3314      	adds	r3, #20
 80070ba:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80070bc:	647a      	str	r2, [r7, #68]	@ 0x44
 80070be:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80070c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80070c4:	e841 2300 	strex	r3, r2, [r1]
 80070c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d1e5      	bne.n	800709c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	3314      	adds	r3, #20
 80070d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070da:	e853 3f00 	ldrex	r3, [r3]
 80070de:	623b      	str	r3, [r7, #32]
   return(result);
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80070e6:	663b      	str	r3, [r7, #96]	@ 0x60
 80070e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	3314      	adds	r3, #20
 80070ee:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80070f0:	633a      	str	r2, [r7, #48]	@ 0x30
 80070f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070f8:	e841 2300 	strex	r3, r2, [r1]
 80070fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1e5      	bne.n	80070d0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007104:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007106:	2220      	movs	r2, #32
 8007108:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800710c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800710e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007110:	2b01      	cmp	r3, #1
 8007112:	d119      	bne.n	8007148 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007114:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	330c      	adds	r3, #12
 800711a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	e853 3f00 	ldrex	r3, [r3]
 8007122:	60fb      	str	r3, [r7, #12]
   return(result);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	f023 0310 	bic.w	r3, r3, #16
 800712a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800712c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	330c      	adds	r3, #12
 8007132:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007134:	61fa      	str	r2, [r7, #28]
 8007136:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007138:	69b9      	ldr	r1, [r7, #24]
 800713a:	69fa      	ldr	r2, [r7, #28]
 800713c:	e841 2300 	strex	r3, r2, [r1]
 8007140:	617b      	str	r3, [r7, #20]
   return(result);
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1e5      	bne.n	8007114 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800714a:	2200      	movs	r2, #0
 800714c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800714e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007152:	2b01      	cmp	r3, #1
 8007154:	d107      	bne.n	8007166 <UART_DMAReceiveCplt+0x120>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 8007156:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007158:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800715a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800715c:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 800715e:	4611      	mov	r1, r2
 8007160:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007162:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007164:	e003      	b.n	800716e <UART_DMAReceiveCplt+0x128>
    huart->RxCpltCallback(huart);
 8007166:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800716a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800716c:	4798      	blx	r3
}
 800716e:	bf00      	nop
 8007170:	3770      	adds	r7, #112	@ 0x70
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007176:	b580      	push	{r7, lr}
 8007178:	b084      	sub	sp, #16
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007182:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2201      	movs	r2, #1
 8007188:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800718e:	2b01      	cmp	r3, #1
 8007190:	d109      	bne.n	80071a6 <UART_DMARxHalfCplt+0x30>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007196:	68fa      	ldr	r2, [r7, #12]
 8007198:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 800719a:	0852      	lsrs	r2, r2, #1
 800719c:	b292      	uxth	r2, r2
 800719e:	4611      	mov	r1, r2
 80071a0:	68f8      	ldr	r0, [r7, #12]
 80071a2:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80071a4:	e003      	b.n	80071ae <UART_DMARxHalfCplt+0x38>
    huart->RxHalfCpltCallback(huart);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071aa:	68f8      	ldr	r0, [r7, #12]
 80071ac:	4798      	blx	r3
}
 80071ae:	bf00      	nop
 80071b0:	3710      	adds	r7, #16
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}

080071b6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80071b6:	b580      	push	{r7, lr}
 80071b8:	b084      	sub	sp, #16
 80071ba:	af00      	add	r7, sp, #0
 80071bc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80071be:	2300      	movs	r3, #0
 80071c0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80071c8:	68bb      	ldr	r3, [r7, #8]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071d2:	2b80      	cmp	r3, #128	@ 0x80
 80071d4:	bf0c      	ite	eq
 80071d6:	2301      	moveq	r3, #1
 80071d8:	2300      	movne	r3, #0
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071e4:	b2db      	uxtb	r3, r3
 80071e6:	2b21      	cmp	r3, #33	@ 0x21
 80071e8:	d108      	bne.n	80071fc <UART_DMAError+0x46>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d005      	beq.n	80071fc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	2200      	movs	r2, #0
 80071f4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80071f6:	68b8      	ldr	r0, [r7, #8]
 80071f8:	f000 f928 	bl	800744c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	695b      	ldr	r3, [r3, #20]
 8007202:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007206:	2b40      	cmp	r3, #64	@ 0x40
 8007208:	bf0c      	ite	eq
 800720a:	2301      	moveq	r3, #1
 800720c:	2300      	movne	r3, #0
 800720e:	b2db      	uxtb	r3, r3
 8007210:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007212:	68bb      	ldr	r3, [r7, #8]
 8007214:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007218:	b2db      	uxtb	r3, r3
 800721a:	2b22      	cmp	r3, #34	@ 0x22
 800721c:	d108      	bne.n	8007230 <UART_DMAError+0x7a>
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d005      	beq.n	8007230 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	2200      	movs	r2, #0
 8007228:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800722a:	68b8      	ldr	r0, [r7, #8]
 800722c:	f000 f936 	bl	800749c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007234:	f043 0210 	orr.w	r2, r3, #16
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007240:	68b8      	ldr	r0, [r7, #8]
 8007242:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007244:	bf00      	nop
 8007246:	3710      	adds	r7, #16
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b086      	sub	sp, #24
 8007250:	af00      	add	r7, sp, #0
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	60b9      	str	r1, [r7, #8]
 8007256:	603b      	str	r3, [r7, #0]
 8007258:	4613      	mov	r3, r2
 800725a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800725c:	e03b      	b.n	80072d6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800725e:	6a3b      	ldr	r3, [r7, #32]
 8007260:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007264:	d037      	beq.n	80072d6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007266:	f7fa f943 	bl	80014f0 <HAL_GetTick>
 800726a:	4602      	mov	r2, r0
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	6a3a      	ldr	r2, [r7, #32]
 8007272:	429a      	cmp	r2, r3
 8007274:	d302      	bcc.n	800727c <UART_WaitOnFlagUntilTimeout+0x30>
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d101      	bne.n	8007280 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800727c:	2303      	movs	r3, #3
 800727e:	e03a      	b.n	80072f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	68db      	ldr	r3, [r3, #12]
 8007286:	f003 0304 	and.w	r3, r3, #4
 800728a:	2b00      	cmp	r3, #0
 800728c:	d023      	beq.n	80072d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	2b80      	cmp	r3, #128	@ 0x80
 8007292:	d020      	beq.n	80072d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	2b40      	cmp	r3, #64	@ 0x40
 8007298:	d01d      	beq.n	80072d6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0308 	and.w	r3, r3, #8
 80072a4:	2b08      	cmp	r3, #8
 80072a6:	d116      	bne.n	80072d6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80072a8:	2300      	movs	r3, #0
 80072aa:	617b      	str	r3, [r7, #20]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	617b      	str	r3, [r7, #20]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	617b      	str	r3, [r7, #20]
 80072bc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80072be:	68f8      	ldr	r0, [r7, #12]
 80072c0:	f000 f8ec 	bl	800749c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2208      	movs	r2, #8
 80072c8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e00f      	b.n	80072f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	4013      	ands	r3, r2
 80072e0:	68ba      	ldr	r2, [r7, #8]
 80072e2:	429a      	cmp	r2, r3
 80072e4:	bf0c      	ite	eq
 80072e6:	2301      	moveq	r3, #1
 80072e8:	2300      	movne	r3, #0
 80072ea:	b2db      	uxtb	r3, r3
 80072ec:	461a      	mov	r2, r3
 80072ee:	79fb      	ldrb	r3, [r7, #7]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d0b4      	beq.n	800725e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3718      	adds	r7, #24
 80072fa:	46bd      	mov	sp, r7
 80072fc:	bd80      	pop	{r7, pc}
	...

08007300 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b098      	sub	sp, #96	@ 0x60
 8007304:	af00      	add	r7, sp, #0
 8007306:	60f8      	str	r0, [r7, #12]
 8007308:	60b9      	str	r1, [r7, #8]
 800730a:	4613      	mov	r3, r2
 800730c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800730e:	68ba      	ldr	r2, [r7, #8]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	88fa      	ldrh	r2, [r7, #6]
 8007318:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2200      	movs	r2, #0
 800731e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2222      	movs	r2, #34	@ 0x22
 8007324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800732c:	4a44      	ldr	r2, [pc, #272]	@ (8007440 <UART_Start_Receive_DMA+0x140>)
 800732e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007334:	4a43      	ldr	r2, [pc, #268]	@ (8007444 <UART_Start_Receive_DMA+0x144>)
 8007336:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800733c:	4a42      	ldr	r2, [pc, #264]	@ (8007448 <UART_Start_Receive_DMA+0x148>)
 800733e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007344:	2200      	movs	r2, #0
 8007346:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007348:	f107 0308 	add.w	r3, r7, #8
 800734c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	3304      	adds	r3, #4
 8007358:	4619      	mov	r1, r3
 800735a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800735c:	681a      	ldr	r2, [r3, #0]
 800735e:	88fb      	ldrh	r3, [r7, #6]
 8007360:	f7fa fa86 	bl	8001870 <HAL_DMA_Start_IT>
 8007364:	4603      	mov	r3, r0
 8007366:	2b00      	cmp	r3, #0
 8007368:	d008      	beq.n	800737c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2210      	movs	r2, #16
 800736e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2220      	movs	r2, #32
 8007374:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	e05d      	b.n	8007438 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800737c:	2300      	movs	r3, #0
 800737e:	613b      	str	r3, [r7, #16]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	613b      	str	r3, [r7, #16]
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	613b      	str	r3, [r7, #16]
 8007390:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	691b      	ldr	r3, [r3, #16]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d019      	beq.n	80073ce <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	330c      	adds	r3, #12
 80073a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073a4:	e853 3f00 	ldrex	r3, [r3]
 80073a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	330c      	adds	r3, #12
 80073b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073ba:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80073bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073be:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80073c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80073c2:	e841 2300 	strex	r3, r2, [r1]
 80073c6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80073c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1e5      	bne.n	800739a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	3314      	adds	r3, #20
 80073d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073d8:	e853 3f00 	ldrex	r3, [r3]
 80073dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e0:	f043 0301 	orr.w	r3, r3, #1
 80073e4:	657b      	str	r3, [r7, #84]	@ 0x54
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	3314      	adds	r3, #20
 80073ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80073ee:	63ba      	str	r2, [r7, #56]	@ 0x38
 80073f0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80073f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073f6:	e841 2300 	strex	r3, r2, [r1]
 80073fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80073fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d1e5      	bne.n	80073ce <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	3314      	adds	r3, #20
 8007408:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800740a:	69bb      	ldr	r3, [r7, #24]
 800740c:	e853 3f00 	ldrex	r3, [r3]
 8007410:	617b      	str	r3, [r7, #20]
   return(result);
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007418:	653b      	str	r3, [r7, #80]	@ 0x50
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	3314      	adds	r3, #20
 8007420:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007422:	627a      	str	r2, [r7, #36]	@ 0x24
 8007424:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007426:	6a39      	ldr	r1, [r7, #32]
 8007428:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800742a:	e841 2300 	strex	r3, r2, [r1]
 800742e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1e5      	bne.n	8007402 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8007436:	2300      	movs	r3, #0
}
 8007438:	4618      	mov	r0, r3
 800743a:	3760      	adds	r7, #96	@ 0x60
 800743c:	46bd      	mov	sp, r7
 800743e:	bd80      	pop	{r7, pc}
 8007440:	08007047 	.word	0x08007047
 8007444:	08007177 	.word	0x08007177
 8007448:	080071b7 	.word	0x080071b7

0800744c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800744c:	b480      	push	{r7}
 800744e:	b089      	sub	sp, #36	@ 0x24
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	330c      	adds	r3, #12
 800745a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	e853 3f00 	ldrex	r3, [r3]
 8007462:	60bb      	str	r3, [r7, #8]
   return(result);
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800746a:	61fb      	str	r3, [r7, #28]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	330c      	adds	r3, #12
 8007472:	69fa      	ldr	r2, [r7, #28]
 8007474:	61ba      	str	r2, [r7, #24]
 8007476:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007478:	6979      	ldr	r1, [r7, #20]
 800747a:	69ba      	ldr	r2, [r7, #24]
 800747c:	e841 2300 	strex	r3, r2, [r1]
 8007480:	613b      	str	r3, [r7, #16]
   return(result);
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1e5      	bne.n	8007454 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2220      	movs	r2, #32
 800748c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007490:	bf00      	nop
 8007492:	3724      	adds	r7, #36	@ 0x24
 8007494:	46bd      	mov	sp, r7
 8007496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749a:	4770      	bx	lr

0800749c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800749c:	b480      	push	{r7}
 800749e:	b095      	sub	sp, #84	@ 0x54
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	330c      	adds	r3, #12
 80074aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ae:	e853 3f00 	ldrex	r3, [r3]
 80074b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	330c      	adds	r3, #12
 80074c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80074c4:	643a      	str	r2, [r7, #64]	@ 0x40
 80074c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80074ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074cc:	e841 2300 	strex	r3, r2, [r1]
 80074d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1e5      	bne.n	80074a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	3314      	adds	r3, #20
 80074de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074e0:	6a3b      	ldr	r3, [r7, #32]
 80074e2:	e853 3f00 	ldrex	r3, [r3]
 80074e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	f023 0301 	bic.w	r3, r3, #1
 80074ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	3314      	adds	r3, #20
 80074f6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007500:	e841 2300 	strex	r3, r2, [r1]
 8007504:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007508:	2b00      	cmp	r3, #0
 800750a:	d1e5      	bne.n	80074d8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007510:	2b01      	cmp	r3, #1
 8007512:	d119      	bne.n	8007548 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	330c      	adds	r3, #12
 800751a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	e853 3f00 	ldrex	r3, [r3]
 8007522:	60bb      	str	r3, [r7, #8]
   return(result);
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	f023 0310 	bic.w	r3, r3, #16
 800752a:	647b      	str	r3, [r7, #68]	@ 0x44
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	330c      	adds	r3, #12
 8007532:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007534:	61ba      	str	r2, [r7, #24]
 8007536:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007538:	6979      	ldr	r1, [r7, #20]
 800753a:	69ba      	ldr	r2, [r7, #24]
 800753c:	e841 2300 	strex	r3, r2, [r1]
 8007540:	613b      	str	r3, [r7, #16]
   return(result);
 8007542:	693b      	ldr	r3, [r7, #16]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d1e5      	bne.n	8007514 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2220      	movs	r2, #32
 800754c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2200      	movs	r2, #0
 8007554:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007556:	bf00      	nop
 8007558:	3754      	adds	r7, #84	@ 0x54
 800755a:	46bd      	mov	sp, r7
 800755c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007560:	4770      	bx	lr

08007562 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007562:	b580      	push	{r7, lr}
 8007564:	b084      	sub	sp, #16
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800756e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2200      	movs	r2, #0
 8007574:	85da      	strh	r2, [r3, #46]	@ 0x2e

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800757e:	bf00      	nop
 8007580:	3710      	adds	r7, #16
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}

08007586 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007586:	b480      	push	{r7}
 8007588:	b085      	sub	sp, #20
 800758a:	af00      	add	r7, sp, #0
 800758c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007594:	b2db      	uxtb	r3, r3
 8007596:	2b21      	cmp	r3, #33	@ 0x21
 8007598:	d13e      	bne.n	8007618 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075a2:	d114      	bne.n	80075ce <UART_Transmit_IT+0x48>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	691b      	ldr	r3, [r3, #16]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d110      	bne.n	80075ce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6a1b      	ldr	r3, [r3, #32]
 80075b0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	881b      	ldrh	r3, [r3, #0]
 80075b6:	461a      	mov	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075c0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	1c9a      	adds	r2, r3, #2
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	621a      	str	r2, [r3, #32]
 80075cc:	e008      	b.n	80075e0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6a1b      	ldr	r3, [r3, #32]
 80075d2:	1c59      	adds	r1, r3, #1
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	6211      	str	r1, [r2, #32]
 80075d8:	781a      	ldrb	r2, [r3, #0]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	3b01      	subs	r3, #1
 80075e8:	b29b      	uxth	r3, r3
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	4619      	mov	r1, r3
 80075ee:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d10f      	bne.n	8007614 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	68da      	ldr	r2, [r3, #12]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007602:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68da      	ldr	r2, [r3, #12]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007612:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007614:	2300      	movs	r3, #0
 8007616:	e000      	b.n	800761a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007618:	2302      	movs	r3, #2
  }
}
 800761a:	4618      	mov	r0, r3
 800761c:	3714      	adds	r7, #20
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr

08007626 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007626:	b580      	push	{r7, lr}
 8007628:	b082      	sub	sp, #8
 800762a:	af00      	add	r7, sp, #0
 800762c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68da      	ldr	r2, [r3, #12]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800763c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2220      	movs	r2, #32
 8007642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800764e:	2300      	movs	r3, #0
}
 8007650:	4618      	mov	r0, r3
 8007652:	3708      	adds	r7, #8
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}

08007658 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b08c      	sub	sp, #48	@ 0x30
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007660:	2300      	movs	r3, #0
 8007662:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007664:	2300      	movs	r3, #0
 8007666:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800766e:	b2db      	uxtb	r3, r3
 8007670:	2b22      	cmp	r3, #34	@ 0x22
 8007672:	f040 80ac 	bne.w	80077ce <UART_Receive_IT+0x176>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800767e:	d115      	bne.n	80076ac <UART_Receive_IT+0x54>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	691b      	ldr	r3, [r3, #16]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d111      	bne.n	80076ac <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800768c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	b29b      	uxth	r3, r3
 8007696:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800769a:	b29a      	uxth	r2, r3
 800769c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800769e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076a4:	1c9a      	adds	r2, r3, #2
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80076aa:	e024      	b.n	80076f6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076ba:	d007      	beq.n	80076cc <UART_Receive_IT+0x74>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10a      	bne.n	80076da <UART_Receive_IT+0x82>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	691b      	ldr	r3, [r3, #16]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d106      	bne.n	80076da <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	b2da      	uxtb	r2, r3
 80076d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076d6:	701a      	strb	r2, [r3, #0]
 80076d8:	e008      	b.n	80076ec <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076e6:	b2da      	uxtb	r2, r3
 80076e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ea:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076f0:	1c5a      	adds	r2, r3, #1
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	3b01      	subs	r3, #1
 80076fe:	b29b      	uxth	r3, r3
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	4619      	mov	r1, r3
 8007704:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007706:	2b00      	cmp	r3, #0
 8007708:	d15f      	bne.n	80077ca <UART_Receive_IT+0x172>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68da      	ldr	r2, [r3, #12]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f022 0220 	bic.w	r2, r2, #32
 8007718:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	68da      	ldr	r2, [r3, #12]
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007728:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	695a      	ldr	r2, [r3, #20]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f022 0201 	bic.w	r2, r2, #1
 8007738:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2220      	movs	r2, #32
 800773e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800774c:	2b01      	cmp	r3, #1
 800774e:	d136      	bne.n	80077be <UART_Receive_IT+0x166>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2200      	movs	r2, #0
 8007754:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	330c      	adds	r3, #12
 800775c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	e853 3f00 	ldrex	r3, [r3]
 8007764:	613b      	str	r3, [r7, #16]
   return(result);
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	f023 0310 	bic.w	r3, r3, #16
 800776c:	627b      	str	r3, [r7, #36]	@ 0x24
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	330c      	adds	r3, #12
 8007774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007776:	623a      	str	r2, [r7, #32]
 8007778:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777a:	69f9      	ldr	r1, [r7, #28]
 800777c:	6a3a      	ldr	r2, [r7, #32]
 800777e:	e841 2300 	strex	r3, r2, [r1]
 8007782:	61bb      	str	r3, [r7, #24]
   return(result);
 8007784:	69bb      	ldr	r3, [r7, #24]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1e5      	bne.n	8007756 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f003 0310 	and.w	r3, r3, #16
 8007794:	2b10      	cmp	r3, #16
 8007796:	d10a      	bne.n	80077ae <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007798:	2300      	movs	r3, #0
 800779a:	60fb      	str	r3, [r7, #12]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	60fb      	str	r3, [r7, #12]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	685b      	ldr	r3, [r3, #4]
 80077aa:	60fb      	str	r3, [r7, #12]
 80077ac:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077b2:	687a      	ldr	r2, [r7, #4]
 80077b4:	8d92      	ldrh	r2, [r2, #44]	@ 0x2c
 80077b6:	4611      	mov	r1, r2
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	4798      	blx	r3
 80077bc:	e003      	b.n	80077c6 <UART_Receive_IT+0x16e>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80077c6:	2300      	movs	r3, #0
 80077c8:	e002      	b.n	80077d0 <UART_Receive_IT+0x178>
    }
    return HAL_OK;
 80077ca:	2300      	movs	r3, #0
 80077cc:	e000      	b.n	80077d0 <UART_Receive_IT+0x178>
  }
  else
  {
    return HAL_BUSY;
 80077ce:	2302      	movs	r3, #2
  }
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3730      	adds	r7, #48	@ 0x30
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077dc:	b0c0      	sub	sp, #256	@ 0x100
 80077de:	af00      	add	r7, sp, #0
 80077e0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80077f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077f4:	68d9      	ldr	r1, [r3, #12]
 80077f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077fa:	681a      	ldr	r2, [r3, #0]
 80077fc:	ea40 0301 	orr.w	r3, r0, r1
 8007800:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007806:	689a      	ldr	r2, [r3, #8]
 8007808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	431a      	orrs	r2, r3
 8007810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007814:	695b      	ldr	r3, [r3, #20]
 8007816:	431a      	orrs	r2, r3
 8007818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800781c:	69db      	ldr	r3, [r3, #28]
 800781e:	4313      	orrs	r3, r2
 8007820:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007830:	f021 010c 	bic.w	r1, r1, #12
 8007834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800783e:	430b      	orrs	r3, r1
 8007840:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	695b      	ldr	r3, [r3, #20]
 800784a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800784e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007852:	6999      	ldr	r1, [r3, #24]
 8007854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	ea40 0301 	orr.w	r3, r0, r1
 800785e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007864:	681a      	ldr	r2, [r3, #0]
 8007866:	4b8f      	ldr	r3, [pc, #572]	@ (8007aa4 <UART_SetConfig+0x2cc>)
 8007868:	429a      	cmp	r2, r3
 800786a:	d005      	beq.n	8007878 <UART_SetConfig+0xa0>
 800786c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	4b8d      	ldr	r3, [pc, #564]	@ (8007aa8 <UART_SetConfig+0x2d0>)
 8007874:	429a      	cmp	r2, r3
 8007876:	d104      	bne.n	8007882 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007878:	f7fd f980 	bl	8004b7c <HAL_RCC_GetPCLK2Freq>
 800787c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007880:	e003      	b.n	800788a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007882:	f7fd f967 	bl	8004b54 <HAL_RCC_GetPCLK1Freq>
 8007886:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800788a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800788e:	69db      	ldr	r3, [r3, #28]
 8007890:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007894:	f040 810c 	bne.w	8007ab0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007898:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800789c:	2200      	movs	r2, #0
 800789e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80078a2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80078a6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80078aa:	4622      	mov	r2, r4
 80078ac:	462b      	mov	r3, r5
 80078ae:	1891      	adds	r1, r2, r2
 80078b0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80078b2:	415b      	adcs	r3, r3
 80078b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078b6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80078ba:	4621      	mov	r1, r4
 80078bc:	eb12 0801 	adds.w	r8, r2, r1
 80078c0:	4629      	mov	r1, r5
 80078c2:	eb43 0901 	adc.w	r9, r3, r1
 80078c6:	f04f 0200 	mov.w	r2, #0
 80078ca:	f04f 0300 	mov.w	r3, #0
 80078ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80078d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80078d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80078da:	4690      	mov	r8, r2
 80078dc:	4699      	mov	r9, r3
 80078de:	4623      	mov	r3, r4
 80078e0:	eb18 0303 	adds.w	r3, r8, r3
 80078e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80078e8:	462b      	mov	r3, r5
 80078ea:	eb49 0303 	adc.w	r3, r9, r3
 80078ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80078f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	2200      	movs	r2, #0
 80078fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80078fe:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007902:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007906:	460b      	mov	r3, r1
 8007908:	18db      	adds	r3, r3, r3
 800790a:	653b      	str	r3, [r7, #80]	@ 0x50
 800790c:	4613      	mov	r3, r2
 800790e:	eb42 0303 	adc.w	r3, r2, r3
 8007912:	657b      	str	r3, [r7, #84]	@ 0x54
 8007914:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007918:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800791c:	f7f8 fda4 	bl	8000468 <__aeabi_uldivmod>
 8007920:	4602      	mov	r2, r0
 8007922:	460b      	mov	r3, r1
 8007924:	4b61      	ldr	r3, [pc, #388]	@ (8007aac <UART_SetConfig+0x2d4>)
 8007926:	fba3 2302 	umull	r2, r3, r3, r2
 800792a:	095b      	lsrs	r3, r3, #5
 800792c:	011c      	lsls	r4, r3, #4
 800792e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007932:	2200      	movs	r2, #0
 8007934:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007938:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800793c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007940:	4642      	mov	r2, r8
 8007942:	464b      	mov	r3, r9
 8007944:	1891      	adds	r1, r2, r2
 8007946:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007948:	415b      	adcs	r3, r3
 800794a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800794c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007950:	4641      	mov	r1, r8
 8007952:	eb12 0a01 	adds.w	sl, r2, r1
 8007956:	4649      	mov	r1, r9
 8007958:	eb43 0b01 	adc.w	fp, r3, r1
 800795c:	f04f 0200 	mov.w	r2, #0
 8007960:	f04f 0300 	mov.w	r3, #0
 8007964:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007968:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800796c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007970:	4692      	mov	sl, r2
 8007972:	469b      	mov	fp, r3
 8007974:	4643      	mov	r3, r8
 8007976:	eb1a 0303 	adds.w	r3, sl, r3
 800797a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800797e:	464b      	mov	r3, r9
 8007980:	eb4b 0303 	adc.w	r3, fp, r3
 8007984:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	2200      	movs	r2, #0
 8007990:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007994:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007998:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800799c:	460b      	mov	r3, r1
 800799e:	18db      	adds	r3, r3, r3
 80079a0:	643b      	str	r3, [r7, #64]	@ 0x40
 80079a2:	4613      	mov	r3, r2
 80079a4:	eb42 0303 	adc.w	r3, r2, r3
 80079a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80079aa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80079ae:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80079b2:	f7f8 fd59 	bl	8000468 <__aeabi_uldivmod>
 80079b6:	4602      	mov	r2, r0
 80079b8:	460b      	mov	r3, r1
 80079ba:	4611      	mov	r1, r2
 80079bc:	4b3b      	ldr	r3, [pc, #236]	@ (8007aac <UART_SetConfig+0x2d4>)
 80079be:	fba3 2301 	umull	r2, r3, r3, r1
 80079c2:	095b      	lsrs	r3, r3, #5
 80079c4:	2264      	movs	r2, #100	@ 0x64
 80079c6:	fb02 f303 	mul.w	r3, r2, r3
 80079ca:	1acb      	subs	r3, r1, r3
 80079cc:	00db      	lsls	r3, r3, #3
 80079ce:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80079d2:	4b36      	ldr	r3, [pc, #216]	@ (8007aac <UART_SetConfig+0x2d4>)
 80079d4:	fba3 2302 	umull	r2, r3, r3, r2
 80079d8:	095b      	lsrs	r3, r3, #5
 80079da:	005b      	lsls	r3, r3, #1
 80079dc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80079e0:	441c      	add	r4, r3
 80079e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079e6:	2200      	movs	r2, #0
 80079e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80079ec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80079f0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80079f4:	4642      	mov	r2, r8
 80079f6:	464b      	mov	r3, r9
 80079f8:	1891      	adds	r1, r2, r2
 80079fa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80079fc:	415b      	adcs	r3, r3
 80079fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a00:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007a04:	4641      	mov	r1, r8
 8007a06:	1851      	adds	r1, r2, r1
 8007a08:	6339      	str	r1, [r7, #48]	@ 0x30
 8007a0a:	4649      	mov	r1, r9
 8007a0c:	414b      	adcs	r3, r1
 8007a0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a10:	f04f 0200 	mov.w	r2, #0
 8007a14:	f04f 0300 	mov.w	r3, #0
 8007a18:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007a1c:	4659      	mov	r1, fp
 8007a1e:	00cb      	lsls	r3, r1, #3
 8007a20:	4651      	mov	r1, sl
 8007a22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a26:	4651      	mov	r1, sl
 8007a28:	00ca      	lsls	r2, r1, #3
 8007a2a:	4610      	mov	r0, r2
 8007a2c:	4619      	mov	r1, r3
 8007a2e:	4603      	mov	r3, r0
 8007a30:	4642      	mov	r2, r8
 8007a32:	189b      	adds	r3, r3, r2
 8007a34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a38:	464b      	mov	r3, r9
 8007a3a:	460a      	mov	r2, r1
 8007a3c:	eb42 0303 	adc.w	r3, r2, r3
 8007a40:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007a50:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007a54:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007a58:	460b      	mov	r3, r1
 8007a5a:	18db      	adds	r3, r3, r3
 8007a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007a5e:	4613      	mov	r3, r2
 8007a60:	eb42 0303 	adc.w	r3, r2, r3
 8007a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a66:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007a6a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007a6e:	f7f8 fcfb 	bl	8000468 <__aeabi_uldivmod>
 8007a72:	4602      	mov	r2, r0
 8007a74:	460b      	mov	r3, r1
 8007a76:	4b0d      	ldr	r3, [pc, #52]	@ (8007aac <UART_SetConfig+0x2d4>)
 8007a78:	fba3 1302 	umull	r1, r3, r3, r2
 8007a7c:	095b      	lsrs	r3, r3, #5
 8007a7e:	2164      	movs	r1, #100	@ 0x64
 8007a80:	fb01 f303 	mul.w	r3, r1, r3
 8007a84:	1ad3      	subs	r3, r2, r3
 8007a86:	00db      	lsls	r3, r3, #3
 8007a88:	3332      	adds	r3, #50	@ 0x32
 8007a8a:	4a08      	ldr	r2, [pc, #32]	@ (8007aac <UART_SetConfig+0x2d4>)
 8007a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a90:	095b      	lsrs	r3, r3, #5
 8007a92:	f003 0207 	and.w	r2, r3, #7
 8007a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4422      	add	r2, r4
 8007a9e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007aa0:	e106      	b.n	8007cb0 <UART_SetConfig+0x4d8>
 8007aa2:	bf00      	nop
 8007aa4:	40011000 	.word	0x40011000
 8007aa8:	40011400 	.word	0x40011400
 8007aac:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007ab0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007aba:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007abe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007ac2:	4642      	mov	r2, r8
 8007ac4:	464b      	mov	r3, r9
 8007ac6:	1891      	adds	r1, r2, r2
 8007ac8:	6239      	str	r1, [r7, #32]
 8007aca:	415b      	adcs	r3, r3
 8007acc:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ace:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ad2:	4641      	mov	r1, r8
 8007ad4:	1854      	adds	r4, r2, r1
 8007ad6:	4649      	mov	r1, r9
 8007ad8:	eb43 0501 	adc.w	r5, r3, r1
 8007adc:	f04f 0200 	mov.w	r2, #0
 8007ae0:	f04f 0300 	mov.w	r3, #0
 8007ae4:	00eb      	lsls	r3, r5, #3
 8007ae6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007aea:	00e2      	lsls	r2, r4, #3
 8007aec:	4614      	mov	r4, r2
 8007aee:	461d      	mov	r5, r3
 8007af0:	4643      	mov	r3, r8
 8007af2:	18e3      	adds	r3, r4, r3
 8007af4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007af8:	464b      	mov	r3, r9
 8007afa:	eb45 0303 	adc.w	r3, r5, r3
 8007afe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007b02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007b0e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007b12:	f04f 0200 	mov.w	r2, #0
 8007b16:	f04f 0300 	mov.w	r3, #0
 8007b1a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007b1e:	4629      	mov	r1, r5
 8007b20:	008b      	lsls	r3, r1, #2
 8007b22:	4621      	mov	r1, r4
 8007b24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b28:	4621      	mov	r1, r4
 8007b2a:	008a      	lsls	r2, r1, #2
 8007b2c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007b30:	f7f8 fc9a 	bl	8000468 <__aeabi_uldivmod>
 8007b34:	4602      	mov	r2, r0
 8007b36:	460b      	mov	r3, r1
 8007b38:	4b60      	ldr	r3, [pc, #384]	@ (8007cbc <UART_SetConfig+0x4e4>)
 8007b3a:	fba3 2302 	umull	r2, r3, r3, r2
 8007b3e:	095b      	lsrs	r3, r3, #5
 8007b40:	011c      	lsls	r4, r3, #4
 8007b42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b46:	2200      	movs	r2, #0
 8007b48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007b4c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007b50:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007b54:	4642      	mov	r2, r8
 8007b56:	464b      	mov	r3, r9
 8007b58:	1891      	adds	r1, r2, r2
 8007b5a:	61b9      	str	r1, [r7, #24]
 8007b5c:	415b      	adcs	r3, r3
 8007b5e:	61fb      	str	r3, [r7, #28]
 8007b60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b64:	4641      	mov	r1, r8
 8007b66:	1851      	adds	r1, r2, r1
 8007b68:	6139      	str	r1, [r7, #16]
 8007b6a:	4649      	mov	r1, r9
 8007b6c:	414b      	adcs	r3, r1
 8007b6e:	617b      	str	r3, [r7, #20]
 8007b70:	f04f 0200 	mov.w	r2, #0
 8007b74:	f04f 0300 	mov.w	r3, #0
 8007b78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007b7c:	4659      	mov	r1, fp
 8007b7e:	00cb      	lsls	r3, r1, #3
 8007b80:	4651      	mov	r1, sl
 8007b82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b86:	4651      	mov	r1, sl
 8007b88:	00ca      	lsls	r2, r1, #3
 8007b8a:	4610      	mov	r0, r2
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	4603      	mov	r3, r0
 8007b90:	4642      	mov	r2, r8
 8007b92:	189b      	adds	r3, r3, r2
 8007b94:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007b98:	464b      	mov	r3, r9
 8007b9a:	460a      	mov	r2, r1
 8007b9c:	eb42 0303 	adc.w	r3, r2, r3
 8007ba0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ba8:	685b      	ldr	r3, [r3, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007bae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007bb0:	f04f 0200 	mov.w	r2, #0
 8007bb4:	f04f 0300 	mov.w	r3, #0
 8007bb8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007bbc:	4649      	mov	r1, r9
 8007bbe:	008b      	lsls	r3, r1, #2
 8007bc0:	4641      	mov	r1, r8
 8007bc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007bc6:	4641      	mov	r1, r8
 8007bc8:	008a      	lsls	r2, r1, #2
 8007bca:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007bce:	f7f8 fc4b 	bl	8000468 <__aeabi_uldivmod>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	4611      	mov	r1, r2
 8007bd8:	4b38      	ldr	r3, [pc, #224]	@ (8007cbc <UART_SetConfig+0x4e4>)
 8007bda:	fba3 2301 	umull	r2, r3, r3, r1
 8007bde:	095b      	lsrs	r3, r3, #5
 8007be0:	2264      	movs	r2, #100	@ 0x64
 8007be2:	fb02 f303 	mul.w	r3, r2, r3
 8007be6:	1acb      	subs	r3, r1, r3
 8007be8:	011b      	lsls	r3, r3, #4
 8007bea:	3332      	adds	r3, #50	@ 0x32
 8007bec:	4a33      	ldr	r2, [pc, #204]	@ (8007cbc <UART_SetConfig+0x4e4>)
 8007bee:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf2:	095b      	lsrs	r3, r3, #5
 8007bf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007bf8:	441c      	add	r4, r3
 8007bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bfe:	2200      	movs	r2, #0
 8007c00:	673b      	str	r3, [r7, #112]	@ 0x70
 8007c02:	677a      	str	r2, [r7, #116]	@ 0x74
 8007c04:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007c08:	4642      	mov	r2, r8
 8007c0a:	464b      	mov	r3, r9
 8007c0c:	1891      	adds	r1, r2, r2
 8007c0e:	60b9      	str	r1, [r7, #8]
 8007c10:	415b      	adcs	r3, r3
 8007c12:	60fb      	str	r3, [r7, #12]
 8007c14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007c18:	4641      	mov	r1, r8
 8007c1a:	1851      	adds	r1, r2, r1
 8007c1c:	6039      	str	r1, [r7, #0]
 8007c1e:	4649      	mov	r1, r9
 8007c20:	414b      	adcs	r3, r1
 8007c22:	607b      	str	r3, [r7, #4]
 8007c24:	f04f 0200 	mov.w	r2, #0
 8007c28:	f04f 0300 	mov.w	r3, #0
 8007c2c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007c30:	4659      	mov	r1, fp
 8007c32:	00cb      	lsls	r3, r1, #3
 8007c34:	4651      	mov	r1, sl
 8007c36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c3a:	4651      	mov	r1, sl
 8007c3c:	00ca      	lsls	r2, r1, #3
 8007c3e:	4610      	mov	r0, r2
 8007c40:	4619      	mov	r1, r3
 8007c42:	4603      	mov	r3, r0
 8007c44:	4642      	mov	r2, r8
 8007c46:	189b      	adds	r3, r3, r2
 8007c48:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c4a:	464b      	mov	r3, r9
 8007c4c:	460a      	mov	r2, r1
 8007c4e:	eb42 0303 	adc.w	r3, r2, r3
 8007c52:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c5e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007c60:	f04f 0200 	mov.w	r2, #0
 8007c64:	f04f 0300 	mov.w	r3, #0
 8007c68:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007c6c:	4649      	mov	r1, r9
 8007c6e:	008b      	lsls	r3, r1, #2
 8007c70:	4641      	mov	r1, r8
 8007c72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c76:	4641      	mov	r1, r8
 8007c78:	008a      	lsls	r2, r1, #2
 8007c7a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007c7e:	f7f8 fbf3 	bl	8000468 <__aeabi_uldivmod>
 8007c82:	4602      	mov	r2, r0
 8007c84:	460b      	mov	r3, r1
 8007c86:	4b0d      	ldr	r3, [pc, #52]	@ (8007cbc <UART_SetConfig+0x4e4>)
 8007c88:	fba3 1302 	umull	r1, r3, r3, r2
 8007c8c:	095b      	lsrs	r3, r3, #5
 8007c8e:	2164      	movs	r1, #100	@ 0x64
 8007c90:	fb01 f303 	mul.w	r3, r1, r3
 8007c94:	1ad3      	subs	r3, r2, r3
 8007c96:	011b      	lsls	r3, r3, #4
 8007c98:	3332      	adds	r3, #50	@ 0x32
 8007c9a:	4a08      	ldr	r2, [pc, #32]	@ (8007cbc <UART_SetConfig+0x4e4>)
 8007c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca0:	095b      	lsrs	r3, r3, #5
 8007ca2:	f003 020f 	and.w	r2, r3, #15
 8007ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4422      	add	r2, r4
 8007cae:	609a      	str	r2, [r3, #8]
}
 8007cb0:	bf00      	nop
 8007cb2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007cbc:	51eb851f 	.word	0x51eb851f

08007cc0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007cc0:	b084      	sub	sp, #16
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b084      	sub	sp, #16
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
 8007cca:	f107 001c 	add.w	r0, r7, #28
 8007cce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007cd2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d123      	bne.n	8007d22 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cde:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8007cee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cf2:	687a      	ldr	r2, [r7, #4]
 8007cf4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d02:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d105      	bne.n	8007d16 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d16:	6878      	ldr	r0, [r7, #4]
 8007d18:	f000 f9dc 	bl	80080d4 <USB_CoreReset>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	73fb      	strb	r3, [r7, #15]
 8007d20:	e01b      	b.n	8007d5a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	68db      	ldr	r3, [r3, #12]
 8007d26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 f9d0 	bl	80080d4 <USB_CoreReset>
 8007d34:	4603      	mov	r3, r0
 8007d36:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007d38:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d106      	bne.n	8007d4e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d44:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	639a      	str	r2, [r3, #56]	@ 0x38
 8007d4c:	e005      	b.n	8007d5a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d52:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007d5a:	7fbb      	ldrb	r3, [r7, #30]
 8007d5c:	2b01      	cmp	r3, #1
 8007d5e:	d10b      	bne.n	8007d78 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	689b      	ldr	r3, [r3, #8]
 8007d64:	f043 0206 	orr.w	r2, r3, #6
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	f043 0220 	orr.w	r2, r3, #32
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3710      	adds	r7, #16
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007d84:	b004      	add	sp, #16
 8007d86:	4770      	bx	lr

08007d88 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	b083      	sub	sp, #12
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	f043 0201 	orr.w	r2, r3, #1
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	370c      	adds	r7, #12
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr

08007daa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007daa:	b480      	push	{r7}
 8007dac:	b083      	sub	sp, #12
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	f023 0201 	bic.w	r2, r3, #1
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007dbe:	2300      	movs	r3, #0
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dca:	4770      	bx	lr

08007dcc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b084      	sub	sp, #16
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	460b      	mov	r3, r1
 8007dd6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007dd8:	2300      	movs	r3, #0
 8007dda:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	68db      	ldr	r3, [r3, #12]
 8007de0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007de8:	78fb      	ldrb	r3, [r7, #3]
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d115      	bne.n	8007e1a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	68db      	ldr	r3, [r3, #12]
 8007df2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007dfa:	200a      	movs	r0, #10
 8007dfc:	f7f9 fb84 	bl	8001508 <HAL_Delay>
      ms += 10U;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	330a      	adds	r3, #10
 8007e04:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f000 f956 	bl	80080b8 <USB_GetMode>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d01e      	beq.n	8007e50 <USB_SetCurrentMode+0x84>
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2bc7      	cmp	r3, #199	@ 0xc7
 8007e16:	d9f0      	bls.n	8007dfa <USB_SetCurrentMode+0x2e>
 8007e18:	e01a      	b.n	8007e50 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007e1a:	78fb      	ldrb	r3, [r7, #3]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d115      	bne.n	8007e4c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007e2c:	200a      	movs	r0, #10
 8007e2e:	f7f9 fb6b 	bl	8001508 <HAL_Delay>
      ms += 10U;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	330a      	adds	r3, #10
 8007e36:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 f93d 	bl	80080b8 <USB_GetMode>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d005      	beq.n	8007e50 <USB_SetCurrentMode+0x84>
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	2bc7      	cmp	r3, #199	@ 0xc7
 8007e48:	d9f0      	bls.n	8007e2c <USB_SetCurrentMode+0x60>
 8007e4a:	e001      	b.n	8007e50 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e005      	b.n	8007e5c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2bc8      	cmp	r3, #200	@ 0xc8
 8007e54:	d101      	bne.n	8007e5a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007e56:	2301      	movs	r3, #1
 8007e58:	e000      	b.n	8007e5c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007e5a:	2300      	movs	r3, #0
}
 8007e5c:	4618      	mov	r0, r3
 8007e5e:	3710      	adds	r7, #16
 8007e60:	46bd      	mov	sp, r7
 8007e62:	bd80      	pop	{r7, pc}

08007e64 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007e64:	b480      	push	{r7}
 8007e66:	b085      	sub	sp, #20
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
 8007e6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	3301      	adds	r3, #1
 8007e76:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e7e:	d901      	bls.n	8007e84 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007e80:	2303      	movs	r3, #3
 8007e82:	e01b      	b.n	8007ebc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	691b      	ldr	r3, [r3, #16]
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	daf2      	bge.n	8007e72 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	019b      	lsls	r3, r3, #6
 8007e94:	f043 0220 	orr.w	r2, r3, #32
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ea8:	d901      	bls.n	8007eae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007eaa:	2303      	movs	r3, #3
 8007eac:	e006      	b.n	8007ebc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	f003 0320 	and.w	r3, r3, #32
 8007eb6:	2b20      	cmp	r3, #32
 8007eb8:	d0f0      	beq.n	8007e9c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007eba:	2300      	movs	r3, #0
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3714      	adds	r7, #20
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr

08007ec8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b085      	sub	sp, #20
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	3301      	adds	r3, #1
 8007ed8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ee0:	d901      	bls.n	8007ee6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	e018      	b.n	8007f18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	691b      	ldr	r3, [r3, #16]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	daf2      	bge.n	8007ed4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007eee:	2300      	movs	r3, #0
 8007ef0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2210      	movs	r2, #16
 8007ef6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	3301      	adds	r3, #1
 8007efc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007f04:	d901      	bls.n	8007f0a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007f06:	2303      	movs	r3, #3
 8007f08:	e006      	b.n	8007f18 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	f003 0310 	and.w	r3, r3, #16
 8007f12:	2b10      	cmp	r3, #16
 8007f14:	d0f0      	beq.n	8007ef8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3714      	adds	r7, #20
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b089      	sub	sp, #36	@ 0x24
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	60f8      	str	r0, [r7, #12]
 8007f2c:	60b9      	str	r1, [r7, #8]
 8007f2e:	4611      	mov	r1, r2
 8007f30:	461a      	mov	r2, r3
 8007f32:	460b      	mov	r3, r1
 8007f34:	71fb      	strb	r3, [r7, #7]
 8007f36:	4613      	mov	r3, r2
 8007f38:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007f42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d123      	bne.n	8007f92 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007f4a:	88bb      	ldrh	r3, [r7, #4]
 8007f4c:	3303      	adds	r3, #3
 8007f4e:	089b      	lsrs	r3, r3, #2
 8007f50:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007f52:	2300      	movs	r3, #0
 8007f54:	61bb      	str	r3, [r7, #24]
 8007f56:	e018      	b.n	8007f8a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007f58:	79fb      	ldrb	r3, [r7, #7]
 8007f5a:	031a      	lsls	r2, r3, #12
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	4413      	add	r3, r2
 8007f60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f64:	461a      	mov	r2, r3
 8007f66:	69fb      	ldr	r3, [r7, #28]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007f6c:	69fb      	ldr	r3, [r7, #28]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	3301      	adds	r3, #1
 8007f76:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007f7e:	69fb      	ldr	r3, [r7, #28]
 8007f80:	3301      	adds	r3, #1
 8007f82:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	3301      	adds	r3, #1
 8007f88:	61bb      	str	r3, [r7, #24]
 8007f8a:	69ba      	ldr	r2, [r7, #24]
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d3e2      	bcc.n	8007f58 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007f92:	2300      	movs	r3, #0
}
 8007f94:	4618      	mov	r0, r3
 8007f96:	3724      	adds	r7, #36	@ 0x24
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b08b      	sub	sp, #44	@ 0x2c
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	60f8      	str	r0, [r7, #12]
 8007fa8:	60b9      	str	r1, [r7, #8]
 8007faa:	4613      	mov	r3, r2
 8007fac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007fb6:	88fb      	ldrh	r3, [r7, #6]
 8007fb8:	089b      	lsrs	r3, r3, #2
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007fbe:	88fb      	ldrh	r3, [r7, #6]
 8007fc0:	f003 0303 	and.w	r3, r3, #3
 8007fc4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	623b      	str	r3, [r7, #32]
 8007fca:	e014      	b.n	8007ff6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007fcc:	69bb      	ldr	r3, [r7, #24]
 8007fce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd6:	601a      	str	r2, [r3, #0]
    pDest++;
 8007fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fda:	3301      	adds	r3, #1
 8007fdc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe0:	3301      	adds	r3, #1
 8007fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe6:	3301      	adds	r3, #1
 8007fe8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fec:	3301      	adds	r3, #1
 8007fee:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007ff0:	6a3b      	ldr	r3, [r7, #32]
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	623b      	str	r3, [r7, #32]
 8007ff6:	6a3a      	ldr	r2, [r7, #32]
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d3e6      	bcc.n	8007fcc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007ffe:	8bfb      	ldrh	r3, [r7, #30]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d01e      	beq.n	8008042 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008004:	2300      	movs	r3, #0
 8008006:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800800e:	461a      	mov	r2, r3
 8008010:	f107 0310 	add.w	r3, r7, #16
 8008014:	6812      	ldr	r2, [r2, #0]
 8008016:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008018:	693a      	ldr	r2, [r7, #16]
 800801a:	6a3b      	ldr	r3, [r7, #32]
 800801c:	b2db      	uxtb	r3, r3
 800801e:	00db      	lsls	r3, r3, #3
 8008020:	fa22 f303 	lsr.w	r3, r2, r3
 8008024:	b2da      	uxtb	r2, r3
 8008026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008028:	701a      	strb	r2, [r3, #0]
      i++;
 800802a:	6a3b      	ldr	r3, [r7, #32]
 800802c:	3301      	adds	r3, #1
 800802e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008032:	3301      	adds	r3, #1
 8008034:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008036:	8bfb      	ldrh	r3, [r7, #30]
 8008038:	3b01      	subs	r3, #1
 800803a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800803c:	8bfb      	ldrh	r3, [r7, #30]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d1ea      	bne.n	8008018 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008044:	4618      	mov	r0, r3
 8008046:	372c      	adds	r7, #44	@ 0x2c
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008050:	b480      	push	{r7}
 8008052:	b085      	sub	sp, #20
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	695b      	ldr	r3, [r3, #20]
 800805c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	699b      	ldr	r3, [r3, #24]
 8008062:	68fa      	ldr	r2, [r7, #12]
 8008064:	4013      	ands	r3, r2
 8008066:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008068:	68fb      	ldr	r3, [r7, #12]
}
 800806a:	4618      	mov	r0, r3
 800806c:	3714      	adds	r7, #20
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr

08008076 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8008076:	b480      	push	{r7}
 8008078:	b085      	sub	sp, #20
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
 800807e:	460b      	mov	r3, r1
 8008080:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8008086:	78fb      	ldrb	r3, [r7, #3]
 8008088:	015a      	lsls	r2, r3, #5
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	4413      	add	r3, r2
 800808e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008092:	689b      	ldr	r3, [r3, #8]
 8008094:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8008096:	78fb      	ldrb	r3, [r7, #3]
 8008098:	015a      	lsls	r2, r3, #5
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	4413      	add	r3, r2
 800809e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80080a2:	68db      	ldr	r3, [r3, #12]
 80080a4:	68ba      	ldr	r2, [r7, #8]
 80080a6:	4013      	ands	r3, r2
 80080a8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80080aa:	68bb      	ldr	r3, [r7, #8]
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3714      	adds	r7, #20
 80080b0:	46bd      	mov	sp, r7
 80080b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080b6:	4770      	bx	lr

080080b8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b083      	sub	sp, #12
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	695b      	ldr	r3, [r3, #20]
 80080c4:	f003 0301 	and.w	r3, r3, #1
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80080dc:	2300      	movs	r3, #0
 80080de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	3301      	adds	r3, #1
 80080e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80080ec:	d901      	bls.n	80080f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80080ee:	2303      	movs	r3, #3
 80080f0:	e022      	b.n	8008138 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	691b      	ldr	r3, [r3, #16]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	daf2      	bge.n	80080e0 <USB_CoreReset+0xc>

  count = 10U;
 80080fa:	230a      	movs	r3, #10
 80080fc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80080fe:	e002      	b.n	8008106 <USB_CoreReset+0x32>
  {
    count--;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	3b01      	subs	r3, #1
 8008104:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d1f9      	bne.n	8008100 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	691b      	ldr	r3, [r3, #16]
 8008110:	f043 0201 	orr.w	r2, r3, #1
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	3301      	adds	r3, #1
 800811c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008124:	d901      	bls.n	800812a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008126:	2303      	movs	r3, #3
 8008128:	e006      	b.n	8008138 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	691b      	ldr	r3, [r3, #16]
 800812e:	f003 0301 	and.w	r3, r3, #1
 8008132:	2b01      	cmp	r3, #1
 8008134:	d0f0      	beq.n	8008118 <USB_CoreReset+0x44>

  return HAL_OK;
 8008136:	2300      	movs	r3, #0
}
 8008138:	4618      	mov	r0, r3
 800813a:	3714      	adds	r7, #20
 800813c:	46bd      	mov	sp, r7
 800813e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008142:	4770      	bx	lr

08008144 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008144:	b084      	sub	sp, #16
 8008146:	b580      	push	{r7, lr}
 8008148:	b086      	sub	sp, #24
 800814a:	af00      	add	r7, sp, #0
 800814c:	6078      	str	r0, [r7, #4]
 800814e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008152:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008156:	2300      	movs	r3, #0
 8008158:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008164:	461a      	mov	r2, r3
 8008166:	2300      	movs	r3, #0
 8008168:	6013      	str	r3, [r2, #0]

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Disable HW VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800816e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	68db      	ldr	r3, [r3, #12]
 800817a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800817e:	2b00      	cmp	r3, #0
 8008180:	d119      	bne.n	80081b6 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8008182:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008186:	2b01      	cmp	r3, #1
 8008188:	d10a      	bne.n	80081a0 <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008198:	f043 0304 	orr.w	r3, r3, #4
 800819c:	6013      	str	r3, [r2, #0]
 800819e:	e014      	b.n	80081ca <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80081ae:	f023 0304 	bic.w	r3, r3, #4
 80081b2:	6013      	str	r3, [r2, #0]
 80081b4:	e009      	b.n	80081ca <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	68fa      	ldr	r2, [r7, #12]
 80081c0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80081c4:	f023 0304 	bic.w	r3, r3, #4
 80081c8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80081ca:	2110      	movs	r1, #16
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f7ff fe49 	bl	8007e64 <USB_FlushTxFifo>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d001      	beq.n	80081dc <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 80081d8:	2301      	movs	r3, #1
 80081da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f7ff fe73 	bl	8007ec8 <USB_FlushRxFifo>
 80081e2:	4603      	mov	r3, r0
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d001      	beq.n	80081ec <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 80081e8:	2301      	movs	r3, #1
 80081ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80081ec:	2300      	movs	r3, #0
 80081ee:	613b      	str	r3, [r7, #16]
 80081f0:	e015      	b.n	800821e <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	015a      	lsls	r2, r3, #5
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	4413      	add	r3, r2
 80081fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80081fe:	461a      	mov	r2, r3
 8008200:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008204:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	015a      	lsls	r2, r3, #5
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	4413      	add	r3, r2
 800820e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008212:	461a      	mov	r2, r3
 8008214:	2300      	movs	r3, #0
 8008216:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	3301      	adds	r3, #1
 800821c:	613b      	str	r3, [r7, #16]
 800821e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008222:	461a      	mov	r2, r3
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	4293      	cmp	r3, r2
 8008228:	d3e3      	bcc.n	80081f2 <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008236:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	4a18      	ldr	r2, [pc, #96]	@ (800829c <USB_HostInit+0x158>)
 800823c:	4293      	cmp	r3, r2
 800823e:	d10b      	bne.n	8008258 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008246:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	4a15      	ldr	r2, [pc, #84]	@ (80082a0 <USB_HostInit+0x15c>)
 800824c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a14      	ldr	r2, [pc, #80]	@ (80082a4 <USB_HostInit+0x160>)
 8008252:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8008256:	e009      	b.n	800826c <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2280      	movs	r2, #128	@ 0x80
 800825c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a11      	ldr	r2, [pc, #68]	@ (80082a8 <USB_HostInit+0x164>)
 8008262:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	4a11      	ldr	r2, [pc, #68]	@ (80082ac <USB_HostInit+0x168>)
 8008268:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800826c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008270:	2b00      	cmp	r3, #0
 8008272:	d105      	bne.n	8008280 <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	699b      	ldr	r3, [r3, #24]
 8008278:	f043 0210 	orr.w	r2, r3, #16
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	699a      	ldr	r2, [r3, #24]
 8008284:	4b0a      	ldr	r3, [pc, #40]	@ (80082b0 <USB_HostInit+0x16c>)
 8008286:	4313      	orrs	r3, r2
 8008288:	687a      	ldr	r2, [r7, #4]
 800828a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800828c:	7dfb      	ldrb	r3, [r7, #23]
}
 800828e:	4618      	mov	r0, r3
 8008290:	3718      	adds	r7, #24
 8008292:	46bd      	mov	sp, r7
 8008294:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008298:	b004      	add	sp, #16
 800829a:	4770      	bx	lr
 800829c:	40040000 	.word	0x40040000
 80082a0:	01000200 	.word	0x01000200
 80082a4:	00e00300 	.word	0x00e00300
 80082a8:	00600080 	.word	0x00600080
 80082ac:	004000e0 	.word	0x004000e0
 80082b0:	a3200008 	.word	0xa3200008

080082b4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80082b4:	b480      	push	{r7}
 80082b6:	b085      	sub	sp, #20
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
 80082bc:	460b      	mov	r3, r1
 80082be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	68fa      	ldr	r2, [r7, #12]
 80082ce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80082d2:	f023 0303 	bic.w	r3, r3, #3
 80082d6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082de:	681a      	ldr	r2, [r3, #0]
 80082e0:	78fb      	ldrb	r3, [r7, #3]
 80082e2:	f003 0303 	and.w	r3, r3, #3
 80082e6:	68f9      	ldr	r1, [r7, #12]
 80082e8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80082ec:	4313      	orrs	r3, r2
 80082ee:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80082f0:	78fb      	ldrb	r3, [r7, #3]
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d107      	bne.n	8008306 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80082fc:	461a      	mov	r2, r3
 80082fe:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008302:	6053      	str	r3, [r2, #4]
 8008304:	e00c      	b.n	8008320 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008306:	78fb      	ldrb	r3, [r7, #3]
 8008308:	2b02      	cmp	r3, #2
 800830a:	d107      	bne.n	800831c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008312:	461a      	mov	r2, r3
 8008314:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008318:	6053      	str	r3, [r2, #4]
 800831a:	e001      	b.n	8008320 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800831c:	2301      	movs	r3, #1
 800831e:	e000      	b.n	8008322 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3714      	adds	r7, #20
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr

0800832e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800832e:	b580      	push	{r7, lr}
 8008330:	b084      	sub	sp, #16
 8008332:	af00      	add	r7, sp, #0
 8008334:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800833a:	2300      	movs	r3, #0
 800833c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800834e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	68fa      	ldr	r2, [r7, #12]
 8008354:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800835c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800835e:	2064      	movs	r0, #100	@ 0x64
 8008360:	f7f9 f8d2 	bl	8001508 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008364:	68bb      	ldr	r3, [r7, #8]
 8008366:	68fa      	ldr	r2, [r7, #12]
 8008368:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800836c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008370:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008372:	200a      	movs	r0, #10
 8008374:	f7f9 f8c8 	bl	8001508 <HAL_Delay>

  return HAL_OK;
 8008378:	2300      	movs	r3, #0
}
 800837a:	4618      	mov	r0, r3
 800837c:	3710      	adds	r7, #16
 800837e:	46bd      	mov	sp, r7
 8008380:	bd80      	pop	{r7, pc}

08008382 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008382:	b480      	push	{r7}
 8008384:	b085      	sub	sp, #20
 8008386:	af00      	add	r7, sp, #0
 8008388:	6078      	str	r0, [r7, #4]
 800838a:	460b      	mov	r3, r1
 800838c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008392:	2300      	movs	r3, #0
 8008394:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80083a6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d109      	bne.n	80083c6 <USB_DriveVbus+0x44>
 80083b2:	78fb      	ldrb	r3, [r7, #3]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d106      	bne.n	80083c6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80083b8:	68bb      	ldr	r3, [r7, #8]
 80083ba:	68fa      	ldr	r2, [r7, #12]
 80083bc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80083c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80083c4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80083cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80083d0:	d109      	bne.n	80083e6 <USB_DriveVbus+0x64>
 80083d2:	78fb      	ldrb	r3, [r7, #3]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d106      	bne.n	80083e6 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80083e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80083e4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80083e6:	2300      	movs	r3, #0
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3714      	adds	r7, #20
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr

080083f4 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b085      	sub	sp, #20
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008400:	2300      	movs	r3, #0
 8008402:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	0c5b      	lsrs	r3, r3, #17
 8008412:	f003 0303 	and.w	r3, r3, #3
}
 8008416:	4618      	mov	r0, r3
 8008418:	3714      	adds	r7, #20
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr

08008422 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8008422:	b480      	push	{r7}
 8008424:	b085      	sub	sp, #20
 8008426:	af00      	add	r7, sp, #0
 8008428:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	b29b      	uxth	r3, r3
}
 8008438:	4618      	mov	r0, r3
 800843a:	3714      	adds	r7, #20
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b088      	sub	sp, #32
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	4608      	mov	r0, r1
 800844e:	4611      	mov	r1, r2
 8008450:	461a      	mov	r2, r3
 8008452:	4603      	mov	r3, r0
 8008454:	70fb      	strb	r3, [r7, #3]
 8008456:	460b      	mov	r3, r1
 8008458:	70bb      	strb	r3, [r7, #2]
 800845a:	4613      	mov	r3, r2
 800845c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800845e:	2300      	movs	r3, #0
 8008460:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008466:	78fb      	ldrb	r3, [r7, #3]
 8008468:	015a      	lsls	r2, r3, #5
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	4413      	add	r3, r2
 800846e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008472:	461a      	mov	r2, r3
 8008474:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008478:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800847a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800847e:	2b03      	cmp	r3, #3
 8008480:	d87c      	bhi.n	800857c <USB_HC_Init+0x138>
 8008482:	a201      	add	r2, pc, #4	@ (adr r2, 8008488 <USB_HC_Init+0x44>)
 8008484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008488:	08008499 	.word	0x08008499
 800848c:	0800853f 	.word	0x0800853f
 8008490:	08008499 	.word	0x08008499
 8008494:	08008501 	.word	0x08008501
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008498:	78fb      	ldrb	r3, [r7, #3]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	693b      	ldr	r3, [r7, #16]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084a4:	461a      	mov	r2, r3
 80084a6:	f240 439d 	movw	r3, #1181	@ 0x49d
 80084aa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 80084ac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	da10      	bge.n	80084d6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80084b4:	78fb      	ldrb	r3, [r7, #3]
 80084b6:	015a      	lsls	r2, r3, #5
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	4413      	add	r3, r2
 80084bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084c0:	68db      	ldr	r3, [r3, #12]
 80084c2:	78fa      	ldrb	r2, [r7, #3]
 80084c4:	0151      	lsls	r1, r2, #5
 80084c6:	693a      	ldr	r2, [r7, #16]
 80084c8:	440a      	add	r2, r1
 80084ca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084d2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 80084d4:	e055      	b.n	8008582 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	4a6f      	ldr	r2, [pc, #444]	@ (8008698 <USB_HC_Init+0x254>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d151      	bne.n	8008582 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 80084de:	78fb      	ldrb	r3, [r7, #3]
 80084e0:	015a      	lsls	r2, r3, #5
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	4413      	add	r3, r2
 80084e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	78fa      	ldrb	r2, [r7, #3]
 80084ee:	0151      	lsls	r1, r2, #5
 80084f0:	693a      	ldr	r2, [r7, #16]
 80084f2:	440a      	add	r2, r1
 80084f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80084f8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80084fc:	60d3      	str	r3, [r2, #12]
      break;
 80084fe:	e040      	b.n	8008582 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008500:	78fb      	ldrb	r3, [r7, #3]
 8008502:	015a      	lsls	r2, r3, #5
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	4413      	add	r3, r2
 8008508:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800850c:	461a      	mov	r2, r3
 800850e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8008512:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008514:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008518:	2b00      	cmp	r3, #0
 800851a:	da34      	bge.n	8008586 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800851c:	78fb      	ldrb	r3, [r7, #3]
 800851e:	015a      	lsls	r2, r3, #5
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	4413      	add	r3, r2
 8008524:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	78fa      	ldrb	r2, [r7, #3]
 800852c:	0151      	lsls	r1, r2, #5
 800852e:	693a      	ldr	r2, [r7, #16]
 8008530:	440a      	add	r2, r1
 8008532:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008536:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800853a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800853c:	e023      	b.n	8008586 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800853e:	78fb      	ldrb	r3, [r7, #3]
 8008540:	015a      	lsls	r2, r3, #5
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	4413      	add	r3, r2
 8008546:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800854a:	461a      	mov	r2, r3
 800854c:	f240 2325 	movw	r3, #549	@ 0x225
 8008550:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008552:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008556:	2b00      	cmp	r3, #0
 8008558:	da17      	bge.n	800858a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800855a:	78fb      	ldrb	r3, [r7, #3]
 800855c:	015a      	lsls	r2, r3, #5
 800855e:	693b      	ldr	r3, [r7, #16]
 8008560:	4413      	add	r3, r2
 8008562:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	78fa      	ldrb	r2, [r7, #3]
 800856a:	0151      	lsls	r1, r2, #5
 800856c:	693a      	ldr	r2, [r7, #16]
 800856e:	440a      	add	r2, r1
 8008570:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008574:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8008578:	60d3      	str	r3, [r2, #12]
      }
      break;
 800857a:	e006      	b.n	800858a <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800857c:	2301      	movs	r3, #1
 800857e:	77fb      	strb	r3, [r7, #31]
      break;
 8008580:	e004      	b.n	800858c <USB_HC_Init+0x148>
      break;
 8008582:	bf00      	nop
 8008584:	e002      	b.n	800858c <USB_HC_Init+0x148>
      break;
 8008586:	bf00      	nop
 8008588:	e000      	b.n	800858c <USB_HC_Init+0x148>
      break;
 800858a:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800858c:	78fb      	ldrb	r3, [r7, #3]
 800858e:	015a      	lsls	r2, r3, #5
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	4413      	add	r3, r2
 8008594:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008598:	461a      	mov	r2, r3
 800859a:	2300      	movs	r3, #0
 800859c:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800859e:	78fb      	ldrb	r3, [r7, #3]
 80085a0:	015a      	lsls	r2, r3, #5
 80085a2:	693b      	ldr	r3, [r7, #16]
 80085a4:	4413      	add	r3, r2
 80085a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80085aa:	68db      	ldr	r3, [r3, #12]
 80085ac:	78fa      	ldrb	r2, [r7, #3]
 80085ae:	0151      	lsls	r1, r2, #5
 80085b0:	693a      	ldr	r2, [r7, #16]
 80085b2:	440a      	add	r2, r1
 80085b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80085b8:	f043 0302 	orr.w	r3, r3, #2
 80085bc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80085c4:	699a      	ldr	r2, [r3, #24]
 80085c6:	78fb      	ldrb	r3, [r7, #3]
 80085c8:	f003 030f 	and.w	r3, r3, #15
 80085cc:	2101      	movs	r1, #1
 80085ce:	fa01 f303 	lsl.w	r3, r1, r3
 80085d2:	6939      	ldr	r1, [r7, #16]
 80085d4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80085d8:	4313      	orrs	r3, r2
 80085da:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	699b      	ldr	r3, [r3, #24]
 80085e0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80085e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	da03      	bge.n	80085f8 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80085f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085f4:	61bb      	str	r3, [r7, #24]
 80085f6:	e001      	b.n	80085fc <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80085f8:	2300      	movs	r3, #0
 80085fa:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f7ff fef9 	bl	80083f4 <USB_GetHostSpeed>
 8008602:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008604:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008608:	2b02      	cmp	r3, #2
 800860a:	d106      	bne.n	800861a <USB_HC_Init+0x1d6>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2b02      	cmp	r3, #2
 8008610:	d003      	beq.n	800861a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008612:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008616:	617b      	str	r3, [r7, #20]
 8008618:	e001      	b.n	800861e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800861a:	2300      	movs	r3, #0
 800861c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800861e:	787b      	ldrb	r3, [r7, #1]
 8008620:	059b      	lsls	r3, r3, #22
 8008622:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008626:	78bb      	ldrb	r3, [r7, #2]
 8008628:	02db      	lsls	r3, r3, #11
 800862a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800862e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008630:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008634:	049b      	lsls	r3, r3, #18
 8008636:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800863a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800863c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800863e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008642:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008644:	69bb      	ldr	r3, [r7, #24]
 8008646:	431a      	orrs	r2, r3
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800864c:	78fa      	ldrb	r2, [r7, #3]
 800864e:	0151      	lsls	r1, r2, #5
 8008650:	693a      	ldr	r2, [r7, #16]
 8008652:	440a      	add	r2, r1
 8008654:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008658:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800865c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800865e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008662:	2b03      	cmp	r3, #3
 8008664:	d003      	beq.n	800866e <USB_HC_Init+0x22a>
 8008666:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800866a:	2b01      	cmp	r3, #1
 800866c:	d10f      	bne.n	800868e <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800866e:	78fb      	ldrb	r3, [r7, #3]
 8008670:	015a      	lsls	r2, r3, #5
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	4413      	add	r3, r2
 8008676:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	78fa      	ldrb	r2, [r7, #3]
 800867e:	0151      	lsls	r1, r2, #5
 8008680:	693a      	ldr	r2, [r7, #16]
 8008682:	440a      	add	r2, r1
 8008684:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008688:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800868c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800868e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008690:	4618      	mov	r0, r3
 8008692:	3720      	adds	r7, #32
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}
 8008698:	40040000 	.word	0x40040000

0800869c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b08c      	sub	sp, #48	@ 0x30
 80086a0:	af02      	add	r7, sp, #8
 80086a2:	60f8      	str	r0, [r7, #12]
 80086a4:	60b9      	str	r1, [r7, #8]
 80086a6:	4613      	mov	r3, r2
 80086a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	785b      	ldrb	r3, [r3, #1]
 80086b2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80086b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80086b8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	4a5d      	ldr	r2, [pc, #372]	@ (8008834 <USB_HC_StartXfer+0x198>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d12f      	bne.n	8008722 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80086c2:	79fb      	ldrb	r3, [r7, #7]
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d11c      	bne.n	8008702 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	7c9b      	ldrb	r3, [r3, #18]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d003      	beq.n	80086d8 <USB_HC_StartXfer+0x3c>
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	7c9b      	ldrb	r3, [r3, #18]
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d124      	bne.n	8008722 <USB_HC_StartXfer+0x86>
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	799b      	ldrb	r3, [r3, #6]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d120      	bne.n	8008722 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80086e0:	69fb      	ldr	r3, [r7, #28]
 80086e2:	015a      	lsls	r2, r3, #5
 80086e4:	6a3b      	ldr	r3, [r7, #32]
 80086e6:	4413      	add	r3, r2
 80086e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086ec:	68db      	ldr	r3, [r3, #12]
 80086ee:	69fa      	ldr	r2, [r7, #28]
 80086f0:	0151      	lsls	r1, r2, #5
 80086f2:	6a3a      	ldr	r2, [r7, #32]
 80086f4:	440a      	add	r2, r1
 80086f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80086fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086fe:	60d3      	str	r3, [r2, #12]
 8008700:	e00f      	b.n	8008722 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	791b      	ldrb	r3, [r3, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d10b      	bne.n	8008722 <USB_HC_StartXfer+0x86>
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	795b      	ldrb	r3, [r3, #5]
 800870e:	2b01      	cmp	r3, #1
 8008710:	d107      	bne.n	8008722 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8008712:	68bb      	ldr	r3, [r7, #8]
 8008714:	785b      	ldrb	r3, [r3, #1]
 8008716:	4619      	mov	r1, r3
 8008718:	68f8      	ldr	r0, [r7, #12]
 800871a:	f000 fb6b 	bl	8008df4 <USB_DoPing>
        return HAL_OK;
 800871e:	2300      	movs	r3, #0
 8008720:	e232      	b.n	8008b88 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	799b      	ldrb	r3, [r3, #6]
 8008726:	2b01      	cmp	r3, #1
 8008728:	d158      	bne.n	80087dc <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800872a:	2301      	movs	r3, #1
 800872c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800872e:	68bb      	ldr	r3, [r7, #8]
 8008730:	78db      	ldrb	r3, [r3, #3]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d007      	beq.n	8008746 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008736:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008738:	68ba      	ldr	r2, [r7, #8]
 800873a:	8a92      	ldrh	r2, [r2, #20]
 800873c:	fb03 f202 	mul.w	r2, r3, r2
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	61da      	str	r2, [r3, #28]
 8008744:	e07c      	b.n	8008840 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	7c9b      	ldrb	r3, [r3, #18]
 800874a:	2b01      	cmp	r3, #1
 800874c:	d130      	bne.n	80087b0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800874e:	68bb      	ldr	r3, [r7, #8]
 8008750:	6a1b      	ldr	r3, [r3, #32]
 8008752:	2bbc      	cmp	r3, #188	@ 0xbc
 8008754:	d918      	bls.n	8008788 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	8a9b      	ldrh	r3, [r3, #20]
 800875a:	461a      	mov	r2, r3
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	69da      	ldr	r2, [r3, #28]
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	68db      	ldr	r3, [r3, #12]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d003      	beq.n	8008778 <USB_HC_StartXfer+0xdc>
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	2b02      	cmp	r3, #2
 8008776:	d103      	bne.n	8008780 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	2202      	movs	r2, #2
 800877c:	60da      	str	r2, [r3, #12]
 800877e:	e05f      	b.n	8008840 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	2201      	movs	r2, #1
 8008784:	60da      	str	r2, [r3, #12]
 8008786:	e05b      	b.n	8008840 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008788:	68bb      	ldr	r3, [r7, #8]
 800878a:	6a1a      	ldr	r2, [r3, #32]
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	68db      	ldr	r3, [r3, #12]
 8008794:	2b01      	cmp	r3, #1
 8008796:	d007      	beq.n	80087a8 <USB_HC_StartXfer+0x10c>
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	68db      	ldr	r3, [r3, #12]
 800879c:	2b02      	cmp	r3, #2
 800879e:	d003      	beq.n	80087a8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	2204      	movs	r2, #4
 80087a4:	60da      	str	r2, [r3, #12]
 80087a6:	e04b      	b.n	8008840 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	2203      	movs	r2, #3
 80087ac:	60da      	str	r2, [r3, #12]
 80087ae:	e047      	b.n	8008840 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80087b0:	79fb      	ldrb	r3, [r7, #7]
 80087b2:	2b01      	cmp	r3, #1
 80087b4:	d10d      	bne.n	80087d2 <USB_HC_StartXfer+0x136>
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	6a1b      	ldr	r3, [r3, #32]
 80087ba:	68ba      	ldr	r2, [r7, #8]
 80087bc:	8a92      	ldrh	r2, [r2, #20]
 80087be:	4293      	cmp	r3, r2
 80087c0:	d907      	bls.n	80087d2 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80087c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80087c4:	68ba      	ldr	r2, [r7, #8]
 80087c6:	8a92      	ldrh	r2, [r2, #20]
 80087c8:	fb03 f202 	mul.w	r2, r3, r2
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	61da      	str	r2, [r3, #28]
 80087d0:	e036      	b.n	8008840 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	6a1a      	ldr	r2, [r3, #32]
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	61da      	str	r2, [r3, #28]
 80087da:	e031      	b.n	8008840 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	6a1b      	ldr	r3, [r3, #32]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d018      	beq.n	8008816 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	6a1b      	ldr	r3, [r3, #32]
 80087e8:	68ba      	ldr	r2, [r7, #8]
 80087ea:	8a92      	ldrh	r2, [r2, #20]
 80087ec:	4413      	add	r3, r2
 80087ee:	3b01      	subs	r3, #1
 80087f0:	68ba      	ldr	r2, [r7, #8]
 80087f2:	8a92      	ldrh	r2, [r2, #20]
 80087f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80087f8:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80087fa:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80087fc:	8b7b      	ldrh	r3, [r7, #26]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d90b      	bls.n	800881a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8008802:	8b7b      	ldrh	r3, [r7, #26]
 8008804:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008806:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008808:	68ba      	ldr	r2, [r7, #8]
 800880a:	8a92      	ldrh	r2, [r2, #20]
 800880c:	fb03 f202 	mul.w	r2, r3, r2
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	61da      	str	r2, [r3, #28]
 8008814:	e001      	b.n	800881a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8008816:	2301      	movs	r3, #1
 8008818:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	78db      	ldrb	r3, [r3, #3]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d00a      	beq.n	8008838 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008822:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008824:	68ba      	ldr	r2, [r7, #8]
 8008826:	8a92      	ldrh	r2, [r2, #20]
 8008828:	fb03 f202 	mul.w	r2, r3, r2
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	61da      	str	r2, [r3, #28]
 8008830:	e006      	b.n	8008840 <USB_HC_StartXfer+0x1a4>
 8008832:	bf00      	nop
 8008834:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	6a1a      	ldr	r2, [r3, #32]
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	69db      	ldr	r3, [r3, #28]
 8008844:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008848:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800884a:	04d9      	lsls	r1, r3, #19
 800884c:	4ba3      	ldr	r3, [pc, #652]	@ (8008adc <USB_HC_StartXfer+0x440>)
 800884e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008850:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	7d9b      	ldrb	r3, [r3, #22]
 8008856:	075b      	lsls	r3, r3, #29
 8008858:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800885c:	69f9      	ldr	r1, [r7, #28]
 800885e:	0148      	lsls	r0, r1, #5
 8008860:	6a39      	ldr	r1, [r7, #32]
 8008862:	4401      	add	r1, r0
 8008864:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008868:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800886a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800886c:	79fb      	ldrb	r3, [r7, #7]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d009      	beq.n	8008886 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	6999      	ldr	r1, [r3, #24]
 8008876:	69fb      	ldr	r3, [r7, #28]
 8008878:	015a      	lsls	r2, r3, #5
 800887a:	6a3b      	ldr	r3, [r7, #32]
 800887c:	4413      	add	r3, r2
 800887e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008882:	460a      	mov	r2, r1
 8008884:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008886:	6a3b      	ldr	r3, [r7, #32]
 8008888:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	f003 0301 	and.w	r3, r3, #1
 8008892:	2b00      	cmp	r3, #0
 8008894:	bf0c      	ite	eq
 8008896:	2301      	moveq	r3, #1
 8008898:	2300      	movne	r3, #0
 800889a:	b2db      	uxtb	r3, r3
 800889c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	015a      	lsls	r2, r3, #5
 80088a2:	6a3b      	ldr	r3, [r7, #32]
 80088a4:	4413      	add	r3, r2
 80088a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	69fa      	ldr	r2, [r7, #28]
 80088ae:	0151      	lsls	r1, r2, #5
 80088b0:	6a3a      	ldr	r2, [r7, #32]
 80088b2:	440a      	add	r2, r1
 80088b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80088b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80088bc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	015a      	lsls	r2, r3, #5
 80088c2:	6a3b      	ldr	r3, [r7, #32]
 80088c4:	4413      	add	r3, r2
 80088c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088ca:	681a      	ldr	r2, [r3, #0]
 80088cc:	7e7b      	ldrb	r3, [r7, #25]
 80088ce:	075b      	lsls	r3, r3, #29
 80088d0:	69f9      	ldr	r1, [r7, #28]
 80088d2:	0148      	lsls	r0, r1, #5
 80088d4:	6a39      	ldr	r1, [r7, #32]
 80088d6:	4401      	add	r1, r0
 80088d8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80088dc:	4313      	orrs	r3, r2
 80088de:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	799b      	ldrb	r3, [r3, #6]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	f040 80c3 	bne.w	8008a70 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	7c5b      	ldrb	r3, [r3, #17]
 80088ee:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80088f0:	68ba      	ldr	r2, [r7, #8]
 80088f2:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80088f4:	4313      	orrs	r3, r2
 80088f6:	69fa      	ldr	r2, [r7, #28]
 80088f8:	0151      	lsls	r1, r2, #5
 80088fa:	6a3a      	ldr	r2, [r7, #32]
 80088fc:	440a      	add	r2, r1
 80088fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008902:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008906:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	015a      	lsls	r2, r3, #5
 800890c:	6a3b      	ldr	r3, [r7, #32]
 800890e:	4413      	add	r3, r2
 8008910:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008914:	68db      	ldr	r3, [r3, #12]
 8008916:	69fa      	ldr	r2, [r7, #28]
 8008918:	0151      	lsls	r1, r2, #5
 800891a:	6a3a      	ldr	r2, [r7, #32]
 800891c:	440a      	add	r2, r1
 800891e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008922:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008926:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	79db      	ldrb	r3, [r3, #7]
 800892c:	2b01      	cmp	r3, #1
 800892e:	d123      	bne.n	8008978 <USB_HC_StartXfer+0x2dc>
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	78db      	ldrb	r3, [r3, #3]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d11f      	bne.n	8008978 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	015a      	lsls	r2, r3, #5
 800893c:	6a3b      	ldr	r3, [r7, #32]
 800893e:	4413      	add	r3, r2
 8008940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	69fa      	ldr	r2, [r7, #28]
 8008948:	0151      	lsls	r1, r2, #5
 800894a:	6a3a      	ldr	r2, [r7, #32]
 800894c:	440a      	add	r2, r1
 800894e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008952:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008956:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	015a      	lsls	r2, r3, #5
 800895c:	6a3b      	ldr	r3, [r7, #32]
 800895e:	4413      	add	r3, r2
 8008960:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	69fa      	ldr	r2, [r7, #28]
 8008968:	0151      	lsls	r1, r2, #5
 800896a:	6a3a      	ldr	r2, [r7, #32]
 800896c:	440a      	add	r2, r1
 800896e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008976:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008978:	68bb      	ldr	r3, [r7, #8]
 800897a:	7c9b      	ldrb	r3, [r3, #18]
 800897c:	2b01      	cmp	r3, #1
 800897e:	d003      	beq.n	8008988 <USB_HC_StartXfer+0x2ec>
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	7c9b      	ldrb	r3, [r3, #18]
 8008984:	2b03      	cmp	r3, #3
 8008986:	d117      	bne.n	80089b8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800898c:	2b01      	cmp	r3, #1
 800898e:	d113      	bne.n	80089b8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008990:	68bb      	ldr	r3, [r7, #8]
 8008992:	78db      	ldrb	r3, [r3, #3]
 8008994:	2b01      	cmp	r3, #1
 8008996:	d10f      	bne.n	80089b8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008998:	69fb      	ldr	r3, [r7, #28]
 800899a:	015a      	lsls	r2, r3, #5
 800899c:	6a3b      	ldr	r3, [r7, #32]
 800899e:	4413      	add	r3, r2
 80089a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	69fa      	ldr	r2, [r7, #28]
 80089a8:	0151      	lsls	r1, r2, #5
 80089aa:	6a3a      	ldr	r2, [r7, #32]
 80089ac:	440a      	add	r2, r1
 80089ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80089b6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	7c9b      	ldrb	r3, [r3, #18]
 80089bc:	2b01      	cmp	r3, #1
 80089be:	d162      	bne.n	8008a86 <USB_HC_StartXfer+0x3ea>
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	78db      	ldrb	r3, [r3, #3]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d15e      	bne.n	8008a86 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	68db      	ldr	r3, [r3, #12]
 80089cc:	3b01      	subs	r3, #1
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	d858      	bhi.n	8008a84 <USB_HC_StartXfer+0x3e8>
 80089d2:	a201      	add	r2, pc, #4	@ (adr r2, 80089d8 <USB_HC_StartXfer+0x33c>)
 80089d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089d8:	080089e9 	.word	0x080089e9
 80089dc:	08008a0b 	.word	0x08008a0b
 80089e0:	08008a2d 	.word	0x08008a2d
 80089e4:	08008a4f 	.word	0x08008a4f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	015a      	lsls	r2, r3, #5
 80089ec:	6a3b      	ldr	r3, [r7, #32]
 80089ee:	4413      	add	r3, r2
 80089f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	69fa      	ldr	r2, [r7, #28]
 80089f8:	0151      	lsls	r1, r2, #5
 80089fa:	6a3a      	ldr	r2, [r7, #32]
 80089fc:	440a      	add	r2, r1
 80089fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008a06:	6053      	str	r3, [r2, #4]
          break;
 8008a08:	e03d      	b.n	8008a86 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8008a0a:	69fb      	ldr	r3, [r7, #28]
 8008a0c:	015a      	lsls	r2, r3, #5
 8008a0e:	6a3b      	ldr	r3, [r7, #32]
 8008a10:	4413      	add	r3, r2
 8008a12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	69fa      	ldr	r2, [r7, #28]
 8008a1a:	0151      	lsls	r1, r2, #5
 8008a1c:	6a3a      	ldr	r2, [r7, #32]
 8008a1e:	440a      	add	r2, r1
 8008a20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a24:	f043 030e 	orr.w	r3, r3, #14
 8008a28:	6053      	str	r3, [r2, #4]
          break;
 8008a2a:	e02c      	b.n	8008a86 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	015a      	lsls	r2, r3, #5
 8008a30:	6a3b      	ldr	r3, [r7, #32]
 8008a32:	4413      	add	r3, r2
 8008a34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	69fa      	ldr	r2, [r7, #28]
 8008a3c:	0151      	lsls	r1, r2, #5
 8008a3e:	6a3a      	ldr	r2, [r7, #32]
 8008a40:	440a      	add	r2, r1
 8008a42:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a46:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008a4a:	6053      	str	r3, [r2, #4]
          break;
 8008a4c:	e01b      	b.n	8008a86 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	015a      	lsls	r2, r3, #5
 8008a52:	6a3b      	ldr	r3, [r7, #32]
 8008a54:	4413      	add	r3, r2
 8008a56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	69fa      	ldr	r2, [r7, #28]
 8008a5e:	0151      	lsls	r1, r2, #5
 8008a60:	6a3a      	ldr	r2, [r7, #32]
 8008a62:	440a      	add	r2, r1
 8008a64:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008a68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008a6c:	6053      	str	r3, [r2, #4]
          break;
 8008a6e:	e00a      	b.n	8008a86 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	015a      	lsls	r2, r3, #5
 8008a74:	6a3b      	ldr	r3, [r7, #32]
 8008a76:	4413      	add	r3, r2
 8008a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	2300      	movs	r3, #0
 8008a80:	6053      	str	r3, [r2, #4]
 8008a82:	e000      	b.n	8008a86 <USB_HC_StartXfer+0x3ea>
          break;
 8008a84:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008a86:	69fb      	ldr	r3, [r7, #28]
 8008a88:	015a      	lsls	r2, r3, #5
 8008a8a:	6a3b      	ldr	r3, [r7, #32]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a9c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	78db      	ldrb	r3, [r3, #3]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d004      	beq.n	8008ab0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008aac:	613b      	str	r3, [r7, #16]
 8008aae:	e003      	b.n	8008ab8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008ab6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008ab8:	693b      	ldr	r3, [r7, #16]
 8008aba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008abe:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	015a      	lsls	r2, r3, #5
 8008ac4:	6a3b      	ldr	r3, [r7, #32]
 8008ac6:	4413      	add	r3, r2
 8008ac8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008acc:	461a      	mov	r2, r3
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008ad2:	79fb      	ldrb	r3, [r7, #7]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d003      	beq.n	8008ae0 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8008ad8:	2300      	movs	r3, #0
 8008ada:	e055      	b.n	8008b88 <USB_HC_StartXfer+0x4ec>
 8008adc:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	78db      	ldrb	r3, [r3, #3]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d14e      	bne.n	8008b86 <USB_HC_StartXfer+0x4ea>
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	6a1b      	ldr	r3, [r3, #32]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d04a      	beq.n	8008b86 <USB_HC_StartXfer+0x4ea>
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	79db      	ldrb	r3, [r3, #7]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d146      	bne.n	8008b86 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	7c9b      	ldrb	r3, [r3, #18]
 8008afc:	2b03      	cmp	r3, #3
 8008afe:	d831      	bhi.n	8008b64 <USB_HC_StartXfer+0x4c8>
 8008b00:	a201      	add	r2, pc, #4	@ (adr r2, 8008b08 <USB_HC_StartXfer+0x46c>)
 8008b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b06:	bf00      	nop
 8008b08:	08008b19 	.word	0x08008b19
 8008b0c:	08008b3d 	.word	0x08008b3d
 8008b10:	08008b19 	.word	0x08008b19
 8008b14:	08008b3d 	.word	0x08008b3d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	6a1b      	ldr	r3, [r3, #32]
 8008b1c:	3303      	adds	r3, #3
 8008b1e:	089b      	lsrs	r3, r3, #2
 8008b20:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008b22:	8afa      	ldrh	r2, [r7, #22]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	429a      	cmp	r2, r3
 8008b2c:	d91c      	bls.n	8008b68 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	699b      	ldr	r3, [r3, #24]
 8008b32:	f043 0220 	orr.w	r2, r3, #32
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	619a      	str	r2, [r3, #24]
        }
        break;
 8008b3a:	e015      	b.n	8008b68 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	6a1b      	ldr	r3, [r3, #32]
 8008b40:	3303      	adds	r3, #3
 8008b42:	089b      	lsrs	r3, r3, #2
 8008b44:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008b46:	8afa      	ldrh	r2, [r7, #22]
 8008b48:	6a3b      	ldr	r3, [r7, #32]
 8008b4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008b4e:	691b      	ldr	r3, [r3, #16]
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d90a      	bls.n	8008b6c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	699b      	ldr	r3, [r3, #24]
 8008b5a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	619a      	str	r2, [r3, #24]
        }
        break;
 8008b62:	e003      	b.n	8008b6c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8008b64:	bf00      	nop
 8008b66:	e002      	b.n	8008b6e <USB_HC_StartXfer+0x4d2>
        break;
 8008b68:	bf00      	nop
 8008b6a:	e000      	b.n	8008b6e <USB_HC_StartXfer+0x4d2>
        break;
 8008b6c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	6999      	ldr	r1, [r3, #24]
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	785a      	ldrb	r2, [r3, #1]
 8008b76:	68bb      	ldr	r3, [r7, #8]
 8008b78:	6a1b      	ldr	r3, [r3, #32]
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	9000      	str	r0, [sp, #0]
 8008b80:	68f8      	ldr	r0, [r7, #12]
 8008b82:	f7ff f9cf 	bl	8007f24 <USB_WritePacket>
  }

  return HAL_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3728      	adds	r7, #40	@ 0x28
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008ba2:	695b      	ldr	r3, [r3, #20]
 8008ba4:	b29b      	uxth	r3, r3
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3714      	adds	r7, #20
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr

08008bb2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008bb2:	b480      	push	{r7}
 8008bb4:	b089      	sub	sp, #36	@ 0x24
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	6078      	str	r0, [r7, #4]
 8008bba:	460b      	mov	r3, r1
 8008bbc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008bc2:	78fb      	ldrb	r3, [r7, #3]
 8008bc4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008bca:	69bb      	ldr	r3, [r7, #24]
 8008bcc:	015a      	lsls	r2, r3, #5
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	4413      	add	r3, r2
 8008bd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	0c9b      	lsrs	r3, r3, #18
 8008bda:	f003 0303 	and.w	r3, r3, #3
 8008bde:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	015a      	lsls	r2, r3, #5
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	4413      	add	r3, r2
 8008be8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	0fdb      	lsrs	r3, r3, #31
 8008bf0:	f003 0301 	and.w	r3, r3, #1
 8008bf4:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8008bf6:	69bb      	ldr	r3, [r7, #24]
 8008bf8:	015a      	lsls	r2, r3, #5
 8008bfa:	69fb      	ldr	r3, [r7, #28]
 8008bfc:	4413      	add	r3, r2
 8008bfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c02:	685b      	ldr	r3, [r3, #4]
 8008c04:	0fdb      	lsrs	r3, r3, #31
 8008c06:	f003 0301 	and.w	r3, r3, #1
 8008c0a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	f003 0320 	and.w	r3, r3, #32
 8008c14:	2b20      	cmp	r3, #32
 8008c16:	d10d      	bne.n	8008c34 <USB_HC_Halt+0x82>
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d10a      	bne.n	8008c34 <USB_HC_Halt+0x82>
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d005      	beq.n	8008c30 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d002      	beq.n	8008c30 <USB_HC_Halt+0x7e>
 8008c2a:	697b      	ldr	r3, [r7, #20]
 8008c2c:	2b03      	cmp	r3, #3
 8008c2e:	d101      	bne.n	8008c34 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8008c30:	2300      	movs	r3, #0
 8008c32:	e0d8      	b.n	8008de6 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008c34:	697b      	ldr	r3, [r7, #20]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d002      	beq.n	8008c40 <USB_HC_Halt+0x8e>
 8008c3a:	697b      	ldr	r3, [r7, #20]
 8008c3c:	2b02      	cmp	r3, #2
 8008c3e:	d173      	bne.n	8008d28 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008c40:	69bb      	ldr	r3, [r7, #24]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	69ba      	ldr	r2, [r7, #24]
 8008c50:	0151      	lsls	r1, r2, #5
 8008c52:	69fa      	ldr	r2, [r7, #28]
 8008c54:	440a      	add	r2, r1
 8008c56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c5a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c5e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	f003 0320 	and.w	r3, r3, #32
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d14a      	bne.n	8008d02 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c70:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d133      	bne.n	8008ce0 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008c78:	69bb      	ldr	r3, [r7, #24]
 8008c7a:	015a      	lsls	r2, r3, #5
 8008c7c:	69fb      	ldr	r3, [r7, #28]
 8008c7e:	4413      	add	r3, r2
 8008c80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	69ba      	ldr	r2, [r7, #24]
 8008c88:	0151      	lsls	r1, r2, #5
 8008c8a:	69fa      	ldr	r2, [r7, #28]
 8008c8c:	440a      	add	r2, r1
 8008c8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008c92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c96:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008c98:	69bb      	ldr	r3, [r7, #24]
 8008c9a:	015a      	lsls	r2, r3, #5
 8008c9c:	69fb      	ldr	r3, [r7, #28]
 8008c9e:	4413      	add	r3, r2
 8008ca0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	69ba      	ldr	r2, [r7, #24]
 8008ca8:	0151      	lsls	r1, r2, #5
 8008caa:	69fa      	ldr	r2, [r7, #28]
 8008cac:	440a      	add	r2, r1
 8008cae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008cb6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	3301      	adds	r3, #1
 8008cbc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008cc4:	d82e      	bhi.n	8008d24 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008cc6:	69bb      	ldr	r3, [r7, #24]
 8008cc8:	015a      	lsls	r2, r3, #5
 8008cca:	69fb      	ldr	r3, [r7, #28]
 8008ccc:	4413      	add	r3, r2
 8008cce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cd8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cdc:	d0ec      	beq.n	8008cb8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008cde:	e081      	b.n	8008de4 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008ce0:	69bb      	ldr	r3, [r7, #24]
 8008ce2:	015a      	lsls	r2, r3, #5
 8008ce4:	69fb      	ldr	r3, [r7, #28]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	69ba      	ldr	r2, [r7, #24]
 8008cf0:	0151      	lsls	r1, r2, #5
 8008cf2:	69fa      	ldr	r2, [r7, #28]
 8008cf4:	440a      	add	r2, r1
 8008cf6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008cfa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008cfe:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d00:	e070      	b.n	8008de4 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d02:	69bb      	ldr	r3, [r7, #24]
 8008d04:	015a      	lsls	r2, r3, #5
 8008d06:	69fb      	ldr	r3, [r7, #28]
 8008d08:	4413      	add	r3, r2
 8008d0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	69ba      	ldr	r2, [r7, #24]
 8008d12:	0151      	lsls	r1, r2, #5
 8008d14:	69fa      	ldr	r2, [r7, #28]
 8008d16:	440a      	add	r2, r1
 8008d18:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d1c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d20:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d22:	e05f      	b.n	8008de4 <USB_HC_Halt+0x232>
            break;
 8008d24:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d26:	e05d      	b.n	8008de4 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008d28:	69bb      	ldr	r3, [r7, #24]
 8008d2a:	015a      	lsls	r2, r3, #5
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	4413      	add	r3, r2
 8008d30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	69ba      	ldr	r2, [r7, #24]
 8008d38:	0151      	lsls	r1, r2, #5
 8008d3a:	69fa      	ldr	r2, [r7, #28]
 8008d3c:	440a      	add	r2, r1
 8008d3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d42:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008d46:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008d48:	69fb      	ldr	r3, [r7, #28]
 8008d4a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008d4e:	691b      	ldr	r3, [r3, #16]
 8008d50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d133      	bne.n	8008dc0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	015a      	lsls	r2, r3, #5
 8008d5c:	69fb      	ldr	r3, [r7, #28]
 8008d5e:	4413      	add	r3, r2
 8008d60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	69ba      	ldr	r2, [r7, #24]
 8008d68:	0151      	lsls	r1, r2, #5
 8008d6a:	69fa      	ldr	r2, [r7, #28]
 8008d6c:	440a      	add	r2, r1
 8008d6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d72:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008d76:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d78:	69bb      	ldr	r3, [r7, #24]
 8008d7a:	015a      	lsls	r2, r3, #5
 8008d7c:	69fb      	ldr	r3, [r7, #28]
 8008d7e:	4413      	add	r3, r2
 8008d80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	69ba      	ldr	r2, [r7, #24]
 8008d88:	0151      	lsls	r1, r2, #5
 8008d8a:	69fa      	ldr	r2, [r7, #28]
 8008d8c:	440a      	add	r2, r1
 8008d8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008d92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008d96:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	3301      	adds	r3, #1
 8008d9c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008da4:	d81d      	bhi.n	8008de2 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008da6:	69bb      	ldr	r3, [r7, #24]
 8008da8:	015a      	lsls	r2, r3, #5
 8008daa:	69fb      	ldr	r3, [r7, #28]
 8008dac:	4413      	add	r3, r2
 8008dae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008db8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008dbc:	d0ec      	beq.n	8008d98 <USB_HC_Halt+0x1e6>
 8008dbe:	e011      	b.n	8008de4 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008dc0:	69bb      	ldr	r3, [r7, #24]
 8008dc2:	015a      	lsls	r2, r3, #5
 8008dc4:	69fb      	ldr	r3, [r7, #28]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	69ba      	ldr	r2, [r7, #24]
 8008dd0:	0151      	lsls	r1, r2, #5
 8008dd2:	69fa      	ldr	r2, [r7, #28]
 8008dd4:	440a      	add	r2, r1
 8008dd6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008dda:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008dde:	6013      	str	r3, [r2, #0]
 8008de0:	e000      	b.n	8008de4 <USB_HC_Halt+0x232>
          break;
 8008de2:	bf00      	nop
    }
  }

  return HAL_OK;
 8008de4:	2300      	movs	r3, #0
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3724      	adds	r7, #36	@ 0x24
 8008dea:	46bd      	mov	sp, r7
 8008dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df0:	4770      	bx	lr
	...

08008df4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b087      	sub	sp, #28
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	460b      	mov	r3, r1
 8008dfe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008e04:	78fb      	ldrb	r3, [r7, #3]
 8008e06:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	04da      	lsls	r2, r3, #19
 8008e10:	4b15      	ldr	r3, [pc, #84]	@ (8008e68 <USB_DoPing+0x74>)
 8008e12:	4013      	ands	r3, r2
 8008e14:	693a      	ldr	r2, [r7, #16]
 8008e16:	0151      	lsls	r1, r2, #5
 8008e18:	697a      	ldr	r2, [r7, #20]
 8008e1a:	440a      	add	r2, r1
 8008e1c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e20:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e24:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	015a      	lsls	r2, r3, #5
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	4413      	add	r3, r2
 8008e2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008e3c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008e44:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	015a      	lsls	r2, r3, #5
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	4413      	add	r3, r2
 8008e4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e52:	461a      	mov	r2, r3
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008e58:	2300      	movs	r3, #0
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	371c      	adds	r7, #28
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	1ff80000 	.word	0x1ff80000

08008e6c <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b096      	sub	sp, #88	@ 0x58
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	607a      	str	r2, [r7, #4]
 8008e78:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	3303      	adds	r3, #3
 8008e7e:	f023 0303 	bic.w	r3, r3, #3
 8008e82:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008e84:	f3ef 8310 	mrs	r3, PRIMASK
 8008e88:	637b      	str	r3, [r7, #52]	@ 0x34
#endif
    return(posture);
 8008e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 8008e8c:	633b      	str	r3, [r7, #48]	@ 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 8008e8e:	b672      	cpsid	i
#endif
    return(int_posture);
 8008e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 8008e92:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8008e94:	4b55      	ldr	r3, [pc, #340]	@ (8008fec <_tx_byte_allocate+0x180>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	64bb      	str	r3, [r7, #72]	@ 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ea2:	621a      	str	r2, [r3, #32]
 8008ea4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ea6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eaa:	f383 8810 	msr	PRIMASK, r3
}
 8008eae:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8008eb0:	6879      	ldr	r1, [r7, #4]
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	f000 f9b2 	bl	800921c <_tx_byte_pool_search>
 8008eb8:	6478      	str	r0, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008eba:	f3ef 8310 	mrs	r3, PRIMASK
 8008ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8008ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8008ec2:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8008ec4:	b672      	cpsid	i
    return(int_posture);
 8008ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 8008ec8:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 8008eca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d002      	beq.n	8008ed6 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 8008ed0:	2301      	movs	r3, #1
 8008ed2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ed4:	e006      	b.n	8008ee4 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	6a1b      	ldr	r3, [r3, #32]
 8008eda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008edc:	429a      	cmp	r2, r3
 8008ede:	d101      	bne.n	8008ee4 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }

    } while (finished == TX_FALSE);
 8008ee4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d0d9      	beq.n	8008e9e <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008eee:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8008ef0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d008      	beq.n	8008f08 <_tx_byte_allocate+0x9c>
 8008ef6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ef8:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008efa:	6a3b      	ldr	r3, [r7, #32]
 8008efc:	f383 8810 	msr	PRIMASK, r3
}
 8008f00:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8008f02:	2300      	movs	r3, #0
 8008f04:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f06:	e06c      	b.n	8008fe2 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d061      	beq.n	8008fd2 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8008f0e:	4b38      	ldr	r3, [pc, #224]	@ (8008ff0 <_tx_byte_allocate+0x184>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	d007      	beq.n	8008f26 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8008f16:	2310      	movs	r3, #16
 8008f18:	653b      	str	r3, [r7, #80]	@ 0x50
 8008f1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f1c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008f1e:	69fb      	ldr	r3, [r7, #28]
 8008f20:	f383 8810 	msr	PRIMASK, r3
}
 8008f24:	e05d      	b.n	8008fe2 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8008f26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f28:	4a32      	ldr	r2, [pc, #200]	@ (8008ff4 <_tx_byte_allocate+0x188>)
 8008f2a:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 8008f2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f2e:	68fa      	ldr	r2, [r7, #12]
 8008f30:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8008f32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f34:	68ba      	ldr	r2, [r7, #8]
 8008f36:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8008f38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f3a:	687a      	ldr	r2, [r7, #4]
 8008f3c:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8008f3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f40:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008f44:	1c5a      	adds	r2, r3, #1
 8008f46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f48:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f50:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f56:	1c5a      	adds	r2, r3, #1
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 8008f5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d109      	bne.n	8008f76 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f66:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8008f68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f6c:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8008f6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f72:	675a      	str	r2, [r3, #116]	@ 0x74
 8008f74:	e011      	b.n	8008f9a <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8008f7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f7e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008f80:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8008f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f84:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008f86:	63bb      	str	r3, [r7, #56]	@ 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8008f88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f8a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f8c:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8008f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f92:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8008f94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f98:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 8008f9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f9c:	2209      	movs	r2, #9
 8008f9e:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8008fa0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8008fa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fa8:	683a      	ldr	r2, [r7, #0]
 8008faa:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8008fac:	4b10      	ldr	r3, [pc, #64]	@ (8008ff0 <_tx_byte_allocate+0x184>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	4a0f      	ldr	r2, [pc, #60]	@ (8008ff0 <_tx_byte_allocate+0x184>)
 8008fb4:	6013      	str	r3, [r2, #0]
 8008fb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fb8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008fba:	69bb      	ldr	r3, [r7, #24]
 8008fbc:	f383 8810 	msr	PRIMASK, r3
}
 8008fc0:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8008fc2:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8008fc4:	f002 fce2 	bl	800b98c <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8008fc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008fca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008fce:	653b      	str	r3, [r7, #80]	@ 0x50
 8008fd0:	e007      	b.n	8008fe2 <_tx_byte_allocate+0x176>
 8008fd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008fd4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008fd6:	697b      	ldr	r3, [r7, #20]
 8008fd8:	f383 8810 	msr	PRIMASK, r3
}
 8008fdc:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 8008fde:	2310      	movs	r3, #16
 8008fe0:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 8008fe2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3758      	adds	r7, #88	@ 0x58
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}
 8008fec:	200119bc 	.word	0x200119bc
 8008ff0:	20011a54 	.word	0x20011a54
 8008ff4:	08008ff9 	.word	0x08008ff9

08008ff8 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b08e      	sub	sp, #56	@ 0x38
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009002:	f3ef 8310 	mrs	r3, PRIMASK
 8009006:	623b      	str	r3, [r7, #32]
    return(posture);
 8009008:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800900a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800900c:	b672      	cpsid	i
    return(int_posture);
 800900e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8009010:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009016:	4a33      	ldr	r2, [pc, #204]	@ (80090e4 <_tx_byte_pool_cleanup+0xec>)
 8009018:	4293      	cmp	r3, r2
 800901a:	d158      	bne.n	80090ce <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009022:	683a      	ldr	r2, [r7, #0]
 8009024:	429a      	cmp	r2, r3
 8009026:	d152      	bne.n	80090ce <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800902c:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800902e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009030:	2b00      	cmp	r3, #0
 8009032:	d04c      	beq.n	80090ce <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8009034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a2b      	ldr	r2, [pc, #172]	@ (80090e8 <_tx_byte_pool_cleanup+0xf0>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d147      	bne.n	80090ce <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800903e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009042:	2b00      	cmp	r3, #0
 8009044:	d043      	beq.n	80090ce <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800904c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800904e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009050:	1e5a      	subs	r2, r3, #1
 8009052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009054:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8009056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800905a:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800905c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800905e:	2b00      	cmp	r3, #0
 8009060:	d103      	bne.n	800906a <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8009062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009064:	2200      	movs	r2, #0
 8009066:	625a      	str	r2, [r3, #36]	@ 0x24
 8009068:	e013      	b.n	8009092 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800906e:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009074:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8009076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009078:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800907a:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800907c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800907e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009080:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8009082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	429a      	cmp	r2, r3
 800908a:	d102      	bne.n	8009092 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800908c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009090:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009096:	2b09      	cmp	r3, #9
 8009098:	d119      	bne.n	80090ce <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	2210      	movs	r2, #16
 800909e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80090a2:	4b12      	ldr	r3, [pc, #72]	@ (80090ec <_tx_byte_pool_cleanup+0xf4>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	3301      	adds	r3, #1
 80090a8:	4a10      	ldr	r2, [pc, #64]	@ (80090ec <_tx_byte_pool_cleanup+0xf4>)
 80090aa:	6013      	str	r3, [r2, #0]
 80090ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090ae:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	f383 8810 	msr	PRIMASK, r3
}
 80090b6:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80090b8:	6878      	ldr	r0, [r7, #4]
 80090ba:	f002 fb67 	bl	800b78c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80090be:	f3ef 8310 	mrs	r3, PRIMASK
 80090c2:	61bb      	str	r3, [r7, #24]
    return(posture);
 80090c4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80090c6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80090c8:	b672      	cpsid	i
    return(int_posture);
 80090ca:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80090cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80090ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090d0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	f383 8810 	msr	PRIMASK, r3
}
 80090d8:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80090da:	bf00      	nop
 80090dc:	3738      	adds	r7, #56	@ 0x38
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	08008ff9 	.word	0x08008ff9
 80090e8:	42595445 	.word	0x42595445
 80090ec:	20011a54 	.word	0x20011a54

080090f0 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b08e      	sub	sp, #56	@ 0x38
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	60f8      	str	r0, [r7, #12]
 80090f8:	60b9      	str	r1, [r7, #8]
 80090fa:	607a      	str	r2, [r7, #4]
 80090fc:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 80090fe:	2234      	movs	r2, #52	@ 0x34
 8009100:	2100      	movs	r1, #0
 8009102:	68f8      	ldr	r0, [r7, #12]
 8009104:	f00a fc5a 	bl	80139bc <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	f023 0303 	bic.w	r3, r3, #3
 800910e:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	68ba      	ldr	r2, [r7, #8]
 8009114:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	687a      	ldr	r2, [r7, #4]
 800911a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	683a      	ldr	r2, [r7, #0]
 8009120:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	687a      	ldr	r2, [r7, #4]
 800912c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	f1a3 0208 	sub.w	r2, r3, #8
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2202      	movs	r2, #2
 800913c:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8009142:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	4413      	add	r3, r2
 8009148:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800914a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800914c:	3b04      	subs	r3, #4
 800914e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8009154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009156:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8009158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800915a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800915c:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800915e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009160:	3b04      	subs	r3, #4
 8009162:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8009164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009166:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8009168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800916a:	687a      	ldr	r2, [r7, #4]
 800916c:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8009172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009174:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 8009176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009178:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800917a:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8009180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009182:	3304      	adds	r3, #4
 8009184:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8009186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009188:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800918a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800918c:	4a1f      	ldr	r2, [pc, #124]	@ (800920c <_tx_byte_pool_create+0x11c>)
 800918e:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2200      	movs	r2, #0
 8009194:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009196:	f3ef 8310 	mrs	r3, PRIMASK
 800919a:	61bb      	str	r3, [r7, #24]
    return(posture);
 800919c:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800919e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80091a0:	b672      	cpsid	i
    return(int_posture);
 80091a2:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 80091a4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	4a19      	ldr	r2, [pc, #100]	@ (8009210 <_tx_byte_pool_create+0x120>)
 80091aa:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 80091ac:	4b19      	ldr	r3, [pc, #100]	@ (8009214 <_tx_byte_pool_create+0x124>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d109      	bne.n	80091c8 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 80091b4:	4a18      	ldr	r2, [pc, #96]	@ (8009218 <_tx_byte_pool_create+0x128>)
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	68fa      	ldr	r2, [r7, #12]
 80091be:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	68fa      	ldr	r2, [r7, #12]
 80091c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80091c6:	e011      	b.n	80091ec <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 80091c8:	4b13      	ldr	r3, [pc, #76]	@ (8009218 <_tx_byte_pool_create+0x128>)
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 80091ce:	6a3b      	ldr	r3, [r7, #32]
 80091d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091d2:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	68fa      	ldr	r2, [r7, #12]
 80091d8:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 80091da:	69fb      	ldr	r3, [r7, #28]
 80091dc:	68fa      	ldr	r2, [r7, #12]
 80091de:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	69fa      	ldr	r2, [r7, #28]
 80091e4:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	6a3a      	ldr	r2, [r7, #32]
 80091ea:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 80091ec:	4b09      	ldr	r3, [pc, #36]	@ (8009214 <_tx_byte_pool_create+0x124>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	3301      	adds	r3, #1
 80091f2:	4a08      	ldr	r2, [pc, #32]	@ (8009214 <_tx_byte_pool_create+0x124>)
 80091f4:	6013      	str	r3, [r2, #0]
 80091f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	f383 8810 	msr	PRIMASK, r3
}
 8009200:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8009202:	2300      	movs	r3, #0
}
 8009204:	4618      	mov	r0, r3
 8009206:	3738      	adds	r7, #56	@ 0x38
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}
 800920c:	ffffeeee 	.word	0xffffeeee
 8009210:	42595445 	.word	0x42595445
 8009214:	200119b0 	.word	0x200119b0
 8009218:	200119ac 	.word	0x200119ac

0800921c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800921c:	b480      	push	{r7}
 800921e:	b097      	sub	sp, #92	@ 0x5c
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8009226:	2300      	movs	r3, #0
 8009228:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800922a:	f3ef 8310 	mrs	r3, PRIMASK
 800922e:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8009230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8009232:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009234:	b672      	cpsid	i
    return(int_posture);
 8009236:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8009238:	657b      	str	r3, [r7, #84]	@ 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	689a      	ldr	r2, [r3, #8]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	68db      	ldr	r3, [r3, #12]
 8009242:	3b02      	subs	r3, #2
 8009244:	00db      	lsls	r3, r3, #3
 8009246:	4413      	add	r3, r2
 8009248:	643b      	str	r3, [r7, #64]	@ 0x40
    if (memory_size >= total_theoretical_available)
 800924a:	683a      	ldr	r2, [r7, #0]
 800924c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800924e:	429a      	cmp	r2, r3
 8009250:	d308      	bcc.n	8009264 <_tx_byte_pool_search+0x48>
 8009252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009254:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009256:	69fb      	ldr	r3, [r7, #28]
 8009258:	f383 8810 	msr	PRIMASK, r3
}
 800925c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800925e:	2300      	movs	r3, #0
 8009260:	653b      	str	r3, [r7, #80]	@ 0x50
 8009262:	e0dd      	b.n	8009420 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8009264:	4b72      	ldr	r3, [pc, #456]	@ (8009430 <_tx_byte_pool_search+0x214>)
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800926e:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	695b      	ldr	r3, [r3, #20]
 8009274:	653b      	str	r3, [r7, #80]	@ 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	68db      	ldr	r3, [r3, #12]
 800927a:	3301      	adds	r3, #1
 800927c:	64bb      	str	r3, [r7, #72]	@ 0x48
        available_bytes =  ((ULONG) 0);
 800927e:	2300      	movs	r3, #0
 8009280:	64fb      	str	r3, [r7, #76]	@ 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8009282:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009284:	3304      	adds	r3, #4
 8009286:	63bb      	str	r3, [r7, #56]	@ 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8009288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800928a:	637b      	str	r3, [r7, #52]	@ 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800928c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a68      	ldr	r2, [pc, #416]	@ (8009434 <_tx_byte_pool_search+0x218>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d143      	bne.n	800931e <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 8009296:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009298:	2b00      	cmp	r3, #0
 800929a:	d104      	bne.n	80092a6 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80092a0:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 80092a2:	2301      	movs	r3, #1
 80092a4:	647b      	str	r3, [r7, #68]	@ 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80092a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092a8:	633b      	str	r3, [r7, #48]	@ 0x30
                next_ptr =             *this_block_link_ptr;
 80092aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 80092b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092b4:	1ad3      	subs	r3, r2, r3
 80092b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 80092b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ba:	3b08      	subs	r3, #8
 80092bc:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 80092be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	429a      	cmp	r2, r3
 80092c4:	d257      	bcs.n	8009376 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 80092c6:	2300      	movs	r3, #0
 80092c8:	64fb      	str	r3, [r7, #76]	@ 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80092ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092cc:	3304      	adds	r3, #4
 80092ce:	63bb      	str	r3, [r7, #56]	@ 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80092d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092d2:	637b      	str	r3, [r7, #52]	@ 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 80092d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a56      	ldr	r2, [pc, #344]	@ (8009434 <_tx_byte_pool_search+0x218>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d113      	bne.n	8009306 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80092de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e0:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 80092e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092e4:	681a      	ldr	r2, [r3, #0]
 80092e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092e8:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	68db      	ldr	r3, [r3, #12]
 80092ee:	1e5a      	subs	r2, r3, #1
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	695b      	ldr	r3, [r3, #20]
 80092f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092fa:	429a      	cmp	r2, r3
 80092fc:	d114      	bne.n	8009328 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009302:	615a      	str	r2, [r3, #20]
 8009304:	e010      	b.n	8009328 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8009306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009308:	62bb      	str	r3, [r7, #40]	@ 0x28
                        current_ptr =  *next_block_link_ptr;
 800930a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	653b      	str	r3, [r7, #80]	@ 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8009310:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009312:	2b00      	cmp	r3, #0
 8009314:	d008      	beq.n	8009328 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8009316:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009318:	3b01      	subs	r3, #1
 800931a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800931c:	e004      	b.n	8009328 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800931e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009320:	633b      	str	r3, [r7, #48]	@ 0x30
                current_ptr =  *this_block_link_ptr;
 8009322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	653b      	str	r3, [r7, #80]	@ 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8009328:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800932a:	2b00      	cmp	r3, #0
 800932c:	d002      	beq.n	8009334 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800932e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009330:	3b01      	subs	r3, #1
 8009332:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009334:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009336:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	f383 8810 	msr	PRIMASK, r3
}
 800933e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009340:	f3ef 8310 	mrs	r3, PRIMASK
 8009344:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009346:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009348:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800934a:	b672      	cpsid	i
    return(int_posture);
 800934c:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800934e:	657b      	str	r3, [r7, #84]	@ 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6a1b      	ldr	r3, [r3, #32]
 8009354:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009356:	429a      	cmp	r2, r3
 8009358:	d009      	beq.n	800936e <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	695b      	ldr	r3, [r3, #20]
 800935e:	653b      	str	r3, [r7, #80]	@ 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	68db      	ldr	r3, [r3, #12]
 8009364:	3301      	adds	r3, #1
 8009366:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800936c:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800936e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009370:	2b00      	cmp	r3, #0
 8009372:	d186      	bne.n	8009282 <_tx_byte_pool_search+0x66>
 8009374:	e000      	b.n	8009378 <_tx_byte_pool_search+0x15c>
                    break;
 8009376:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8009378:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800937a:	2b00      	cmp	r3, #0
 800937c:	d048      	beq.n	8009410 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800937e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	1ad3      	subs	r3, r2, r3
 8009384:	2b13      	cmp	r3, #19
 8009386:	d91e      	bls.n	80093c6 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	3308      	adds	r3, #8
 800938c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800938e:	4413      	add	r3, r2
 8009390:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8009392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009394:	62bb      	str	r3, [r7, #40]	@ 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8009396:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009398:	633b      	str	r3, [r7, #48]	@ 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 800939a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800939c:	681a      	ldr	r2, [r3, #0]
 800939e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093a0:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80093a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a4:	3304      	adds	r3, #4
 80093a6:	63bb      	str	r3, [r7, #56]	@ 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80093a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093aa:	637b      	str	r3, [r7, #52]	@ 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 80093ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093ae:	4a21      	ldr	r2, [pc, #132]	@ (8009434 <_tx_byte_pool_search+0x218>)
 80093b0:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	68db      	ldr	r3, [r3, #12]
 80093b6:	1c5a      	adds	r2, r3, #1
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 80093bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80093c0:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80093c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093c8:	3304      	adds	r3, #4
 80093ca:	63bb      	str	r3, [r7, #56]	@ 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80093cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ce:	633b      	str	r3, [r7, #48]	@ 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80093d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d2:	687a      	ldr	r2, [r7, #4]
 80093d4:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	689a      	ldr	r2, [r3, #8]
 80093da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093dc:	1ad3      	subs	r3, r2, r3
 80093de:	f1a3 0208 	sub.w	r2, r3, #8
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	695b      	ldr	r3, [r3, #20]
 80093ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d105      	bne.n	80093fc <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80093f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093f2:	633b      	str	r3, [r7, #48]	@ 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 80093f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093f6:	681a      	ldr	r2, [r3, #0]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	615a      	str	r2, [r3, #20]
 80093fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093fe:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	f383 8810 	msr	PRIMASK, r3
}
 8009406:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8009408:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800940a:	3308      	adds	r3, #8
 800940c:	653b      	str	r3, [r7, #80]	@ 0x50
 800940e:	e007      	b.n	8009420 <_tx_byte_pool_search+0x204>
 8009410:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009412:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	f383 8810 	msr	PRIMASK, r3
}
 800941a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800941c:	2300      	movs	r3, #0
 800941e:	653b      	str	r3, [r7, #80]	@ 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8009420:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8009422:	4618      	mov	r0, r3
 8009424:	375c      	adds	r7, #92	@ 0x5c
 8009426:	46bd      	mov	sp, r7
 8009428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942c:	4770      	bx	lr
 800942e:	bf00      	nop
 8009430:	200119bc 	.word	0x200119bc
 8009434:	ffffeeee 	.word	0xffffeeee

08009438 <_tx_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_release(VOID *memory_ptr)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b09e      	sub	sp, #120	@ 0x78
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
UCHAR               **block_link_ptr;
UCHAR               **suspend_info_ptr;


    /* Default to successful status.  */
    status =  TX_SUCCESS;
 8009440:	2300      	movs	r3, #0
 8009442:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Set the pool pointer to NULL.  */
    pool_ptr =  TX_NULL;
 8009444:	2300      	movs	r3, #0
 8009446:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009448:	f3ef 8310 	mrs	r3, PRIMASK
 800944c:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800944e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8009450:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8009452:	b672      	cpsid	i
    return(int_posture);
 8009454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Lockout interrupts.  */
    TX_DISABLE
 8009456:	677b      	str	r3, [r7, #116]	@ 0x74

    /* Determine if the memory pointer is valid.  */
    work_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(memory_ptr);
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (work_ptr != TX_NULL)
 800945c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800945e:	2b00      	cmp	r3, #0
 8009460:	d027      	beq.n	80094b2 <_tx_byte_release+0x7a>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8009462:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009464:	3b08      	subs	r3, #8
 8009466:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8009468:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800946a:	3304      	adds	r3, #4
 800946c:	667b      	str	r3, [r7, #100]	@ 0x64
        free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800946e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009470:	663b      	str	r3, [r7, #96]	@ 0x60
        if ((*free_ptr) != TX_BYTE_BLOCK_FREE)
 8009472:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a7e      	ldr	r2, [pc, #504]	@ (8009670 <_tx_byte_release+0x238>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d017      	beq.n	80094ac <_tx_byte_release+0x74>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800947c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800947e:	3304      	adds	r3, #4
 8009480:	667b      	str	r3, [r7, #100]	@ 0x64
            byte_pool_ptr =  TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 8009482:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009484:	65fb      	str	r3, [r7, #92]	@ 0x5c
            pool_ptr =  *byte_pool_ptr;
 8009486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* See if we have a valid pool pointer.  */
            if (pool_ptr == TX_NULL)
 800948c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800948e:	2b00      	cmp	r3, #0
 8009490:	d102      	bne.n	8009498 <_tx_byte_release+0x60>
            {

                /* Return pointer error.  */
                status =  TX_PTR_ERROR;
 8009492:	2303      	movs	r3, #3
 8009494:	673b      	str	r3, [r7, #112]	@ 0x70
 8009496:	e00e      	b.n	80094b6 <_tx_byte_release+0x7e>
            }
            else
            {

                /* See if we have a valid pool.  */
                if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 8009498:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a75      	ldr	r2, [pc, #468]	@ (8009674 <_tx_byte_release+0x23c>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d009      	beq.n	80094b6 <_tx_byte_release+0x7e>
                {

                    /* Return pointer error.  */
                    status =  TX_PTR_ERROR;
 80094a2:	2303      	movs	r3, #3
 80094a4:	673b      	str	r3, [r7, #112]	@ 0x70

                    /* Reset the pool pointer is NULL.  */
                    pool_ptr =  TX_NULL;
 80094a6:	2300      	movs	r3, #0
 80094a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80094aa:	e004      	b.n	80094b6 <_tx_byte_release+0x7e>
        }
        else
        {

            /* Return pointer error.  */
            status =  TX_PTR_ERROR;
 80094ac:	2303      	movs	r3, #3
 80094ae:	673b      	str	r3, [r7, #112]	@ 0x70
 80094b0:	e001      	b.n	80094b6 <_tx_byte_release+0x7e>
    }
    else
    {

        /* Return pointer error.  */
        status =  TX_PTR_ERROR;
 80094b2:	2303      	movs	r3, #3
 80094b4:	673b      	str	r3, [r7, #112]	@ 0x70
    }

    /* Determine if the pointer is valid.  */
    if (pool_ptr == TX_NULL)
 80094b6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d105      	bne.n	80094c8 <_tx_byte_release+0x90>
 80094bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80094be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80094c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c2:	f383 8810 	msr	PRIMASK, r3
}
 80094c6:	e0cd      	b.n	8009664 <_tx_byte_release+0x22c>
    {

        /* At this point, we know that the pointer is valid.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80094c8:	4b6b      	ldr	r3, [pc, #428]	@ (8009678 <_tx_byte_release+0x240>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80094ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094d0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80094d2:	621a      	str	r2, [r3, #32]

        /* Log this kernel call.  */
        TX_EL_BYTE_RELEASE_INSERT

        /* Release the memory.  */
        temp_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80094d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80094d6:	3304      	adds	r3, #4
 80094d8:	667b      	str	r3, [r7, #100]	@ 0x64
        free_ptr =   TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 80094da:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80094dc:	663b      	str	r3, [r7, #96]	@ 0x60
        *free_ptr =  TX_BYTE_BLOCK_FREE;
 80094de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80094e0:	4a63      	ldr	r2, [pc, #396]	@ (8009670 <_tx_byte_release+0x238>)
 80094e2:	601a      	str	r2, [r3, #0]

        /* Update the number of available bytes in the pool.  */
        block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80094e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80094e6:	657b      	str	r3, [r7, #84]	@ 0x54
        next_block_ptr =  *block_link_ptr;
 80094e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	653b      	str	r3, [r7, #80]	@ 0x50
        pool_ptr -> tx_byte_pool_available =
            pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 80094ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094f0:	689b      	ldr	r3, [r3, #8]
 80094f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80094f4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80094f6:	1a8a      	subs	r2, r1, r2
 80094f8:	441a      	add	r2, r3
        pool_ptr -> tx_byte_pool_available =
 80094fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094fc:	609a      	str	r2, [r3, #8]

        /* Determine if the free block is prior to current search pointer.  */
        if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 80094fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009500:	695b      	ldr	r3, [r3, #20]
 8009502:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009504:	429a      	cmp	r2, r3
 8009506:	d202      	bcs.n	800950e <_tx_byte_release+0xd6>
        {

            /* Yes, update the search pointer to the released block.  */
            pool_ptr -> tx_byte_pool_search =  work_ptr;
 8009508:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800950a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800950c:	615a      	str	r2, [r3, #20]
        }

        /* Determine if there are threads suspended on this byte pool.  */
        if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800950e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009512:	2b00      	cmp	r3, #0
 8009514:	f000 80a0 	beq.w	8009658 <_tx_byte_release+0x220>
        {

            /* Now examine the suspension list to find threads waiting for
               memory.  Maybe it is now available!  */
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8009518:	e08e      	b.n	8009638 <_tx_byte_release+0x200>
            {

                /* Pickup the first suspended thread pointer.  */
                susp_thread_ptr =  pool_ptr -> tx_byte_pool_suspension_list;
 800951a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800951c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800951e:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the size of the memory the thread is requesting.  */
                memory_size =  susp_thread_ptr -> tx_thread_suspend_info;
 8009520:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009522:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009524:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009526:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009528:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800952a:	6a3b      	ldr	r3, [r7, #32]
 800952c:	f383 8810 	msr	PRIMASK, r3
}
 8009530:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* See if the request can be satisfied.  */
                work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8009532:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009534:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009536:	f7ff fe71 	bl	800921c <_tx_byte_pool_search>
 800953a:	66b8      	str	r0, [r7, #104]	@ 0x68
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800953c:	f3ef 8310 	mrs	r3, PRIMASK
 8009540:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8009542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8009544:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8009546:	b672      	cpsid	i
    return(int_posture);
 8009548:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

                /* Optional processing extension.  */
                TX_BYTE_RELEASE_EXTENSION

                /* Disable interrupts.  */
                TX_DISABLE
 800954a:	677b      	str	r3, [r7, #116]	@ 0x74

                /* Indicate that this thread is the current owner.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800954c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800954e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009550:	621a      	str	r2, [r3, #32]

                /* If there is not enough memory, break this loop!  */
                if (work_ptr == TX_NULL)
 8009552:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009554:	2b00      	cmp	r3, #0
 8009556:	d075      	beq.n	8009644 <_tx_byte_release+0x20c>
                  /* Break out of the loop.  */
                    break;
                }

                /* Check to make sure the thread is still suspended.  */
                if (susp_thread_ptr ==  pool_ptr -> tx_byte_pool_suspension_list)
 8009558:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800955a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800955c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800955e:	429a      	cmp	r2, r3
 8009560:	d147      	bne.n	80095f2 <_tx_byte_release+0x1ba>
                {

                    /* Also, makes sure the memory size is the same.  */
                    if (susp_thread_ptr -> tx_thread_suspend_info == memory_size)
 8009562:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009564:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009566:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009568:	429a      	cmp	r2, r3
 800956a:	d142      	bne.n	80095f2 <_tx_byte_release+0x1ba>
                    {

                        /* Remove the suspended thread from the list.  */

                        /* Decrement the number of threads suspended.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800956c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800956e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009570:	1e5a      	subs	r2, r3, #1
 8009572:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009574:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8009576:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957a:	647b      	str	r3, [r7, #68]	@ 0x44

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800957c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800957e:	2b00      	cmp	r3, #0
 8009580:	d103      	bne.n	800958a <_tx_byte_release+0x152>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8009582:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009584:	2200      	movs	r2, #0
 8009586:	625a      	str	r2, [r3, #36]	@ 0x24
 8009588:	e00e      	b.n	80095a8 <_tx_byte_release+0x170>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the list head pointer.  */
                            next_thread =                                susp_thread_ptr -> tx_thread_suspended_next;
 800958a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800958c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800958e:	643b      	str	r3, [r7, #64]	@ 0x40
                            pool_ptr -> tx_byte_pool_suspension_list =   next_thread;
 8009590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009592:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009594:	625a      	str	r2, [r3, #36]	@ 0x24

                            /* Update the links of the adjacent threads.  */
                            previous_thread =                              susp_thread_ptr -> tx_thread_suspended_previous;
 8009596:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009598:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800959a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 800959c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800959e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80095a0:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 80095a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80095a6:	671a      	str	r2, [r3, #112]	@ 0x70
                        }

                        /* Prepare for resumption of the thread.  */

                        /* Clear cleanup routine to avoid timeout.  */
                        susp_thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80095a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095aa:	2200      	movs	r2, #0
 80095ac:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Return this block pointer to the suspended thread waiting for
                           a block.  */
                        suspend_info_ptr =   TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(susp_thread_ptr -> tx_thread_additional_suspend_info);
 80095ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80095b2:	63bb      	str	r3, [r7, #56]	@ 0x38
                        *suspend_info_ptr =  work_ptr;
 80095b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80095b8:	601a      	str	r2, [r3, #0]

                        /* Clear the memory pointer to indicate that it was given to the suspended thread.  */
                        work_ptr =  TX_NULL;
 80095ba:	2300      	movs	r3, #0
 80095bc:	66bb      	str	r3, [r7, #104]	@ 0x68

                        /* Put return status into the thread control block.  */
                        susp_thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80095be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095c0:	2200      	movs	r2, #0
 80095c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

                        /* Restore interrupts.  */
                        TX_RESTORE
#else
                        /* Temporarily disable preemption.  */
                        _tx_thread_preempt_disable++;
 80095c6:	4b2d      	ldr	r3, [pc, #180]	@ (800967c <_tx_byte_release+0x244>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	3301      	adds	r3, #1
 80095cc:	4a2b      	ldr	r2, [pc, #172]	@ (800967c <_tx_byte_release+0x244>)
 80095ce:	6013      	str	r3, [r2, #0]
 80095d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80095d2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80095d4:	697b      	ldr	r3, [r7, #20]
 80095d6:	f383 8810 	msr	PRIMASK, r3
}
 80095da:	bf00      	nop

                        /* Restore interrupts.  */
                        TX_RESTORE

                        /* Resume thread.  */
                        _tx_thread_system_resume(susp_thread_ptr);
 80095dc:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80095de:	f002 f8d5 	bl	800b78c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80095e2:	f3ef 8310 	mrs	r3, PRIMASK
 80095e6:	61fb      	str	r3, [r7, #28]
    return(posture);
 80095e8:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80095ea:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80095ec:	b672      	cpsid	i
    return(int_posture);
 80095ee:	69bb      	ldr	r3, [r7, #24]
#endif

                        /* Lockout interrupts.  */
                        TX_DISABLE
 80095f0:	677b      	str	r3, [r7, #116]	@ 0x74
                    }
                }

                /* Determine if the memory was given to the suspended thread.  */
                if (work_ptr != TX_NULL)
 80095f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d01f      	beq.n	8009638 <_tx_byte_release+0x200>

                    /* No, it wasn't given to the suspended thread.  */

                    /* Put the memory back on the available list since this thread is no longer
                       suspended.  */
                    work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 80095f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80095fa:	3b08      	subs	r3, #8
 80095fc:	66bb      	str	r3, [r7, #104]	@ 0x68
                    temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80095fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009600:	3304      	adds	r3, #4
 8009602:	667b      	str	r3, [r7, #100]	@ 0x64
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 8009604:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009606:	663b      	str	r3, [r7, #96]	@ 0x60
                    *free_ptr =  TX_BYTE_BLOCK_FREE;
 8009608:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800960a:	4a19      	ldr	r2, [pc, #100]	@ (8009670 <_tx_byte_release+0x238>)
 800960c:	601a      	str	r2, [r3, #0]

                    /* Update the number of available bytes in the pool.  */
                    block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800960e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009610:	657b      	str	r3, [r7, #84]	@ 0x54
                    next_block_ptr =  *block_link_ptr;
 8009612:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	653b      	str	r3, [r7, #80]	@ 0x50
                    pool_ptr -> tx_byte_pool_available =
                        pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8009618:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800961a:	689b      	ldr	r3, [r3, #8]
 800961c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800961e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009620:	1a8a      	subs	r2, r1, r2
 8009622:	441a      	add	r2, r3
                    pool_ptr -> tx_byte_pool_available =
 8009624:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009626:	609a      	str	r2, [r3, #8]

                    /* Determine if the current pointer is before the search pointer.  */
                    if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 8009628:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800962a:	695b      	ldr	r3, [r3, #20]
 800962c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800962e:	429a      	cmp	r2, r3
 8009630:	d202      	bcs.n	8009638 <_tx_byte_release+0x200>
                    {

                        /* Yes, update the search pointer.  */
                        pool_ptr -> tx_byte_pool_search =  work_ptr;
 8009632:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009634:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009636:	615a      	str	r2, [r3, #20]
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8009638:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800963a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800963c:	2b00      	cmp	r3, #0
 800963e:	f47f af6c 	bne.w	800951a <_tx_byte_release+0xe2>
 8009642:	e000      	b.n	8009646 <_tx_byte_release+0x20e>
                    break;
 8009644:	bf00      	nop
 8009646:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009648:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	f383 8810 	msr	PRIMASK, r3
}
 8009650:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Check for preemption.  */
            _tx_thread_system_preempt_check();
 8009652:	f002 f861 	bl	800b718 <_tx_thread_system_preempt_check>
 8009656:	e005      	b.n	8009664 <_tx_byte_release+0x22c>
 8009658:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800965a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f383 8810 	msr	PRIMASK, r3
}
 8009662:	bf00      	nop
            TX_RESTORE
        }
    }

    /* Return completion status.  */
    return(status);
 8009664:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 8009666:	4618      	mov	r0, r3
 8009668:	3778      	adds	r7, #120	@ 0x78
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	ffffeeee 	.word	0xffffeeee
 8009674:	42595445 	.word	0x42595445
 8009678:	200119bc 	.word	0x200119bc
 800967c:	20011a54 	.word	0x20011a54

08009680 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8009680:	b580      	push	{r7, lr}
 8009682:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8009684:	f001 fe1c 	bl	800b2c0 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8009688:	f002 fce6 	bl	800c058 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 800968c:	4b12      	ldr	r3, [pc, #72]	@ (80096d8 <_tx_initialize_high_level+0x58>)
 800968e:	2200      	movs	r2, #0
 8009690:	601a      	str	r2, [r3, #0]
 8009692:	4b12      	ldr	r3, [pc, #72]	@ (80096dc <_tx_initialize_high_level+0x5c>)
 8009694:	2200      	movs	r2, #0
 8009696:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8009698:	4b11      	ldr	r3, [pc, #68]	@ (80096e0 <_tx_initialize_high_level+0x60>)
 800969a:	2200      	movs	r2, #0
 800969c:	601a      	str	r2, [r3, #0]
 800969e:	4b11      	ldr	r3, [pc, #68]	@ (80096e4 <_tx_initialize_high_level+0x64>)
 80096a0:	2200      	movs	r2, #0
 80096a2:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 80096a4:	4b10      	ldr	r3, [pc, #64]	@ (80096e8 <_tx_initialize_high_level+0x68>)
 80096a6:	2200      	movs	r2, #0
 80096a8:	601a      	str	r2, [r3, #0]
 80096aa:	4b10      	ldr	r3, [pc, #64]	@ (80096ec <_tx_initialize_high_level+0x6c>)
 80096ac:	2200      	movs	r2, #0
 80096ae:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 80096b0:	4b0f      	ldr	r3, [pc, #60]	@ (80096f0 <_tx_initialize_high_level+0x70>)
 80096b2:	2200      	movs	r2, #0
 80096b4:	601a      	str	r2, [r3, #0]
 80096b6:	4b0f      	ldr	r3, [pc, #60]	@ (80096f4 <_tx_initialize_high_level+0x74>)
 80096b8:	2200      	movs	r2, #0
 80096ba:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 80096bc:	4b0e      	ldr	r3, [pc, #56]	@ (80096f8 <_tx_initialize_high_level+0x78>)
 80096be:	2200      	movs	r2, #0
 80096c0:	601a      	str	r2, [r3, #0]
 80096c2:	4b0e      	ldr	r3, [pc, #56]	@ (80096fc <_tx_initialize_high_level+0x7c>)
 80096c4:	2200      	movs	r2, #0
 80096c6:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 80096c8:	4b0d      	ldr	r3, [pc, #52]	@ (8009700 <_tx_initialize_high_level+0x80>)
 80096ca:	2200      	movs	r2, #0
 80096cc:	601a      	str	r2, [r3, #0]
 80096ce:	4b0d      	ldr	r3, [pc, #52]	@ (8009704 <_tx_initialize_high_level+0x84>)
 80096d0:	2200      	movs	r2, #0
 80096d2:	601a      	str	r2, [r3, #0]
#endif
}
 80096d4:	bf00      	nop
 80096d6:	bd80      	pop	{r7, pc}
 80096d8:	20011984 	.word	0x20011984
 80096dc:	20011988 	.word	0x20011988
 80096e0:	2001198c 	.word	0x2001198c
 80096e4:	20011990 	.word	0x20011990
 80096e8:	20011994 	.word	0x20011994
 80096ec:	20011998 	.word	0x20011998
 80096f0:	200119a4 	.word	0x200119a4
 80096f4:	200119a8 	.word	0x200119a8
 80096f8:	200119ac 	.word	0x200119ac
 80096fc:	200119b0 	.word	0x200119b0
 8009700:	2001199c 	.word	0x2001199c
 8009704:	200119a0 	.word	0x200119a0

08009708 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 800970c:	4b10      	ldr	r3, [pc, #64]	@ (8009750 <_tx_initialize_kernel_enter+0x48>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 8009714:	d00c      	beq.n	8009730 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8009716:	4b0e      	ldr	r3, [pc, #56]	@ (8009750 <_tx_initialize_kernel_enter+0x48>)
 8009718:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 800971c:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 800971e:	f7f6 fd77 	bl	8000210 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8009722:	f7ff ffad 	bl	8009680 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8009726:	4b0b      	ldr	r3, [pc, #44]	@ (8009754 <_tx_initialize_kernel_enter+0x4c>)
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	3301      	adds	r3, #1
 800972c:	4a09      	ldr	r2, [pc, #36]	@ (8009754 <_tx_initialize_kernel_enter+0x4c>)
 800972e:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8009730:	4b07      	ldr	r3, [pc, #28]	@ (8009750 <_tx_initialize_kernel_enter+0x48>)
 8009732:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 8009736:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8009738:	4b07      	ldr	r3, [pc, #28]	@ (8009758 <_tx_initialize_kernel_enter+0x50>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4618      	mov	r0, r3
 800973e:	f7f7 f829 	bl	8000794 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8009742:	4b03      	ldr	r3, [pc, #12]	@ (8009750 <_tx_initialize_kernel_enter+0x48>)
 8009744:	2200      	movs	r2, #0
 8009746:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8009748:	f7f6 fdaa 	bl	80002a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800974c:	bf00      	nop
 800974e:	bd80      	pop	{r7, pc}
 8009750:	2000000c 	.word	0x2000000c
 8009754:	20011a54 	.word	0x20011a54
 8009758:	200119b4 	.word	0x200119b4

0800975c <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b08e      	sub	sp, #56	@ 0x38
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009766:	f3ef 8310 	mrs	r3, PRIMASK
 800976a:	623b      	str	r3, [r7, #32]
    return(posture);
 800976c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800976e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009770:	b672      	cpsid	i
    return(int_posture);
 8009772:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 8009774:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800977a:	4a33      	ldr	r2, [pc, #204]	@ (8009848 <_tx_mutex_cleanup+0xec>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d158      	bne.n	8009832 <_tx_mutex_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009786:	683a      	ldr	r2, [r7, #0]
 8009788:	429a      	cmp	r2, r3
 800978a:	d152      	bne.n	8009832 <_tx_mutex_cleanup+0xd6>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009790:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 8009792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009794:	2b00      	cmp	r3, #0
 8009796:	d04c      	beq.n	8009832 <_tx_mutex_cleanup+0xd6>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 8009798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	4a2b      	ldr	r2, [pc, #172]	@ (800984c <_tx_mutex_cleanup+0xf0>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d147      	bne.n	8009832 <_tx_mutex_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 80097a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a4:	69db      	ldr	r3, [r3, #28]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d043      	beq.n	8009832 <_tx_mutex_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	2200      	movs	r2, #0
 80097ae:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 80097b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b2:	69db      	ldr	r3, [r3, #28]
 80097b4:	1e5a      	subs	r2, r3, #1
 80097b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097b8:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 80097ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097bc:	69db      	ldr	r3, [r3, #28]
 80097be:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 80097c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d103      	bne.n	80097ce <_tx_mutex_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 80097c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c8:	2200      	movs	r2, #0
 80097ca:	619a      	str	r2, [r3, #24]
 80097cc:	e013      	b.n	80097f6 <_tx_mutex_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097d2:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80097d8:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80097da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097de:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80097e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097e4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 80097e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097e8:	699b      	ldr	r3, [r3, #24]
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	429a      	cmp	r2, r3
 80097ee:	d102      	bne.n	80097f6 <_tx_mutex_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 80097f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097f4:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097fa:	2b0d      	cmp	r3, #13
 80097fc:	d119      	bne.n	8009832 <_tx_mutex_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	221d      	movs	r2, #29
 8009802:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8009806:	4b12      	ldr	r3, [pc, #72]	@ (8009850 <_tx_mutex_cleanup+0xf4>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	3301      	adds	r3, #1
 800980c:	4a10      	ldr	r2, [pc, #64]	@ (8009850 <_tx_mutex_cleanup+0xf4>)
 800980e:	6013      	str	r3, [r2, #0]
 8009810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009812:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	f383 8810 	msr	PRIMASK, r3
}
 800981a:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f001 ffb5 	bl	800b78c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009822:	f3ef 8310 	mrs	r3, PRIMASK
 8009826:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009828:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800982a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800982c:	b672      	cpsid	i
    return(int_posture);
 800982e:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8009830:	637b      	str	r3, [r7, #52]	@ 0x34
 8009832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009834:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	f383 8810 	msr	PRIMASK, r3
}
 800983c:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800983e:	bf00      	nop
 8009840:	3738      	adds	r7, #56	@ 0x38
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}
 8009846:	bf00      	nop
 8009848:	0800975d 	.word	0x0800975d
 800984c:	4d555445 	.word	0x4d555445
 8009850:	20011a54 	.word	0x20011a54

08009854 <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 8009854:	b580      	push	{r7, lr}
 8009856:	b08a      	sub	sp, #40	@ 0x28
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800985c:	f3ef 8310 	mrs	r3, PRIMASK
 8009860:	61fb      	str	r3, [r7, #28]
    return(posture);
 8009862:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 8009864:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009866:	b672      	cpsid	i
    return(int_posture);
 8009868:	69bb      	ldr	r3, [r7, #24]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 800986a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800986c:	4b1a      	ldr	r3, [pc, #104]	@ (80098d8 <_tx_mutex_thread_release+0x84>)
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	3301      	adds	r3, #1
 8009872:	4a19      	ldr	r2, [pc, #100]	@ (80098d8 <_tx_mutex_thread_release+0x84>)
 8009874:	6013      	str	r3, [r2, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800987c:	623b      	str	r3, [r7, #32]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 800987e:	6a3b      	ldr	r3, [r7, #32]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d017      	beq.n	80098b4 <_tx_mutex_thread_release+0x60>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8009884:	6a3b      	ldr	r3, [r7, #32]
 8009886:	2201      	movs	r2, #1
 8009888:	609a      	str	r2, [r3, #8]
 800988a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800988c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	f383 8810 	msr	PRIMASK, r3
}
 8009894:	bf00      	nop
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 8009896:	6a38      	ldr	r0, [r7, #32]
 8009898:	f000 faf2 	bl	8009e80 <_tx_mutex_put>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800989c:	f3ef 8310 	mrs	r3, PRIMASK
 80098a0:	617b      	str	r3, [r7, #20]
    return(posture);
 80098a2:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 80098a4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 80098a6:	b672      	cpsid	i
    return(int_posture);
 80098a8:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 80098aa:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80098b2:	623b      	str	r3, [r7, #32]
        }
    } while (mutex_ptr != TX_NULL);
 80098b4:	6a3b      	ldr	r3, [r7, #32]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d1dd      	bne.n	8009876 <_tx_mutex_thread_release+0x22>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 80098ba:	4b07      	ldr	r3, [pc, #28]	@ (80098d8 <_tx_mutex_thread_release+0x84>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	3b01      	subs	r3, #1
 80098c0:	4a05      	ldr	r2, [pc, #20]	@ (80098d8 <_tx_mutex_thread_release+0x84>)
 80098c2:	6013      	str	r3, [r2, #0]
 80098c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	f383 8810 	msr	PRIMASK, r3
}
 80098ce:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE
}
 80098d0:	bf00      	nop
 80098d2:	3728      	adds	r7, #40	@ 0x28
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}
 80098d8:	20011a54 	.word	0x20011a54

080098dc <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b08a      	sub	sp, #40	@ 0x28
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	60f8      	str	r0, [r7, #12]
 80098e4:	60b9      	str	r1, [r7, #8]
 80098e6:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 80098e8:	2234      	movs	r2, #52	@ 0x34
 80098ea:	2100      	movs	r1, #0
 80098ec:	68f8      	ldr	r0, [r7, #12]
 80098ee:	f00a f865 	bl	80139bc <memset>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	611a      	str	r2, [r3, #16]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80098fe:	f3ef 8310 	mrs	r3, PRIMASK
 8009902:	61bb      	str	r3, [r7, #24]
    return(posture);
 8009904:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8009906:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009908:	b672      	cpsid	i
    return(int_posture);
 800990a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 800990c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	4a1a      	ldr	r2, [pc, #104]	@ (800997c <_tx_mutex_create+0xa0>)
 8009912:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 8009914:	4b1a      	ldr	r3, [pc, #104]	@ (8009980 <_tx_mutex_create+0xa4>)
 8009916:	4a1b      	ldr	r2, [pc, #108]	@ (8009984 <_tx_mutex_create+0xa8>)
 8009918:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 800991a:	4b1b      	ldr	r3, [pc, #108]	@ (8009988 <_tx_mutex_create+0xac>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d109      	bne.n	8009936 <_tx_mutex_create+0x5a>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 8009922:	4a1a      	ldr	r2, [pc, #104]	@ (800998c <_tx_mutex_create+0xb0>)
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	6013      	str	r3, [r2, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	68fa      	ldr	r2, [r7, #12]
 800992c:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	68fa      	ldr	r2, [r7, #12]
 8009932:	625a      	str	r2, [r3, #36]	@ 0x24
 8009934:	e011      	b.n	800995a <_tx_mutex_create+0x7e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 8009936:	4b15      	ldr	r3, [pc, #84]	@ (800998c <_tx_mutex_create+0xb0>)
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 800993c:	6a3b      	ldr	r3, [r7, #32]
 800993e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009940:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 8009942:	6a3b      	ldr	r3, [r7, #32]
 8009944:	68fa      	ldr	r2, [r7, #12]
 8009946:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 8009948:	69fb      	ldr	r3, [r7, #28]
 800994a:	68fa      	ldr	r2, [r7, #12]
 800994c:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	69fa      	ldr	r2, [r7, #28]
 8009952:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	6a3a      	ldr	r2, [r7, #32]
 8009958:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 800995a:	4b0b      	ldr	r3, [pc, #44]	@ (8009988 <_tx_mutex_create+0xac>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	3301      	adds	r3, #1
 8009960:	4a09      	ldr	r2, [pc, #36]	@ (8009988 <_tx_mutex_create+0xac>)
 8009962:	6013      	str	r3, [r2, #0]
 8009964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009966:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	f383 8810 	msr	PRIMASK, r3
}
 800996e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8009970:	2300      	movs	r3, #0
}
 8009972:	4618      	mov	r0, r3
 8009974:	3728      	adds	r7, #40	@ 0x28
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}
 800997a:	bf00      	nop
 800997c:	4d555445 	.word	0x4d555445
 8009980:	20011a58 	.word	0x20011a58
 8009984:	08009855 	.word	0x08009855
 8009988:	200119a0 	.word	0x200119a0
 800998c:	2001199c 	.word	0x2001199c

08009990 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b092      	sub	sp, #72	@ 0x48
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800999a:	f3ef 8310 	mrs	r3, PRIMASK
 800999e:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 80099a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 80099a2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 80099a4:	b672      	cpsid	i
    return(int_posture);
 80099a6:	6a3b      	ldr	r3, [r7, #32]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 80099a8:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80099aa:	4b7a      	ldr	r3, [pc, #488]	@ (8009b94 <_tx_mutex_get+0x204>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	689b      	ldr	r3, [r3, #8]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d144      	bne.n	8009a42 <_tx_mutex_get+0xb2>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80099c2:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 80099c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d032      	beq.n	8009a30 <_tx_mutex_get+0xa0>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	691b      	ldr	r3, [r3, #16]
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d106      	bne.n	80099e0 <_tx_mutex_get+0x50>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 80099d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	2220      	movs	r2, #32
 80099de:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 80099e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80099e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 80099e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00f      	beq.n	8009a0e <_tx_mutex_get+0x7e>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 80099ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099f2:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 80099f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 80099fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099fc:	687a      	ldr	r2, [r7, #4]
 80099fe:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a04:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a0a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009a0c:	e009      	b.n	8009a22 <_tx_mutex_get+0x92>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8009a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a10:	687a      	ldr	r2, [r7, #4]
 8009a12:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	687a      	ldr	r2, [r7, #4]
 8009a1a:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 8009a22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a24:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009a28:	1c5a      	adds	r2, r3, #1
 8009a2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a2c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8009a30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a32:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009a34:	69fb      	ldr	r3, [r7, #28]
 8009a36:	f383 8810 	msr	PRIMASK, r3
}
 8009a3a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a40:	e0a2      	b.n	8009b88 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	68db      	ldr	r3, [r3, #12]
 8009a46:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d10d      	bne.n	8009a68 <_tx_mutex_get+0xd8>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	689b      	ldr	r3, [r3, #8]
 8009a50:	1c5a      	adds	r2, r3, #1
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	609a      	str	r2, [r3, #8]
 8009a56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a58:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009a5a:	69bb      	ldr	r3, [r7, #24]
 8009a5c:	f383 8810 	msr	PRIMASK, r3
}
 8009a60:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8009a62:	2300      	movs	r3, #0
 8009a64:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a66:	e08f      	b.n	8009b88 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	f000 8084 	beq.w	8009b78 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8009a70:	4b49      	ldr	r3, [pc, #292]	@ (8009b98 <_tx_mutex_get+0x208>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d008      	beq.n	8009a8a <_tx_mutex_get+0xfa>
 8009a78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009a7a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	f383 8810 	msr	PRIMASK, r3
}
 8009a82:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 8009a84:	231d      	movs	r3, #29
 8009a86:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a88:	e07e      	b.n	8009b88 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	68db      	ldr	r3, [r3, #12]
 8009a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 8009a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a92:	4a42      	ldr	r2, [pc, #264]	@ (8009b9c <_tx_mutex_get+0x20c>)
 8009a94:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 8009a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8009a9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a9e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009aa2:	1c5a      	adds	r2, r3, #1
 8009aa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aa6:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	69db      	ldr	r3, [r3, #28]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d109      	bne.n	8009ac6 <_tx_mutex_get+0x136>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009ab6:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8009ab8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009aba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009abc:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8009abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ac0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009ac2:	675a      	str	r2, [r3, #116]	@ 0x74
 8009ac4:	e011      	b.n	8009aea <_tx_mutex_get+0x15a>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	699b      	ldr	r3, [r3, #24]
 8009aca:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 8009acc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ace:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009ad0:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8009ad2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ad4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009ad6:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8009ad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ada:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009adc:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8009ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009ae2:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8009ae4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ae6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009ae8:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	69db      	ldr	r3, [r3, #28]
 8009aee:	1c5a      	adds	r2, r3, #1
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 8009af4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009af6:	220d      	movs	r2, #13
 8009af8:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009afc:	2201      	movs	r2, #1
 8009afe:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8009b00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b02:	683a      	ldr	r2, [r7, #0]
 8009b04:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8009b06:	4b24      	ldr	r3, [pc, #144]	@ (8009b98 <_tx_mutex_get+0x208>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	3301      	adds	r3, #1
 8009b0c:	4a22      	ldr	r2, [pc, #136]	@ (8009b98 <_tx_mutex_get+0x208>)
 8009b0e:	6013      	str	r3, [r2, #0]
 8009b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b12:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	f383 8810 	msr	PRIMASK, r3
}
 8009b1a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	691b      	ldr	r3, [r3, #16]
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d121      	bne.n	8009b68 <_tx_mutex_get+0x1d8>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d903      	bls.n	8009b38 <_tx_mutex_get+0x1a8>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 8009b30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 8009b38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009b42:	429a      	cmp	r2, r3
 8009b44:	d204      	bcs.n	8009b50 <_tx_mutex_get+0x1c0>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 8009b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b4c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 8009b50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d905      	bls.n	8009b68 <_tx_mutex_get+0x1d8>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 8009b5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b60:	4619      	mov	r1, r3
 8009b62:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009b64:	f000 f8ce 	bl	8009d04 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8009b68:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009b6a:	f001 ff0f 	bl	800b98c <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8009b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009b74:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b76:	e007      	b.n	8009b88 <_tx_mutex_get+0x1f8>
 8009b78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b7a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	f383 8810 	msr	PRIMASK, r3
}
 8009b82:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 8009b84:	231d      	movs	r3, #29
 8009b86:	647b      	str	r3, [r7, #68]	@ 0x44
        }
    }

    /* Return completion status.  */
    return(status);
 8009b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3748      	adds	r7, #72	@ 0x48
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	200119bc 	.word	0x200119bc
 8009b98:	20011a54 	.word	0x20011a54
 8009b9c:	0800975d 	.word	0x0800975d

08009ba0 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b092      	sub	sp, #72	@ 0x48
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8009bac:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8009bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 8009bb0:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009bb2:	b672      	cpsid	i
    return(int_posture);
 8009bb4:	6a3b      	ldr	r3, [r7, #32]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 8009bb6:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	69db      	ldr	r3, [r3, #28]
 8009bbc:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 8009bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d805      	bhi.n	8009bd0 <_tx_mutex_prioritize+0x30>
 8009bc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bc6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009bc8:	69fb      	ldr	r3, [r7, #28]
 8009bca:	f383 8810 	msr	PRIMASK, r3
}
 8009bce:	e092      	b.n	8009cf6 <_tx_mutex_prioritize+0x156>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 8009bd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d114      	bne.n	8009c00 <_tx_mutex_prioritize+0x60>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	699b      	ldr	r3, [r3, #24]
 8009bda:	63bb      	str	r3, [r7, #56]	@ 0x38
        next_thread =  head_ptr -> tx_thread_suspended_next;
 8009bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009be0:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 8009be2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009be6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bea:	429a      	cmp	r2, r3
 8009bec:	d202      	bcs.n	8009bf4 <_tx_mutex_prioritize+0x54>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bf2:	619a      	str	r2, [r3, #24]
 8009bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bf6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009bf8:	69bb      	ldr	r3, [r7, #24]
 8009bfa:	f383 8810 	msr	PRIMASK, r3
}
 8009bfe:	e07a      	b.n	8009cf6 <_tx_mutex_prioritize+0x156>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	699b      	ldr	r3, [r3, #24]
 8009c04:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 8009c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c08:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8009c0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c0e:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8009c10:	4b3b      	ldr	r3, [pc, #236]	@ (8009d00 <_tx_mutex_prioritize+0x160>)
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	3301      	adds	r3, #1
 8009c16:	4a3a      	ldr	r2, [pc, #232]	@ (8009d00 <_tx_mutex_prioritize+0x160>)
 8009c18:	6013      	str	r3, [r2, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 8009c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d201      	bcs.n	8009c2e <_tx_mutex_prioritize+0x8e>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 8009c2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c30:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	f383 8810 	msr	PRIMASK, r3
}
 8009c38:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8009c3e:	617b      	str	r3, [r7, #20]
    return(posture);
 8009c40:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8009c42:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009c44:	b672      	cpsid	i
    return(int_posture);
 8009c46:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8009c48:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	699b      	ldr	r3, [r3, #24]
 8009c4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009c50:	429a      	cmp	r2, r3
 8009c52:	d002      	beq.n	8009c5a <_tx_mutex_prioritize+0xba>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 8009c54:	2301      	movs	r3, #1
 8009c56:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c58:	e006      	b.n	8009c68 <_tx_mutex_prioritize+0xc8>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	69db      	ldr	r3, [r3, #28]
 8009c5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d001      	beq.n	8009c68 <_tx_mutex_prioritize+0xc8>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 8009c64:	2301      	movs	r3, #1
 8009c66:	633b      	str	r3, [r7, #48]	@ 0x30
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 8009c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d103      	bne.n	8009c76 <_tx_mutex_prioritize+0xd6>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8009c6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c72:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c74:	e00c      	b.n	8009c90 <_tx_mutex_prioritize+0xf0>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	699b      	ldr	r3, [r3, #24]
 8009c7a:	63bb      	str	r3, [r7, #56]	@ 0x38
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	69db      	ldr	r3, [r3, #28]
 8009c80:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 8009c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c84:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8009c86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009c8a:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	633b      	str	r3, [r7, #48]	@ 0x30
            }

        } while (thread_ptr != head_ptr);
 8009c90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d1c2      	bne.n	8009c1e <_tx_mutex_prioritize+0x7e>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 8009c98:	4b19      	ldr	r3, [pc, #100]	@ (8009d00 <_tx_mutex_prioritize+0x160>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	3b01      	subs	r3, #1
 8009c9e:	4a18      	ldr	r2, [pc, #96]	@ (8009d00 <_tx_mutex_prioritize+0x160>)
 8009ca0:	6013      	str	r3, [r2, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8009ca2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009ca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d01d      	beq.n	8009ce6 <_tx_mutex_prioritize+0x146>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 8009caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8009cb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009cb4:	62bb      	str	r3, [r7, #40]	@ 0x28
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8009cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cba:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 8009cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009cc0:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8009cc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8009cc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ccc:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 8009cce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cd2:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8009cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009cd8:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 8009cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cdc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009cde:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009ce4:	619a      	str	r2, [r3, #24]
 8009ce6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ce8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009cea:	68bb      	ldr	r3, [r7, #8]
 8009cec:	f383 8810 	msr	PRIMASK, r3
}
 8009cf0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8009cf2:	f001 fd11 	bl	800b718 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8009cf6:	2300      	movs	r3, #0
#endif
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	3748      	adds	r7, #72	@ 0x48
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	bd80      	pop	{r7, pc}
 8009d00:	20011a54 	.word	0x20011a54

08009d04 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b090      	sub	sp, #64	@ 0x40
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009d0e:	f3ef 8310 	mrs	r3, PRIMASK
 8009d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 8009d14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 8009d16:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8009d18:	b672      	cpsid	i
    return(int_posture);
 8009d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8009d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d017      	beq.n	8009d56 <_tx_mutex_priority_change+0x52>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	683a      	ldr	r2, [r7, #0]
 8009d2a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009d32:	683a      	ldr	r2, [r7, #0]
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d905      	bls.n	8009d44 <_tx_mutex_priority_change+0x40>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009d42:	e002      	b.n	8009d4a <_tx_mutex_priority_change+0x46>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	683a      	ldr	r2, [r7, #0]
 8009d48:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009d4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d4c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d50:	f383 8810 	msr	PRIMASK, r3
}
 8009d54:	e089      	b.n	8009e6a <_tx_mutex_priority_change+0x166>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 8009d56:	4b47      	ldr	r3, [pc, #284]	@ (8009e74 <_tx_mutex_priority_change+0x170>)
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d60:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 8009d62:	4b45      	ldr	r3, [pc, #276]	@ (8009e78 <_tx_mutex_priority_change+0x174>)
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	3302      	adds	r3, #2
 8009d68:	4a43      	ldr	r2, [pc, #268]	@ (8009e78 <_tx_mutex_priority_change+0x174>)
 8009d6a:	6013      	str	r3, [r2, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	220e      	movs	r2, #14
 8009d70:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2201      	movs	r2, #1
 8009d76:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d80:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009d82:	69bb      	ldr	r3, [r7, #24]
 8009d84:	f383 8810 	msr	PRIMASK, r3
}
 8009d88:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f001 fdfe 	bl	800b98c <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009d90:	f3ef 8310 	mrs	r3, PRIMASK
 8009d94:	623b      	str	r3, [r7, #32]
    return(posture);
 8009d96:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8009d98:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009d9a:	b672      	cpsid	i
    return(int_posture);
 8009d9c:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8009d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	683a      	ldr	r2, [r7, #0]
 8009da4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009dac:	683a      	ldr	r2, [r7, #0]
 8009dae:	429a      	cmp	r2, r3
 8009db0:	d905      	bls.n	8009dbe <_tx_mutex_priority_change+0xba>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009dbc:	e002      	b.n	8009dc4 <_tx_mutex_priority_change+0xc0>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	683a      	ldr	r2, [r7, #0]
 8009dc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009dc6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	f383 8810 	msr	PRIMASK, r3
}
 8009dce:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f001 fcdb 	bl	800b78c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009dd6:	f3ef 8310 	mrs	r3, PRIMASK
 8009dda:	617b      	str	r3, [r7, #20]
    return(posture);
 8009ddc:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8009dde:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8009de0:	b672      	cpsid	i
    return(int_posture);
 8009de2:	693b      	ldr	r3, [r7, #16]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8009de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 8009de6:	4b23      	ldr	r3, [pc, #140]	@ (8009e74 <_tx_mutex_priority_change+0x170>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009df0:	429a      	cmp	r2, r3
 8009df2:	d034      	beq.n	8009e5e <_tx_mutex_priority_change+0x15a>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d130      	bne.n	8009e5e <_tx_mutex_priority_change+0x15a>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e04:	429a      	cmp	r2, r3
 8009e06:	d811      	bhi.n	8009e2c <_tx_mutex_priority_change+0x128>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d126      	bne.n	8009e5e <_tx_mutex_priority_change+0x15a>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8009e10:	4a18      	ldr	r2, [pc, #96]	@ (8009e74 <_tx_mutex_priority_change+0x170>)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 8009e16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d21f      	bcs.n	8009e5e <_tx_mutex_priority_change+0x15a>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e22:	4916      	ldr	r1, [pc, #88]	@ (8009e7c <_tx_mutex_priority_change+0x178>)
 8009e24:	687a      	ldr	r2, [r7, #4]
 8009e26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009e2a:	e018      	b.n	8009e5e <_tx_mutex_priority_change+0x15a>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d212      	bcs.n	8009e5e <_tx_mutex_priority_change+0x15a>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e40:	429a      	cmp	r2, r3
 8009e42:	d80c      	bhi.n	8009e5e <_tx_mutex_priority_change+0x15a>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8009e44:	4a0b      	ldr	r2, [pc, #44]	@ (8009e74 <_tx_mutex_priority_change+0x170>)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6013      	str	r3, [r2, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 8009e4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	429a      	cmp	r2, r3
 8009e50:	d205      	bcs.n	8009e5e <_tx_mutex_priority_change+0x15a>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e56:	4909      	ldr	r1, [pc, #36]	@ (8009e7c <_tx_mutex_priority_change+0x178>)
 8009e58:	687a      	ldr	r2, [r7, #4]
 8009e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009e60:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	f383 8810 	msr	PRIMASK, r3
}
 8009e68:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8009e6a:	bf00      	nop
 8009e6c:	3740      	adds	r7, #64	@ 0x40
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
 8009e72:	bf00      	nop
 8009e74:	200119c0 	.word	0x200119c0
 8009e78:	20011a54 	.word	0x20011a54
 8009e7c:	200119d4 	.word	0x200119d4

08009e80 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b0a6      	sub	sp, #152	@ 0x98
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 8009e88:	2320      	movs	r3, #32
 8009e8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8009e8e:	f3ef 8310 	mrs	r3, PRIMASK
 8009e92:	65fb      	str	r3, [r7, #92]	@ 0x5c
    return(posture);
 8009e94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
    int_posture = __get_interrupt_posture();
 8009e96:	65bb      	str	r3, [r7, #88]	@ 0x58
    __asm__ volatile ("CPSID i" : : : "memory");
 8009e98:	b672      	cpsid	i
    return(int_posture);
 8009e9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 8009e9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	689b      	ldr	r3, [r3, #8]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	f000 81ff 	beq.w	800a2a8 <_tx_mutex_put+0x428>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	68db      	ldr	r3, [r3, #12]
 8009eae:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8009eb0:	4ba3      	ldr	r3, [pc, #652]	@ (800a140 <_tx_mutex_put+0x2c0>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	68db      	ldr	r3, [r3, #12]
 8009eba:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8009ebc:	429a      	cmp	r2, r3
 8009ebe:	d00d      	beq.n	8009edc <_tx_mutex_put+0x5c>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8009ec0:	4ba0      	ldr	r3, [pc, #640]	@ (800a144 <_tx_mutex_put+0x2c4>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d109      	bne.n	8009edc <_tx_mutex_put+0x5c>
 8009ec8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009ecc:	657b      	str	r3, [r7, #84]	@ 0x54
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009ece:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009ed0:	f383 8810 	msr	PRIMASK, r3
}
 8009ed4:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8009ed6:	231e      	movs	r3, #30
 8009ed8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8009edc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009ee0:	2b20      	cmp	r3, #32
 8009ee2:	f040 81eb 	bne.w	800a2bc <_tx_mutex_put+0x43c>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	689b      	ldr	r3, [r3, #8]
 8009eea:	1e5a      	subs	r2, r3, #1
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d00a      	beq.n	8009f0e <_tx_mutex_put+0x8e>
 8009ef8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009efc:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009efe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009f00:	f383 8810 	msr	PRIMASK, r3
}
 8009f04:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 8009f06:	2300      	movs	r3, #0
 8009f08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009f0c:	e1d6      	b.n	800a2bc <_tx_mutex_put+0x43c>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8009f0e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d10a      	bne.n	8009f2a <_tx_mutex_put+0xaa>
 8009f14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009f18:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009f1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f1c:	f383 8810 	msr	PRIMASK, r3
}
 8009f20:	bf00      	nop

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8009f22:	2300      	movs	r3, #0
 8009f24:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009f28:	e1c8      	b.n	800a2bc <_tx_mutex_put+0x43c>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8009f2a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f2c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009f30:	1e5a      	subs	r2, r3, #1
 8009f32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f34:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 8009f38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d104      	bne.n	8009f4c <_tx_mutex_put+0xcc>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 8009f42:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f44:	2200      	movs	r2, #0
 8009f46:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 8009f4a:	e019      	b.n	8009f80 <_tx_mutex_put+0x100>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f58:	677b      	str	r3, [r7, #116]	@ 0x74
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 8009f5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f5e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009f60:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 8009f62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009f64:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009f68:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 8009f6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f6c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009f70:	687a      	ldr	r2, [r7, #4]
 8009f72:	429a      	cmp	r2, r3
 8009f74:	d104      	bne.n	8009f80 <_tx_mutex_put+0x100>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 8009f76:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009f78:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009f7c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	699b      	ldr	r3, [r3, #24]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d110      	bne.n	8009faa <_tx_mutex_put+0x12a>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	691b      	ldr	r3, [r3, #16]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d10c      	bne.n	8009faa <_tx_mutex_put+0x12a>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2200      	movs	r2, #0
 8009f94:	60da      	str	r2, [r3, #12]
 8009f96:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009f9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f9e:	f383 8810 	msr	PRIMASK, r3
}
 8009fa2:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8009faa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009fae:	2b20      	cmp	r3, #32
 8009fb0:	f040 8184 	bne.w	800a2bc <_tx_mutex_put+0x43c>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8009fba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009fbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fc0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	691b      	ldr	r3, [r3, #16]
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d155      	bne.n	800a078 <_tx_mutex_put+0x1f8>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8009fcc:	4b5d      	ldr	r3, [pc, #372]	@ (800a144 <_tx_mutex_put+0x2c4>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	4a5c      	ldr	r2, [pc, #368]	@ (800a144 <_tx_mutex_put+0x2c4>)
 8009fd4:	6013      	str	r3, [r2, #0]
 8009fd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009fda:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8009fdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009fde:	f383 8810 	msr	PRIMASK, r3
}
 8009fe2:	bf00      	nop
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8009fe4:	2320      	movs	r3, #32
 8009fe6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8009fea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009fec:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009ff0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 8009ff4:	e01f      	b.n	800a036 <_tx_mutex_put+0x1b6>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8009ff6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ffa:	691b      	ldr	r3, [r3, #16]
 8009ffc:	2b01      	cmp	r3, #1
 8009ffe:	d10b      	bne.n	800a018 <_tx_mutex_put+0x198>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 800a000:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a006:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d904      	bls.n	800a018 <_tx_mutex_put+0x198>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 800a00e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a014:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 800a018:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a01c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a01e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 800a022:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a024:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a028:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d102      	bne.n	800a036 <_tx_mutex_put+0x1b6>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 800a030:	2300      	movs	r3, #0
 800a032:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                            while (next_mutex != TX_NULL)
 800a036:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d1db      	bne.n	8009ff6 <_tx_mutex_put+0x176>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a03e:	f3ef 8310 	mrs	r3, PRIMASK
 800a042:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800a044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800a046:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800a048:	b672      	cpsid	i
    return(int_posture);
 800a04a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 800a04c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 800a050:	4b3c      	ldr	r3, [pc, #240]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	3b01      	subs	r3, #1
 800a056:	4a3b      	ldr	r2, [pc, #236]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a058:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 800a05a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a05c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a060:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 800a064:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a068:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d203      	bcs.n	800a078 <_tx_mutex_put+0x1f8>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 800a070:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a074:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	69db      	ldr	r3, [r3, #28]
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d920      	bls.n	800a0c2 <_tx_mutex_put+0x242>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	691b      	ldr	r3, [r3, #16]
 800a084:	2b01      	cmp	r3, #1
 800a086:	d11c      	bne.n	800a0c2 <_tx_mutex_put+0x242>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 800a088:	4b2e      	ldr	r3, [pc, #184]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	3301      	adds	r3, #1
 800a08e:	4a2d      	ldr	r2, [pc, #180]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a090:	6013      	str	r3, [r2, #0]
 800a092:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a096:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09a:	f383 8810 	msr	PRIMASK, r3
}
 800a09e:	bf00      	nop
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 800a0a0:	6878      	ldr	r0, [r7, #4]
 800a0a2:	f7ff fd7d 	bl	8009ba0 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a0a6:	f3ef 8310 	mrs	r3, PRIMASK
 800a0aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800a0ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800a0ae:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800a0b0:	b672      	cpsid	i
    return(int_posture);
 800a0b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 800a0b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 800a0b8:	4b22      	ldr	r3, [pc, #136]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	4a21      	ldr	r2, [pc, #132]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a0c0:	6013      	str	r3, [r2, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	699b      	ldr	r3, [r3, #24]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d13e      	bne.n	800a148 <_tx_mutex_put+0x2c8>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a0ca:	4b1e      	ldr	r3, [pc, #120]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	4a1c      	ldr	r2, [pc, #112]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a0d2:	6013      	str	r3, [r2, #0]
 800a0d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a0d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a0da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0dc:	f383 8810 	msr	PRIMASK, r3
}
 800a0e0:	bf00      	nop
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2220      	movs	r2, #32
 800a0e6:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	68db      	ldr	r3, [r3, #12]
 800a0ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ee:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800a0f2:	429a      	cmp	r2, r3
 800a0f4:	d006      	beq.n	800a104 <_tx_mutex_put+0x284>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	68db      	ldr	r3, [r3, #12]
 800a0fa:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800a0fe:	4618      	mov	r0, r3
 800a100:	f7ff fe00 	bl	8009d04 <_tx_mutex_priority_change>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a104:	f3ef 8310 	mrs	r3, PRIMASK
 800a108:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800a10a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800a10c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a10e:	b672      	cpsid	i
    return(int_posture);
 800a110:	6a3b      	ldr	r3, [r7, #32]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 800a112:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 800a116:	4b0b      	ldr	r3, [pc, #44]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	3b01      	subs	r3, #1
 800a11c:	4a09      	ldr	r2, [pc, #36]	@ (800a144 <_tx_mutex_put+0x2c4>)
 800a11e:	6013      	str	r3, [r2, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2200      	movs	r2, #0
 800a124:	60da      	str	r2, [r3, #12]
 800a126:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a12a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a12c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a12e:	f383 8810 	msr	PRIMASK, r3
}
 800a132:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 800a134:	f001 faf0 	bl	800b718 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 800a138:	2300      	movs	r3, #0
 800a13a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a13e:	e0bd      	b.n	800a2bc <_tx_mutex_put+0x43c>
 800a140:	200119bc 	.word	0x200119bc
 800a144:	20011a54 	.word	0x20011a54
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	699b      	ldr	r3, [r3, #24]
 800a14c:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	691b      	ldr	r3, [r3, #16]
 800a152:	2b01      	cmp	r3, #1
 800a154:	d10a      	bne.n	800a16c <_tx_mutex_put+0x2ec>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	68db      	ldr	r3, [r3, #12]
 800a15a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 800a15e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2220      	movs	r2, #32
 800a16a:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 800a16c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a16e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a172:	673b      	str	r3, [r7, #112]	@ 0x70

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 800a174:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a176:	2b00      	cmp	r3, #0
 800a178:	d10a      	bne.n	800a190 <_tx_mutex_put+0x310>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 800a17a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a17c:	687a      	ldr	r2, [r7, #4]
 800a17e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	687a      	ldr	r2, [r7, #4]
 800a186:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	631a      	str	r2, [r3, #48]	@ 0x30
 800a18e:	e016      	b.n	800a1be <_tx_mutex_put+0x33e>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 800a190:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a192:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a196:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 800a19a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a19e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1a0:	677b      	str	r3, [r7, #116]	@ 0x74

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 800a1a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 800a1aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800a1b4:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a1bc:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 800a1be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a1c0:	1c5a      	adds	r2, r3, #1
 800a1c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1c4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2201      	movs	r2, #1
 800a1cc:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a1d2:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	69db      	ldr	r3, [r3, #28]
 800a1d8:	1e5a      	subs	r2, r3, #1
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	69db      	ldr	r3, [r3, #28]
 800a1e2:	66fb      	str	r3, [r7, #108]	@ 0x6c

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800a1e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d103      	bne.n	800a1f2 <_tx_mutex_put+0x372>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	619a      	str	r2, [r3, #24]
 800a1f0:	e00e      	b.n	800a210 <_tx_mutex_put+0x390>
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800a1f2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a1f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a1f6:	66bb      	str	r3, [r7, #104]	@ 0x68
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a1fc:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800a1fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a202:	667b      	str	r3, [r7, #100]	@ 0x64
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800a204:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a206:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a208:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800a20a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a20c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a20e:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a210:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a212:	2200      	movs	r2, #0
 800a214:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a216:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a218:	2200      	movs	r2, #0
 800a21a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a21e:	4b2a      	ldr	r3, [pc, #168]	@ (800a2c8 <_tx_mutex_put+0x448>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	3301      	adds	r3, #1
 800a224:	4a28      	ldr	r2, [pc, #160]	@ (800a2c8 <_tx_mutex_put+0x448>)
 800a226:	6013      	str	r3, [r2, #0]
 800a228:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a22c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a22e:	69fb      	ldr	r3, [r7, #28]
 800a230:	f383 8810 	msr	PRIMASK, r3
}
 800a234:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	691b      	ldr	r3, [r3, #16]
 800a23a:	2b01      	cmp	r3, #1
 800a23c:	d12d      	bne.n	800a29a <_tx_mutex_put+0x41a>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	69db      	ldr	r3, [r3, #28]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d01c      	beq.n	800a280 <_tx_mutex_put+0x400>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f7ff fcaa 	bl	8009ba0 <_tx_mutex_prioritize>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a24c:	f3ef 8310 	mrs	r3, PRIMASK
 800a250:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a252:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a254:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a256:	b672      	cpsid	i
    return(int_posture);
 800a258:	697b      	ldr	r3, [r7, #20]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 800a25a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	699b      	ldr	r3, [r3, #24]
 800a262:	663b      	str	r3, [r7, #96]	@ 0x60
                                    if (suspended_thread != TX_NULL)
 800a264:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a266:	2b00      	cmp	r3, #0
 800a268:	d003      	beq.n	800a272 <_tx_mutex_put+0x3f2>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 800a26a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a26c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	629a      	str	r2, [r3, #40]	@ 0x28
 800a272:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a276:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	f383 8810 	msr	PRIMASK, r3
}
 800a27e:	bf00      	nop

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 800a280:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a286:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d005      	beq.n	800a29a <_tx_mutex_put+0x41a>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 800a28e:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800a292:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 800a296:	f7ff fd35 	bl	8009d04 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 800a29a:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800a29c:	f001 fa76 	bl	800b78c <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a2a6:	e009      	b.n	800a2bc <_tx_mutex_put+0x43c>
 800a2a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a2ac:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	f383 8810 	msr	PRIMASK, r3
}
 800a2b4:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 800a2b6:	231e      	movs	r3, #30
 800a2b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    }

    /* Return the completion status.  */
    return(status);
 800a2bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	3798      	adds	r7, #152	@ 0x98
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}
 800a2c8:	20011a54 	.word	0x20011a54

0800a2cc <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b08e      	sub	sp, #56	@ 0x38
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a2d6:	f3ef 8310 	mrs	r3, PRIMASK
 800a2da:	623b      	str	r3, [r7, #32]
    return(posture);
 800a2dc:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800a2de:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a2e0:	b672      	cpsid	i
    return(int_posture);
 800a2e2:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 800a2e4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a2ea:	4a37      	ldr	r2, [pc, #220]	@ (800a3c8 <_tx_queue_cleanup+0xfc>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d161      	bne.n	800a3b4 <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a2f6:	683a      	ldr	r2, [r7, #0]
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d15b      	bne.n	800a3b4 <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a300:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 800a302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a304:	2b00      	cmp	r3, #0
 800a306:	d055      	beq.n	800a3b4 <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 800a308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	4a2f      	ldr	r2, [pc, #188]	@ (800a3cc <_tx_queue_cleanup+0x100>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	d150      	bne.n	800a3b4 <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 800a312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a316:	2b00      	cmp	r3, #0
 800a318:	d04c      	beq.n	800a3b4 <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	2200      	movs	r2, #0
 800a31e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 800a320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a324:	1e5a      	subs	r2, r3, #1
 800a326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a328:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800a32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a32c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a32e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800a330:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a332:	2b00      	cmp	r3, #0
 800a334:	d103      	bne.n	800a33e <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a338:	2200      	movs	r2, #0
 800a33a:	629a      	str	r2, [r3, #40]	@ 0x28
 800a33c:	e013      	b.n	800a366 <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a342:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a348:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a34c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a34e:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800a350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a352:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a354:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 800a356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a35a:	687a      	ldr	r2, [r7, #4]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d102      	bne.n	800a366 <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 800a360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a362:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a364:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a36a:	2b05      	cmp	r3, #5
 800a36c:	d122      	bne.n	800a3b4 <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800a36e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a370:	691b      	ldr	r3, [r3, #16]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d004      	beq.n	800a380 <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	220b      	movs	r2, #11
 800a37a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 800a37e:	e003      	b.n	800a388 <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	220a      	movs	r2, #10
 800a384:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800a388:	4b11      	ldr	r3, [pc, #68]	@ (800a3d0 <_tx_queue_cleanup+0x104>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	3301      	adds	r3, #1
 800a38e:	4a10      	ldr	r2, [pc, #64]	@ (800a3d0 <_tx_queue_cleanup+0x104>)
 800a390:	6013      	str	r3, [r2, #0]
 800a392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a394:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	f383 8810 	msr	PRIMASK, r3
}
 800a39c:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800a39e:	6878      	ldr	r0, [r7, #4]
 800a3a0:	f001 f9f4 	bl	800b78c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a3a4:	f3ef 8310 	mrs	r3, PRIMASK
 800a3a8:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a3aa:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a3ac:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a3ae:	b672      	cpsid	i
    return(int_posture);
 800a3b0:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800a3b2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3b6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	f383 8810 	msr	PRIMASK, r3
}
 800a3be:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800a3c0:	bf00      	nop
 800a3c2:	3738      	adds	r7, #56	@ 0x38
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}
 800a3c8:	0800a2cd 	.word	0x0800a2cd
 800a3cc:	51554555 	.word	0x51554555
 800a3d0:	20011a54 	.word	0x20011a54

0800a3d4 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b08c      	sub	sp, #48	@ 0x30
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	60f8      	str	r0, [r7, #12]
 800a3dc:	60b9      	str	r1, [r7, #8]
 800a3de:	607a      	str	r2, [r7, #4]
 800a3e0:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 800a3e2:	2238      	movs	r2, #56	@ 0x38
 800a3e4:	2100      	movs	r1, #0
 800a3e6:	68f8      	ldr	r0, [r7, #12]
 800a3e8:	f009 fae8 	bl	80139bc <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	68ba      	ldr	r2, [r7, #8]
 800a3f0:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a3fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800a402:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 800a404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a406:	687a      	ldr	r2, [r7, #4]
 800a408:	fb02 f303 	mul.w	r3, r2, r3
 800a40c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	683a      	ldr	r2, [r7, #0]
 800a412:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	699a      	ldr	r2, [r3, #24]
 800a418:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a41a:	009b      	lsls	r3, r3, #2
 800a41c:	441a      	add	r2, r3
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	683a      	ldr	r2, [r7, #0]
 800a426:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	683a      	ldr	r2, [r7, #0]
 800a42c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a432:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a438:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a43a:	f3ef 8310 	mrs	r3, PRIMASK
 800a43e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800a440:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800a442:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800a444:	b672      	cpsid	i
    return(int_posture);
 800a446:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 800a448:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	4a18      	ldr	r2, [pc, #96]	@ (800a4b0 <_tx_queue_create+0xdc>)
 800a44e:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 800a450:	4b18      	ldr	r3, [pc, #96]	@ (800a4b4 <_tx_queue_create+0xe0>)
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d109      	bne.n	800a46c <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 800a458:	4a17      	ldr	r2, [pc, #92]	@ (800a4b8 <_tx_queue_create+0xe4>)
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	68fa      	ldr	r2, [r7, #12]
 800a462:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	635a      	str	r2, [r3, #52]	@ 0x34
 800a46a:	e011      	b.n	800a490 <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 800a46c:	4b12      	ldr	r3, [pc, #72]	@ (800a4b8 <_tx_queue_create+0xe4>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 800a472:	6a3b      	ldr	r3, [r7, #32]
 800a474:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a476:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 800a478:	6a3b      	ldr	r3, [r7, #32]
 800a47a:	68fa      	ldr	r2, [r7, #12]
 800a47c:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 800a47e:	69fb      	ldr	r3, [r7, #28]
 800a480:	68fa      	ldr	r2, [r7, #12]
 800a482:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	69fa      	ldr	r2, [r7, #28]
 800a488:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	6a3a      	ldr	r2, [r7, #32]
 800a48e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 800a490:	4b08      	ldr	r3, [pc, #32]	@ (800a4b4 <_tx_queue_create+0xe0>)
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	3301      	adds	r3, #1
 800a496:	4a07      	ldr	r2, [pc, #28]	@ (800a4b4 <_tx_queue_create+0xe0>)
 800a498:	6013      	str	r3, [r2, #0]
 800a49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a49c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a49e:	693b      	ldr	r3, [r7, #16]
 800a4a0:	f383 8810 	msr	PRIMASK, r3
}
 800a4a4:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800a4a6:	2300      	movs	r3, #0
}
 800a4a8:	4618      	mov	r0, r3
 800a4aa:	3730      	adds	r7, #48	@ 0x30
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	bd80      	pop	{r7, pc}
 800a4b0:	51554555 	.word	0x51554555
 800a4b4:	20011990 	.word	0x20011990
 800a4b8:	2001198c 	.word	0x2001198c

0800a4bc <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b096      	sub	sp, #88	@ 0x58
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	60f8      	str	r0, [r7, #12]
 800a4c4:	60b9      	str	r1, [r7, #8]
 800a4c6:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a4cc:	f3ef 8310 	mrs	r3, PRIMASK
 800a4d0:	633b      	str	r3, [r7, #48]	@ 0x30
    return(posture);
 800a4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    int_posture = __get_interrupt_posture();
 800a4d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 800a4d6:	b672      	cpsid	i
    return(int_posture);
 800a4d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 800a4da:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e0:	643b      	str	r3, [r7, #64]	@ 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	691b      	ldr	r3, [r3, #16]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	f000 8136 	beq.w	800a758 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800a4ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d13c      	bne.n	800a56c <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	6a1b      	ldr	r3, [r3, #32]
 800a4f6:	657b      	str	r3, [r7, #84]	@ 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800a4f8:	68bb      	ldr	r3, [r7, #8]
 800a4fa:	653b      	str	r3, [r7, #80]	@ 0x50
            size =         queue_ptr -> tx_queue_message_size;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a502:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a504:	1d13      	adds	r3, r2, #4
 800a506:	657b      	str	r3, [r7, #84]	@ 0x54
 800a508:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a50a:	1d19      	adds	r1, r3, #4
 800a50c:	6539      	str	r1, [r7, #80]	@ 0x50
 800a50e:	6812      	ldr	r2, [r2, #0]
 800a510:	601a      	str	r2, [r3, #0]
 800a512:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a514:	2b01      	cmp	r3, #1
 800a516:	d90e      	bls.n	800a536 <_tx_queue_receive+0x7a>
 800a518:	e007      	b.n	800a52a <_tx_queue_receive+0x6e>
 800a51a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a51c:	1d13      	adds	r3, r2, #4
 800a51e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a520:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a522:	1d19      	adds	r1, r3, #4
 800a524:	6539      	str	r1, [r7, #80]	@ 0x50
 800a526:	6812      	ldr	r2, [r2, #0]
 800a528:	601a      	str	r2, [r3, #0]
 800a52a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a52c:	3b01      	subs	r3, #1
 800a52e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a530:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a532:	2b00      	cmp	r3, #0
 800a534:	d1f1      	bne.n	800a51a <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	69db      	ldr	r3, [r3, #28]
 800a53a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d102      	bne.n	800a546 <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	699b      	ldr	r3, [r3, #24]
 800a544:	657b      	str	r3, [r7, #84]	@ 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a54a:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	695b      	ldr	r3, [r3, #20]
 800a550:	1c5a      	adds	r2, r3, #1
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	691b      	ldr	r3, [r3, #16]
 800a55a:	1e5a      	subs	r2, r3, #1
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	611a      	str	r2, [r3, #16]
 800a560:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a562:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a566:	f383 8810 	msr	PRIMASK, r3
}
 800a56a:	e163      	b.n	800a834 <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a570:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 800a572:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a574:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a578:	2b01      	cmp	r3, #1
 800a57a:	d153      	bne.n	800a624 <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800a57c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a57e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a580:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800a582:	68bb      	ldr	r3, [r7, #8]
 800a584:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	689b      	ldr	r3, [r3, #8]
 800a58a:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a58c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a58e:	1d13      	adds	r3, r2, #4
 800a590:	657b      	str	r3, [r7, #84]	@ 0x54
 800a592:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a594:	1d19      	adds	r1, r3, #4
 800a596:	6539      	str	r1, [r7, #80]	@ 0x50
 800a598:	6812      	ldr	r2, [r2, #0]
 800a59a:	601a      	str	r2, [r3, #0]
 800a59c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a59e:	2b01      	cmp	r3, #1
 800a5a0:	d90e      	bls.n	800a5c0 <_tx_queue_receive+0x104>
 800a5a2:	e007      	b.n	800a5b4 <_tx_queue_receive+0xf8>
 800a5a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a5a6:	1d13      	adds	r3, r2, #4
 800a5a8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a5aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a5ac:	1d19      	adds	r1, r3, #4
 800a5ae:	6539      	str	r1, [r7, #80]	@ 0x50
 800a5b0:	6812      	ldr	r2, [r2, #0]
 800a5b2:	601a      	str	r2, [r3, #0]
 800a5b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5b6:	3b01      	subs	r3, #1
 800a5b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a5ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d1f1      	bne.n	800a5a4 <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800a5c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5c2:	3b01      	subs	r3, #1
 800a5c4:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800a5c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d103      	bne.n	800a5d4 <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	629a      	str	r2, [r3, #40]	@ 0x28
 800a5d2:	e00e      	b.n	800a5f2 <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800a5d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a5d8:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a5de:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800a5e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a5e4:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 800a5e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a5ea:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 800a5ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a5f0:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a5f6:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a5f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a5fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a600:	2200      	movs	r2, #0
 800a602:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800a606:	4b8e      	ldr	r3, [pc, #568]	@ (800a840 <_tx_queue_receive+0x384>)
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	3301      	adds	r3, #1
 800a60c:	4a8c      	ldr	r2, [pc, #560]	@ (800a840 <_tx_queue_receive+0x384>)
 800a60e:	6013      	str	r3, [r2, #0]
 800a610:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a612:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a616:	f383 8810 	msr	PRIMASK, r3
}
 800a61a:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800a61c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a61e:	f001 f8b5 	bl	800b78c <_tx_thread_system_resume>
 800a622:	e107      	b.n	800a834 <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	6a1b      	ldr	r3, [r3, #32]
 800a628:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a634:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a636:	1d13      	adds	r3, r2, #4
 800a638:	657b      	str	r3, [r7, #84]	@ 0x54
 800a63a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a63c:	1d19      	adds	r1, r3, #4
 800a63e:	6539      	str	r1, [r7, #80]	@ 0x50
 800a640:	6812      	ldr	r2, [r2, #0]
 800a642:	601a      	str	r2, [r3, #0]
 800a644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a646:	2b01      	cmp	r3, #1
 800a648:	d90e      	bls.n	800a668 <_tx_queue_receive+0x1ac>
 800a64a:	e007      	b.n	800a65c <_tx_queue_receive+0x1a0>
 800a64c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a64e:	1d13      	adds	r3, r2, #4
 800a650:	657b      	str	r3, [r7, #84]	@ 0x54
 800a652:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a654:	1d19      	adds	r1, r3, #4
 800a656:	6539      	str	r1, [r7, #80]	@ 0x50
 800a658:	6812      	ldr	r2, [r2, #0]
 800a65a:	601a      	str	r2, [r3, #0]
 800a65c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a65e:	3b01      	subs	r3, #1
 800a660:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a662:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a664:	2b00      	cmp	r3, #0
 800a666:	d1f1      	bne.n	800a64c <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	69db      	ldr	r3, [r3, #28]
 800a66c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a66e:	429a      	cmp	r2, r3
 800a670:	d102      	bne.n	800a678 <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	699b      	ldr	r3, [r3, #24]
 800a676:	657b      	str	r3, [r7, #84]	@ 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a67c:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 800a67e:	4b70      	ldr	r3, [pc, #448]	@ (800a840 <_tx_queue_receive+0x384>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	3301      	adds	r3, #1
 800a684:	4a6e      	ldr	r2, [pc, #440]	@ (800a840 <_tx_queue_receive+0x384>)
 800a686:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 800a688:	4b6d      	ldr	r3, [pc, #436]	@ (800a840 <_tx_queue_receive+0x384>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	3b01      	subs	r3, #1
 800a68e:	4a6c      	ldr	r2, [pc, #432]	@ (800a840 <_tx_queue_receive+0x384>)
 800a690:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800a692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a694:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a696:	657b      	str	r3, [r7, #84]	@ 0x54
                destination =  queue_ptr -> tx_queue_write;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a69c:	653b      	str	r3, [r7, #80]	@ 0x50
                size =         queue_ptr -> tx_queue_message_size;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a6a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a6a6:	1d13      	adds	r3, r2, #4
 800a6a8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a6aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a6ac:	1d19      	adds	r1, r3, #4
 800a6ae:	6539      	str	r1, [r7, #80]	@ 0x50
 800a6b0:	6812      	ldr	r2, [r2, #0]
 800a6b2:	601a      	str	r2, [r3, #0]
 800a6b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	d90e      	bls.n	800a6d8 <_tx_queue_receive+0x21c>
 800a6ba:	e007      	b.n	800a6cc <_tx_queue_receive+0x210>
 800a6bc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a6be:	1d13      	adds	r3, r2, #4
 800a6c0:	657b      	str	r3, [r7, #84]	@ 0x54
 800a6c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a6c4:	1d19      	adds	r1, r3, #4
 800a6c6:	6539      	str	r1, [r7, #80]	@ 0x50
 800a6c8:	6812      	ldr	r2, [r2, #0]
 800a6ca:	601a      	str	r2, [r3, #0]
 800a6cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6ce:	3b01      	subs	r3, #1
 800a6d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d1f1      	bne.n	800a6bc <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	69db      	ldr	r3, [r3, #28]
 800a6dc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a6de:	429a      	cmp	r2, r3
 800a6e0:	d102      	bne.n	800a6e8 <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	699b      	ldr	r3, [r3, #24]
 800a6e6:	653b      	str	r3, [r7, #80]	@ 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a6ec:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f2:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 800a6f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6f6:	3b01      	subs	r3, #1
 800a6f8:	643b      	str	r3, [r7, #64]	@ 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 800a6fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d103      	bne.n	800a708 <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	2200      	movs	r2, #0
 800a704:	629a      	str	r2, [r3, #40]	@ 0x28
 800a706:	e00e      	b.n	800a726 <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800a708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a70a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a70c:	63bb      	str	r3, [r7, #56]	@ 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a712:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a716:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a718:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a71a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a71c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a71e:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 800a720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a722:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a724:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a72a:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a72c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a72e:	2200      	movs	r2, #0
 800a730:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a732:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a734:	2200      	movs	r2, #0
 800a736:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800a73a:	4b41      	ldr	r3, [pc, #260]	@ (800a840 <_tx_queue_receive+0x384>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	3301      	adds	r3, #1
 800a740:	4a3f      	ldr	r2, [pc, #252]	@ (800a840 <_tx_queue_receive+0x384>)
 800a742:	6013      	str	r3, [r2, #0]
 800a744:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a746:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a748:	6a3b      	ldr	r3, [r7, #32]
 800a74a:	f383 8810 	msr	PRIMASK, r3
}
 800a74e:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 800a750:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a752:	f001 f81b 	bl	800b78c <_tx_thread_system_resume>
 800a756:	e06d      	b.n	800a834 <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d062      	beq.n	800a824 <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800a75e:	4b38      	ldr	r3, [pc, #224]	@ (800a840 <_tx_queue_receive+0x384>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d008      	beq.n	800a778 <_tx_queue_receive+0x2bc>
 800a766:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a768:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a76a:	69fb      	ldr	r3, [r7, #28]
 800a76c:	f383 8810 	msr	PRIMASK, r3
}
 800a770:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 800a772:	230a      	movs	r3, #10
 800a774:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a776:	e05d      	b.n	800a834 <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800a778:	4b32      	ldr	r3, [pc, #200]	@ (800a844 <_tx_queue_receive+0x388>)
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800a77e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a780:	4a31      	ldr	r2, [pc, #196]	@ (800a848 <_tx_queue_receive+0x38c>)
 800a782:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800a784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 800a78a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a78c:	68ba      	ldr	r2, [r7, #8]
 800a78e:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800a790:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a792:	2200      	movs	r2, #0
 800a794:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800a798:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a79a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a79e:	1c5a      	adds	r2, r3, #1
 800a7a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7a2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800a7a6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d109      	bne.n	800a7c0 <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7b0:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800a7b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7b6:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800a7b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7bc:	675a      	str	r2, [r3, #116]	@ 0x74
 800a7be:	e011      	b.n	800a7e4 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7c4:	63bb      	str	r3, [r7, #56]	@ 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800a7c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7c8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a7ca:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800a7cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7d0:	637b      	str	r3, [r7, #52]	@ 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800a7d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a7d6:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800a7d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7dc:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800a7de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a7e2:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800a7e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7e6:	1c5a      	adds	r2, r3, #1
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800a7ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7ee:	2205      	movs	r2, #5
 800a7f0:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800a7f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800a7f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a7fe:	4b10      	ldr	r3, [pc, #64]	@ (800a840 <_tx_queue_receive+0x384>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	3301      	adds	r3, #1
 800a804:	4a0e      	ldr	r2, [pc, #56]	@ (800a840 <_tx_queue_receive+0x384>)
 800a806:	6013      	str	r3, [r2, #0]
 800a808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a80a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a80c:	69bb      	ldr	r3, [r7, #24]
 800a80e:	f383 8810 	msr	PRIMASK, r3
}
 800a812:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800a814:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800a816:	f001 f8b9 	bl	800b98c <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800a81a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a81c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a820:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a822:	e007      	b.n	800a834 <_tx_queue_receive+0x378>
 800a824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a826:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	f383 8810 	msr	PRIMASK, r3
}
 800a82e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 800a830:	230a      	movs	r3, #10
 800a832:	64bb      	str	r3, [r7, #72]	@ 0x48
    }

    /* Return completion status.  */
    return(status);
 800a834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800a836:	4618      	mov	r0, r3
 800a838:	3758      	adds	r7, #88	@ 0x58
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
 800a83e:	bf00      	nop
 800a840:	20011a54 	.word	0x20011a54
 800a844:	200119bc 	.word	0x200119bc
 800a848:	0800a2cd 	.word	0x0800a2cd

0800a84c <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b094      	sub	sp, #80	@ 0x50
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	60b9      	str	r1, [r7, #8]
 800a856:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800a858:	2300      	movs	r3, #0
 800a85a:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800a85c:	f3ef 8310 	mrs	r3, PRIMASK
 800a860:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800a862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800a864:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800a866:	b672      	cpsid	i
    return(int_posture);
 800a868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 800a86a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a870:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	695b      	ldr	r3, [r3, #20]
 800a876:	2b00      	cmp	r3, #0
 800a878:	f000 809b 	beq.w	800a9b2 <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 800a87c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d13c      	bne.n	800a8fc <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 800a882:	68fb      	ldr	r3, [r7, #12]
 800a884:	695b      	ldr	r3, [r3, #20]
 800a886:	1e5a      	subs	r2, r3, #1
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	691b      	ldr	r3, [r3, #16]
 800a890:	1c5a      	adds	r2, r3, #1
 800a892:	68fb      	ldr	r3, [r7, #12]
 800a894:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a89e:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	689b      	ldr	r3, [r3, #8]
 800a8a4:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a8a6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a8a8:	1d13      	adds	r3, r2, #4
 800a8aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8ae:	1d19      	adds	r1, r3, #4
 800a8b0:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a8b2:	6812      	ldr	r2, [r2, #0]
 800a8b4:	601a      	str	r2, [r3, #0]
 800a8b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d90e      	bls.n	800a8da <_tx_queue_send+0x8e>
 800a8bc:	e007      	b.n	800a8ce <_tx_queue_send+0x82>
 800a8be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a8c0:	1d13      	adds	r3, r2, #4
 800a8c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a8c6:	1d19      	adds	r1, r3, #4
 800a8c8:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a8ca:	6812      	ldr	r2, [r2, #0]
 800a8cc:	601a      	str	r2, [r3, #0]
 800a8ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8d0:	3b01      	subs	r3, #1
 800a8d2:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d1f1      	bne.n	800a8be <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	69db      	ldr	r3, [r3, #28]
 800a8de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d102      	bne.n	800a8ea <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	699b      	ldr	r3, [r3, #24]
 800a8e8:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8ee:	625a      	str	r2, [r3, #36]	@ 0x24
 800a8f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8f2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a8f4:	6a3b      	ldr	r3, [r7, #32]
 800a8f6:	f383 8810 	msr	PRIMASK, r3
}
 800a8fa:	e0c8      	b.n	800aa8e <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a900:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 800a902:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a904:	3b01      	subs	r3, #1
 800a906:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 800a908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d103      	bne.n	800a916 <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	2200      	movs	r2, #0
 800a912:	629a      	str	r2, [r3, #40]	@ 0x28
 800a914:	e012      	b.n	800a93c <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 800a916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a918:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 800a91e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a922:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a928:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800a92a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a92c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a92e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 800a930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a932:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a934:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 800a936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a938:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a93a:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a940:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800a942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a944:	2200      	movs	r2, #0
 800a946:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 800a94c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a94e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a950:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800a958:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a95a:	1d13      	adds	r3, r2, #4
 800a95c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a95e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a960:	1d19      	adds	r1, r3, #4
 800a962:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a964:	6812      	ldr	r2, [r2, #0]
 800a966:	601a      	str	r2, [r3, #0]
 800a968:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a96a:	2b01      	cmp	r3, #1
 800a96c:	d90e      	bls.n	800a98c <_tx_queue_send+0x140>
 800a96e:	e007      	b.n	800a980 <_tx_queue_send+0x134>
 800a970:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a972:	1d13      	adds	r3, r2, #4
 800a974:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a976:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a978:	1d19      	adds	r1, r3, #4
 800a97a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a97c:	6812      	ldr	r2, [r2, #0]
 800a97e:	601a      	str	r2, [r3, #0]
 800a980:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a982:	3b01      	subs	r3, #1
 800a984:	647b      	str	r3, [r7, #68]	@ 0x44
 800a986:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d1f1      	bne.n	800a970 <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800a98c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a98e:	2200      	movs	r2, #0
 800a990:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800a994:	4b40      	ldr	r3, [pc, #256]	@ (800aa98 <_tx_queue_send+0x24c>)
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	3301      	adds	r3, #1
 800a99a:	4a3f      	ldr	r2, [pc, #252]	@ (800aa98 <_tx_queue_send+0x24c>)
 800a99c:	6013      	str	r3, [r2, #0]
 800a99e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9a0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a9a2:	69fb      	ldr	r3, [r7, #28]
 800a9a4:	f383 8810 	msr	PRIMASK, r3
}
 800a9a8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800a9aa:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800a9ac:	f000 feee 	bl	800b78c <_tx_thread_system_resume>
 800a9b0:	e06d      	b.n	800aa8e <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d062      	beq.n	800aa7e <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800a9b8:	4b37      	ldr	r3, [pc, #220]	@ (800aa98 <_tx_queue_send+0x24c>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d008      	beq.n	800a9d2 <_tx_queue_send+0x186>
 800a9c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a9c2:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800a9c4:	69bb      	ldr	r3, [r7, #24]
 800a9c6:	f383 8810 	msr	PRIMASK, r3
}
 800a9ca:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 800a9cc:	230b      	movs	r3, #11
 800a9ce:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9d0:	e05d      	b.n	800aa8e <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800a9d2:	4b32      	ldr	r3, [pc, #200]	@ (800aa9c <_tx_queue_send+0x250>)
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 800a9d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9da:	4a31      	ldr	r2, [pc, #196]	@ (800aaa0 <_tx_queue_send+0x254>)
 800a9dc:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 800a9de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9e0:	68fa      	ldr	r2, [r7, #12]
 800a9e2:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 800a9e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9e6:	68ba      	ldr	r2, [r7, #8]
 800a9e8:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 800a9ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800a9f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9f4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a9f8:	1c5a      	adds	r2, r3, #1
 800a9fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9fc:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800aa00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d109      	bne.n	800aa1a <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa0a:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800aa0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa0e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa10:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800aa12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa14:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa16:	675a      	str	r2, [r3, #116]	@ 0x74
 800aa18:	e011      	b.n	800aa3e <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa1e:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800aa20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa24:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800aa26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aa2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800aa2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa30:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800aa32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa36:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800aa38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa3a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa3c:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 800aa3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aa40:	1c5a      	adds	r2, r3, #1
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800aa46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa48:	2205      	movs	r2, #5
 800aa4a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800aa4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa4e:	2201      	movs	r2, #1
 800aa50:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800aa52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800aa58:	4b0f      	ldr	r3, [pc, #60]	@ (800aa98 <_tx_queue_send+0x24c>)
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	3301      	adds	r3, #1
 800aa5e:	4a0e      	ldr	r2, [pc, #56]	@ (800aa98 <_tx_queue_send+0x24c>)
 800aa60:	6013      	str	r3, [r2, #0]
 800aa62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa64:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	f383 8810 	msr	PRIMASK, r3
}
 800aa6c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800aa6e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800aa70:	f000 ff8c 	bl	800b98c <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800aa74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa7a:	643b      	str	r3, [r7, #64]	@ 0x40
 800aa7c:	e007      	b.n	800aa8e <_tx_queue_send+0x242>
 800aa7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aa80:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aa82:	693b      	ldr	r3, [r7, #16]
 800aa84:	f383 8810 	msr	PRIMASK, r3
}
 800aa88:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 800aa8a:	230b      	movs	r3, #11
 800aa8c:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 800aa8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3750      	adds	r7, #80	@ 0x50
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}
 800aa98:	20011a54 	.word	0x20011a54
 800aa9c:	200119bc 	.word	0x200119bc
 800aaa0:	0800a2cd 	.word	0x0800a2cd

0800aaa4 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b08e      	sub	sp, #56	@ 0x38
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
 800aaac:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800aaae:	f3ef 8310 	mrs	r3, PRIMASK
 800aab2:	623b      	str	r3, [r7, #32]
    return(posture);
 800aab4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800aab6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800aab8:	b672      	cpsid	i
    return(int_posture);
 800aaba:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 800aabc:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800aac2:	4a33      	ldr	r2, [pc, #204]	@ (800ab90 <_tx_semaphore_cleanup+0xec>)
 800aac4:	4293      	cmp	r3, r2
 800aac6:	d158      	bne.n	800ab7a <_tx_semaphore_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800aace:	683a      	ldr	r2, [r7, #0]
 800aad0:	429a      	cmp	r2, r3
 800aad2:	d152      	bne.n	800ab7a <_tx_semaphore_cleanup+0xd6>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aad8:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 800aada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d04c      	beq.n	800ab7a <_tx_semaphore_cleanup+0xd6>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 800aae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	4a2b      	ldr	r2, [pc, #172]	@ (800ab94 <_tx_semaphore_cleanup+0xf0>)
 800aae6:	4293      	cmp	r3, r2
 800aae8:	d147      	bne.n	800ab7a <_tx_semaphore_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 800aaea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaec:	691b      	ldr	r3, [r3, #16]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d043      	beq.n	800ab7a <_tx_semaphore_cleanup+0xd6>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 800aaf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aafa:	691b      	ldr	r3, [r3, #16]
 800aafc:	1e5a      	subs	r2, r3, #1
 800aafe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab00:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800ab02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab04:	691b      	ldr	r3, [r3, #16]
 800ab06:	62fb      	str	r3, [r7, #44]	@ 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800ab08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d103      	bne.n	800ab16 <_tx_semaphore_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800ab0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab10:	2200      	movs	r2, #0
 800ab12:	60da      	str	r2, [r3, #12]
 800ab14:	e013      	b.n	800ab3e <_tx_semaphore_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab1a:	62bb      	str	r3, [r7, #40]	@ 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab20:	627b      	str	r3, [r7, #36]	@ 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800ab22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab26:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800ab28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab2c:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 800ab2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab30:	68db      	ldr	r3, [r3, #12]
 800ab32:	687a      	ldr	r2, [r7, #4]
 800ab34:	429a      	cmp	r2, r3
 800ab36:	d102      	bne.n	800ab3e <_tx_semaphore_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800ab38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab3c:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab42:	2b06      	cmp	r3, #6
 800ab44:	d119      	bne.n	800ab7a <_tx_semaphore_cleanup+0xd6>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	220d      	movs	r2, #13
 800ab4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800ab4e:	4b12      	ldr	r3, [pc, #72]	@ (800ab98 <_tx_semaphore_cleanup+0xf4>)
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	3301      	adds	r3, #1
 800ab54:	4a10      	ldr	r2, [pc, #64]	@ (800ab98 <_tx_semaphore_cleanup+0xf4>)
 800ab56:	6013      	str	r3, [r2, #0]
 800ab58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab5a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	f383 8810 	msr	PRIMASK, r3
}
 800ab62:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800ab64:	6878      	ldr	r0, [r7, #4]
 800ab66:	f000 fe11 	bl	800b78c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ab6a:	f3ef 8310 	mrs	r3, PRIMASK
 800ab6e:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ab70:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ab72:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ab74:	b672      	cpsid	i
    return(int_posture);
 800ab76:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800ab78:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab7c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f383 8810 	msr	PRIMASK, r3
}
 800ab84:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800ab86:	bf00      	nop
 800ab88:	3738      	adds	r7, #56	@ 0x38
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bd80      	pop	{r7, pc}
 800ab8e:	bf00      	nop
 800ab90:	0800aaa5 	.word	0x0800aaa5
 800ab94:	53454d41 	.word	0x53454d41
 800ab98:	20011a54 	.word	0x20011a54

0800ab9c <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 800ab9c:	b580      	push	{r7, lr}
 800ab9e:	b08a      	sub	sp, #40	@ 0x28
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	60f8      	str	r0, [r7, #12]
 800aba4:	60b9      	str	r1, [r7, #8]
 800aba6:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 800aba8:	221c      	movs	r2, #28
 800abaa:	2100      	movs	r1, #0
 800abac:	68f8      	ldr	r0, [r7, #12]
 800abae:	f008 ff05 	bl	80139bc <memset>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	68ba      	ldr	r2, [r7, #8]
 800abb6:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	687a      	ldr	r2, [r7, #4]
 800abbc:	609a      	str	r2, [r3, #8]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800abbe:	f3ef 8310 	mrs	r3, PRIMASK
 800abc2:	61bb      	str	r3, [r7, #24]
    return(posture);
 800abc4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800abc6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800abc8:	b672      	cpsid	i
    return(int_posture);
 800abca:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 800abcc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	4a18      	ldr	r2, [pc, #96]	@ (800ac34 <_tx_semaphore_create+0x98>)
 800abd2:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800abd4:	4b18      	ldr	r3, [pc, #96]	@ (800ac38 <_tx_semaphore_create+0x9c>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d109      	bne.n	800abf0 <_tx_semaphore_create+0x54>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 800abdc:	4a17      	ldr	r2, [pc, #92]	@ (800ac3c <_tx_semaphore_create+0xa0>)
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	6013      	str	r3, [r2, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	68fa      	ldr	r2, [r7, #12]
 800abe6:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	68fa      	ldr	r2, [r7, #12]
 800abec:	619a      	str	r2, [r3, #24]
 800abee:	e011      	b.n	800ac14 <_tx_semaphore_create+0x78>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 800abf0:	4b12      	ldr	r3, [pc, #72]	@ (800ac3c <_tx_semaphore_create+0xa0>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 800abf6:	6a3b      	ldr	r3, [r7, #32]
 800abf8:	699b      	ldr	r3, [r3, #24]
 800abfa:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 800abfc:	6a3b      	ldr	r3, [r7, #32]
 800abfe:	68fa      	ldr	r2, [r7, #12]
 800ac00:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 800ac02:	69fb      	ldr	r3, [r7, #28]
 800ac04:	68fa      	ldr	r2, [r7, #12]
 800ac06:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	69fa      	ldr	r2, [r7, #28]
 800ac0c:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	6a3a      	ldr	r2, [r7, #32]
 800ac12:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 800ac14:	4b08      	ldr	r3, [pc, #32]	@ (800ac38 <_tx_semaphore_create+0x9c>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	3301      	adds	r3, #1
 800ac1a:	4a07      	ldr	r2, [pc, #28]	@ (800ac38 <_tx_semaphore_create+0x9c>)
 800ac1c:	6013      	str	r3, [r2, #0]
 800ac1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac20:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ac22:	693b      	ldr	r3, [r7, #16]
 800ac24:	f383 8810 	msr	PRIMASK, r3
}
 800ac28:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800ac2a:	2300      	movs	r3, #0
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3728      	adds	r7, #40	@ 0x28
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}
 800ac34:	53454d41 	.word	0x53454d41
 800ac38:	20011988 	.word	0x20011988
 800ac3c:	20011984 	.word	0x20011984

0800ac40 <_tx_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b092      	sub	sp, #72	@ 0x48
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ac48:	f3ef 8310 	mrs	r3, PRIMASK
 800ac4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800ac4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800ac50:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800ac52:	b672      	cpsid	i
    return(int_posture);
 800ac54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 800ac56:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_DELETE_INSERT

    /* Clear the semaphore ID to make it invalid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	601a      	str	r2, [r3, #0]

    /* Decrement the number of semaphores.  */
    _tx_semaphore_created_count--;
 800ac5e:	4b3d      	ldr	r3, [pc, #244]	@ (800ad54 <_tx_semaphore_delete+0x114>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	3b01      	subs	r3, #1
 800ac64:	4a3b      	ldr	r2, [pc, #236]	@ (800ad54 <_tx_semaphore_delete+0x114>)
 800ac66:	6013      	str	r3, [r2, #0]

    /* See if the semaphore is the only one on the list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 800ac68:	4b3a      	ldr	r3, [pc, #232]	@ (800ad54 <_tx_semaphore_delete+0x114>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d103      	bne.n	800ac78 <_tx_semaphore_delete+0x38>
    {

        /* Only created semaphore, just set the created list to NULL.  */
        _tx_semaphore_created_ptr =  TX_NULL;
 800ac70:	4b39      	ldr	r3, [pc, #228]	@ (800ad58 <_tx_semaphore_delete+0x118>)
 800ac72:	2200      	movs	r2, #0
 800ac74:	601a      	str	r2, [r3, #0]
 800ac76:	e013      	b.n	800aca0 <_tx_semaphore_delete+0x60>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_semaphore =                                   semaphore_ptr -> tx_semaphore_created_next;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	695b      	ldr	r3, [r3, #20]
 800ac7c:	63bb      	str	r3, [r7, #56]	@ 0x38
        previous_semaphore =                               semaphore_ptr -> tx_semaphore_created_previous;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	699b      	ldr	r3, [r3, #24]
 800ac82:	637b      	str	r3, [r7, #52]	@ 0x34
        next_semaphore -> tx_semaphore_created_previous =  previous_semaphore;
 800ac84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac88:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  next_semaphore;
 800ac8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ac8e:	615a      	str	r2, [r3, #20]

        /* See if we have to update the created list head pointer.  */
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 800ac90:	4b31      	ldr	r3, [pc, #196]	@ (800ad58 <_tx_semaphore_delete+0x118>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	687a      	ldr	r2, [r7, #4]
 800ac96:	429a      	cmp	r2, r3
 800ac98:	d102      	bne.n	800aca0 <_tx_semaphore_delete+0x60>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_semaphore_created_ptr =  next_semaphore;
 800ac9a:	4a2f      	ldr	r2, [pc, #188]	@ (800ad58 <_tx_semaphore_delete+0x118>)
 800ac9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac9e:	6013      	str	r3, [r2, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800aca0:	4b2e      	ldr	r3, [pc, #184]	@ (800ad5c <_tx_semaphore_delete+0x11c>)
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	3301      	adds	r3, #1
 800aca6:	4a2d      	ldr	r2, [pc, #180]	@ (800ad5c <_tx_semaphore_delete+0x11c>)
 800aca8:	6013      	str	r3, [r2, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	68db      	ldr	r3, [r3, #12]
 800acae:	647b      	str	r3, [r7, #68]	@ 0x44
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	2200      	movs	r2, #0
 800acb4:	60da      	str	r2, [r3, #12]
    suspended_count =                                semaphore_ptr -> tx_semaphore_suspended_count;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	691b      	ldr	r3, [r3, #16]
 800acba:	643b      	str	r3, [r7, #64]	@ 0x40
    semaphore_ptr -> tx_semaphore_suspended_count =  TX_NO_SUSPENSIONS;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2200      	movs	r2, #0
 800acc0:	611a      	str	r2, [r3, #16]
 800acc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acc4:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800acc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acc8:	f383 8810 	msr	PRIMASK, r3
}
 800accc:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the semaphore list to resume any and all threads suspended
       on this semaphore.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 800acce:	e024      	b.n	800ad1a <_tx_semaphore_delete+0xda>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 800acd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acd2:	3b01      	subs	r3, #1
 800acd4:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800acd6:	f3ef 8310 	mrs	r3, PRIMASK
 800acda:	61fb      	str	r3, [r7, #28]
    return(posture);
 800acdc:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800acde:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ace0:	b672      	cpsid	i
    return(int_posture);
 800ace2:	69bb      	ldr	r3, [r7, #24]

        /* Lockout interrupts.  */
        TX_DISABLE
 800ace4:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800ace6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ace8:	2200      	movs	r2, #0
 800acea:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 800acec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acee:	2201      	movs	r2, #1
 800acf0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 800acf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800acf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acf8:	633b      	str	r3, [r7, #48]	@ 0x30
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 800acfa:	4b18      	ldr	r3, [pc, #96]	@ (800ad5c <_tx_semaphore_delete+0x11c>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3301      	adds	r3, #1
 800ad00:	4a16      	ldr	r2, [pc, #88]	@ (800ad5c <_tx_semaphore_delete+0x11c>)
 800ad02:	6013      	str	r3, [r2, #0]
 800ad04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad06:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ad08:	6a3b      	ldr	r3, [r7, #32]
 800ad0a:	f383 8810 	msr	PRIMASK, r3
}
 800ad0e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 800ad10:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800ad12:	f000 fd3b 	bl	800b78c <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 800ad16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad18:	647b      	str	r3, [r7, #68]	@ 0x44
    while (suspended_count != TX_NO_SUSPENSIONS)
 800ad1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d1d7      	bne.n	800acd0 <_tx_semaphore_delete+0x90>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ad20:	f3ef 8310 	mrs	r3, PRIMASK
 800ad24:	613b      	str	r3, [r7, #16]
    return(posture);
 800ad26:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 800ad28:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ad2a:	b672      	cpsid	i
    return(int_posture);
 800ad2c:	68fb      	ldr	r3, [r7, #12]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_SEMAPHORE_DELETE_PORT_COMPLETION(semaphore_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 800ad2e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 800ad30:	4b0a      	ldr	r3, [pc, #40]	@ (800ad5c <_tx_semaphore_delete+0x11c>)
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	3b01      	subs	r3, #1
 800ad36:	4a09      	ldr	r2, [pc, #36]	@ (800ad5c <_tx_semaphore_delete+0x11c>)
 800ad38:	6013      	str	r3, [r2, #0]
 800ad3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad3c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ad3e:	697b      	ldr	r3, [r7, #20]
 800ad40:	f383 8810 	msr	PRIMASK, r3
}
 800ad44:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800ad46:	f000 fce7 	bl	800b718 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800ad4a:	2300      	movs	r3, #0
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3748      	adds	r7, #72	@ 0x48
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}
 800ad54:	20011988 	.word	0x20011988
 800ad58:	20011984 	.word	0x20011984
 800ad5c:	20011a54 	.word	0x20011a54

0800ad60 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08e      	sub	sp, #56	@ 0x38
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
 800ad68:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ad6e:	f3ef 8310 	mrs	r3, PRIMASK
 800ad72:	623b      	str	r3, [r7, #32]
    return(posture);
 800ad74:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ad76:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ad78:	b672      	cpsid	i
    return(int_posture);
 800ad7a:	69fb      	ldr	r3, [r7, #28]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 800ad7c:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	689b      	ldr	r3, [r3, #8]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d00a      	beq.n	800ad9c <_tx_semaphore_get+0x3c>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	689b      	ldr	r3, [r3, #8]
 800ad8a:	1e5a      	subs	r2, r3, #1
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	609a      	str	r2, [r3, #8]
 800ad90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad92:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ad94:	69bb      	ldr	r3, [r7, #24]
 800ad96:	f383 8810 	msr	PRIMASK, r3
}
 800ad9a:	e068      	b.n	800ae6e <_tx_semaphore_get+0x10e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d05d      	beq.n	800ae5e <_tx_semaphore_get+0xfe>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800ada2:	4b35      	ldr	r3, [pc, #212]	@ (800ae78 <_tx_semaphore_get+0x118>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d008      	beq.n	800adbc <_tx_semaphore_get+0x5c>
 800adaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adac:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	f383 8810 	msr	PRIMASK, r3
}
 800adb4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 800adb6:	230d      	movs	r3, #13
 800adb8:	637b      	str	r3, [r7, #52]	@ 0x34
 800adba:	e058      	b.n	800ae6e <_tx_semaphore_get+0x10e>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800adbc:	4b2f      	ldr	r3, [pc, #188]	@ (800ae7c <_tx_semaphore_get+0x11c>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 800adc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adc4:	4a2e      	ldr	r2, [pc, #184]	@ (800ae80 <_tx_semaphore_get+0x120>)
 800adc6:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 800adc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adca:	687a      	ldr	r2, [r7, #4]
 800adcc:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800adce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800add4:	1c5a      	adds	r2, r3, #1
 800add6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	691b      	ldr	r3, [r3, #16]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d109      	bne.n	800adf8 <_tx_semaphore_get+0x98>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ade8:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 800adea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adee:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 800adf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800adf4:	675a      	str	r2, [r3, #116]	@ 0x74
 800adf6:	e011      	b.n	800ae1c <_tx_semaphore_get+0xbc>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	68db      	ldr	r3, [r3, #12]
 800adfc:	62bb      	str	r3, [r7, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800adfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ae02:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800ae04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ae08:	627b      	str	r3, [r7, #36]	@ 0x24
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800ae0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ae0e:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800ae10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae14:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800ae16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ae1a:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	691b      	ldr	r3, [r3, #16]
 800ae20:	1c5a      	adds	r2, r3, #1
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 800ae26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae28:	2206      	movs	r2, #6
 800ae2a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800ae2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae2e:	2201      	movs	r2, #1
 800ae30:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800ae32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae34:	683a      	ldr	r2, [r7, #0]
 800ae36:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800ae38:	4b0f      	ldr	r3, [pc, #60]	@ (800ae78 <_tx_semaphore_get+0x118>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	4a0e      	ldr	r2, [pc, #56]	@ (800ae78 <_tx_semaphore_get+0x118>)
 800ae40:	6013      	str	r3, [r2, #0]
 800ae42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae44:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae46:	693b      	ldr	r3, [r7, #16]
 800ae48:	f383 8810 	msr	PRIMASK, r3
}
 800ae4c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800ae4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae50:	f000 fd9c 	bl	800b98c <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800ae54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ae5a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae5c:	e007      	b.n	800ae6e <_tx_semaphore_get+0x10e>
 800ae5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae60:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	f383 8810 	msr	PRIMASK, r3
}
 800ae68:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 800ae6a:	230d      	movs	r3, #13
 800ae6c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800ae6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3738      	adds	r7, #56	@ 0x38
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}
 800ae78:	20011a54 	.word	0x20011a54
 800ae7c:	200119bc 	.word	0x200119bc
 800ae80:	0800aaa5 	.word	0x0800aaa5

0800ae84 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b08c      	sub	sp, #48	@ 0x30
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ae8c:	f3ef 8310 	mrs	r3, PRIMASK
 800ae90:	61bb      	str	r3, [r7, #24]
    return(posture);
 800ae92:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800ae94:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ae96:	b672      	cpsid	i
    return(int_posture);
 800ae98:	697b      	ldr	r3, [r7, #20]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 800ae9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	691b      	ldr	r3, [r3, #16]
 800aea0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 800aea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d10a      	bne.n	800aebe <_tx_semaphore_put+0x3a>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	689b      	ldr	r3, [r3, #8]
 800aeac:	1c5a      	adds	r2, r3, #1
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	609a      	str	r2, [r3, #8]
 800aeb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aeb4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800aeb6:	693b      	ldr	r3, [r7, #16]
 800aeb8:	f383 8810 	msr	PRIMASK, r3
}
 800aebc:	e033      	b.n	800af26 <_tx_semaphore_put+0xa2>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	68db      	ldr	r3, [r3, #12]
 800aec2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 800aec4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aec6:	3b01      	subs	r3, #1
 800aec8:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (suspended_count == TX_NO_SUSPENSIONS)
 800aeca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d103      	bne.n	800aed8 <_tx_semaphore_put+0x54>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	2200      	movs	r2, #0
 800aed4:	60da      	str	r2, [r3, #12]
 800aed6:	e00e      	b.n	800aef6 <_tx_semaphore_put+0x72>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 800aed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aedc:	623b      	str	r3, [r7, #32]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6a3a      	ldr	r2, [r7, #32]
 800aee2:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800aee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aee6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aee8:	61fb      	str	r3, [r7, #28]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800aeea:	6a3b      	ldr	r3, [r7, #32]
 800aeec:	69fa      	ldr	r2, [r7, #28]
 800aeee:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 800aef0:	69fb      	ldr	r3, [r7, #28]
 800aef2:	6a3a      	ldr	r2, [r7, #32]
 800aef4:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aefa:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800aefc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aefe:	2200      	movs	r2, #0
 800af00:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800af02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af04:	2200      	movs	r2, #0
 800af06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800af0a:	4b09      	ldr	r3, [pc, #36]	@ (800af30 <_tx_semaphore_put+0xac>)
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	3301      	adds	r3, #1
 800af10:	4a07      	ldr	r2, [pc, #28]	@ (800af30 <_tx_semaphore_put+0xac>)
 800af12:	6013      	str	r3, [r2, #0]
 800af14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af16:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	f383 8810 	msr	PRIMASK, r3
}
 800af1e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 800af20:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800af22:	f000 fc33 	bl	800b78c <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 800af26:	2300      	movs	r3, #0
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3730      	adds	r7, #48	@ 0x30
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}
 800af30:	20011a54 	.word	0x20011a54

0800af34 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 800af34:	b580      	push	{r7, lr}
 800af36:	b092      	sub	sp, #72	@ 0x48
 800af38:	af00      	add	r7, sp, #0
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	607a      	str	r2, [r7, #4]
 800af40:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 800af42:	2300      	movs	r3, #0
 800af44:	643b      	str	r3, [r7, #64]	@ 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800af46:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800af48:	21ef      	movs	r1, #239	@ 0xef
 800af4a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800af4c:	f008 fd36 	bl	80139bc <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 800af50:	22b0      	movs	r2, #176	@ 0xb0
 800af52:	2100      	movs	r1, #0
 800af54:	68f8      	ldr	r0, [r7, #12]
 800af56:	f008 fd31 	bl	80139bc <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	68ba      	ldr	r2, [r7, #8]
 800af5e:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	687a      	ldr	r2, [r7, #4]
 800af64:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	683a      	ldr	r2, [r7, #0]
 800af6a:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800af6c:	68fb      	ldr	r3, [r7, #12]
 800af6e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800af70:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800af76:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af7c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800af82:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800af8a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800af90:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	2220      	movs	r2, #32
 800af96:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800af9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800af9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800af9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800afa0:	3b01      	subs	r3, #1
 800afa2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800afa4:	4413      	add	r3, r2
 800afa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800afac:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800afae:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800afb0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800afb2:	429a      	cmp	r2, r3
 800afb4:	d007      	beq.n	800afc6 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	2200      	movs	r2, #0
 800afba:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	2200      	movs	r2, #0
 800afc0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800afc4:	e006      	b.n	800afd4 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800afca:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800afd0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	2203      	movs	r2, #3
 800afd8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	4a48      	ldr	r2, [pc, #288]	@ (800b100 <_tx_thread_create+0x1cc>)
 800afde:	655a      	str	r2, [r3, #84]	@ 0x54
 800afe0:	68fa      	ldr	r2, [r7, #12]
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800afe6:	4947      	ldr	r1, [pc, #284]	@ (800b104 <_tx_thread_create+0x1d0>)
 800afe8:	68f8      	ldr	r0, [r7, #12]
 800afea:	f7f5 f9b9 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800afee:	f3ef 8310 	mrs	r3, PRIMASK
 800aff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800aff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800aff6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800aff8:	b672      	cpsid	i
    return(int_posture);
 800affa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 800affc:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	4a41      	ldr	r2, [pc, #260]	@ (800b108 <_tx_thread_create+0x1d4>)
 800b002:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 800b004:	4b41      	ldr	r3, [pc, #260]	@ (800b10c <_tx_thread_create+0x1d8>)
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d10b      	bne.n	800b024 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 800b00c:	4a40      	ldr	r2, [pc, #256]	@ (800b110 <_tx_thread_create+0x1dc>)
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	68fa      	ldr	r2, [r7, #12]
 800b016:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	68fa      	ldr	r2, [r7, #12]
 800b01e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 800b022:	e016      	b.n	800b052 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 800b024:	4b3a      	ldr	r3, [pc, #232]	@ (800b110 <_tx_thread_create+0x1dc>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800b02a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b02c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b030:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 800b032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b034:	68fa      	ldr	r2, [r7, #12]
 800b036:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800b03a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b03c:	68fa      	ldr	r2, [r7, #12]
 800b03e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b046:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b04e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 800b052:	4b2e      	ldr	r3, [pc, #184]	@ (800b10c <_tx_thread_create+0x1d8>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	3301      	adds	r3, #1
 800b058:	4a2c      	ldr	r2, [pc, #176]	@ (800b10c <_tx_thread_create+0x1d8>)
 800b05a:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800b05c:	4b2d      	ldr	r3, [pc, #180]	@ (800b114 <_tx_thread_create+0x1e0>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	3301      	adds	r3, #1
 800b062:	4a2c      	ldr	r2, [pc, #176]	@ (800b114 <_tx_thread_create+0x1e0>)
 800b064:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 800b066:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b068:	2b01      	cmp	r3, #1
 800b06a:	d129      	bne.n	800b0c0 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b06c:	f3ef 8305 	mrs	r3, IPSR
 800b070:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 800b072:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 800b074:	4b28      	ldr	r3, [pc, #160]	@ (800b118 <_tx_thread_create+0x1e4>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	4313      	orrs	r3, r2
 800b07a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800b07e:	d30d      	bcc.n	800b09c <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800b080:	4b26      	ldr	r3, [pc, #152]	@ (800b11c <_tx_thread_create+0x1e8>)
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 800b086:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d009      	beq.n	800b0a0 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800b08c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b08e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b090:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800b092:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b094:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b098:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b09a:	e001      	b.n	800b0a0 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800b09c:	2300      	movs	r3, #0
 800b09e:	647b      	str	r3, [r7, #68]	@ 0x44
 800b0a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0a2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0a4:	6a3b      	ldr	r3, [r7, #32]
 800b0a6:	f383 8810 	msr	PRIMASK, r3
}
 800b0aa:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800b0ac:	68f8      	ldr	r0, [r7, #12]
 800b0ae:	f000 fb6d 	bl	800b78c <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 800b0b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d01e      	beq.n	800b0f6 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800b0b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b0ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b0bc:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b0be:	e01a      	b.n	800b0f6 <_tx_thread_create+0x1c2>
 800b0c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0c4:	693b      	ldr	r3, [r7, #16]
 800b0c6:	f383 8810 	msr	PRIMASK, r3
}
 800b0ca:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b0cc:	f3ef 8310 	mrs	r3, PRIMASK
 800b0d0:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b0d2:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b0d4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b0d6:	b672      	cpsid	i
    return(int_posture);
 800b0d8:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800b0da:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800b0dc:	4b0d      	ldr	r3, [pc, #52]	@ (800b114 <_tx_thread_create+0x1e0>)
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	3b01      	subs	r3, #1
 800b0e2:	4a0c      	ldr	r2, [pc, #48]	@ (800b114 <_tx_thread_create+0x1e0>)
 800b0e4:	6013      	str	r3, [r2, #0]
 800b0e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e8:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b0ea:	69fb      	ldr	r3, [r7, #28]
 800b0ec:	f383 8810 	msr	PRIMASK, r3
}
 800b0f0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b0f2:	f000 fb11 	bl	800b718 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800b0f6:	2300      	movs	r3, #0
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3748      	adds	r7, #72	@ 0x48
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}
 800b100:	0800bf61 	.word	0x0800bf61
 800b104:	0800b581 	.word	0x0800b581
 800b108:	54485244 	.word	0x54485244
 800b10c:	200119c8 	.word	0x200119c8
 800b110:	200119c4 	.word	0x200119c4
 800b114:	20011a54 	.word	0x20011a54
 800b118:	2000000c 	.word	0x2000000c
 800b11c:	200119c0 	.word	0x200119c0

0800b120 <_tx_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_delete(TX_THREAD *thread_ptr)
{
 800b120:	b480      	push	{r7}
 800b122:	b08b      	sub	sp, #44	@ 0x2c
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800b128:	2300      	movs	r3, #0
 800b12a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b12c:	f3ef 8310 	mrs	r3, PRIMASK
 800b130:	617b      	str	r3, [r7, #20]
    return(posture);
 800b132:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800b134:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b136:	b672      	cpsid	i
    return(int_posture);
 800b138:	693b      	ldr	r3, [r7, #16]

    /* Lockout interrupts while the thread is being deleted.  */
    TX_DISABLE
 800b13a:	623b      	str	r3, [r7, #32]

    /* Check for proper status of this thread to delete.  */
    if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b140:	2b01      	cmp	r3, #1
 800b142:	d00b      	beq.n	800b15c <_tx_thread_delete+0x3c>
    {

        /* Now check for terminated state.  */
        if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b148:	2b02      	cmp	r3, #2
 800b14a:	d007      	beq.n	800b15c <_tx_thread_delete+0x3c>
 800b14c:	6a3b      	ldr	r3, [r7, #32]
 800b14e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	f383 8810 	msr	PRIMASK, r3
}
 800b156:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Thread not completed or terminated - return an error!  */
            status =  TX_DELETE_ERROR;
 800b158:	2311      	movs	r3, #17
 800b15a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }

    /* Determine if the delete operation is okay.  */
    if (status == TX_SUCCESS)
 800b15c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d12d      	bne.n	800b1be <_tx_thread_delete+0x9e>

        /* Unregister thread in the thread array structure.  */
        TX_EL_THREAD_UNREGISTER(thread_ptr)

        /* Clear the thread ID to make it invalid.  */
        thread_ptr -> tx_thread_id =  TX_CLEAR_ID;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	2200      	movs	r2, #0
 800b166:	601a      	str	r2, [r3, #0]

        /* Decrement the number of created threads.  */
        _tx_thread_created_count--;
 800b168:	4b18      	ldr	r3, [pc, #96]	@ (800b1cc <_tx_thread_delete+0xac>)
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	3b01      	subs	r3, #1
 800b16e:	4a17      	ldr	r2, [pc, #92]	@ (800b1cc <_tx_thread_delete+0xac>)
 800b170:	6013      	str	r3, [r2, #0]

        /* See if the thread is the only one on the list.  */
        if (_tx_thread_created_count == TX_EMPTY)
 800b172:	4b16      	ldr	r3, [pc, #88]	@ (800b1cc <_tx_thread_delete+0xac>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d103      	bne.n	800b182 <_tx_thread_delete+0x62>
        {

            /* Only created thread, just set the created list to NULL.  */
            _tx_thread_created_ptr =  TX_NULL;
 800b17a:	4b15      	ldr	r3, [pc, #84]	@ (800b1d0 <_tx_thread_delete+0xb0>)
 800b17c:	2200      	movs	r2, #0
 800b17e:	601a      	str	r2, [r3, #0]
 800b180:	e017      	b.n	800b1b2 <_tx_thread_delete+0x92>
        }
        else
        {

            /* Otherwise, not the only created thread, link-up the neighbors.  */
            next_thread =                                thread_ptr -> tx_thread_created_next;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b188:	61fb      	str	r3, [r7, #28]
            previous_thread =                            thread_ptr -> tx_thread_created_previous;
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b190:	61bb      	str	r3, [r7, #24]
            next_thread -> tx_thread_created_previous =  previous_thread;
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	69ba      	ldr	r2, [r7, #24]
 800b196:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
            previous_thread -> tx_thread_created_next =  next_thread;
 800b19a:	69bb      	ldr	r3, [r7, #24]
 800b19c:	69fa      	ldr	r2, [r7, #28]
 800b19e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

            /* See if we have to update the created list head pointer.  */
            if (_tx_thread_created_ptr == thread_ptr)
 800b1a2:	4b0b      	ldr	r3, [pc, #44]	@ (800b1d0 <_tx_thread_delete+0xb0>)
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	687a      	ldr	r2, [r7, #4]
 800b1a8:	429a      	cmp	r2, r3
 800b1aa:	d102      	bne.n	800b1b2 <_tx_thread_delete+0x92>
            {

                /* Yes, move the head pointer to the next link. */
                _tx_thread_created_ptr =  next_thread;
 800b1ac:	4a08      	ldr	r2, [pc, #32]	@ (800b1d0 <_tx_thread_delete+0xb0>)
 800b1ae:	69fb      	ldr	r3, [r7, #28]
 800b1b0:	6013      	str	r3, [r2, #0]
 800b1b2:	6a3b      	ldr	r3, [r7, #32]
 800b1b4:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	f383 8810 	msr	PRIMASK, r3
}
 800b1bc:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Return completion status.  */
    return(status);
 800b1be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	372c      	adds	r7, #44	@ 0x2c
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr
 800b1cc:	200119c8 	.word	0x200119c8
 800b1d0:	200119c4 	.word	0x200119c4

0800b1d4 <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 800b1d4:	b480      	push	{r7}
 800b1d6:	b087      	sub	sp, #28
 800b1d8:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b1da:	f3ef 8310 	mrs	r3, PRIMASK
 800b1de:	60bb      	str	r3, [r7, #8]
    return(posture);
 800b1e0:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800b1e2:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b1e4:	b672      	cpsid	i
    return(int_posture);
 800b1e6:	687b      	ldr	r3, [r7, #4]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 800b1e8:	617b      	str	r3, [r7, #20]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b1ea:	4b08      	ldr	r3, [pc, #32]	@ (800b20c <_tx_thread_identify+0x38>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	613b      	str	r3, [r7, #16]
 800b1f0:	697b      	ldr	r3, [r7, #20]
 800b1f2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	f383 8810 	msr	PRIMASK, r3
}
 800b1fa:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 800b1fc:	693b      	ldr	r3, [r7, #16]
}
 800b1fe:	4618      	mov	r0, r3
 800b200:	371c      	adds	r7, #28
 800b202:	46bd      	mov	sp, r7
 800b204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b208:	4770      	bx	lr
 800b20a:	bf00      	nop
 800b20c:	200119bc 	.word	0x200119bc

0800b210 <_tx_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800b210:	b480      	push	{r7}
 800b212:	b089      	sub	sp, #36	@ 0x24
 800b214:	af00      	add	r7, sp, #0
 800b216:	60f8      	str	r0, [r7, #12]
 800b218:	60b9      	str	r1, [r7, #8]
 800b21a:	607a      	str	r2, [r7, #4]
 800b21c:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b21e:	f3ef 8310 	mrs	r3, PRIMASK
 800b222:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b224:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b226:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b228:	b672      	cpsid	i
    return(int_posture);
 800b22a:	697b      	ldr	r3, [r7, #20]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 800b22c:	61fb      	str	r3, [r7, #28]

    /* Retrieve all the pertinent information and return it in the supplied
       destinations.  */

    /* Retrieve the name of the thread.  */
    if (name != TX_NULL)
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d003      	beq.n	800b23c <_tx_thread_info_get+0x2c>
    {

        *name =  thread_ptr -> tx_thread_name;
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current state.  */
    if (state != TX_NULL)
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d003      	beq.n	800b24a <_tx_thread_info_get+0x3a>
    {

        *state =  thread_ptr -> tx_thread_state;
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the number of times the thread has been scheduled.  */
    if (run_count != TX_NULL)
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d003      	beq.n	800b258 <_tx_thread_info_get+0x48>
    {

        *run_count =  thread_ptr -> tx_thread_run_count;
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	685a      	ldr	r2, [r3, #4]
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's priority.  */
    if (priority != TX_NULL)
 800b258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d004      	beq.n	800b268 <_tx_thread_info_get+0x58>
    {

        *priority =  thread_ptr -> tx_thread_user_priority;
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800b264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b266:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's preemption-threshold.  */
    if (preemption_threshold != TX_NULL)
 800b268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d004      	beq.n	800b278 <_tx_thread_info_get+0x68>
    {

        *preemption_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800b274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b276:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current time-slice.  */
    if (time_slice != TX_NULL)
 800b278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d003      	beq.n	800b286 <_tx_thread_info_get+0x76>
    {

        *time_slice =  thread_ptr -> tx_thread_time_slice;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	699a      	ldr	r2, [r3, #24]
 800b282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b284:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next created thread.  */
    if (next_thread != TX_NULL)
 800b286:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d004      	beq.n	800b296 <_tx_thread_info_get+0x86>
    {

        *next_thread =  thread_ptr -> tx_thread_created_next;
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b292:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b294:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next thread suspended.  */
    if (next_suspended_thread != TX_NULL)
 800b296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d003      	beq.n	800b2a4 <_tx_thread_info_get+0x94>
    {

        *next_suspended_thread =  thread_ptr -> tx_thread_suspended_next;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800b2a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2a2:	601a      	str	r2, [r3, #0]
 800b2a4:	69fb      	ldr	r3, [r7, #28]
 800b2a6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b2a8:	693b      	ldr	r3, [r7, #16]
 800b2aa:	f383 8810 	msr	PRIMASK, r3
}
 800b2ae:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(TX_SUCCESS);
 800b2b0:	2300      	movs	r3, #0
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3724      	adds	r7, #36	@ 0x24
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr
	...

0800b2c0 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 800b2c4:	4b12      	ldr	r3, [pc, #72]	@ (800b310 <_tx_thread_initialize+0x50>)
 800b2c6:	2200      	movs	r2, #0
 800b2c8:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800b2ca:	4b12      	ldr	r3, [pc, #72]	@ (800b314 <_tx_thread_initialize+0x54>)
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 800b2d0:	4b11      	ldr	r3, [pc, #68]	@ (800b318 <_tx_thread_initialize+0x58>)
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800b2d6:	4b11      	ldr	r3, [pc, #68]	@ (800b31c <_tx_thread_initialize+0x5c>)
 800b2d8:	2220      	movs	r2, #32
 800b2da:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 800b2dc:	2280      	movs	r2, #128	@ 0x80
 800b2de:	2100      	movs	r1, #0
 800b2e0:	480f      	ldr	r0, [pc, #60]	@ (800b320 <_tx_thread_initialize+0x60>)
 800b2e2:	f008 fb6b 	bl	80139bc <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 800b2e6:	4b0f      	ldr	r3, [pc, #60]	@ (800b324 <_tx_thread_initialize+0x64>)
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 800b2ec:	4b0e      	ldr	r3, [pc, #56]	@ (800b328 <_tx_thread_initialize+0x68>)
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800b2f2:	4b0e      	ldr	r3, [pc, #56]	@ (800b32c <_tx_thread_initialize+0x6c>)
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 800b2f8:	4b0d      	ldr	r3, [pc, #52]	@ (800b330 <_tx_thread_initialize+0x70>)
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800b2fe:	4b0d      	ldr	r3, [pc, #52]	@ (800b334 <_tx_thread_initialize+0x74>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 800b306:	4a0b      	ldr	r2, [pc, #44]	@ (800b334 <_tx_thread_initialize+0x74>)
 800b308:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800b30a:	bf00      	nop
 800b30c:	bd80      	pop	{r7, pc}
 800b30e:	bf00      	nop
 800b310:	200119bc 	.word	0x200119bc
 800b314:	200119c0 	.word	0x200119c0
 800b318:	200119cc 	.word	0x200119cc
 800b31c:	200119d0 	.word	0x200119d0
 800b320:	200119d4 	.word	0x200119d4
 800b324:	200119c4 	.word	0x200119c4
 800b328:	200119c8 	.word	0x200119c8
 800b32c:	20011a54 	.word	0x20011a54
 800b330:	20011a58 	.word	0x20011a58
 800b334:	20011a5c 	.word	0x20011a5c

0800b338 <_tx_thread_priority_change>:
/*                                            _tx_thread_system_suspend,  */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b090      	sub	sp, #64	@ 0x40
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	60f8      	str	r0, [r7, #12]
 800b340:	60b9      	str	r1, [r7, #8]
 800b342:	607a      	str	r2, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b344:	f3ef 8310 	mrs	r3, PRIMASK
 800b348:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800b34a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800b34c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800b34e:	b672      	cpsid	i
    return(int_posture);
 800b350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
TX_THREAD       *next_execute_ptr;
UINT            original_priority;


    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800b352:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Save the previous priority.  */
    *old_priority =  thread_ptr -> tx_thread_user_priority;
 800b354:	68fb      	ldr	r3, [r7, #12]
 800b356:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	601a      	str	r2, [r3, #0]

    /* Log this kernel call.  */
    TX_EL_THREAD_PRIORITY_CHANGE_INSERT

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b362:	2b00      	cmp	r3, #0
 800b364:	d024      	beq.n	800b3b0 <_tx_thread_priority_change+0x78>
    {

        /* Setup the user priority and threshold in the thread's control
           block.  */
        thread_ptr -> tx_thread_user_priority =               new_priority;
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	68ba      	ldr	r2, [r7, #8]
 800b36a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        thread_ptr -> tx_thread_user_preempt_threshold =      new_priority;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	68ba      	ldr	r2, [r7, #8]
 800b372:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Determine if the actual thread priority should be setup, which is the
           case if the new priority is higher than the priority inheritance.  */
        if (new_priority < thread_ptr -> tx_thread_inherit_priority)
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b37c:	68ba      	ldr	r2, [r7, #8]
 800b37e:	429a      	cmp	r2, r3
 800b380:	d206      	bcs.n	800b390 <_tx_thread_priority_change+0x58>
        {

            /* Change thread priority to the new user's priority.  */
            thread_ptr -> tx_thread_priority =           new_priority;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	68ba      	ldr	r2, [r7, #8]
 800b386:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	68ba      	ldr	r2, [r7, #8]
 800b38c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b38e:	e009      	b.n	800b3a4 <_tx_thread_priority_change+0x6c>
        }
        else
        {

            /* Change thread priority to the priority inheritance.  */
            thread_ptr -> tx_thread_priority =           thread_ptr -> tx_thread_inherit_priority;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b3a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3a6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3aa:	f383 8810 	msr	PRIMASK, r3
}
 800b3ae:	e075      	b.n	800b49c <_tx_thread_priority_change+0x164>
    }
    else
    {

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	220e      	movs	r2, #14
 800b3b4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 800b3b6:	4b3c      	ldr	r3, [pc, #240]	@ (800b4a8 <_tx_thread_priority_change+0x170>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3c0:	637b      	str	r3, [r7, #52]	@ 0x34

#else

        /* Increment the preempt disable flag by 2 to prevent system suspend from
           returning to the system.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 3);
 800b3c2:	4b3a      	ldr	r3, [pc, #232]	@ (800b4ac <_tx_thread_priority_change+0x174>)
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	3303      	adds	r3, #3
 800b3c8:	4a38      	ldr	r2, [pc, #224]	@ (800b4ac <_tx_thread_priority_change+0x174>)
 800b3ca:	6013      	str	r3, [r2, #0]

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2201      	movs	r2, #1
 800b3d0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b3d2:	68fb      	ldr	r3, [r7, #12]
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	64da      	str	r2, [r3, #76]	@ 0x4c
 800b3d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3da:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b3dc:	6a3b      	ldr	r3, [r7, #32]
 800b3de:	f383 8810 	msr	PRIMASK, r3
}
 800b3e2:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 800b3e4:	68f8      	ldr	r0, [r7, #12]
 800b3e6:	f000 fad1 	bl	800b98c <_tx_thread_system_suspend>

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Setup the new priority for this thread.  */
        thread_ptr -> tx_thread_user_priority =           new_priority;
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	68ba      	ldr	r2, [r7, #8]
 800b3ee:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        thread_ptr -> tx_thread_user_preempt_threshold =  new_priority;
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	68ba      	ldr	r2, [r7, #8]
 800b3f6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

        /* Determine if the actual thread priority should be setup, which is the
           case if the new priority is higher than the priority inheritance.  */
        if (new_priority < thread_ptr -> tx_thread_inherit_priority)
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b400:	68ba      	ldr	r2, [r7, #8]
 800b402:	429a      	cmp	r2, r3
 800b404:	d206      	bcs.n	800b414 <_tx_thread_priority_change+0xdc>
        {

            /* Change thread priority to the new user's priority.  */
            thread_ptr -> tx_thread_priority =           new_priority;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	68ba      	ldr	r2, [r7, #8]
 800b40a:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	68ba      	ldr	r2, [r7, #8]
 800b410:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b412:	e009      	b.n	800b428 <_tx_thread_priority_change+0xf0>
        }
        else
        {

            /* Change thread priority to the priority inheritance.  */
            thread_ptr -> tx_thread_priority =           thread_ptr -> tx_thread_inherit_priority;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	62da      	str	r2, [r3, #44]	@ 0x2c
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_inherit_priority;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	63da      	str	r2, [r3, #60]	@ 0x3c
        }

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 800b428:	68f8      	ldr	r0, [r7, #12]
 800b42a:	f000 f9af 	bl	800b78c <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b42e:	f3ef 8310 	mrs	r3, PRIMASK
 800b432:	61fb      	str	r3, [r7, #28]
    return(posture);
 800b434:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800b436:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b438:	b672      	cpsid	i
    return(int_posture);
 800b43a:	69bb      	ldr	r3, [r7, #24]

        /* Disable interrupts.  */
        TX_DISABLE
 800b43c:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800b43e:	4b1b      	ldr	r3, [pc, #108]	@ (800b4ac <_tx_thread_priority_change+0x174>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	3b01      	subs	r3, #1
 800b444:	4a19      	ldr	r2, [pc, #100]	@ (800b4ac <_tx_thread_priority_change+0x174>)
 800b446:	6013      	str	r3, [r2, #0]

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 800b448:	4b17      	ldr	r3, [pc, #92]	@ (800b4a8 <_tx_thread_priority_change+0x170>)
 800b44a:	681b      	ldr	r3, [r3, #0]
 800b44c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 800b44e:	68fa      	ldr	r2, [r7, #12]
 800b450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b452:	429a      	cmp	r2, r3
 800b454:	d01a      	beq.n	800b48c <_tx_thread_priority_change+0x154>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d116      	bne.n	800b48c <_tx_thread_priority_change+0x154>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b466:	429a      	cmp	r2, r3
 800b468:	d810      	bhi.n	800b48c <_tx_thread_priority_change+0x154>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 800b46a:	68fa      	ldr	r2, [r7, #12]
 800b46c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b46e:	429a      	cmp	r2, r3
 800b470:	d10c      	bne.n	800b48c <_tx_thread_priority_change+0x154>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 800b472:	4a0d      	ldr	r2, [pc, #52]	@ (800b4a8 <_tx_thread_priority_change+0x170>)
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	6013      	str	r3, [r2, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 800b478:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b47a:	68bb      	ldr	r3, [r7, #8]
 800b47c:	429a      	cmp	r2, r3
 800b47e:	d205      	bcs.n	800b48c <_tx_thread_priority_change+0x154>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b484:	490a      	ldr	r1, [pc, #40]	@ (800b4b0 <_tx_thread_priority_change+0x178>)
 800b486:	68fa      	ldr	r2, [r7, #12]
 800b488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b48c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b48e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b490:	697b      	ldr	r3, [r7, #20]
 800b492:	f383 8810 	msr	PRIMASK, r3
}
 800b496:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800b498:	f000 f93e 	bl	800b718 <_tx_thread_system_preempt_check>
    }

    /* Return success if we get here!  */
    return(TX_SUCCESS);
 800b49c:	2300      	movs	r3, #0
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3740      	adds	r7, #64	@ 0x40
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}
 800b4a6:	bf00      	nop
 800b4a8:	200119c0 	.word	0x200119c0
 800b4ac:	20011a54 	.word	0x20011a54
 800b4b0:	200119d4 	.word	0x200119d4

0800b4b4 <_tx_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_relinquish(VOID)
{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b08b      	sub	sp, #44	@ 0x2c
 800b4b8:	af00      	add	r7, sp, #0
UINT            priority;
TX_THREAD       *thread_ptr;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b4ba:	4b2b      	ldr	r3, [pc, #172]	@ (800b568 <_tx_thread_relinquish+0xb4>)
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b4c0:	f3ef 8310 	mrs	r3, PRIMASK
 800b4c4:	61bb      	str	r3, [r7, #24]
    return(posture);
 800b4c6:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800b4c8:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b4ca:	b672      	cpsid	i
    return(int_posture);
 800b4cc:	697b      	ldr	r3, [r7, #20]
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Disable interrupts.  */
    TX_DISABLE
 800b4ce:	623b      	str	r3, [r7, #32]

#ifndef TX_NO_TIMER

    /* Reset time slice for current thread.  */
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b4d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d2:	69db      	ldr	r3, [r3, #28]
 800b4d4:	4a25      	ldr	r2, [pc, #148]	@ (800b56c <_tx_thread_relinquish+0xb8>)
 800b4d6:	6013      	str	r3, [r2, #0]
#endif

    /* Pickup the thread's priority.  */
    priority =  thread_ptr -> tx_thread_priority;
 800b4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4dc:	61fb      	str	r3, [r7, #28]

    /* Determine if there is another thread at the same priority.  */
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800b4de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e0:	6a1b      	ldr	r3, [r3, #32]
 800b4e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b4e4:	429a      	cmp	r2, r3
 800b4e6:	d009      	beq.n	800b4fc <_tx_thread_relinquish+0x48>
    {

        /* Yes, there is another thread at this priority, make it the highest at
           this priority level.  */
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 800b4e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ea:	6a1a      	ldr	r2, [r3, #32]
 800b4ec:	4920      	ldr	r1, [pc, #128]	@ (800b570 <_tx_thread_relinquish+0xbc>)
 800b4ee:	69fb      	ldr	r3, [r7, #28]
 800b4f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Mark the new thread as the one to execute.  */
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 800b4f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f6:	6a1b      	ldr	r3, [r3, #32]
 800b4f8:	4a1e      	ldr	r2, [pc, #120]	@ (800b574 <_tx_thread_relinquish+0xc0>)
 800b4fa:	6013      	str	r3, [r2, #0]
    }

    /* Determine if there is a higher-priority thread ready.  */
    if (_tx_thread_highest_priority < priority)
 800b4fc:	4b1e      	ldr	r3, [pc, #120]	@ (800b578 <_tx_thread_relinquish+0xc4>)
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	69fa      	ldr	r2, [r7, #28]
 800b502:	429a      	cmp	r2, r3
 800b504:	d906      	bls.n	800b514 <_tx_thread_relinquish+0x60>
    {

        /* Yes, there is a higher priority thread ready to execute.  Make
           it visible to the thread scheduler.  */
        _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800b506:	4b1c      	ldr	r3, [pc, #112]	@ (800b578 <_tx_thread_relinquish+0xc4>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	4a19      	ldr	r2, [pc, #100]	@ (800b570 <_tx_thread_relinquish+0xbc>)
 800b50c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b510:	4a18      	ldr	r2, [pc, #96]	@ (800b574 <_tx_thread_relinquish+0xc0>)
 800b512:	6013      	str	r3, [r2, #0]
 800b514:	6a3b      	ldr	r3, [r7, #32]
 800b516:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b518:	693b      	ldr	r3, [r7, #16]
 800b51a:	f383 8810 	msr	PRIMASK, r3
}
 800b51e:	bf00      	nop

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Determine if this thread needs to return to the system.  */
    if (_tx_thread_execute_ptr != thread_ptr)
 800b520:	4b14      	ldr	r3, [pc, #80]	@ (800b574 <_tx_thread_relinquish+0xc0>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b526:	429a      	cmp	r2, r3
 800b528:	d017      	beq.n	800b55a <_tx_thread_relinquish+0xa6>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b52a:	4b14      	ldr	r3, [pc, #80]	@ (800b57c <_tx_thread_relinquish+0xc8>)
 800b52c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b530:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b532:	f3ef 8305 	mrs	r3, IPSR
 800b536:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800b538:	68fb      	ldr	r3, [r7, #12]
    if (__get_ipsr_value() == 0)
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d10c      	bne.n	800b558 <_tx_thread_relinquish+0xa4>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b53e:	f3ef 8310 	mrs	r3, PRIMASK
 800b542:	60bb      	str	r3, [r7, #8]
    return(posture);
 800b544:	68bb      	ldr	r3, [r7, #8]
    {
        interrupt_save = __get_interrupt_posture();
 800b546:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b548:	b662      	cpsie	i
}
 800b54a:	bf00      	nop
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	f383 8810 	msr	PRIMASK, r3
}
 800b556:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 800b558:	bf00      	nop

        /* Transfer control to the system so the scheduler can execute
           the next thread.  */
        _tx_thread_system_return();
    }
}
 800b55a:	bf00      	nop
 800b55c:	372c      	adds	r7, #44	@ 0x2c
 800b55e:	46bd      	mov	sp, r7
 800b560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b564:	4770      	bx	lr
 800b566:	bf00      	nop
 800b568:	200119bc 	.word	0x200119bc
 800b56c:	20011fc0 	.word	0x20011fc0
 800b570:	200119d4 	.word	0x200119d4
 800b574:	200119c0 	.word	0x200119c0
 800b578:	200119d0 	.word	0x200119d0
 800b57c:	e000ed04 	.word	0xe000ed04

0800b580 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 800b580:	b580      	push	{r7, lr}
 800b582:	b088      	sub	sp, #32
 800b584:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b586:	4b21      	ldr	r3, [pc, #132]	@ (800b60c <_tx_thread_shell_entry+0x8c>)
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 800b58c:	69fb      	ldr	r3, [r7, #28]
 800b58e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b590:	69fa      	ldr	r2, [r7, #28]
 800b592:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800b594:	4610      	mov	r0, r2
 800b596:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 800b598:	4b1d      	ldr	r3, [pc, #116]	@ (800b610 <_tx_thread_shell_entry+0x90>)
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d003      	beq.n	800b5a8 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 800b5a0:	4b1b      	ldr	r3, [pc, #108]	@ (800b610 <_tx_thread_shell_entry+0x90>)
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	69f8      	ldr	r0, [r7, #28]
 800b5a6:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b5a8:	f3ef 8310 	mrs	r3, PRIMASK
 800b5ac:	607b      	str	r3, [r7, #4]
    return(posture);
 800b5ae:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800b5b0:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800b5b2:	b672      	cpsid	i
    return(int_posture);
 800b5b4:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800b5b6:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 800b5b8:	69fb      	ldr	r3, [r7, #28]
 800b5ba:	2201      	movs	r2, #1
 800b5bc:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b5be:	69fb      	ldr	r3, [r7, #28]
 800b5c0:	2201      	movs	r2, #1
 800b5c2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b5c4:	69fb      	ldr	r3, [r7, #28]
 800b5c6:	2200      	movs	r2, #0
 800b5c8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800b5ca:	4b12      	ldr	r3, [pc, #72]	@ (800b614 <_tx_thread_shell_entry+0x94>)
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	3301      	adds	r3, #1
 800b5d0:	4a10      	ldr	r2, [pc, #64]	@ (800b614 <_tx_thread_shell_entry+0x94>)
 800b5d2:	6013      	str	r3, [r2, #0]
 800b5d4:	69bb      	ldr	r3, [r7, #24]
 800b5d6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	f383 8810 	msr	PRIMASK, r3
}
 800b5de:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800b5e0:	f3ef 8314 	mrs	r3, CONTROL
 800b5e4:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800b5e6:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800b5e8:	617b      	str	r3, [r7, #20]
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	f023 0304 	bic.w	r3, r3, #4
 800b5f0:	617b      	str	r3, [r7, #20]
 800b5f2:	697b      	ldr	r3, [r7, #20]
 800b5f4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	f383 8814 	msr	CONTROL, r3
}
 800b5fc:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 800b5fe:	69f8      	ldr	r0, [r7, #28]
 800b600:	f000 f9c4 	bl	800b98c <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 800b604:	bf00      	nop
 800b606:	3720      	adds	r7, #32
 800b608:	46bd      	mov	sp, r7
 800b60a:	bd80      	pop	{r7, pc}
 800b60c:	200119bc 	.word	0x200119bc
 800b610:	20011a58 	.word	0x20011a58
 800b614:	20011a54 	.word	0x20011a54

0800b618 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b08e      	sub	sp, #56	@ 0x38
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b620:	f3ef 8310 	mrs	r3, PRIMASK
 800b624:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800b626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800b628:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800b62a:	b672      	cpsid	i
    return(int_posture);
 800b62c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800b62e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800b630:	4b35      	ldr	r3, [pc, #212]	@ (800b708 <_tx_thread_sleep+0xf0>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800b636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d108      	bne.n	800b64e <_tx_thread_sleep+0x36>
 800b63c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b63e:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b640:	6a3b      	ldr	r3, [r7, #32]
 800b642:	f383 8810 	msr	PRIMASK, r3
}
 800b646:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b648:	2313      	movs	r3, #19
 800b64a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b64c:	e056      	b.n	800b6fc <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b64e:	f3ef 8305 	mrs	r3, IPSR
 800b652:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800b654:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800b656:	4b2d      	ldr	r3, [pc, #180]	@ (800b70c <_tx_thread_sleep+0xf4>)
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	4313      	orrs	r3, r2
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d008      	beq.n	800b672 <_tx_thread_sleep+0x5a>
 800b660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b662:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b664:	69bb      	ldr	r3, [r7, #24]
 800b666:	f383 8810 	msr	PRIMASK, r3
}
 800b66a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b66c:	2313      	movs	r3, #19
 800b66e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b670:	e044      	b.n	800b6fc <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800b672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b674:	4a26      	ldr	r2, [pc, #152]	@ (800b710 <_tx_thread_sleep+0xf8>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d108      	bne.n	800b68c <_tx_thread_sleep+0x74>
 800b67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b67c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b67e:	697b      	ldr	r3, [r7, #20]
 800b680:	f383 8810 	msr	PRIMASK, r3
}
 800b684:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800b686:	2313      	movs	r3, #19
 800b688:	637b      	str	r3, [r7, #52]	@ 0x34
 800b68a:	e037      	b.n	800b6fc <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d108      	bne.n	800b6a4 <_tx_thread_sleep+0x8c>
 800b692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b694:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	f383 8810 	msr	PRIMASK, r3
}
 800b69c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 800b69e:	2300      	movs	r3, #0
 800b6a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b6a2:	e02b      	b.n	800b6fc <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800b6a4:	4b1b      	ldr	r3, [pc, #108]	@ (800b714 <_tx_thread_sleep+0xfc>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d008      	beq.n	800b6be <_tx_thread_sleep+0xa6>
 800b6ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6ae:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	f383 8810 	msr	PRIMASK, r3
}
 800b6b6:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 800b6b8:	2313      	movs	r3, #19
 800b6ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800b6bc:	e01e      	b.n	800b6fc <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 800b6be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6c0:	2204      	movs	r2, #4
 800b6c2:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800b6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 800b6ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800b6d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6d4:	687a      	ldr	r2, [r7, #4]
 800b6d6:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800b6d8:	4b0e      	ldr	r3, [pc, #56]	@ (800b714 <_tx_thread_sleep+0xfc>)
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	3301      	adds	r3, #1
 800b6de:	4a0d      	ldr	r2, [pc, #52]	@ (800b714 <_tx_thread_sleep+0xfc>)
 800b6e0:	6013      	str	r3, [r2, #0]
 800b6e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6e4:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b6e6:	68bb      	ldr	r3, [r7, #8]
 800b6e8:	f383 8810 	msr	PRIMASK, r3
}
 800b6ec:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800b6ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800b6f0:	f000 f94c 	bl	800b98c <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 800b6f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b6fa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 800b6fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800b6fe:	4618      	mov	r0, r3
 800b700:	3738      	adds	r7, #56	@ 0x38
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}
 800b706:	bf00      	nop
 800b708:	200119bc 	.word	0x200119bc
 800b70c:	2000000c 	.word	0x2000000c
 800b710:	20011b04 	.word	0x20011b04
 800b714:	20011a54 	.word	0x20011a54

0800b718 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800b718:	b480      	push	{r7}
 800b71a:	b089      	sub	sp, #36	@ 0x24
 800b71c:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b71e:	4b17      	ldr	r3, [pc, #92]	@ (800b77c <_tx_thread_system_preempt_check+0x64>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 800b724:	69fb      	ldr	r3, [r7, #28]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d121      	bne.n	800b76e <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800b72a:	4b15      	ldr	r3, [pc, #84]	@ (800b780 <_tx_thread_system_preempt_check+0x68>)
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 800b730:	4b14      	ldr	r3, [pc, #80]	@ (800b784 <_tx_thread_system_preempt_check+0x6c>)
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800b736:	69ba      	ldr	r2, [r7, #24]
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	d017      	beq.n	800b76e <_tx_thread_system_preempt_check+0x56>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b73e:	4b12      	ldr	r3, [pc, #72]	@ (800b788 <_tx_thread_system_preempt_check+0x70>)
 800b740:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b744:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b746:	f3ef 8305 	mrs	r3, IPSR
 800b74a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800b74c:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d10c      	bne.n	800b76c <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b752:	f3ef 8310 	mrs	r3, PRIMASK
 800b756:	60fb      	str	r3, [r7, #12]
    return(posture);
 800b758:	68fb      	ldr	r3, [r7, #12]
        interrupt_save = __get_interrupt_posture();
 800b75a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b75c:	b662      	cpsie	i
}
 800b75e:	bf00      	nop
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	f383 8810 	msr	PRIMASK, r3
}
 800b76a:	bf00      	nop
}
 800b76c:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 800b76e:	bf00      	nop
 800b770:	3724      	adds	r7, #36	@ 0x24
 800b772:	46bd      	mov	sp, r7
 800b774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b778:	4770      	bx	lr
 800b77a:	bf00      	nop
 800b77c:	20011a54 	.word	0x20011a54
 800b780:	200119bc 	.word	0x200119bc
 800b784:	200119c0 	.word	0x200119c0
 800b788:	e000ed04 	.word	0xe000ed04

0800b78c <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b78c:	b580      	push	{r7, lr}
 800b78e:	b096      	sub	sp, #88	@ 0x58
 800b790:	af00      	add	r7, sp, #0
 800b792:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b794:	f3ef 8310 	mrs	r3, PRIMASK
 800b798:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 800b79a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 800b79c:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 800b79e:	b672      	cpsid	i
    return(int_posture);
 800b7a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800b7a2:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d005      	beq.n	800b7b8 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	334c      	adds	r3, #76	@ 0x4c
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f000 fd2f 	bl	800c214 <_tx_timer_system_deactivate>
 800b7b6:	e002      	b.n	800b7be <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b7be:	4b6c      	ldr	r3, [pc, #432]	@ (800b970 <_tx_thread_system_resume+0x1e4>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	3b01      	subs	r3, #1
 800b7c4:	4a6a      	ldr	r2, [pc, #424]	@ (800b970 <_tx_thread_system_resume+0x1e4>)
 800b7c6:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	f040 8083 	bne.w	800b8d8 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	f000 8097 	beq.w	800b90a <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d172      	bne.n	800b8ca <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ee:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 800b7f0:	4a60      	ldr	r2, [pc, #384]	@ (800b974 <_tx_thread_system_resume+0x1e8>)
 800b7f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 800b7fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d154      	bne.n	800b8aa <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 800b800:	495c      	ldr	r1, [pc, #368]	@ (800b974 <_tx_thread_system_resume+0x1e8>)
 800b802:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b804:	687a      	ldr	r2, [r7, #4]
 800b806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	687a      	ldr	r2, [r7, #4]
 800b80e:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	687a      	ldr	r2, [r7, #4]
 800b814:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 800b816:	2201      	movs	r2, #1
 800b818:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b81a:	fa02 f303 	lsl.w	r3, r2, r3
 800b81e:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 800b820:	4b55      	ldr	r3, [pc, #340]	@ (800b978 <_tx_thread_system_resume+0x1ec>)
 800b822:	681a      	ldr	r2, [r3, #0]
 800b824:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b826:	4313      	orrs	r3, r2
 800b828:	4a53      	ldr	r2, [pc, #332]	@ (800b978 <_tx_thread_system_resume+0x1ec>)
 800b82a:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 800b82c:	4b53      	ldr	r3, [pc, #332]	@ (800b97c <_tx_thread_system_resume+0x1f0>)
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b832:	429a      	cmp	r2, r3
 800b834:	d269      	bcs.n	800b90a <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 800b836:	4a51      	ldr	r2, [pc, #324]	@ (800b97c <_tx_thread_system_resume+0x1f0>)
 800b838:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b83a:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 800b83c:	4b50      	ldr	r3, [pc, #320]	@ (800b980 <_tx_thread_system_resume+0x1f4>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 800b842:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b844:	2b00      	cmp	r3, #0
 800b846:	d103      	bne.n	800b850 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 800b848:	4a4d      	ldr	r2, [pc, #308]	@ (800b980 <_tx_thread_system_resume+0x1f4>)
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6013      	str	r3, [r2, #0]
 800b84e:	e05c      	b.n	800b90a <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 800b850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b852:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b854:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b856:	429a      	cmp	r2, r3
 800b858:	d257      	bcs.n	800b90a <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 800b85a:	4a49      	ldr	r2, [pc, #292]	@ (800b980 <_tx_thread_system_resume+0x1f4>)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6013      	str	r3, [r2, #0]
 800b860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b862:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b866:	f383 8810 	msr	PRIMASK, r3
}
 800b86a:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b86c:	4b40      	ldr	r3, [pc, #256]	@ (800b970 <_tx_thread_system_resume+0x1e4>)
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 800b872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b874:	2b00      	cmp	r3, #0
 800b876:	d174      	bne.n	800b962 <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b878:	4b42      	ldr	r3, [pc, #264]	@ (800b984 <_tx_thread_system_resume+0x1f8>)
 800b87a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b87e:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b880:	f3ef 8305 	mrs	r3, IPSR
 800b884:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 800b886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d10c      	bne.n	800b8a6 <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b88c:	f3ef 8310 	mrs	r3, PRIMASK
 800b890:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800b892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 800b894:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b896:	b662      	cpsie	i
}
 800b898:	bf00      	nop
 800b89a:	6a3b      	ldr	r3, [r7, #32]
 800b89c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b89e:	69fb      	ldr	r3, [r7, #28]
 800b8a0:	f383 8810 	msr	PRIMASK, r3
}
 800b8a4:	bf00      	nop
}
 800b8a6:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 800b8a8:	e05b      	b.n	800b962 <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 800b8aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8ae:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 800b8b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8b2:	687a      	ldr	r2, [r7, #4]
 800b8b4:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 800b8b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8b8:	687a      	ldr	r2, [r7, #4]
 800b8ba:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b8c0:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b8c6:	621a      	str	r2, [r3, #32]
 800b8c8:	e01f      	b.n	800b90a <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2203      	movs	r2, #3
 800b8d4:	631a      	str	r2, [r3, #48]	@ 0x30
 800b8d6:	e018      	b.n	800b90a <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8dc:	2b01      	cmp	r3, #1
 800b8de:	d014      	beq.n	800b90a <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8e4:	2b02      	cmp	r3, #2
 800b8e6:	d010      	beq.n	800b90a <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d106      	bne.n	800b8fe <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	631a      	str	r2, [r3, #48]	@ 0x30
 800b8fc:	e005      	b.n	800b90a <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2200      	movs	r2, #0
 800b902:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2203      	movs	r2, #3
 800b908:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b90a:	4b1f      	ldr	r3, [pc, #124]	@ (800b988 <_tx_thread_system_resume+0x1fc>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b910:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b912:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b914:	69bb      	ldr	r3, [r7, #24]
 800b916:	f383 8810 	msr	PRIMASK, r3
}
 800b91a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800b91c:	4b18      	ldr	r3, [pc, #96]	@ (800b980 <_tx_thread_system_resume+0x1f4>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b922:	429a      	cmp	r2, r3
 800b924:	d020      	beq.n	800b968 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800b926:	4b12      	ldr	r3, [pc, #72]	@ (800b970 <_tx_thread_system_resume+0x1e4>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 800b92c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d11a      	bne.n	800b968 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800b932:	4b14      	ldr	r3, [pc, #80]	@ (800b984 <_tx_thread_system_resume+0x1f8>)
 800b934:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b938:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800b93a:	f3ef 8305 	mrs	r3, IPSR
 800b93e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800b940:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 800b942:	2b00      	cmp	r3, #0
 800b944:	d10f      	bne.n	800b966 <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b946:	f3ef 8310 	mrs	r3, PRIMASK
 800b94a:	613b      	str	r3, [r7, #16]
    return(posture);
 800b94c:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 800b94e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800b950:	b662      	cpsie	i
}
 800b952:	bf00      	nop
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	f383 8810 	msr	PRIMASK, r3
}
 800b95e:	bf00      	nop
}
 800b960:	e001      	b.n	800b966 <_tx_thread_system_resume+0x1da>
                                return;
 800b962:	bf00      	nop
 800b964:	e000      	b.n	800b968 <_tx_thread_system_resume+0x1dc>
 800b966:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 800b968:	3758      	adds	r7, #88	@ 0x58
 800b96a:	46bd      	mov	sp, r7
 800b96c:	bd80      	pop	{r7, pc}
 800b96e:	bf00      	nop
 800b970:	20011a54 	.word	0x20011a54
 800b974:	200119d4 	.word	0x200119d4
 800b978:	200119cc 	.word	0x200119cc
 800b97c:	200119d0 	.word	0x200119d0
 800b980:	200119c0 	.word	0x200119c0
 800b984:	e000ed04 	.word	0xe000ed04
 800b988:	200119bc 	.word	0x200119bc

0800b98c <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	b09e      	sub	sp, #120	@ 0x78
 800b990:	af00      	add	r7, sp, #0
 800b992:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800b994:	4b81      	ldr	r3, [pc, #516]	@ (800bb9c <_tx_thread_system_suspend+0x210>)
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800b99a:	f3ef 8310 	mrs	r3, PRIMASK
 800b99e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 800b9a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 800b9a2:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 800b9a4:	b672      	cpsid	i
    return(int_posture);
 800b9a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 800b9a8:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 800b9aa:	687a      	ldr	r2, [r7, #4]
 800b9ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b9ae:	429a      	cmp	r2, r3
 800b9b0:	d112      	bne.n	800b9d8 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9b6:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 800b9b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d008      	beq.n	800b9d0 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 800b9be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b9c4:	d004      	beq.n	800b9d0 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	334c      	adds	r3, #76	@ 0x4c
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f000 fbc0 	bl	800c150 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	69db      	ldr	r3, [r3, #28]
 800b9d4:	4a72      	ldr	r2, [pc, #456]	@ (800bba0 <_tx_thread_system_suspend+0x214>)
 800b9d6:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 800b9d8:	4b72      	ldr	r3, [pc, #456]	@ (800bba4 <_tx_thread_system_suspend+0x218>)
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	3b01      	subs	r3, #1
 800b9de:	4a71      	ldr	r2, [pc, #452]	@ (800bba4 <_tx_thread_system_suspend+0x218>)
 800b9e0:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b9e6:	2b01      	cmp	r3, #1
 800b9e8:	f040 80a6 	bne.w	800bb38 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	2200      	movs	r2, #0
 800b9f0:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9f6:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	6a1b      	ldr	r3, [r3, #32]
 800b9fc:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 800b9fe:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	429a      	cmp	r2, r3
 800ba04:	d015      	beq.n	800ba32 <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba0a:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 800ba0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba0e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ba10:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 800ba12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba14:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ba16:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 800ba18:	4a63      	ldr	r2, [pc, #396]	@ (800bba8 <_tx_thread_system_suspend+0x21c>)
 800ba1a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba20:	687a      	ldr	r2, [r7, #4]
 800ba22:	429a      	cmp	r2, r3
 800ba24:	d157      	bne.n	800bad6 <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 800ba26:	4960      	ldr	r1, [pc, #384]	@ (800bba8 <_tx_thread_system_suspend+0x21c>)
 800ba28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba2a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800ba2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ba30:	e051      	b.n	800bad6 <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 800ba32:	4a5d      	ldr	r2, [pc, #372]	@ (800bba8 <_tx_thread_system_suspend+0x21c>)
 800ba34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba36:	2100      	movs	r1, #0
 800ba38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 800ba3c:	2201      	movs	r2, #1
 800ba3e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba40:	fa02 f303 	lsl.w	r3, r2, r3
 800ba44:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 800ba46:	4b59      	ldr	r3, [pc, #356]	@ (800bbac <_tx_thread_system_suspend+0x220>)
 800ba48:	681a      	ldr	r2, [r3, #0]
 800ba4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ba4c:	43db      	mvns	r3, r3
 800ba4e:	4013      	ands	r3, r2
 800ba50:	4a56      	ldr	r2, [pc, #344]	@ (800bbac <_tx_thread_system_suspend+0x220>)
 800ba52:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 800ba54:	2300      	movs	r3, #0
 800ba56:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 800ba58:	4b54      	ldr	r3, [pc, #336]	@ (800bbac <_tx_thread_system_suspend+0x220>)
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 800ba5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d12b      	bne.n	800babc <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800ba64:	4b52      	ldr	r3, [pc, #328]	@ (800bbb0 <_tx_thread_system_suspend+0x224>)
 800ba66:	2220      	movs	r2, #32
 800ba68:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 800ba6a:	4b52      	ldr	r3, [pc, #328]	@ (800bbb4 <_tx_thread_system_suspend+0x228>)
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	601a      	str	r2, [r3, #0]
 800ba70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ba72:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ba74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ba76:	f383 8810 	msr	PRIMASK, r3
}
 800ba7a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800ba7c:	4b49      	ldr	r3, [pc, #292]	@ (800bba4 <_tx_thread_system_suspend+0x218>)
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 800ba82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	f040 8081 	bne.w	800bb8c <_tx_thread_system_suspend+0x200>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800ba8a:	4b4b      	ldr	r3, [pc, #300]	@ (800bbb8 <_tx_thread_system_suspend+0x22c>)
 800ba8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba90:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ba92:	f3ef 8305 	mrs	r3, IPSR
 800ba96:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 800ba98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (__get_ipsr_value() == 0)
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d10c      	bne.n	800bab8 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ba9e:	f3ef 8310 	mrs	r3, PRIMASK
 800baa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 800baa4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 800baa6:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 800baa8:	b662      	cpsie	i
}
 800baaa:	bf00      	nop
 800baac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baae:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bab2:	f383 8810 	msr	PRIMASK, r3
}
 800bab6:	bf00      	nop
}
 800bab8:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 800baba:	e067      	b.n	800bb8c <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 800babc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800babe:	fa93 f3a3 	rbit	r3, r3
 800bac2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bac4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bac6:	fab3 f383 	clz	r3, r3
 800baca:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 800bacc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bace:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bad0:	4413      	add	r3, r2
 800bad2:	4a37      	ldr	r2, [pc, #220]	@ (800bbb0 <_tx_thread_system_suspend+0x224>)
 800bad4:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 800bad6:	4b37      	ldr	r3, [pc, #220]	@ (800bbb4 <_tx_thread_system_suspend+0x228>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	687a      	ldr	r2, [r7, #4]
 800badc:	429a      	cmp	r2, r3
 800bade:	d12b      	bne.n	800bb38 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800bae0:	4b33      	ldr	r3, [pc, #204]	@ (800bbb0 <_tx_thread_system_suspend+0x224>)
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	4a30      	ldr	r2, [pc, #192]	@ (800bba8 <_tx_thread_system_suspend+0x21c>)
 800bae6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800baea:	4a32      	ldr	r2, [pc, #200]	@ (800bbb4 <_tx_thread_system_suspend+0x228>)
 800baec:	6013      	str	r3, [r2, #0]
 800baee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800baf0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800baf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf4:	f383 8810 	msr	PRIMASK, r3
}
 800baf8:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800bafa:	4b2a      	ldr	r3, [pc, #168]	@ (800bba4 <_tx_thread_system_suspend+0x218>)
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 800bb00:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d144      	bne.n	800bb90 <_tx_thread_system_suspend+0x204>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800bb06:	4b2c      	ldr	r3, [pc, #176]	@ (800bbb8 <_tx_thread_system_suspend+0x22c>)
 800bb08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb0c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bb0e:	f3ef 8305 	mrs	r3, IPSR
 800bb12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 800bb14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d10c      	bne.n	800bb34 <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb1a:	f3ef 8310 	mrs	r3, PRIMASK
 800bb1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800bb20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 800bb22:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 800bb24:	b662      	cpsie	i
}
 800bb26:	bf00      	nop
 800bb28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb2a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb2c:	6a3b      	ldr	r3, [r7, #32]
 800bb2e:	f383 8810 	msr	PRIMASK, r3
}
 800bb32:	bf00      	nop
}
 800bb34:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 800bb36:	e02b      	b.n	800bb90 <_tx_thread_system_suspend+0x204>
 800bb38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bb3a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb3c:	69fb      	ldr	r3, [r7, #28]
 800bb3e:	f383 8810 	msr	PRIMASK, r3
}
 800bb42:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 800bb44:	4b1b      	ldr	r3, [pc, #108]	@ (800bbb4 <_tx_thread_system_suspend+0x228>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d022      	beq.n	800bb94 <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 800bb4e:	4b15      	ldr	r3, [pc, #84]	@ (800bba4 <_tx_thread_system_suspend+0x218>)
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 800bb54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d11c      	bne.n	800bb94 <_tx_thread_system_suspend+0x208>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 800bb5a:	4b17      	ldr	r3, [pc, #92]	@ (800bbb8 <_tx_thread_system_suspend+0x22c>)
 800bb5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bb60:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bb62:	f3ef 8305 	mrs	r3, IPSR
 800bb66:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800bb68:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d10c      	bne.n	800bb88 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bb6e:	f3ef 8310 	mrs	r3, PRIMASK
 800bb72:	617b      	str	r3, [r7, #20]
    return(posture);
 800bb74:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 800bb76:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 800bb78:	b662      	cpsie	i
}
 800bb7a:	bf00      	nop
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	f383 8810 	msr	PRIMASK, r3
}
 800bb86:	bf00      	nop
}
 800bb88:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 800bb8a:	e003      	b.n	800bb94 <_tx_thread_system_suspend+0x208>
                return;
 800bb8c:	bf00      	nop
 800bb8e:	e002      	b.n	800bb96 <_tx_thread_system_suspend+0x20a>
            return;
 800bb90:	bf00      	nop
 800bb92:	e000      	b.n	800bb96 <_tx_thread_system_suspend+0x20a>
    return;
 800bb94:	bf00      	nop
}
 800bb96:	3778      	adds	r7, #120	@ 0x78
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}
 800bb9c:	200119bc 	.word	0x200119bc
 800bba0:	20011fc0 	.word	0x20011fc0
 800bba4:	20011a54 	.word	0x20011a54
 800bba8:	200119d4 	.word	0x200119d4
 800bbac:	200119cc 	.word	0x200119cc
 800bbb0:	200119d0 	.word	0x200119d0
 800bbb4:	200119c0 	.word	0x200119c0
 800bbb8:	e000ed04 	.word	0xe000ed04

0800bbbc <_tx_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
{
 800bbbc:	b580      	push	{r7, lr}
 800bbbe:	b0ac      	sub	sp, #176	@ 0xb0
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
UINT        status;
ULONG       suspension_sequence;


    /* Default to successful completion.  */
    status =  TX_SUCCESS;
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bbca:	f3ef 8310 	mrs	r3, PRIMASK
 800bbce:	67fb      	str	r3, [r7, #124]	@ 0x7c
    return(posture);
 800bbd0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
    int_posture = __get_interrupt_posture();
 800bbd2:	67bb      	str	r3, [r7, #120]	@ 0x78
    __asm__ volatile ("CPSID i" : : : "memory");
 800bbd4:	b672      	cpsid	i
    return(int_posture);
 800bbd6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78

    /* Lockout interrupts while the thread is being terminated.  */
    TX_DISABLE
 800bbd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    /* Deactivate thread timer, if active.  */
    _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	334c      	adds	r3, #76	@ 0x4c
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f000 fb17 	bl	800c214 <_tx_timer_system_deactivate>

    /* Log this kernel call.  */
    TX_EL_THREAD_TERMINATE_INSERT

    /* Is the thread already terminated?  */
    if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bbea:	2b02      	cmp	r3, #2
 800bbec:	d10a      	bne.n	800bc04 <_tx_thread_terminate+0x48>
 800bbee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbf2:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bbf4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bbf6:	f383 8810 	msr	PRIMASK, r3
}
 800bbfa:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success since thread is already terminated.  */
        status =  TX_SUCCESS;
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800bc02:	e148      	b.n	800be96 <_tx_thread_terminate+0x2da>
    }

    /* Check the specified thread's current status.  */
    else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc08:	2b01      	cmp	r3, #1
 800bc0a:	f000 813d 	beq.w	800be88 <_tx_thread_terminate+0x2cc>
    {

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 800bc0e:	4ba6      	ldr	r3, [pc, #664]	@ (800bea8 <_tx_thread_terminate+0x2ec>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	3301      	adds	r3, #1
 800bc14:	4aa4      	ldr	r2, [pc, #656]	@ (800bea8 <_tx_thread_terminate+0x2ec>)
 800bc16:	6013      	str	r3, [r2, #0]
        /* Pickup the entry/exit application callback routine.  */
        entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

        /* Check to see if the thread is currently ready.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d17a      	bne.n	800bd16 <_tx_thread_terminate+0x15a>
        {

            /* Set the state to terminated.  */
            thread_ptr -> tx_thread_state =  TX_TERMINATED;
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	2202      	movs	r2, #2
 800bc24:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Call actual non-interruptable thread suspension routine.  */
            _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0));
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	2201      	movs	r2, #1
 800bc2a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2200      	movs	r2, #0
 800bc30:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Disable preemption.  */
            _tx_thread_preempt_disable++;
 800bc32:	4b9d      	ldr	r3, [pc, #628]	@ (800bea8 <_tx_thread_terminate+0x2ec>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	3301      	adds	r3, #1
 800bc38:	4a9b      	ldr	r2, [pc, #620]	@ (800bea8 <_tx_thread_terminate+0x2ec>)
 800bc3a:	6013      	str	r3, [r2, #0]
 800bc3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc40:	66fb      	str	r3, [r7, #108]	@ 0x6c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bc42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc44:	f383 8810 	msr	PRIMASK, r3
}
 800bc48:	bf00      	nop
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bc4a:	f3ef 8305 	mrs	r3, IPSR
 800bc4e:	673b      	str	r3, [r7, #112]	@ 0x70
    return(ipsr_value);
 800bc50:	6f3a      	ldr	r2, [r7, #112]	@ 0x70

            /* Restore interrupts.  */
            TX_RESTORE

            /* Perform any additional activities for tool or user purpose.  */
            TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 800bc52:	4b96      	ldr	r3, [pc, #600]	@ (800beac <_tx_thread_terminate+0x2f0>)
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	4313      	orrs	r3, r2
 800bc58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800bc5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d118      	bne.n	800bc96 <_tx_thread_terminate+0xda>
 800bc64:	4b92      	ldr	r3, [pc, #584]	@ (800beb0 <_tx_thread_terminate+0x2f4>)
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	687a      	ldr	r2, [r7, #4]
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d113      	bne.n	800bc96 <_tx_thread_terminate+0xda>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bc6e:	f3ef 8314 	mrs	r3, CONTROL
 800bc72:	667b      	str	r3, [r7, #100]	@ 0x64
    return(control_value);
 800bc74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bc7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bc7e:	f023 0304 	bic.w	r3, r3, #4
 800bc82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800bc86:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bc8a:	66bb      	str	r3, [r7, #104]	@ 0x68
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800bc8c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bc8e:	f383 8814 	msr	CONTROL, r3
}
 800bc92:	bf00      	nop
 800bc94:	e032      	b.n	800bcfc <_tx_thread_terminate+0x140>
 800bc96:	4b87      	ldr	r3, [pc, #540]	@ (800beb4 <_tx_thread_terminate+0x2f8>)
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bc9e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bca2:	f003 0301 	and.w	r3, r3, #1
 800bca6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bcaa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bcae:	2b01      	cmp	r3, #1
 800bcb0:	d124      	bne.n	800bcfc <_tx_thread_terminate+0x140>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bcb2:	f3ef 8314 	mrs	r3, CONTROL
 800bcb6:	663b      	str	r3, [r7, #96]	@ 0x60
    return(control_value);
 800bcb8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bcba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bcbe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bcc2:	f003 0304 	and.w	r3, r3, #4
 800bcc6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bcca:	eeb0 0a40 	vmov.f32	s0, s0
 800bcce:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d112      	bne.n	800bcfc <_tx_thread_terminate+0x140>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bcd6:	f3ef 8314 	mrs	r3, CONTROL
 800bcda:	65bb      	str	r3, [r7, #88]	@ 0x58
    return(control_value);
 800bcdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bcde:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bce2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bce6:	f023 0304 	bic.w	r3, r3, #4
 800bcea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bcee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bcf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800bcf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bcf6:	f383 8814 	msr	CONTROL, r3
}
 800bcfa:	bf00      	nop
                (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
            }
#endif

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f7ff fe45 	bl	800b98c <_tx_thread_system_suspend>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bd02:	f3ef 8310 	mrs	r3, PRIMASK
 800bd06:	657b      	str	r3, [r7, #84]	@ 0x54
    return(posture);
 800bd08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
    int_posture = __get_interrupt_posture();
 800bd0a:	653b      	str	r3, [r7, #80]	@ 0x50
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd0c:	b672      	cpsid	i
    return(int_posture);
 800bd0e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50

            /* Disable interrupts.  */
            TX_DISABLE
 800bd10:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bd14:	e094      	b.n	800be40 <_tx_thread_terminate+0x284>
        }
        else
        {

            /* Change the state to terminated.  */
            thread_ptr -> tx_thread_state =    TX_TERMINATED;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	2202      	movs	r2, #2
 800bd1a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Thread state change.  */
            TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)

            /* Set the suspending flag.  This prevents the thread from being
               resumed before the cleanup routine is executed.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	2201      	movs	r2, #1
 800bd20:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Pickup the cleanup routine address.  */
            suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bd26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

#ifndef TX_NOT_INTERRUPTABLE

            /* Pickup the suspension sequence number that is used later to verify that the
               cleanup is still necessary.  */
            suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bd30:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800bd34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd38:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bd3c:	f383 8810 	msr	PRIMASK, r3
}
 800bd40:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Call any cleanup routines.  */
            if (suspend_cleanup != TX_NULL)
 800bd42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d005      	beq.n	800bd56 <_tx_thread_terminate+0x19a>
            {

                /* Yes, there is a function to call.  */
                (suspend_cleanup)(thread_ptr, suspension_sequence);
 800bd4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800bd4e:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bd56:	f3ef 8310 	mrs	r3, PRIMASK
 800bd5a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800bd5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800bd5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800bd60:	b672      	cpsid	i
    return(int_posture);
 800bd62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
            }

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 800bd64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
#endif

            /* Clear the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_FALSE;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	639a      	str	r2, [r3, #56]	@ 0x38
 800bd6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd72:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bd74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bd76:	f383 8810 	msr	PRIMASK, r3
}
 800bd7a:	bf00      	nop
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800bd7c:	f3ef 8305 	mrs	r3, IPSR
 800bd80:	64bb      	str	r3, [r7, #72]	@ 0x48
    return(ipsr_value);
 800bd82:	6cba      	ldr	r2, [r7, #72]	@ 0x48
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Perform any additional activities for tool or user purpose.  */
            TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 800bd84:	4b49      	ldr	r3, [pc, #292]	@ (800beac <_tx_thread_terminate+0x2f0>)
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800bd8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d118      	bne.n	800bdc8 <_tx_thread_terminate+0x20c>
 800bd96:	4b46      	ldr	r3, [pc, #280]	@ (800beb0 <_tx_thread_terminate+0x2f4>)
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	687a      	ldr	r2, [r7, #4]
 800bd9c:	429a      	cmp	r2, r3
 800bd9e:	d113      	bne.n	800bdc8 <_tx_thread_terminate+0x20c>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bda0:	f3ef 8314 	mrs	r3, CONTROL
 800bda4:	637b      	str	r3, [r7, #52]	@ 0x34
    return(control_value);
 800bda6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bda8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bdac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bdb0:	f023 0304 	bic.w	r3, r3, #4
 800bdb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bdb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bdbc:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800bdbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdc0:	f383 8814 	msr	CONTROL, r3
}
 800bdc4:	bf00      	nop
 800bdc6:	e032      	b.n	800be2e <_tx_thread_terminate+0x272>
 800bdc8:	4b3a      	ldr	r3, [pc, #232]	@ (800beb4 <_tx_thread_terminate+0x2f8>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bdd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bdd4:	f003 0301 	and.w	r3, r3, #1
 800bdd8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bddc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bde0:	2b01      	cmp	r3, #1
 800bde2:	d124      	bne.n	800be2e <_tx_thread_terminate+0x272>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800bde4:	f3ef 8314 	mrs	r3, CONTROL
 800bde8:	633b      	str	r3, [r7, #48]	@ 0x30
    return(control_value);
 800bdea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bdf0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800bdf4:	f003 0304 	and.w	r3, r3, #4
 800bdf8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800bdfc:	eeb0 0a40 	vmov.f32	s0, s0
 800be00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be04:	2b00      	cmp	r3, #0
 800be06:	d112      	bne.n	800be2e <_tx_thread_terminate+0x272>
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 800be08:	f3ef 8314 	mrs	r3, CONTROL
 800be0c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(control_value);
 800be0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be10:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800be14:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be18:	f023 0304 	bic.w	r3, r3, #4
 800be1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800be20:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800be24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800be26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be28:	f383 8814 	msr	CONTROL, r3
}
 800be2c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800be2e:	f3ef 8310 	mrs	r3, PRIMASK
 800be32:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 800be34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    int_posture = __get_interrupt_posture();
 800be36:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 800be38:	b672      	cpsid	i
    return(int_posture);
 800be3a:	6a3b      	ldr	r3, [r7, #32]
#endif

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 800be3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800be40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be44:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be46:	69fb      	ldr	r3, [r7, #28]
 800be48:	f383 8810 	msr	PRIMASK, r3
}
 800be4c:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
#endif

        /* Determine if the application is using mutexes.  */
        if (_tx_thread_mutex_release != TX_NULL)
 800be4e:	4b1a      	ldr	r3, [pc, #104]	@ (800beb8 <_tx_thread_terminate+0x2fc>)
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d003      	beq.n	800be5e <_tx_thread_terminate+0x2a2>
        {

            /* Yes, call the mutex release function via a function pointer that
               is setup during initialization.  */
            (_tx_thread_mutex_release)(thread_ptr);
 800be56:	4b18      	ldr	r3, [pc, #96]	@ (800beb8 <_tx_thread_terminate+0x2fc>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800be5e:	f3ef 8310 	mrs	r3, PRIMASK
 800be62:	617b      	str	r3, [r7, #20]
    return(posture);
 800be64:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800be66:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800be68:	b672      	cpsid	i
    return(int_posture);
 800be6a:	693b      	ldr	r3, [r7, #16]
        }

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 800be6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
#endif

        /* Enable preemption.  */
        _tx_thread_preempt_disable--;
 800be70:	4b0d      	ldr	r3, [pc, #52]	@ (800bea8 <_tx_thread_terminate+0x2ec>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	3b01      	subs	r3, #1
 800be76:	4a0c      	ldr	r2, [pc, #48]	@ (800bea8 <_tx_thread_terminate+0x2ec>)
 800be78:	6013      	str	r3, [r2, #0]
 800be7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be7e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be80:	69bb      	ldr	r3, [r7, #24]
 800be82:	f383 8810 	msr	PRIMASK, r3
}
 800be86:	e006      	b.n	800be96 <_tx_thread_terminate+0x2da>
 800be88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800be8c:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	f383 8810 	msr	PRIMASK, r3
}
 800be94:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800be96:	f7ff fc3f 	bl	800b718 <_tx_thread_system_preempt_check>

    /* Return completion status.  */
    return(status);
 800be9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
}
 800be9e:	4618      	mov	r0, r3
 800bea0:	37b0      	adds	r7, #176	@ 0xb0
 800bea2:	46bd      	mov	sp, r7
 800bea4:	bd80      	pop	{r7, pc}
 800bea6:	bf00      	nop
 800bea8:	20011a54 	.word	0x20011a54
 800beac:	2000000c 	.word	0x2000000c
 800beb0:	200119bc 	.word	0x200119bc
 800beb4:	e000ef34 	.word	0xe000ef34
 800beb8:	20011a58 	.word	0x20011a58

0800bebc <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 800bebc:	b480      	push	{r7}
 800bebe:	b087      	sub	sp, #28
 800bec0:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800bec2:	4b21      	ldr	r3, [pc, #132]	@ (800bf48 <_tx_thread_time_slice+0x8c>)
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bec8:	f3ef 8310 	mrs	r3, PRIMASK
 800becc:	60fb      	str	r3, [r7, #12]
    return(posture);
 800bece:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800bed0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bed2:	b672      	cpsid	i
    return(int_posture);
 800bed4:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 800bed6:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800bed8:	4b1c      	ldr	r3, [pc, #112]	@ (800bf4c <_tx_thread_time_slice+0x90>)
 800beda:	2200      	movs	r2, #0
 800bedc:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d024      	beq.n	800bf2e <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d120      	bne.n	800bf2e <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 800beec:	697b      	ldr	r3, [r7, #20]
 800beee:	69da      	ldr	r2, [r3, #28]
 800bef0:	697b      	ldr	r3, [r7, #20]
 800bef2:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 800bef4:	697b      	ldr	r3, [r7, #20]
 800bef6:	699b      	ldr	r3, [r3, #24]
 800bef8:	4a15      	ldr	r2, [pc, #84]	@ (800bf50 <_tx_thread_time_slice+0x94>)
 800befa:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 800befc:	697b      	ldr	r3, [r7, #20]
 800befe:	6a1b      	ldr	r3, [r3, #32]
 800bf00:	697a      	ldr	r2, [r7, #20]
 800bf02:	429a      	cmp	r2, r3
 800bf04:	d013      	beq.n	800bf2e <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 800bf06:	697b      	ldr	r3, [r7, #20]
 800bf08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf0a:	697b      	ldr	r3, [r7, #20]
 800bf0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf0e:	429a      	cmp	r2, r3
 800bf10:	d10d      	bne.n	800bf2e <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 800bf12:	697b      	ldr	r3, [r7, #20]
 800bf14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf16:	697a      	ldr	r2, [r7, #20]
 800bf18:	6a12      	ldr	r2, [r2, #32]
 800bf1a:	490e      	ldr	r1, [pc, #56]	@ (800bf54 <_tx_thread_time_slice+0x98>)
 800bf1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 800bf20:	4b0d      	ldr	r3, [pc, #52]	@ (800bf58 <_tx_thread_time_slice+0x9c>)
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	4a0b      	ldr	r2, [pc, #44]	@ (800bf54 <_tx_thread_time_slice+0x98>)
 800bf26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf2a:	4a0c      	ldr	r2, [pc, #48]	@ (800bf5c <_tx_thread_time_slice+0xa0>)
 800bf2c:	6013      	str	r3, [r2, #0]
 800bf2e:	693b      	ldr	r3, [r7, #16]
 800bf30:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	f383 8810 	msr	PRIMASK, r3
}
 800bf38:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 800bf3a:	bf00      	nop
 800bf3c:	371c      	adds	r7, #28
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf44:	4770      	bx	lr
 800bf46:	bf00      	nop
 800bf48:	200119bc 	.word	0x200119bc
 800bf4c:	20011a64 	.word	0x20011a64
 800bf50:	20011fc0 	.word	0x20011fc0
 800bf54:	200119d4 	.word	0x200119d4
 800bf58:	200119d0 	.word	0x200119d0
 800bf5c:	200119c0 	.word	0x200119c0

0800bf60 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 800bf60:	b580      	push	{r7, lr}
 800bf62:	b08a      	sub	sp, #40	@ 0x28
 800bf64:	af00      	add	r7, sp, #0
 800bf66:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bf6c:	f3ef 8310 	mrs	r3, PRIMASK
 800bf70:	617b      	str	r3, [r7, #20]
    return(posture);
 800bf72:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800bf74:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bf76:	b672      	cpsid	i
    return(int_posture);
 800bf78:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 800bf7a:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 800bf7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf80:	2b04      	cmp	r3, #4
 800bf82:	d10e      	bne.n	800bfa2 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 800bf84:	4b13      	ldr	r3, [pc, #76]	@ (800bfd4 <_tx_thread_timeout+0x74>)
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	3301      	adds	r3, #1
 800bf8a:	4a12      	ldr	r2, [pc, #72]	@ (800bfd4 <_tx_thread_timeout+0x74>)
 800bf8c:	6013      	str	r3, [r2, #0]
 800bf8e:	6a3b      	ldr	r3, [r7, #32]
 800bf90:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	f383 8810 	msr	PRIMASK, r3
}
 800bf98:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 800bf9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bf9c:	f7ff fbf6 	bl	800b78c <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 800bfa0:	e013      	b.n	800bfca <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 800bfa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfa4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bfa6:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 800bfa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfaa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bfae:	61bb      	str	r3, [r7, #24]
 800bfb0:	6a3b      	ldr	r3, [r7, #32]
 800bfb2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bfb4:	68bb      	ldr	r3, [r7, #8]
 800bfb6:	f383 8810 	msr	PRIMASK, r3
}
 800bfba:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 800bfbc:	69fb      	ldr	r3, [r7, #28]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d003      	beq.n	800bfca <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 800bfc2:	69fb      	ldr	r3, [r7, #28]
 800bfc4:	69b9      	ldr	r1, [r7, #24]
 800bfc6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800bfc8:	4798      	blx	r3
}
 800bfca:	bf00      	nop
 800bfcc:	3728      	adds	r7, #40	@ 0x28
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bd80      	pop	{r7, pc}
 800bfd2:	bf00      	nop
 800bfd4:	20011a54 	.word	0x20011a54

0800bfd8 <_tx_time_get>:
/*  12-31-2020     Andres Mlinar            Modified comment(s),          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
ULONG  _tx_time_get(VOID)
{
 800bfd8:	b480      	push	{r7}
 800bfda:	b087      	sub	sp, #28
 800bfdc:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800bfde:	f3ef 8310 	mrs	r3, PRIMASK
 800bfe2:	60bb      	str	r3, [r7, #8]
    return(posture);
 800bfe4:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800bfe6:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800bfe8:	b672      	cpsid	i
    return(int_posture);
 800bfea:	687b      	ldr	r3, [r7, #4]
#endif
ULONG   temp_time;


    /* Disable interrupts.  */
    TX_DISABLE
 800bfec:	617b      	str	r3, [r7, #20]

    /* Pickup the system clock time.  */
    temp_time =  _tx_timer_system_clock;
 800bfee:	4b08      	ldr	r3, [pc, #32]	@ (800c010 <_tx_time_get+0x38>)
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	613b      	str	r3, [r7, #16]
 800bff4:	697b      	ldr	r3, [r7, #20]
 800bff6:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	f383 8810 	msr	PRIMASK, r3
}
 800bffe:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the time.  */
    return(temp_time);
 800c000:	693b      	ldr	r3, [r7, #16]
}
 800c002:	4618      	mov	r0, r3
 800c004:	371c      	adds	r7, #28
 800c006:	46bd      	mov	sp, r7
 800c008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00c:	4770      	bx	lr
 800c00e:	bf00      	nop
 800c010:	20011a60 	.word	0x20011a60

0800c014 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b084      	sub	sp, #16
 800c018:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c01a:	f3ef 8310 	mrs	r3, PRIMASK
 800c01e:	607b      	str	r3, [r7, #4]
    return(posture);
 800c020:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 800c022:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c024:	b672      	cpsid	i
    return(int_posture);
 800c026:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 800c028:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 800c02a:	4b09      	ldr	r3, [pc, #36]	@ (800c050 <_tx_timer_expiration_process+0x3c>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	3301      	adds	r3, #1
 800c030:	4a07      	ldr	r2, [pc, #28]	@ (800c050 <_tx_timer_expiration_process+0x3c>)
 800c032:	6013      	str	r3, [r2, #0]
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c038:	68bb      	ldr	r3, [r7, #8]
 800c03a:	f383 8810 	msr	PRIMASK, r3
}
 800c03e:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 800c040:	4804      	ldr	r0, [pc, #16]	@ (800c054 <_tx_timer_expiration_process+0x40>)
 800c042:	f7ff fba3 	bl	800b78c <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800c046:	bf00      	nop
 800c048:	3710      	adds	r7, #16
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd80      	pop	{r7, pc}
 800c04e:	bf00      	nop
 800c050:	20011a54 	.word	0x20011a54
 800c054:	20011b04 	.word	0x20011b04

0800c058 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 800c058:	b590      	push	{r4, r7, lr}
 800c05a:	b089      	sub	sp, #36	@ 0x24
 800c05c:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 800c05e:	4b28      	ldr	r3, [pc, #160]	@ (800c100 <_tx_timer_initialize+0xa8>)
 800c060:	2200      	movs	r2, #0
 800c062:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 800c064:	4b27      	ldr	r3, [pc, #156]	@ (800c104 <_tx_timer_initialize+0xac>)
 800c066:	2200      	movs	r2, #0
 800c068:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 800c06a:	4b27      	ldr	r3, [pc, #156]	@ (800c108 <_tx_timer_initialize+0xb0>)
 800c06c:	2200      	movs	r2, #0
 800c06e:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 800c070:	4b26      	ldr	r3, [pc, #152]	@ (800c10c <_tx_timer_initialize+0xb4>)
 800c072:	2200      	movs	r2, #0
 800c074:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 800c076:	4b26      	ldr	r3, [pc, #152]	@ (800c110 <_tx_timer_initialize+0xb8>)
 800c078:	2200      	movs	r2, #0
 800c07a:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 800c07c:	2280      	movs	r2, #128	@ 0x80
 800c07e:	2100      	movs	r1, #0
 800c080:	4824      	ldr	r0, [pc, #144]	@ (800c114 <_tx_timer_initialize+0xbc>)
 800c082:	f007 fc9b 	bl	80139bc <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 800c086:	4b24      	ldr	r3, [pc, #144]	@ (800c118 <_tx_timer_initialize+0xc0>)
 800c088:	4a22      	ldr	r2, [pc, #136]	@ (800c114 <_tx_timer_initialize+0xbc>)
 800c08a:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 800c08c:	4b23      	ldr	r3, [pc, #140]	@ (800c11c <_tx_timer_initialize+0xc4>)
 800c08e:	4a21      	ldr	r2, [pc, #132]	@ (800c114 <_tx_timer_initialize+0xbc>)
 800c090:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 800c092:	4b23      	ldr	r3, [pc, #140]	@ (800c120 <_tx_timer_initialize+0xc8>)
 800c094:	4a23      	ldr	r2, [pc, #140]	@ (800c124 <_tx_timer_initialize+0xcc>)
 800c096:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 800c098:	4b21      	ldr	r3, [pc, #132]	@ (800c120 <_tx_timer_initialize+0xc8>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	3304      	adds	r3, #4
 800c09e:	4a20      	ldr	r2, [pc, #128]	@ (800c120 <_tx_timer_initialize+0xc8>)
 800c0a0:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 800c0a2:	4b21      	ldr	r3, [pc, #132]	@ (800c128 <_tx_timer_initialize+0xd0>)
 800c0a4:	4a21      	ldr	r2, [pc, #132]	@ (800c12c <_tx_timer_initialize+0xd4>)
 800c0a6:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 800c0a8:	4b21      	ldr	r3, [pc, #132]	@ (800c130 <_tx_timer_initialize+0xd8>)
 800c0aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800c0ae:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 800c0b0:	4b20      	ldr	r3, [pc, #128]	@ (800c134 <_tx_timer_initialize+0xdc>)
 800c0b2:	2200      	movs	r2, #0
 800c0b4:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800c0b6:	4b1c      	ldr	r3, [pc, #112]	@ (800c128 <_tx_timer_initialize+0xd0>)
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	4a1d      	ldr	r2, [pc, #116]	@ (800c130 <_tx_timer_initialize+0xd8>)
 800c0bc:	6812      	ldr	r2, [r2, #0]
 800c0be:	491d      	ldr	r1, [pc, #116]	@ (800c134 <_tx_timer_initialize+0xdc>)
 800c0c0:	6809      	ldr	r1, [r1, #0]
 800c0c2:	481c      	ldr	r0, [pc, #112]	@ (800c134 <_tx_timer_initialize+0xdc>)
 800c0c4:	6800      	ldr	r0, [r0, #0]
 800c0c6:	2400      	movs	r4, #0
 800c0c8:	9405      	str	r4, [sp, #20]
 800c0ca:	2400      	movs	r4, #0
 800c0cc:	9404      	str	r4, [sp, #16]
 800c0ce:	9003      	str	r0, [sp, #12]
 800c0d0:	9102      	str	r1, [sp, #8]
 800c0d2:	9201      	str	r2, [sp, #4]
 800c0d4:	9300      	str	r3, [sp, #0]
 800c0d6:	4b18      	ldr	r3, [pc, #96]	@ (800c138 <_tx_timer_initialize+0xe0>)
 800c0d8:	4a18      	ldr	r2, [pc, #96]	@ (800c13c <_tx_timer_initialize+0xe4>)
 800c0da:	4919      	ldr	r1, [pc, #100]	@ (800c140 <_tx_timer_initialize+0xe8>)
 800c0dc:	4819      	ldr	r0, [pc, #100]	@ (800c144 <_tx_timer_initialize+0xec>)
 800c0de:	f7fe ff29 	bl	800af34 <_tx_thread_create>
 800c0e2:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d1e5      	bne.n	800c0b6 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 800c0ea:	4b17      	ldr	r3, [pc, #92]	@ (800c148 <_tx_timer_initialize+0xf0>)
 800c0ec:	2200      	movs	r2, #0
 800c0ee:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 800c0f0:	4b16      	ldr	r3, [pc, #88]	@ (800c14c <_tx_timer_initialize+0xf4>)
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800c0f6:	bf00      	nop
 800c0f8:	370c      	adds	r7, #12
 800c0fa:	46bd      	mov	sp, r7
 800c0fc:	bd90      	pop	{r4, r7, pc}
 800c0fe:	bf00      	nop
 800c100:	20011a60 	.word	0x20011a60
 800c104:	20011fc0 	.word	0x20011fc0
 800c108:	20011a64 	.word	0x20011a64
 800c10c:	20011af4 	.word	0x20011af4
 800c110:	20011b00 	.word	0x20011b00
 800c114:	20011a68 	.word	0x20011a68
 800c118:	20011ae8 	.word	0x20011ae8
 800c11c:	20011af0 	.word	0x20011af0
 800c120:	20011aec 	.word	0x20011aec
 800c124:	20011ae4 	.word	0x20011ae4
 800c128:	20011bb4 	.word	0x20011bb4
 800c12c:	20011bc0 	.word	0x20011bc0
 800c130:	20011bb8 	.word	0x20011bb8
 800c134:	20011bbc 	.word	0x20011bbc
 800c138:	4154494d 	.word	0x4154494d
 800c13c:	0800c285 	.word	0x0800c285
 800c140:	08013a70 	.word	0x08013a70
 800c144:	20011b04 	.word	0x20011b04
 800c148:	20011af8 	.word	0x20011af8
 800c14c:	20011afc 	.word	0x20011afc

0800c150 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 800c150:	b480      	push	{r7}
 800c152:	b089      	sub	sp, #36	@ 0x24
 800c154:	af00      	add	r7, sp, #0
 800c156:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	2b00      	cmp	r3, #0
 800c162:	d04a      	beq.n	800c1fa <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 800c164:	697b      	ldr	r3, [r7, #20]
 800c166:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c16a:	d046      	beq.n	800c1fa <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	699b      	ldr	r3, [r3, #24]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d142      	bne.n	800c1fa <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	2b20      	cmp	r3, #32
 800c178:	d902      	bls.n	800c180 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 800c17a:	231f      	movs	r3, #31
 800c17c:	61bb      	str	r3, [r7, #24]
 800c17e:	e002      	b.n	800c186 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800c180:	697b      	ldr	r3, [r7, #20]
 800c182:	3b01      	subs	r3, #1
 800c184:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 800c186:	4b20      	ldr	r3, [pc, #128]	@ (800c208 <_tx_timer_system_activate+0xb8>)
 800c188:	681a      	ldr	r2, [r3, #0]
 800c18a:	69bb      	ldr	r3, [r7, #24]
 800c18c:	009b      	lsls	r3, r3, #2
 800c18e:	4413      	add	r3, r2
 800c190:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800c192:	4b1e      	ldr	r3, [pc, #120]	@ (800c20c <_tx_timer_system_activate+0xbc>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	69fa      	ldr	r2, [r7, #28]
 800c198:	429a      	cmp	r2, r3
 800c19a:	d30b      	bcc.n	800c1b4 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 800c19c:	4b1b      	ldr	r3, [pc, #108]	@ (800c20c <_tx_timer_system_activate+0xbc>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	69fa      	ldr	r2, [r7, #28]
 800c1a2:	1ad3      	subs	r3, r2, r3
 800c1a4:	109b      	asrs	r3, r3, #2
 800c1a6:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 800c1a8:	4b19      	ldr	r3, [pc, #100]	@ (800c210 <_tx_timer_system_activate+0xc0>)
 800c1aa:	681a      	ldr	r2, [r3, #0]
 800c1ac:	693b      	ldr	r3, [r7, #16]
 800c1ae:	009b      	lsls	r3, r3, #2
 800c1b0:	4413      	add	r3, r2
 800c1b2:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800c1b4:	69fb      	ldr	r3, [r7, #28]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d109      	bne.n	800c1d0 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	687a      	ldr	r2, [r7, #4]
 800c1c0:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	687a      	ldr	r2, [r7, #4]
 800c1c6:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 800c1c8:	69fb      	ldr	r3, [r7, #28]
 800c1ca:	687a      	ldr	r2, [r7, #4]
 800c1cc:	601a      	str	r2, [r3, #0]
 800c1ce:	e011      	b.n	800c1f4 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800c1d0:	69fb      	ldr	r3, [r7, #28]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	695b      	ldr	r3, [r3, #20]
 800c1da:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	687a      	ldr	r2, [r7, #4]
 800c1e6:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	68fa      	ldr	r2, [r7, #12]
 800c1ec:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	68ba      	ldr	r2, [r7, #8]
 800c1f2:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	69fa      	ldr	r2, [r7, #28]
 800c1f8:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 800c1fa:	bf00      	nop
 800c1fc:	3724      	adds	r7, #36	@ 0x24
 800c1fe:	46bd      	mov	sp, r7
 800c200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c204:	4770      	bx	lr
 800c206:	bf00      	nop
 800c208:	20011af0 	.word	0x20011af0
 800c20c:	20011aec 	.word	0x20011aec
 800c210:	20011ae8 	.word	0x20011ae8

0800c214 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800c214:	b480      	push	{r7}
 800c216:	b087      	sub	sp, #28
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	699b      	ldr	r3, [r3, #24]
 800c220:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800c222:	697b      	ldr	r3, [r7, #20]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d026      	beq.n	800c276 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	691b      	ldr	r3, [r3, #16]
 800c22c:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 800c22e:	687a      	ldr	r2, [r7, #4]
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	429a      	cmp	r2, r3
 800c234:	d108      	bne.n	800c248 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800c236:	697b      	ldr	r3, [r7, #20]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	687a      	ldr	r2, [r7, #4]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d117      	bne.n	800c270 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 800c240:	697b      	ldr	r3, [r7, #20]
 800c242:	2200      	movs	r2, #0
 800c244:	601a      	str	r2, [r3, #0]
 800c246:	e013      	b.n	800c270 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	695b      	ldr	r3, [r3, #20]
 800c24c:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	68fa      	ldr	r2, [r7, #12]
 800c252:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	693a      	ldr	r2, [r7, #16]
 800c258:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800c25a:	697b      	ldr	r3, [r7, #20]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	687a      	ldr	r2, [r7, #4]
 800c260:	429a      	cmp	r2, r3
 800c262:	d105      	bne.n	800c270 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 800c264:	693b      	ldr	r3, [r7, #16]
 800c266:	697a      	ldr	r2, [r7, #20]
 800c268:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 800c26a:	697b      	ldr	r3, [r7, #20]
 800c26c:	693a      	ldr	r2, [r7, #16]
 800c26e:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2200      	movs	r2, #0
 800c274:	619a      	str	r2, [r3, #24]
    }
}
 800c276:	bf00      	nop
 800c278:	371c      	adds	r7, #28
 800c27a:	46bd      	mov	sp, r7
 800c27c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c280:	4770      	bx	lr
	...

0800c284 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 800c284:	b580      	push	{r7, lr}
 800c286:	b098      	sub	sp, #96	@ 0x60
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 800c28c:	2300      	movs	r3, #0
 800c28e:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	4a73      	ldr	r2, [pc, #460]	@ (800c460 <_tx_timer_thread_entry+0x1dc>)
 800c294:	4293      	cmp	r3, r2
 800c296:	f040 80de 	bne.w	800c456 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c29a:	f3ef 8310 	mrs	r3, PRIMASK
 800c29e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800c2a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800c2a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 800c2a4:	b672      	cpsid	i
    return(int_posture);
 800c2a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 800c2a8:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 800c2aa:	4b6e      	ldr	r3, [pc, #440]	@ (800c464 <_tx_timer_thread_entry+0x1e0>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d003      	beq.n	800c2c0 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	f107 020c 	add.w	r2, r7, #12
 800c2be:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800c2c0:	4b68      	ldr	r3, [pc, #416]	@ (800c464 <_tx_timer_thread_entry+0x1e0>)
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 800c2c8:	4b66      	ldr	r3, [pc, #408]	@ (800c464 <_tx_timer_thread_entry+0x1e0>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	3304      	adds	r3, #4
 800c2ce:	4a65      	ldr	r2, [pc, #404]	@ (800c464 <_tx_timer_thread_entry+0x1e0>)
 800c2d0:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800c2d2:	4b64      	ldr	r3, [pc, #400]	@ (800c464 <_tx_timer_thread_entry+0x1e0>)
 800c2d4:	681a      	ldr	r2, [r3, #0]
 800c2d6:	4b64      	ldr	r3, [pc, #400]	@ (800c468 <_tx_timer_thread_entry+0x1e4>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d103      	bne.n	800c2e6 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800c2de:	4b63      	ldr	r3, [pc, #396]	@ (800c46c <_tx_timer_thread_entry+0x1e8>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	4a60      	ldr	r2, [pc, #384]	@ (800c464 <_tx_timer_thread_entry+0x1e0>)
 800c2e4:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800c2e6:	4b62      	ldr	r3, [pc, #392]	@ (800c470 <_tx_timer_thread_entry+0x1ec>)
 800c2e8:	2200      	movs	r2, #0
 800c2ea:	601a      	str	r2, [r3, #0]
 800c2ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c2ee:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c2f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c2f2:	f383 8810 	msr	PRIMASK, r3
}
 800c2f6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c2f8:	f3ef 8310 	mrs	r3, PRIMASK
 800c2fc:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800c2fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800c300:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800c302:	b672      	cpsid	i
    return(int_posture);
 800c304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800c306:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 800c308:	e07f      	b.n	800c40a <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	691b      	ldr	r3, [r3, #16]
 800c312:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800c314:	2300      	movs	r3, #0
 800c316:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 800c318:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c31a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c31c:	429a      	cmp	r2, r3
 800c31e:	d102      	bne.n	800c326 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 800c320:	2300      	movs	r3, #0
 800c322:	60fb      	str	r3, [r7, #12]
 800c324:	e00e      	b.n	800c344 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800c326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c328:	695b      	ldr	r3, [r3, #20]
 800c32a:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 800c32c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c32e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c330:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800c332:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c334:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c336:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 800c338:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c33a:	f107 020c 	add.w	r2, r7, #12
 800c33e:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 800c340:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c342:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800c344:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	2b20      	cmp	r3, #32
 800c34a:	d911      	bls.n	800c370 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 800c34c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 800c354:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c356:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 800c358:	2300      	movs	r3, #0
 800c35a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800c35c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c35e:	f107 0208 	add.w	r2, r7, #8
 800c362:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 800c364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c366:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c368:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 800c36a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c36c:	60bb      	str	r3, [r7, #8]
 800c36e:	e01a      	b.n	800c3a6 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 800c370:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c372:	689b      	ldr	r3, [r3, #8]
 800c374:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 800c376:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c378:	68db      	ldr	r3, [r3, #12]
 800c37a:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 800c37c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c37e:	685a      	ldr	r2, [r3, #4]
 800c380:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c382:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 800c384:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d009      	beq.n	800c3a0 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 800c38c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c38e:	f107 0208 	add.w	r2, r7, #8
 800c392:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 800c394:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c396:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c398:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 800c39a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c39c:	60bb      	str	r3, [r7, #8]
 800c39e:	e002      	b.n	800c3a6 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800c3a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3a2:	2200      	movs	r2, #0
 800c3a4:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 800c3a6:	4a33      	ldr	r2, [pc, #204]	@ (800c474 <_tx_timer_thread_entry+0x1f0>)
 800c3a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3aa:	6013      	str	r3, [r2, #0]
 800c3ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c3ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c3b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3b2:	f383 8810 	msr	PRIMASK, r3
}
 800c3b6:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 800c3b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d002      	beq.n	800c3c4 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800c3be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c3c0:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800c3c2:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c3c4:	f3ef 8310 	mrs	r3, PRIMASK
 800c3c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800c3ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800c3cc:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800c3ce:	b672      	cpsid	i
    return(int_posture);
 800c3d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800c3d2:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800c3d4:	4b27      	ldr	r3, [pc, #156]	@ (800c474 <_tx_timer_thread_entry+0x1f0>)
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c3de:	429a      	cmp	r2, r3
 800c3e0:	d105      	bne.n	800c3ee <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800c3e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 800c3e8:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c3ea:	f7ff feb1 	bl	800c150 <_tx_timer_system_activate>
 800c3ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c3f0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c3f2:	69bb      	ldr	r3, [r7, #24]
 800c3f4:	f383 8810 	msr	PRIMASK, r3
}
 800c3f8:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c3fa:	f3ef 8310 	mrs	r3, PRIMASK
 800c3fe:	623b      	str	r3, [r7, #32]
    return(posture);
 800c400:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c402:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c404:	b672      	cpsid	i
    return(int_posture);
 800c406:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 800c408:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	f47f af7c 	bne.w	800c30a <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800c412:	4b17      	ldr	r3, [pc, #92]	@ (800c470 <_tx_timer_thread_entry+0x1ec>)
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	2b00      	cmp	r3, #0
 800c418:	d116      	bne.n	800c448 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 800c41a:	4b17      	ldr	r3, [pc, #92]	@ (800c478 <_tx_timer_thread_entry+0x1f4>)
 800c41c:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 800c41e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c420:	2203      	movs	r2, #3
 800c422:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800c424:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c426:	2201      	movs	r2, #1
 800c428:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 800c42a:	4b14      	ldr	r3, [pc, #80]	@ (800c47c <_tx_timer_thread_entry+0x1f8>)
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	3301      	adds	r3, #1
 800c430:	4a12      	ldr	r2, [pc, #72]	@ (800c47c <_tx_timer_thread_entry+0x1f8>)
 800c432:	6013      	str	r3, [r2, #0]
 800c434:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c436:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c438:	697b      	ldr	r3, [r7, #20]
 800c43a:	f383 8810 	msr	PRIMASK, r3
}
 800c43e:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800c440:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800c442:	f7ff faa3 	bl	800b98c <_tx_thread_system_suspend>
 800c446:	e728      	b.n	800c29a <_tx_timer_thread_entry+0x16>
 800c448:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c44a:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c44c:	693b      	ldr	r3, [r7, #16]
 800c44e:	f383 8810 	msr	PRIMASK, r3
}
 800c452:	bf00      	nop
            TX_DISABLE
 800c454:	e721      	b.n	800c29a <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 800c456:	bf00      	nop
 800c458:	3760      	adds	r7, #96	@ 0x60
 800c45a:	46bd      	mov	sp, r7
 800c45c:	bd80      	pop	{r7, pc}
 800c45e:	bf00      	nop
 800c460:	4154494d 	.word	0x4154494d
 800c464:	20011af0 	.word	0x20011af0
 800c468:	20011aec 	.word	0x20011aec
 800c46c:	20011ae8 	.word	0x20011ae8
 800c470:	20011af4 	.word	0x20011af4
 800c474:	20011b00 	.word	0x20011b00
 800c478:	20011b04 	.word	0x20011b04
 800c47c:	20011a54 	.word	0x20011a54

0800c480 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b08a      	sub	sp, #40	@ 0x28
 800c484:	af00      	add	r7, sp, #0
 800c486:	60f8      	str	r0, [r7, #12]
 800c488:	60b9      	str	r1, [r7, #8]
 800c48a:	607a      	str	r2, [r7, #4]
 800c48c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c48e:	2300      	movs	r3, #0
 800c490:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d102      	bne.n	800c49e <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c498:	2302      	movs	r3, #2
 800c49a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c49c:	e029      	b.n	800c4f2 <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	4a2d      	ldr	r2, [pc, #180]	@ (800c558 <_txe_byte_allocate+0xd8>)
 800c4a4:	4293      	cmp	r3, r2
 800c4a6:	d002      	beq.n	800c4ae <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c4a8:	2302      	movs	r3, #2
 800c4aa:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4ac:	e021      	b.n	800c4f2 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 800c4ae:	68bb      	ldr	r3, [r7, #8]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d102      	bne.n	800c4ba <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800c4b4:	2303      	movs	r3, #3
 800c4b6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4b8:	e01b      	b.n	800c4f2 <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d102      	bne.n	800c4c6 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800c4c0:	2305      	movs	r3, #5
 800c4c2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4c4:	e015      	b.n	800c4f2 <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	69db      	ldr	r3, [r3, #28]
 800c4ca:	687a      	ldr	r2, [r7, #4]
 800c4cc:	429a      	cmp	r2, r3
 800c4ce:	d902      	bls.n	800c4d6 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 800c4d0:	2305      	movs	r3, #5
 800c4d2:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4d4:	e00d      	b.n	800c4f2 <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c4d6:	683b      	ldr	r3, [r7, #0]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00a      	beq.n	800c4f2 <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c4dc:	f3ef 8305 	mrs	r3, IPSR
 800c4e0:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800c4e2:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c4e4:	4b1d      	ldr	r3, [pc, #116]	@ (800c55c <_txe_byte_allocate+0xdc>)
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	4313      	orrs	r3, r2
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d001      	beq.n	800c4f2 <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c4ee:	2304      	movs	r3, #4
 800c4f0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800c4f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d108      	bne.n	800c50a <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c4f8:	4b19      	ldr	r3, [pc, #100]	@ (800c560 <_txe_byte_allocate+0xe0>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c4fe:	6a3b      	ldr	r3, [r7, #32]
 800c500:	4a18      	ldr	r2, [pc, #96]	@ (800c564 <_txe_byte_allocate+0xe4>)
 800c502:	4293      	cmp	r3, r2
 800c504:	d101      	bne.n	800c50a <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c506:	2313      	movs	r3, #19
 800c508:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 800c50a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d114      	bne.n	800c53a <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c510:	f3ef 8305 	mrs	r3, IPSR
 800c514:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c516:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c518:	4b10      	ldr	r3, [pc, #64]	@ (800c55c <_txe_byte_allocate+0xdc>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	4313      	orrs	r3, r2
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d00b      	beq.n	800c53a <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c522:	f3ef 8305 	mrs	r3, IPSR
 800c526:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c528:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c52a:	4b0c      	ldr	r3, [pc, #48]	@ (800c55c <_txe_byte_allocate+0xdc>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	4313      	orrs	r3, r2
 800c530:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c534:	d201      	bcs.n	800c53a <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c536:	2313      	movs	r3, #19
 800c538:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d106      	bne.n	800c54e <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 800c540:	683b      	ldr	r3, [r7, #0]
 800c542:	687a      	ldr	r2, [r7, #4]
 800c544:	68b9      	ldr	r1, [r7, #8]
 800c546:	68f8      	ldr	r0, [r7, #12]
 800c548:	f7fc fc90 	bl	8008e6c <_tx_byte_allocate>
 800c54c:	6278      	str	r0, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 800c54e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c550:	4618      	mov	r0, r3
 800c552:	3728      	adds	r7, #40	@ 0x28
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}
 800c558:	42595445 	.word	0x42595445
 800c55c:	2000000c 	.word	0x2000000c
 800c560:	200119bc 	.word	0x200119bc
 800c564:	20011b04 	.word	0x20011b04

0800c568 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b092      	sub	sp, #72	@ 0x48
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	60f8      	str	r0, [r7, #12]
 800c570:	60b9      	str	r1, [r7, #8]
 800c572:	607a      	str	r2, [r7, #4]
 800c574:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c576:	2300      	movs	r3, #0
 800c578:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d102      	bne.n	800c586 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c580:	2302      	movs	r3, #2
 800c582:	647b      	str	r3, [r7, #68]	@ 0x44
 800c584:	e075      	b.n	800c672 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800c586:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c588:	2b34      	cmp	r3, #52	@ 0x34
 800c58a:	d002      	beq.n	800c592 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 800c58c:	2302      	movs	r3, #2
 800c58e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c590:	e06f      	b.n	800c672 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c592:	f3ef 8310 	mrs	r3, PRIMASK
 800c596:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c59a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c59c:	b672      	cpsid	i
    return(int_posture);
 800c59e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c5a0:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c5a2:	4b3b      	ldr	r3, [pc, #236]	@ (800c690 <_txe_byte_pool_create+0x128>)
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	3301      	adds	r3, #1
 800c5a8:	4a39      	ldr	r2, [pc, #228]	@ (800c690 <_txe_byte_pool_create+0x128>)
 800c5aa:	6013      	str	r3, [r2, #0]
 800c5ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ae:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c5b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5b2:	f383 8810 	msr	PRIMASK, r3
}
 800c5b6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800c5b8:	4b36      	ldr	r3, [pc, #216]	@ (800c694 <_txe_byte_pool_create+0x12c>)
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800c5be:	2300      	movs	r3, #0
 800c5c0:	643b      	str	r3, [r7, #64]	@ 0x40
 800c5c2:	e009      	b.n	800c5d8 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800c5c4:	68fa      	ldr	r2, [r7, #12]
 800c5c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5c8:	429a      	cmp	r2, r3
 800c5ca:	d00b      	beq.n	800c5e4 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 800c5cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800c5d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c5d4:	3301      	adds	r3, #1
 800c5d6:	643b      	str	r3, [r7, #64]	@ 0x40
 800c5d8:	4b2f      	ldr	r3, [pc, #188]	@ (800c698 <_txe_byte_pool_create+0x130>)
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d3f0      	bcc.n	800c5c4 <_txe_byte_pool_create+0x5c>
 800c5e2:	e000      	b.n	800c5e6 <_txe_byte_pool_create+0x7e>
                break;
 800c5e4:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c5e6:	f3ef 8310 	mrs	r3, PRIMASK
 800c5ea:	623b      	str	r3, [r7, #32]
    return(posture);
 800c5ec:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c5ee:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c5f0:	b672      	cpsid	i
    return(int_posture);
 800c5f2:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c5f4:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c5f6:	4b26      	ldr	r3, [pc, #152]	@ (800c690 <_txe_byte_pool_create+0x128>)
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	3b01      	subs	r3, #1
 800c5fc:	4a24      	ldr	r2, [pc, #144]	@ (800c690 <_txe_byte_pool_create+0x128>)
 800c5fe:	6013      	str	r3, [r2, #0]
 800c600:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c602:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c606:	f383 8810 	msr	PRIMASK, r3
}
 800c60a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c60c:	f7ff f884 	bl	800b718 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 800c610:	68fa      	ldr	r2, [r7, #12]
 800c612:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c614:	429a      	cmp	r2, r3
 800c616:	d102      	bne.n	800c61e <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 800c618:	2302      	movs	r3, #2
 800c61a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c61c:	e029      	b.n	800c672 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d102      	bne.n	800c62a <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800c624:	2303      	movs	r3, #3
 800c626:	647b      	str	r3, [r7, #68]	@ 0x44
 800c628:	e023      	b.n	800c672 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	2b63      	cmp	r3, #99	@ 0x63
 800c62e:	d802      	bhi.n	800c636 <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 800c630:	2305      	movs	r3, #5
 800c632:	647b      	str	r3, [r7, #68]	@ 0x44
 800c634:	e01d      	b.n	800c672 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800c636:	4b19      	ldr	r3, [pc, #100]	@ (800c69c <_txe_byte_pool_create+0x134>)
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800c63c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c63e:	4a18      	ldr	r2, [pc, #96]	@ (800c6a0 <_txe_byte_pool_create+0x138>)
 800c640:	4293      	cmp	r3, r2
 800c642:	d101      	bne.n	800c648 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c644:	2313      	movs	r3, #19
 800c646:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c648:	f3ef 8305 	mrs	r3, IPSR
 800c64c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c64e:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c650:	4b14      	ldr	r3, [pc, #80]	@ (800c6a4 <_txe_byte_pool_create+0x13c>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	4313      	orrs	r3, r2
 800c656:	2b00      	cmp	r3, #0
 800c658:	d00b      	beq.n	800c672 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c65a:	f3ef 8305 	mrs	r3, IPSR
 800c65e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c660:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c662:	4b10      	ldr	r3, [pc, #64]	@ (800c6a4 <_txe_byte_pool_create+0x13c>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	4313      	orrs	r3, r2
 800c668:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c66c:	d201      	bcs.n	800c672 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800c66e:	2313      	movs	r3, #19
 800c670:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c672:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c674:	2b00      	cmp	r3, #0
 800c676:	d106      	bne.n	800c686 <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	687a      	ldr	r2, [r7, #4]
 800c67c:	68b9      	ldr	r1, [r7, #8]
 800c67e:	68f8      	ldr	r0, [r7, #12]
 800c680:	f7fc fd36 	bl	80090f0 <_tx_byte_pool_create>
 800c684:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800c686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c688:	4618      	mov	r0, r3
 800c68a:	3748      	adds	r7, #72	@ 0x48
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}
 800c690:	20011a54 	.word	0x20011a54
 800c694:	200119ac 	.word	0x200119ac
 800c698:	200119b0 	.word	0x200119b0
 800c69c:	200119bc 	.word	0x200119bc
 800c6a0:	20011b04 	.word	0x20011b04
 800c6a4:	2000000c 	.word	0x2000000c

0800c6a8 <_txe_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_release(VOID *memory_ptr)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b086      	sub	sp, #24
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	617b      	str	r3, [r7, #20]

    /* First check the supplied memory pointer.  */
    if (memory_ptr == TX_NULL)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d102      	bne.n	800c6c0 <_txe_byte_release+0x18>
    {

        /* The byte memory pointer is invalid, return appropriate status.  */
        status =  TX_PTR_ERROR;
 800c6ba:	2303      	movs	r3, #3
 800c6bc:	617b      	str	r3, [r7, #20]
 800c6be:	e01d      	b.n	800c6fc <_txe_byte_release+0x54>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c6c0:	4b14      	ldr	r3, [pc, #80]	@ (800c714 <_txe_byte_release+0x6c>)
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	613b      	str	r3, [r7, #16]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	4a13      	ldr	r2, [pc, #76]	@ (800c718 <_txe_byte_release+0x70>)
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d101      	bne.n	800c6d2 <_txe_byte_release+0x2a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c6ce:	2313      	movs	r3, #19
 800c6d0:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c6d2:	f3ef 8305 	mrs	r3, IPSR
 800c6d6:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800c6d8:	68fa      	ldr	r2, [r7, #12]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c6da:	4b10      	ldr	r3, [pc, #64]	@ (800c71c <_txe_byte_release+0x74>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	4313      	orrs	r3, r2
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d00b      	beq.n	800c6fc <_txe_byte_release+0x54>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c6e4:	f3ef 8305 	mrs	r3, IPSR
 800c6e8:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800c6ea:	68ba      	ldr	r2, [r7, #8]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c6ec:	4b0b      	ldr	r3, [pc, #44]	@ (800c71c <_txe_byte_release+0x74>)
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	4313      	orrs	r3, r2
 800c6f2:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c6f6:	d201      	bcs.n	800c6fc <_txe_byte_release+0x54>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c6f8:	2313      	movs	r3, #19
 800c6fa:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c6fc:	697b      	ldr	r3, [r7, #20]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d103      	bne.n	800c70a <_txe_byte_release+0x62>
    {

        /* Call actual byte release function.  */
        status =  _tx_byte_release(memory_ptr);
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f7fc fe98 	bl	8009438 <_tx_byte_release>
 800c708:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800c70a:	697b      	ldr	r3, [r7, #20]
}
 800c70c:	4618      	mov	r0, r3
 800c70e:	3718      	adds	r7, #24
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}
 800c714:	200119bc 	.word	0x200119bc
 800c718:	20011b04 	.word	0x20011b04
 800c71c:	2000000c 	.word	0x2000000c

0800c720 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 800c720:	b580      	push	{r7, lr}
 800c722:	b092      	sub	sp, #72	@ 0x48
 800c724:	af00      	add	r7, sp, #0
 800c726:	60f8      	str	r0, [r7, #12]
 800c728:	60b9      	str	r1, [r7, #8]
 800c72a:	607a      	str	r2, [r7, #4]
 800c72c:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c72e:	2300      	movs	r3, #0
 800c730:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	2b00      	cmp	r3, #0
 800c736:	d102      	bne.n	800c73e <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c738:	231c      	movs	r3, #28
 800c73a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c73c:	e053      	b.n	800c7e6 <_txe_mutex_create+0xc6>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	2b34      	cmp	r3, #52	@ 0x34
 800c742:	d002      	beq.n	800c74a <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c744:	231c      	movs	r3, #28
 800c746:	647b      	str	r3, [r7, #68]	@ 0x44
 800c748:	e04d      	b.n	800c7e6 <_txe_mutex_create+0xc6>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c74a:	f3ef 8310 	mrs	r3, PRIMASK
 800c74e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c752:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c754:	b672      	cpsid	i
    return(int_posture);
 800c756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c758:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c75a:	4b3a      	ldr	r3, [pc, #232]	@ (800c844 <_txe_mutex_create+0x124>)
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	3301      	adds	r3, #1
 800c760:	4a38      	ldr	r2, [pc, #224]	@ (800c844 <_txe_mutex_create+0x124>)
 800c762:	6013      	str	r3, [r2, #0]
 800c764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c766:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c76a:	f383 8810 	msr	PRIMASK, r3
}
 800c76e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 800c770:	4b35      	ldr	r3, [pc, #212]	@ (800c848 <_txe_mutex_create+0x128>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800c776:	2300      	movs	r3, #0
 800c778:	643b      	str	r3, [r7, #64]	@ 0x40
 800c77a:	e009      	b.n	800c790 <_txe_mutex_create+0x70>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 800c77c:	68fa      	ldr	r2, [r7, #12]
 800c77e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c780:	429a      	cmp	r2, r3
 800c782:	d00b      	beq.n	800c79c <_txe_mutex_create+0x7c>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 800c784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c786:	6a1b      	ldr	r3, [r3, #32]
 800c788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 800c78a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c78c:	3301      	adds	r3, #1
 800c78e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c790:	4b2e      	ldr	r3, [pc, #184]	@ (800c84c <_txe_mutex_create+0x12c>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c796:	429a      	cmp	r2, r3
 800c798:	d3f0      	bcc.n	800c77c <_txe_mutex_create+0x5c>
 800c79a:	e000      	b.n	800c79e <_txe_mutex_create+0x7e>
                break;
 800c79c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c79e:	f3ef 8310 	mrs	r3, PRIMASK
 800c7a2:	623b      	str	r3, [r7, #32]
    return(posture);
 800c7a4:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800c7a6:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800c7a8:	b672      	cpsid	i
    return(int_posture);
 800c7aa:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800c7ac:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800c7ae:	4b25      	ldr	r3, [pc, #148]	@ (800c844 <_txe_mutex_create+0x124>)
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	3b01      	subs	r3, #1
 800c7b4:	4a23      	ldr	r2, [pc, #140]	@ (800c844 <_txe_mutex_create+0x124>)
 800c7b6:	6013      	str	r3, [r2, #0]
 800c7b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ba:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c7bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7be:	f383 8810 	msr	PRIMASK, r3
}
 800c7c2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800c7c4:	f7fe ffa8 	bl	800b718 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 800c7c8:	68fa      	ldr	r2, [r7, #12]
 800c7ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7cc:	429a      	cmp	r2, r3
 800c7ce:	d102      	bne.n	800c7d6 <_txe_mutex_create+0xb6>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 800c7d0:	231c      	movs	r3, #28
 800c7d2:	647b      	str	r3, [r7, #68]	@ 0x44
 800c7d4:	e007      	b.n	800c7e6 <_txe_mutex_create+0xc6>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	2b01      	cmp	r3, #1
 800c7da:	d004      	beq.n	800c7e6 <_txe_mutex_create+0xc6>
            {

                if (inherit != TX_NO_INHERIT)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	2b00      	cmp	r3, #0
 800c7e0:	d001      	beq.n	800c7e6 <_txe_mutex_create+0xc6>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 800c7e2:	231f      	movs	r3, #31
 800c7e4:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c7e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d11d      	bne.n	800c828 <_txe_mutex_create+0x108>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800c7ec:	4b18      	ldr	r3, [pc, #96]	@ (800c850 <_txe_mutex_create+0x130>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800c7f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c7f4:	4a17      	ldr	r2, [pc, #92]	@ (800c854 <_txe_mutex_create+0x134>)
 800c7f6:	4293      	cmp	r3, r2
 800c7f8:	d101      	bne.n	800c7fe <_txe_mutex_create+0xde>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800c7fa:	2313      	movs	r3, #19
 800c7fc:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c7fe:	f3ef 8305 	mrs	r3, IPSR
 800c802:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800c804:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c806:	4b14      	ldr	r3, [pc, #80]	@ (800c858 <_txe_mutex_create+0x138>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	4313      	orrs	r3, r2
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d00b      	beq.n	800c828 <_txe_mutex_create+0x108>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c810:	f3ef 8305 	mrs	r3, IPSR
 800c814:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c816:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c818:	4b0f      	ldr	r3, [pc, #60]	@ (800c858 <_txe_mutex_create+0x138>)
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	4313      	orrs	r3, r2
 800c81e:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c822:	d201      	bcs.n	800c828 <_txe_mutex_create+0x108>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c824:	2313      	movs	r3, #19
 800c826:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c828:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d105      	bne.n	800c83a <_txe_mutex_create+0x11a>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 800c82e:	687a      	ldr	r2, [r7, #4]
 800c830:	68b9      	ldr	r1, [r7, #8]
 800c832:	68f8      	ldr	r0, [r7, #12]
 800c834:	f7fd f852 	bl	80098dc <_tx_mutex_create>
 800c838:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800c83a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3748      	adds	r7, #72	@ 0x48
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}
 800c844:	20011a54 	.word	0x20011a54
 800c848:	2001199c 	.word	0x2001199c
 800c84c:	200119a0 	.word	0x200119a0
 800c850:	200119bc 	.word	0x200119bc
 800c854:	20011b04 	.word	0x20011b04
 800c858:	2000000c 	.word	0x2000000c

0800c85c <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b088      	sub	sp, #32
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
 800c864:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c866:	2300      	movs	r3, #0
 800c868:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d102      	bne.n	800c876 <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c870:	231c      	movs	r3, #28
 800c872:	61fb      	str	r3, [r7, #28]
 800c874:	e01f      	b.n	800c8b6 <_txe_mutex_get+0x5a>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	4a21      	ldr	r2, [pc, #132]	@ (800c900 <_txe_mutex_get+0xa4>)
 800c87c:	4293      	cmp	r3, r2
 800c87e:	d002      	beq.n	800c886 <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c880:	231c      	movs	r3, #28
 800c882:	61fb      	str	r3, [r7, #28]
 800c884:	e017      	b.n	800c8b6 <_txe_mutex_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d014      	beq.n	800c8b6 <_txe_mutex_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c88c:	f3ef 8305 	mrs	r3, IPSR
 800c890:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800c892:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c894:	4b1b      	ldr	r3, [pc, #108]	@ (800c904 <_txe_mutex_get+0xa8>)
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	4313      	orrs	r3, r2
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d002      	beq.n	800c8a4 <_txe_mutex_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800c89e:	2304      	movs	r3, #4
 800c8a0:	61fb      	str	r3, [r7, #28]
 800c8a2:	e008      	b.n	800c8b6 <_txe_mutex_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800c8a4:	4b18      	ldr	r3, [pc, #96]	@ (800c908 <_txe_mutex_get+0xac>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800c8aa:	69bb      	ldr	r3, [r7, #24]
 800c8ac:	4a17      	ldr	r2, [pc, #92]	@ (800c90c <_txe_mutex_get+0xb0>)
 800c8ae:	4293      	cmp	r3, r2
 800c8b0:	d101      	bne.n	800c8b6 <_txe_mutex_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800c8b2:	2304      	movs	r3, #4
 800c8b4:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c8b6:	69fb      	ldr	r3, [r7, #28]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d114      	bne.n	800c8e6 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c8bc:	f3ef 8305 	mrs	r3, IPSR
 800c8c0:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c8c2:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c8c4:	4b0f      	ldr	r3, [pc, #60]	@ (800c904 <_txe_mutex_get+0xa8>)
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	4313      	orrs	r3, r2
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d00b      	beq.n	800c8e6 <_txe_mutex_get+0x8a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c8ce:	f3ef 8305 	mrs	r3, IPSR
 800c8d2:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800c8d4:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c8d6:	4b0b      	ldr	r3, [pc, #44]	@ (800c904 <_txe_mutex_get+0xa8>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c8e0:	d201      	bcs.n	800c8e6 <_txe_mutex_get+0x8a>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c8e2:	2313      	movs	r3, #19
 800c8e4:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c8e6:	69fb      	ldr	r3, [r7, #28]
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d104      	bne.n	800c8f6 <_txe_mutex_get+0x9a>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 800c8ec:	6839      	ldr	r1, [r7, #0]
 800c8ee:	6878      	ldr	r0, [r7, #4]
 800c8f0:	f7fd f84e 	bl	8009990 <_tx_mutex_get>
 800c8f4:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800c8f6:	69fb      	ldr	r3, [r7, #28]
}
 800c8f8:	4618      	mov	r0, r3
 800c8fa:	3720      	adds	r7, #32
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	bd80      	pop	{r7, pc}
 800c900:	4d555445 	.word	0x4d555445
 800c904:	2000000c 	.word	0x2000000c
 800c908:	200119bc 	.word	0x200119bc
 800c90c:	20011b04 	.word	0x20011b04

0800c910 <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b086      	sub	sp, #24
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c918:	2300      	movs	r3, #0
 800c91a:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d102      	bne.n	800c928 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c922:	231c      	movs	r3, #28
 800c924:	617b      	str	r3, [r7, #20]
 800c926:	e01c      	b.n	800c962 <_txe_mutex_put+0x52>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	4a13      	ldr	r2, [pc, #76]	@ (800c97c <_txe_mutex_put+0x6c>)
 800c92e:	4293      	cmp	r3, r2
 800c930:	d002      	beq.n	800c938 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 800c932:	231c      	movs	r3, #28
 800c934:	617b      	str	r3, [r7, #20]
 800c936:	e014      	b.n	800c962 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c938:	f3ef 8305 	mrs	r3, IPSR
 800c93c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800c93e:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800c940:	4b0f      	ldr	r3, [pc, #60]	@ (800c980 <_txe_mutex_put+0x70>)
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	4313      	orrs	r3, r2
 800c946:	2b00      	cmp	r3, #0
 800c948:	d00b      	beq.n	800c962 <_txe_mutex_put+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800c94a:	f3ef 8305 	mrs	r3, IPSR
 800c94e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800c950:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800c952:	4b0b      	ldr	r3, [pc, #44]	@ (800c980 <_txe_mutex_put+0x70>)
 800c954:	681b      	ldr	r3, [r3, #0]
 800c956:	4313      	orrs	r3, r2
 800c958:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800c95c:	d201      	bcs.n	800c962 <_txe_mutex_put+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800c95e:	2313      	movs	r3, #19
 800c960:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d103      	bne.n	800c970 <_txe_mutex_put+0x60>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 800c968:	6878      	ldr	r0, [r7, #4]
 800c96a:	f7fd fa89 	bl	8009e80 <_tx_mutex_put>
 800c96e:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800c970:	697b      	ldr	r3, [r7, #20]
}
 800c972:	4618      	mov	r0, r3
 800c974:	3718      	adds	r7, #24
 800c976:	46bd      	mov	sp, r7
 800c978:	bd80      	pop	{r7, pc}
 800c97a:	bf00      	nop
 800c97c:	4d555445 	.word	0x4d555445
 800c980:	2000000c 	.word	0x2000000c

0800c984 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 800c984:	b580      	push	{r7, lr}
 800c986:	b094      	sub	sp, #80	@ 0x50
 800c988:	af02      	add	r7, sp, #8
 800c98a:	60f8      	str	r0, [r7, #12]
 800c98c:	60b9      	str	r1, [r7, #8]
 800c98e:	607a      	str	r2, [r7, #4]
 800c990:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800c992:	2300      	movs	r3, #0
 800c994:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d102      	bne.n	800c9a2 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800c99c:	2309      	movs	r3, #9
 800c99e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9a0:	e083      	b.n	800caaa <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 800c9a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9a4:	2b38      	cmp	r3, #56	@ 0x38
 800c9a6:	d002      	beq.n	800c9ae <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800c9a8:	2309      	movs	r3, #9
 800c9aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800c9ac:	e07d      	b.n	800caaa <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800c9ae:	f3ef 8310 	mrs	r3, PRIMASK
 800c9b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800c9b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800c9b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800c9b8:	b672      	cpsid	i
    return(int_posture);
 800c9ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800c9bc:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800c9be:	4b43      	ldr	r3, [pc, #268]	@ (800cacc <_txe_queue_create+0x148>)
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	3301      	adds	r3, #1
 800c9c4:	4a41      	ldr	r2, [pc, #260]	@ (800cacc <_txe_queue_create+0x148>)
 800c9c6:	6013      	str	r3, [r2, #0]
 800c9c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9ca:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800c9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c9ce:	f383 8810 	msr	PRIMASK, r3
}
 800c9d2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 800c9d4:	4b3e      	ldr	r3, [pc, #248]	@ (800cad0 <_txe_queue_create+0x14c>)
 800c9d6:	681b      	ldr	r3, [r3, #0]
 800c9d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800c9da:	2300      	movs	r3, #0
 800c9dc:	643b      	str	r3, [r7, #64]	@ 0x40
 800c9de:	e009      	b.n	800c9f4 <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	d00b      	beq.n	800ca00 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 800c9e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c9ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 800c9ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	643b      	str	r3, [r7, #64]	@ 0x40
 800c9f4:	4b37      	ldr	r3, [pc, #220]	@ (800cad4 <_txe_queue_create+0x150>)
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c9fa:	429a      	cmp	r2, r3
 800c9fc:	d3f0      	bcc.n	800c9e0 <_txe_queue_create+0x5c>
 800c9fe:	e000      	b.n	800ca02 <_txe_queue_create+0x7e>
                break;
 800ca00:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ca02:	f3ef 8310 	mrs	r3, PRIMASK
 800ca06:	623b      	str	r3, [r7, #32]
    return(posture);
 800ca08:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800ca0a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ca0c:	b672      	cpsid	i
    return(int_posture);
 800ca0e:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800ca10:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800ca12:	4b2e      	ldr	r3, [pc, #184]	@ (800cacc <_txe_queue_create+0x148>)
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	3b01      	subs	r3, #1
 800ca18:	4a2c      	ldr	r2, [pc, #176]	@ (800cacc <_txe_queue_create+0x148>)
 800ca1a:	6013      	str	r3, [r2, #0]
 800ca1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca1e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ca20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca22:	f383 8810 	msr	PRIMASK, r3
}
 800ca26:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800ca28:	f7fe fe76 	bl	800b718 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 800ca2c:	68fa      	ldr	r2, [r7, #12]
 800ca2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ca30:	429a      	cmp	r2, r3
 800ca32:	d102      	bne.n	800ca3a <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 800ca34:	2309      	movs	r3, #9
 800ca36:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca38:	e037      	b.n	800caaa <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d102      	bne.n	800ca46 <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 800ca40:	2303      	movs	r3, #3
 800ca42:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca44:	e031      	b.n	800caaa <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d102      	bne.n	800ca52 <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800ca4c:	2305      	movs	r3, #5
 800ca4e:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca50:	e02b      	b.n	800caaa <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	2b10      	cmp	r3, #16
 800ca56:	d902      	bls.n	800ca5e <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800ca58:	2305      	movs	r3, #5
 800ca5a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca5c:	e025      	b.n	800caaa <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 800ca5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ca60:	089b      	lsrs	r3, r3, #2
 800ca62:	687a      	ldr	r2, [r7, #4]
 800ca64:	429a      	cmp	r2, r3
 800ca66:	d902      	bls.n	800ca6e <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 800ca68:	2305      	movs	r3, #5
 800ca6a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ca6c:	e01d      	b.n	800caaa <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800ca6e:	4b1a      	ldr	r3, [pc, #104]	@ (800cad8 <_txe_queue_create+0x154>)
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800ca74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca76:	4a19      	ldr	r2, [pc, #100]	@ (800cadc <_txe_queue_create+0x158>)
 800ca78:	4293      	cmp	r3, r2
 800ca7a:	d101      	bne.n	800ca80 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ca7c:	2313      	movs	r3, #19
 800ca7e:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ca80:	f3ef 8305 	mrs	r3, IPSR
 800ca84:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800ca86:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800ca88:	4b15      	ldr	r3, [pc, #84]	@ (800cae0 <_txe_queue_create+0x15c>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	4313      	orrs	r3, r2
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d00b      	beq.n	800caaa <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ca92:	f3ef 8305 	mrs	r3, IPSR
 800ca96:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ca98:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800ca9a:	4b11      	ldr	r3, [pc, #68]	@ (800cae0 <_txe_queue_create+0x15c>)
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	4313      	orrs	r3, r2
 800caa0:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800caa4:	d201      	bcs.n	800caaa <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800caa6:	2313      	movs	r3, #19
 800caa8:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800caaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800caac:	2b00      	cmp	r3, #0
 800caae:	d108      	bne.n	800cac2 <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 800cab0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cab2:	9300      	str	r3, [sp, #0]
 800cab4:	683b      	ldr	r3, [r7, #0]
 800cab6:	687a      	ldr	r2, [r7, #4]
 800cab8:	68b9      	ldr	r1, [r7, #8]
 800caba:	68f8      	ldr	r0, [r7, #12]
 800cabc:	f7fd fc8a 	bl	800a3d4 <_tx_queue_create>
 800cac0:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800cac2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800cac4:	4618      	mov	r0, r3
 800cac6:	3748      	adds	r7, #72	@ 0x48
 800cac8:	46bd      	mov	sp, r7
 800caca:	bd80      	pop	{r7, pc}
 800cacc:	20011a54 	.word	0x20011a54
 800cad0:	2001198c 	.word	0x2001198c
 800cad4:	20011990 	.word	0x20011990
 800cad8:	200119bc 	.word	0x200119bc
 800cadc:	20011b04 	.word	0x20011b04
 800cae0:	2000000c 	.word	0x2000000c

0800cae4 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 800cae4:	b580      	push	{r7, lr}
 800cae6:	b088      	sub	sp, #32
 800cae8:	af00      	add	r7, sp, #0
 800caea:	60f8      	str	r0, [r7, #12]
 800caec:	60b9      	str	r1, [r7, #8]
 800caee:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800caf0:	2300      	movs	r3, #0
 800caf2:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d102      	bne.n	800cb00 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800cafa:	2309      	movs	r3, #9
 800cafc:	61fb      	str	r3, [r7, #28]
 800cafe:	e025      	b.n	800cb4c <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	4a18      	ldr	r2, [pc, #96]	@ (800cb68 <_txe_queue_receive+0x84>)
 800cb06:	4293      	cmp	r3, r2
 800cb08:	d002      	beq.n	800cb10 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800cb0a:	2309      	movs	r3, #9
 800cb0c:	61fb      	str	r3, [r7, #28]
 800cb0e:	e01d      	b.n	800cb4c <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 800cb10:	68bb      	ldr	r3, [r7, #8]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d102      	bne.n	800cb1c <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800cb16:	2303      	movs	r3, #3
 800cb18:	61fb      	str	r3, [r7, #28]
 800cb1a:	e017      	b.n	800cb4c <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800cb1c:	687b      	ldr	r3, [r7, #4]
 800cb1e:	2b00      	cmp	r3, #0
 800cb20:	d014      	beq.n	800cb4c <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cb22:	f3ef 8305 	mrs	r3, IPSR
 800cb26:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cb28:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cb2a:	4b10      	ldr	r3, [pc, #64]	@ (800cb6c <_txe_queue_receive+0x88>)
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	4313      	orrs	r3, r2
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d002      	beq.n	800cb3a <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800cb34:	2304      	movs	r3, #4
 800cb36:	61fb      	str	r3, [r7, #28]
 800cb38:	e008      	b.n	800cb4c <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800cb3a:	4b0d      	ldr	r3, [pc, #52]	@ (800cb70 <_txe_queue_receive+0x8c>)
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800cb40:	69bb      	ldr	r3, [r7, #24]
 800cb42:	4a0c      	ldr	r2, [pc, #48]	@ (800cb74 <_txe_queue_receive+0x90>)
 800cb44:	4293      	cmp	r3, r2
 800cb46:	d101      	bne.n	800cb4c <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800cb48:	2304      	movs	r3, #4
 800cb4a:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cb4c:	69fb      	ldr	r3, [r7, #28]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d105      	bne.n	800cb5e <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 800cb52:	687a      	ldr	r2, [r7, #4]
 800cb54:	68b9      	ldr	r1, [r7, #8]
 800cb56:	68f8      	ldr	r0, [r7, #12]
 800cb58:	f7fd fcb0 	bl	800a4bc <_tx_queue_receive>
 800cb5c:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800cb5e:	69fb      	ldr	r3, [r7, #28]
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	3720      	adds	r7, #32
 800cb64:	46bd      	mov	sp, r7
 800cb66:	bd80      	pop	{r7, pc}
 800cb68:	51554555 	.word	0x51554555
 800cb6c:	2000000c 	.word	0x2000000c
 800cb70:	200119bc 	.word	0x200119bc
 800cb74:	20011b04 	.word	0x20011b04

0800cb78 <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b088      	sub	sp, #32
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	60f8      	str	r0, [r7, #12]
 800cb80:	60b9      	str	r1, [r7, #8]
 800cb82:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cb84:	2300      	movs	r3, #0
 800cb86:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	2b00      	cmp	r3, #0
 800cb8c:	d102      	bne.n	800cb94 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800cb8e:	2309      	movs	r3, #9
 800cb90:	61fb      	str	r3, [r7, #28]
 800cb92:	e025      	b.n	800cbe0 <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	4a18      	ldr	r2, [pc, #96]	@ (800cbfc <_txe_queue_send+0x84>)
 800cb9a:	4293      	cmp	r3, r2
 800cb9c:	d002      	beq.n	800cba4 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800cb9e:	2309      	movs	r3, #9
 800cba0:	61fb      	str	r3, [r7, #28]
 800cba2:	e01d      	b.n	800cbe0 <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 800cba4:	68bb      	ldr	r3, [r7, #8]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d102      	bne.n	800cbb0 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800cbaa:	2303      	movs	r3, #3
 800cbac:	61fb      	str	r3, [r7, #28]
 800cbae:	e017      	b.n	800cbe0 <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d014      	beq.n	800cbe0 <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cbb6:	f3ef 8305 	mrs	r3, IPSR
 800cbba:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cbbc:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cbbe:	4b10      	ldr	r3, [pc, #64]	@ (800cc00 <_txe_queue_send+0x88>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	4313      	orrs	r3, r2
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d002      	beq.n	800cbce <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800cbc8:	2304      	movs	r3, #4
 800cbca:	61fb      	str	r3, [r7, #28]
 800cbcc:	e008      	b.n	800cbe0 <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800cbce:	4b0d      	ldr	r3, [pc, #52]	@ (800cc04 <_txe_queue_send+0x8c>)
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800cbd4:	69bb      	ldr	r3, [r7, #24]
 800cbd6:	4a0c      	ldr	r2, [pc, #48]	@ (800cc08 <_txe_queue_send+0x90>)
 800cbd8:	4293      	cmp	r3, r2
 800cbda:	d101      	bne.n	800cbe0 <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800cbdc:	2304      	movs	r3, #4
 800cbde:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cbe0:	69fb      	ldr	r3, [r7, #28]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d105      	bne.n	800cbf2 <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 800cbe6:	687a      	ldr	r2, [r7, #4]
 800cbe8:	68b9      	ldr	r1, [r7, #8]
 800cbea:	68f8      	ldr	r0, [r7, #12]
 800cbec:	f7fd fe2e 	bl	800a84c <_tx_queue_send>
 800cbf0:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 800cbf2:	69fb      	ldr	r3, [r7, #28]
}
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	3720      	adds	r7, #32
 800cbf8:	46bd      	mov	sp, r7
 800cbfa:	bd80      	pop	{r7, pc}
 800cbfc:	51554555 	.word	0x51554555
 800cc00:	2000000c 	.word	0x2000000c
 800cc04:	200119bc 	.word	0x200119bc
 800cc08:	20011b04 	.word	0x20011b04

0800cc0c <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b092      	sub	sp, #72	@ 0x48
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	60f8      	str	r0, [r7, #12]
 800cc14:	60b9      	str	r1, [r7, #8]
 800cc16:	607a      	str	r2, [r7, #4]
 800cc18:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d102      	bne.n	800cc2a <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cc24:	230c      	movs	r3, #12
 800cc26:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc28:	e054      	b.n	800ccd4 <_txe_semaphore_create+0xc8>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	2b1c      	cmp	r3, #28
 800cc2e:	d002      	beq.n	800cc36 <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cc30:	230c      	movs	r3, #12
 800cc32:	647b      	str	r3, [r7, #68]	@ 0x44
 800cc34:	e04e      	b.n	800ccd4 <_txe_semaphore_create+0xc8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cc36:	f3ef 8310 	mrs	r3, PRIMASK
 800cc3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800cc3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800cc3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800cc40:	b672      	cpsid	i
    return(int_posture);
 800cc42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800cc44:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800cc46:	4b36      	ldr	r3, [pc, #216]	@ (800cd20 <_txe_semaphore_create+0x114>)
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	4a34      	ldr	r2, [pc, #208]	@ (800cd20 <_txe_semaphore_create+0x114>)
 800cc4e:	6013      	str	r3, [r2, #0]
 800cc50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc52:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cc54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc56:	f383 8810 	msr	PRIMASK, r3
}
 800cc5a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 800cc5c:	4b31      	ldr	r3, [pc, #196]	@ (800cd24 <_txe_semaphore_create+0x118>)
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800cc62:	2300      	movs	r3, #0
 800cc64:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc66:	e009      	b.n	800cc7c <_txe_semaphore_create+0x70>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 800cc68:	68fa      	ldr	r2, [r7, #12]
 800cc6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc6c:	429a      	cmp	r2, r3
 800cc6e:	d00b      	beq.n	800cc88 <_txe_semaphore_create+0x7c>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 800cc70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc72:	695b      	ldr	r3, [r3, #20]
 800cc74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 800cc76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc78:	3301      	adds	r3, #1
 800cc7a:	643b      	str	r3, [r7, #64]	@ 0x40
 800cc7c:	4b2a      	ldr	r3, [pc, #168]	@ (800cd28 <_txe_semaphore_create+0x11c>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cc82:	429a      	cmp	r2, r3
 800cc84:	d3f0      	bcc.n	800cc68 <_txe_semaphore_create+0x5c>
 800cc86:	e000      	b.n	800cc8a <_txe_semaphore_create+0x7e>
                break;
 800cc88:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cc8a:	f3ef 8310 	mrs	r3, PRIMASK
 800cc8e:	623b      	str	r3, [r7, #32]
    return(posture);
 800cc90:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800cc92:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cc94:	b672      	cpsid	i
    return(int_posture);
 800cc96:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800cc98:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800cc9a:	4b21      	ldr	r3, [pc, #132]	@ (800cd20 <_txe_semaphore_create+0x114>)
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	3b01      	subs	r3, #1
 800cca0:	4a1f      	ldr	r2, [pc, #124]	@ (800cd20 <_txe_semaphore_create+0x114>)
 800cca2:	6013      	str	r3, [r2, #0]
 800cca4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cca6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccaa:	f383 8810 	msr	PRIMASK, r3
}
 800ccae:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800ccb0:	f7fe fd32 	bl	800b718 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 800ccb4:	68fa      	ldr	r2, [r7, #12]
 800ccb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccb8:	429a      	cmp	r2, r3
 800ccba:	d102      	bne.n	800ccc2 <_txe_semaphore_create+0xb6>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 800ccbc:	230c      	movs	r3, #12
 800ccbe:	647b      	str	r3, [r7, #68]	@ 0x44
 800ccc0:	e008      	b.n	800ccd4 <_txe_semaphore_create+0xc8>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800ccc2:	4b1a      	ldr	r3, [pc, #104]	@ (800cd2c <_txe_semaphore_create+0x120>)
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 800ccc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccca:	4a19      	ldr	r2, [pc, #100]	@ (800cd30 <_txe_semaphore_create+0x124>)
 800cccc:	4293      	cmp	r3, r2
 800ccce:	d101      	bne.n	800ccd4 <_txe_semaphore_create+0xc8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800ccd0:	2313      	movs	r3, #19
 800ccd2:	647b      	str	r3, [r7, #68]	@ 0x44
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ccd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d114      	bne.n	800cd04 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ccda:	f3ef 8305 	mrs	r3, IPSR
 800ccde:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800cce0:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cce2:	4b14      	ldr	r3, [pc, #80]	@ (800cd34 <_txe_semaphore_create+0x128>)
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	4313      	orrs	r3, r2
 800cce8:	2b00      	cmp	r3, #0
 800ccea:	d00b      	beq.n	800cd04 <_txe_semaphore_create+0xf8>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800ccec:	f3ef 8305 	mrs	r3, IPSR
 800ccf0:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800ccf2:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800ccf4:	4b0f      	ldr	r3, [pc, #60]	@ (800cd34 <_txe_semaphore_create+0x128>)
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	4313      	orrs	r3, r2
 800ccfa:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800ccfe:	d201      	bcs.n	800cd04 <_txe_semaphore_create+0xf8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800cd00:	2313      	movs	r3, #19
 800cd02:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cd04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d105      	bne.n	800cd16 <_txe_semaphore_create+0x10a>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	68b9      	ldr	r1, [r7, #8]
 800cd0e:	68f8      	ldr	r0, [r7, #12]
 800cd10:	f7fd ff44 	bl	800ab9c <_tx_semaphore_create>
 800cd14:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800cd16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800cd18:	4618      	mov	r0, r3
 800cd1a:	3748      	adds	r7, #72	@ 0x48
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bd80      	pop	{r7, pc}
 800cd20:	20011a54 	.word	0x20011a54
 800cd24:	20011984 	.word	0x20011984
 800cd28:	20011988 	.word	0x20011988
 800cd2c:	200119bc 	.word	0x200119bc
 800cd30:	20011b04 	.word	0x20011b04
 800cd34:	2000000c 	.word	0x2000000c

0800cd38 <_txe_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b086      	sub	sp, #24
 800cd3c:	af00      	add	r7, sp, #0
 800cd3e:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cd40:	2300      	movs	r3, #0
 800cd42:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d102      	bne.n	800cd50 <_txe_semaphore_delete+0x18>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cd4a:	230c      	movs	r3, #12
 800cd4c:	617b      	str	r3, [r7, #20]
 800cd4e:	e01c      	b.n	800cd8a <_txe_semaphore_delete+0x52>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	4a13      	ldr	r2, [pc, #76]	@ (800cda4 <_txe_semaphore_delete+0x6c>)
 800cd56:	4293      	cmp	r3, r2
 800cd58:	d002      	beq.n	800cd60 <_txe_semaphore_delete+0x28>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cd5a:	230c      	movs	r3, #12
 800cd5c:	617b      	str	r3, [r7, #20]
 800cd5e:	e014      	b.n	800cd8a <_txe_semaphore_delete+0x52>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cd60:	f3ef 8305 	mrs	r3, IPSR
 800cd64:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800cd66:	68fa      	ldr	r2, [r7, #12]
    {

        /* Check for invalid caller of this function.  */

        /* Is the caller an ISR or Initialization?  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cd68:	4b0f      	ldr	r3, [pc, #60]	@ (800cda8 <_txe_semaphore_delete+0x70>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	4313      	orrs	r3, r2
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d002      	beq.n	800cd78 <_txe_semaphore_delete+0x40>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800cd72:	2313      	movs	r3, #19
 800cd74:	617b      	str	r3, [r7, #20]
 800cd76:	e008      	b.n	800cd8a <_txe_semaphore_delete+0x52>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800cd78:	4b0c      	ldr	r3, [pc, #48]	@ (800cdac <_txe_semaphore_delete+0x74>)
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	613b      	str	r3, [r7, #16]

            /* Is the caller the system timer thread?  */
            if (thread_ptr == &_tx_timer_thread)
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	4a0b      	ldr	r2, [pc, #44]	@ (800cdb0 <_txe_semaphore_delete+0x78>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d101      	bne.n	800cd8a <_txe_semaphore_delete+0x52>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800cd86:	2313      	movs	r3, #19
 800cd88:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800cd8a:	697b      	ldr	r3, [r7, #20]
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d103      	bne.n	800cd98 <_txe_semaphore_delete+0x60>
    {

        /* Call actual semaphore delete function.  */
        status =  _tx_semaphore_delete(semaphore_ptr);
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f7fd ff55 	bl	800ac40 <_tx_semaphore_delete>
 800cd96:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800cd98:	697b      	ldr	r3, [r7, #20]
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3718      	adds	r7, #24
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}
 800cda2:	bf00      	nop
 800cda4:	53454d41 	.word	0x53454d41
 800cda8:	2000000c 	.word	0x2000000c
 800cdac:	200119bc 	.word	0x200119bc
 800cdb0:	20011b04 	.word	0x20011b04

0800cdb4 <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b086      	sub	sp, #24
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
 800cdbc:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d102      	bne.n	800cdce <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cdc8:	230c      	movs	r3, #12
 800cdca:	617b      	str	r3, [r7, #20]
 800cdcc:	e01f      	b.n	800ce0e <_txe_semaphore_get+0x5a>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	4a15      	ldr	r2, [pc, #84]	@ (800ce28 <_txe_semaphore_get+0x74>)
 800cdd4:	4293      	cmp	r3, r2
 800cdd6:	d002      	beq.n	800cdde <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800cdd8:	230c      	movs	r3, #12
 800cdda:	617b      	str	r3, [r7, #20]
 800cddc:	e017      	b.n	800ce0e <_txe_semaphore_get+0x5a>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d014      	beq.n	800ce0e <_txe_semaphore_get+0x5a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cde4:	f3ef 8305 	mrs	r3, IPSR
 800cde8:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 800cdea:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cdec:	4b0f      	ldr	r3, [pc, #60]	@ (800ce2c <_txe_semaphore_get+0x78>)
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	4313      	orrs	r3, r2
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d002      	beq.n	800cdfc <_txe_semaphore_get+0x48>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 800cdf6:	2304      	movs	r3, #4
 800cdf8:	617b      	str	r3, [r7, #20]
 800cdfa:	e008      	b.n	800ce0e <_txe_semaphore_get+0x5a>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800cdfc:	4b0c      	ldr	r3, [pc, #48]	@ (800ce30 <_txe_semaphore_get+0x7c>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 800ce02:	693b      	ldr	r3, [r7, #16]
 800ce04:	4a0b      	ldr	r2, [pc, #44]	@ (800ce34 <_txe_semaphore_get+0x80>)
 800ce06:	4293      	cmp	r3, r2
 800ce08:	d101      	bne.n	800ce0e <_txe_semaphore_get+0x5a>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800ce0a:	2304      	movs	r3, #4
 800ce0c:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800ce0e:	697b      	ldr	r3, [r7, #20]
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d104      	bne.n	800ce1e <_txe_semaphore_get+0x6a>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 800ce14:	6839      	ldr	r1, [r7, #0]
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f7fd ffa2 	bl	800ad60 <_tx_semaphore_get>
 800ce1c:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800ce1e:	697b      	ldr	r3, [r7, #20]
}
 800ce20:	4618      	mov	r0, r3
 800ce22:	3718      	adds	r7, #24
 800ce24:	46bd      	mov	sp, r7
 800ce26:	bd80      	pop	{r7, pc}
 800ce28:	53454d41 	.word	0x53454d41
 800ce2c:	2000000c 	.word	0x2000000c
 800ce30:	200119bc 	.word	0x200119bc
 800ce34:	20011b04 	.word	0x20011b04

0800ce38 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b084      	sub	sp, #16
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d102      	bne.n	800ce4c <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800ce46:	230c      	movs	r3, #12
 800ce48:	60fb      	str	r3, [r7, #12]
 800ce4a:	e00b      	b.n	800ce64 <_txe_semaphore_put+0x2c>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	681b      	ldr	r3, [r3, #0]
 800ce50:	4a07      	ldr	r2, [pc, #28]	@ (800ce70 <_txe_semaphore_put+0x38>)
 800ce52:	4293      	cmp	r3, r2
 800ce54:	d002      	beq.n	800ce5c <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 800ce56:	230c      	movs	r3, #12
 800ce58:	60fb      	str	r3, [r7, #12]
 800ce5a:	e003      	b.n	800ce64 <_txe_semaphore_put+0x2c>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 800ce5c:	6878      	ldr	r0, [r7, #4]
 800ce5e:	f7fe f811 	bl	800ae84 <_tx_semaphore_put>
 800ce62:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800ce64:	68fb      	ldr	r3, [r7, #12]
}
 800ce66:	4618      	mov	r0, r3
 800ce68:	3710      	adds	r7, #16
 800ce6a:	46bd      	mov	sp, r7
 800ce6c:	bd80      	pop	{r7, pc}
 800ce6e:	bf00      	nop
 800ce70:	53454d41 	.word	0x53454d41

0800ce74 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800ce74:	b580      	push	{r7, lr}
 800ce76:	b09a      	sub	sp, #104	@ 0x68
 800ce78:	af06      	add	r7, sp, #24
 800ce7a:	60f8      	str	r0, [r7, #12]
 800ce7c:	60b9      	str	r1, [r7, #8]
 800ce7e:	607a      	str	r2, [r7, #4]
 800ce80:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800ce82:	2300      	movs	r3, #0
 800ce84:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d102      	bne.n	800ce92 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800ce8c:	230e      	movs	r3, #14
 800ce8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce90:	e0bb      	b.n	800d00a <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800ce92:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce94:	2bb0      	cmp	r3, #176	@ 0xb0
 800ce96:	d002      	beq.n	800ce9e <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800ce98:	230e      	movs	r3, #14
 800ce9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ce9c:	e0b5      	b.n	800d00a <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ce9e:	f3ef 8310 	mrs	r3, PRIMASK
 800cea2:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800cea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800cea6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800cea8:	b672      	cpsid	i
    return(int_posture);
 800ceaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 800ceac:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800ceae:	4b64      	ldr	r3, [pc, #400]	@ (800d040 <_txe_thread_create+0x1cc>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	3301      	adds	r3, #1
 800ceb4:	4a62      	ldr	r2, [pc, #392]	@ (800d040 <_txe_thread_create+0x1cc>)
 800ceb6:	6013      	str	r3, [r2, #0]
 800ceb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ceba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cebe:	f383 8810 	msr	PRIMASK, r3
}
 800cec2:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800cec4:	2300      	movs	r3, #0
 800cec6:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 800cec8:	4b5e      	ldr	r3, [pc, #376]	@ (800d044 <_txe_thread_create+0x1d0>)
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800cece:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ced0:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800ced2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ced4:	3b01      	subs	r3, #1
 800ced6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ced8:	4413      	add	r3, r2
 800ceda:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 800cedc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cede:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800cee0:	2300      	movs	r3, #0
 800cee2:	647b      	str	r3, [r7, #68]	@ 0x44
 800cee4:	e02b      	b.n	800cf3e <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 800cee6:	68fa      	ldr	r2, [r7, #12]
 800cee8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ceea:	429a      	cmp	r2, r3
 800ceec:	d101      	bne.n	800cef2 <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800ceee:	2301      	movs	r3, #1
 800cef0:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800cef2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d028      	beq.n	800cf4a <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 800cef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cefa:	68db      	ldr	r3, [r3, #12]
 800cefc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cefe:	429a      	cmp	r2, r3
 800cf00:	d308      	bcc.n	800cf14 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800cf02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf04:	691b      	ldr	r3, [r3, #16]
 800cf06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	d203      	bcs.n	800cf14 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800cf10:	2301      	movs	r3, #1
 800cf12:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 800cf14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf16:	68db      	ldr	r3, [r3, #12]
 800cf18:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf1a:	429a      	cmp	r2, r3
 800cf1c:	d308      	bcc.n	800cf30 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 800cf1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf20:	691b      	ldr	r3, [r3, #16]
 800cf22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf24:	429a      	cmp	r2, r3
 800cf26:	d203      	bcs.n	800cf30 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 800cf28:	2300      	movs	r3, #0
 800cf2a:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800cf2c:	2301      	movs	r3, #1
 800cf2e:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 800cf30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf36:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800cf38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cf3a:	3301      	adds	r3, #1
 800cf3c:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf3e:	4b42      	ldr	r3, [pc, #264]	@ (800d048 <_txe_thread_create+0x1d4>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cf44:	429a      	cmp	r2, r3
 800cf46:	d3ce      	bcc.n	800cee6 <_txe_thread_create+0x72>
 800cf48:	e000      	b.n	800cf4c <_txe_thread_create+0xd8>
                break;
 800cf4a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800cf4c:	f3ef 8310 	mrs	r3, PRIMASK
 800cf50:	61fb      	str	r3, [r7, #28]
    return(posture);
 800cf52:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800cf54:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800cf56:	b672      	cpsid	i
    return(int_posture);
 800cf58:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800cf5a:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800cf5c:	4b38      	ldr	r3, [pc, #224]	@ (800d040 <_txe_thread_create+0x1cc>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	3b01      	subs	r3, #1
 800cf62:	4a37      	ldr	r2, [pc, #220]	@ (800d040 <_txe_thread_create+0x1cc>)
 800cf64:	6013      	str	r3, [r2, #0]
 800cf66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf68:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800cf6a:	6a3b      	ldr	r3, [r7, #32]
 800cf6c:	f383 8810 	msr	PRIMASK, r3
}
 800cf70:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800cf72:	f7fe fbd1 	bl	800b718 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800cf76:	68fa      	ldr	r2, [r7, #12]
 800cf78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf7a:	429a      	cmp	r2, r3
 800cf7c:	d102      	bne.n	800cf84 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 800cf7e:	230e      	movs	r3, #14
 800cf80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf82:	e042      	b.n	800d00a <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800cf84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d102      	bne.n	800cf90 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800cf8a:	2303      	movs	r3, #3
 800cf8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf8e:	e03c      	b.n	800d00a <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d102      	bne.n	800cf9c <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800cf96:	2303      	movs	r3, #3
 800cf98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf9a:	e036      	b.n	800d00a <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 800cf9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf9e:	2bc7      	cmp	r3, #199	@ 0xc7
 800cfa0:	d802      	bhi.n	800cfa8 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800cfa2:	2305      	movs	r3, #5
 800cfa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfa6:	e030      	b.n	800d00a <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 800cfa8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cfaa:	2b1f      	cmp	r3, #31
 800cfac:	d902      	bls.n	800cfb4 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 800cfae:	230f      	movs	r3, #15
 800cfb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfb2:	e02a      	b.n	800d00a <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800cfb4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800cfb6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cfb8:	429a      	cmp	r2, r3
 800cfba:	d902      	bls.n	800cfc2 <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 800cfbc:	2318      	movs	r3, #24
 800cfbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfc0:	e023      	b.n	800d00a <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800cfc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	d902      	bls.n	800cfce <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 800cfc8:	2310      	movs	r3, #16
 800cfca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cfcc:	e01d      	b.n	800d00a <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 800cfce:	4b1f      	ldr	r3, [pc, #124]	@ (800d04c <_txe_thread_create+0x1d8>)
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 800cfd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfd6:	4a1e      	ldr	r2, [pc, #120]	@ (800d050 <_txe_thread_create+0x1dc>)
 800cfd8:	4293      	cmp	r3, r2
 800cfda:	d101      	bne.n	800cfe0 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800cfdc:	2313      	movs	r3, #19
 800cfde:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cfe0:	f3ef 8305 	mrs	r3, IPSR
 800cfe4:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800cfe6:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800cfe8:	4b1a      	ldr	r3, [pc, #104]	@ (800d054 <_txe_thread_create+0x1e0>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	4313      	orrs	r3, r2
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d00b      	beq.n	800d00a <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800cff2:	f3ef 8305 	mrs	r3, IPSR
 800cff6:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800cff8:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800cffa:	4b16      	ldr	r3, [pc, #88]	@ (800d054 <_txe_thread_create+0x1e0>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	4313      	orrs	r3, r2
 800d000:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800d004:	d201      	bcs.n	800d00a <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800d006:	2313      	movs	r3, #19
 800d008:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800d00a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d112      	bne.n	800d036 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 800d010:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d012:	9305      	str	r3, [sp, #20]
 800d014:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d016:	9304      	str	r3, [sp, #16]
 800d018:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d01a:	9303      	str	r3, [sp, #12]
 800d01c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d01e:	9302      	str	r3, [sp, #8]
 800d020:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d022:	9301      	str	r3, [sp, #4]
 800d024:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d026:	9300      	str	r3, [sp, #0]
 800d028:	683b      	ldr	r3, [r7, #0]
 800d02a:	687a      	ldr	r2, [r7, #4]
 800d02c:	68b9      	ldr	r1, [r7, #8]
 800d02e:	68f8      	ldr	r0, [r7, #12]
 800d030:	f7fd ff80 	bl	800af34 <_tx_thread_create>
 800d034:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800d036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 800d038:	4618      	mov	r0, r3
 800d03a:	3750      	adds	r7, #80	@ 0x50
 800d03c:	46bd      	mov	sp, r7
 800d03e:	bd80      	pop	{r7, pc}
 800d040:	20011a54 	.word	0x20011a54
 800d044:	200119c4 	.word	0x200119c4
 800d048:	200119c8 	.word	0x200119c8
 800d04c:	200119bc 	.word	0x200119bc
 800d050:	20011b04 	.word	0x20011b04
 800d054:	2000000c 	.word	0x2000000c

0800d058 <_txe_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_delete(TX_THREAD *thread_ptr)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b084      	sub	sp, #16
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d060:	f3ef 8305 	mrs	r3, IPSR
 800d064:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800d066:	68ba      	ldr	r2, [r7, #8]

UINT        status;


    /* Check for invalid caller of this function.  */
    if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d068:	4b0f      	ldr	r3, [pc, #60]	@ (800d0a8 <_txe_thread_delete+0x50>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	4313      	orrs	r3, r2
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d002      	beq.n	800d078 <_txe_thread_delete+0x20>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800d072:	2313      	movs	r3, #19
 800d074:	60fb      	str	r3, [r7, #12]
 800d076:	e011      	b.n	800d09c <_txe_thread_delete+0x44>
    }

    /* Check for an invalid thread pointer.  */
    else if (thread_ptr == TX_NULL)
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d102      	bne.n	800d084 <_txe_thread_delete+0x2c>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d07e:	230e      	movs	r3, #14
 800d080:	60fb      	str	r3, [r7, #12]
 800d082:	e00b      	b.n	800d09c <_txe_thread_delete+0x44>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	4a08      	ldr	r2, [pc, #32]	@ (800d0ac <_txe_thread_delete+0x54>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d002      	beq.n	800d094 <_txe_thread_delete+0x3c>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d08e:	230e      	movs	r3, #14
 800d090:	60fb      	str	r3, [r7, #12]
 800d092:	e003      	b.n	800d09c <_txe_thread_delete+0x44>
    }
    else
    {

        /* Call actual thread delete function.  */
        status =  _tx_thread_delete(thread_ptr);
 800d094:	6878      	ldr	r0, [r7, #4]
 800d096:	f7fe f843 	bl	800b120 <_tx_thread_delete>
 800d09a:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800d09c:	68fb      	ldr	r3, [r7, #12]
}
 800d09e:	4618      	mov	r0, r3
 800d0a0:	3710      	adds	r7, #16
 800d0a2:	46bd      	mov	sp, r7
 800d0a4:	bd80      	pop	{r7, pc}
 800d0a6:	bf00      	nop
 800d0a8:	2000000c 	.word	0x2000000c
 800d0ac:	54485244 	.word	0x54485244

0800d0b0 <_txe_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b08c      	sub	sp, #48	@ 0x30
 800d0b4:	af06      	add	r7, sp, #24
 800d0b6:	60f8      	str	r0, [r7, #12]
 800d0b8:	60b9      	str	r1, [r7, #8]
 800d0ba:	607a      	str	r2, [r7, #4]
 800d0bc:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	2b00      	cmp	r3, #0
 800d0c2:	d102      	bne.n	800d0ca <_txe_thread_info_get+0x1a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d0c4:	230e      	movs	r3, #14
 800d0c6:	617b      	str	r3, [r7, #20]
 800d0c8:	e018      	b.n	800d0fc <_txe_thread_info_get+0x4c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	4a0e      	ldr	r2, [pc, #56]	@ (800d108 <_txe_thread_info_get+0x58>)
 800d0d0:	4293      	cmp	r3, r2
 800d0d2:	d002      	beq.n	800d0da <_txe_thread_info_get+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d0d4:	230e      	movs	r3, #14
 800d0d6:	617b      	str	r3, [r7, #20]
 800d0d8:	e010      	b.n	800d0fc <_txe_thread_info_get+0x4c>
    }
    else
    {

        /* Call the actual thread information get service.  */
        status =  _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold,
 800d0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d0dc:	9304      	str	r3, [sp, #16]
 800d0de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0e0:	9303      	str	r3, [sp, #12]
 800d0e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0e4:	9302      	str	r3, [sp, #8]
 800d0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0e8:	9301      	str	r3, [sp, #4]
 800d0ea:	6a3b      	ldr	r3, [r7, #32]
 800d0ec:	9300      	str	r3, [sp, #0]
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	687a      	ldr	r2, [r7, #4]
 800d0f2:	68b9      	ldr	r1, [r7, #8]
 800d0f4:	68f8      	ldr	r0, [r7, #12]
 800d0f6:	f7fe f88b 	bl	800b210 <_tx_thread_info_get>
 800d0fa:	6178      	str	r0, [r7, #20]
                            time_slice, next_thread, next_suspended_thread);
    }

    /* Return completion status.  */
    return(status);
 800d0fc:	697b      	ldr	r3, [r7, #20]
}
 800d0fe:	4618      	mov	r0, r3
 800d100:	3718      	adds	r7, #24
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	bf00      	nop
 800d108:	54485244 	.word	0x54485244

0800d10c <_txe_thread_priority_change>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_priority_change(TX_THREAD *thread_ptr, UINT new_priority, UINT *old_priority)
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b086      	sub	sp, #24
 800d110:	af00      	add	r7, sp, #0
 800d112:	60f8      	str	r0, [r7, #12]
 800d114:	60b9      	str	r1, [r7, #8]
 800d116:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d102      	bne.n	800d124 <_txe_thread_priority_change+0x18>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d11e:	230e      	movs	r3, #14
 800d120:	617b      	str	r3, [r7, #20]
 800d122:	e025      	b.n	800d170 <_txe_thread_priority_change+0x64>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	4a14      	ldr	r2, [pc, #80]	@ (800d17c <_txe_thread_priority_change+0x70>)
 800d12a:	4293      	cmp	r3, r2
 800d12c:	d002      	beq.n	800d134 <_txe_thread_priority_change+0x28>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d12e:	230e      	movs	r3, #14
 800d130:	617b      	str	r3, [r7, #20]
 800d132:	e01d      	b.n	800d170 <_txe_thread_priority_change+0x64>
    }

    /* Check for a valid old priority pointer.  */
    else if (old_priority == TX_NULL)
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d102      	bne.n	800d140 <_txe_thread_priority_change+0x34>
    {

        /* Invalid destination pointer, return appropriate error code.  */
        status =  TX_PTR_ERROR;
 800d13a:	2303      	movs	r3, #3
 800d13c:	617b      	str	r3, [r7, #20]
 800d13e:	e017      	b.n	800d170 <_txe_thread_priority_change+0x64>
    }

    /* Determine if the priority is legal.  */
    else if (new_priority >= ((UINT) TX_MAX_PRIORITIES))
 800d140:	68bb      	ldr	r3, [r7, #8]
 800d142:	2b1f      	cmp	r3, #31
 800d144:	d902      	bls.n	800d14c <_txe_thread_priority_change+0x40>
    {

        /* Return an error status.  */
        status =  TX_PRIORITY_ERROR;
 800d146:	230f      	movs	r3, #15
 800d148:	617b      	str	r3, [r7, #20]
 800d14a:	e011      	b.n	800d170 <_txe_thread_priority_change+0x64>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d14c:	f3ef 8305 	mrs	r3, IPSR
 800d150:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800d152:	693a      	ldr	r2, [r7, #16]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d154:	4b0a      	ldr	r3, [pc, #40]	@ (800d180 <_txe_thread_priority_change+0x74>)
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	4313      	orrs	r3, r2
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d002      	beq.n	800d164 <_txe_thread_priority_change+0x58>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800d15e:	2313      	movs	r3, #19
 800d160:	617b      	str	r3, [r7, #20]
 800d162:	e005      	b.n	800d170 <_txe_thread_priority_change+0x64>
    }
    else
    {

        /* Call actual change thread priority function.  */
        status =  _tx_thread_priority_change(thread_ptr, new_priority, old_priority);
 800d164:	687a      	ldr	r2, [r7, #4]
 800d166:	68b9      	ldr	r1, [r7, #8]
 800d168:	68f8      	ldr	r0, [r7, #12]
 800d16a:	f7fe f8e5 	bl	800b338 <_tx_thread_priority_change>
 800d16e:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 800d170:	697b      	ldr	r3, [r7, #20]
}
 800d172:	4618      	mov	r0, r3
 800d174:	3718      	adds	r7, #24
 800d176:	46bd      	mov	sp, r7
 800d178:	bd80      	pop	{r7, pc}
 800d17a:	bf00      	nop
 800d17c:	54485244 	.word	0x54485244
 800d180:	2000000c 	.word	0x2000000c

0800d184 <_txe_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _txe_thread_relinquish(VOID)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b082      	sub	sp, #8
 800d188:	af00      	add	r7, sp, #0

TX_THREAD   *current_thread;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 800d18a:	4b0a      	ldr	r3, [pc, #40]	@ (800d1b4 <_txe_thread_relinquish+0x30>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	607b      	str	r3, [r7, #4]

    /* Make sure a thread is executing.  */
    if (current_thread != TX_NULL)
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d00a      	beq.n	800d1ac <_txe_thread_relinquish+0x28>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d196:	f3ef 8305 	mrs	r3, IPSR
 800d19a:	603b      	str	r3, [r7, #0]
    return(ipsr_value);
 800d19c:	683a      	ldr	r2, [r7, #0]
    {

        /* Now make sure the call is not from an ISR or Initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 800d19e:	4b06      	ldr	r3, [pc, #24]	@ (800d1b8 <_txe_thread_relinquish+0x34>)
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	4313      	orrs	r3, r2
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d101      	bne.n	800d1ac <_txe_thread_relinquish+0x28>
        {

            /* Okay to call the real relinquish function.  */
            _tx_thread_relinquish();
 800d1a8:	f7fe f984 	bl	800b4b4 <_tx_thread_relinquish>
        }
    }
}
 800d1ac:	bf00      	nop
 800d1ae:	3708      	adds	r7, #8
 800d1b0:	46bd      	mov	sp, r7
 800d1b2:	bd80      	pop	{r7, pc}
 800d1b4:	200119bc 	.word	0x200119bc
 800d1b8:	2000000c 	.word	0x2000000c

0800d1bc <_txe_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_terminate(TX_THREAD *thread_ptr)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b084      	sub	sp, #16
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d102      	bne.n	800d1d0 <_txe_thread_terminate+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d1ca:	230e      	movs	r3, #14
 800d1cc:	60fb      	str	r3, [r7, #12]
 800d1ce:	e017      	b.n	800d200 <_txe_thread_terminate+0x44>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	4a0d      	ldr	r2, [pc, #52]	@ (800d20c <_txe_thread_terminate+0x50>)
 800d1d6:	4293      	cmp	r3, r2
 800d1d8:	d002      	beq.n	800d1e0 <_txe_thread_terminate+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 800d1da:	230e      	movs	r3, #14
 800d1dc:	60fb      	str	r3, [r7, #12]
 800d1de:	e00f      	b.n	800d200 <_txe_thread_terminate+0x44>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800d1e0:	f3ef 8305 	mrs	r3, IPSR
 800d1e4:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 800d1e6:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800d1e8:	4b09      	ldr	r3, [pc, #36]	@ (800d210 <_txe_thread_terminate+0x54>)
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	4313      	orrs	r3, r2
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d002      	beq.n	800d1f8 <_txe_thread_terminate+0x3c>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 800d1f2:	2313      	movs	r3, #19
 800d1f4:	60fb      	str	r3, [r7, #12]
 800d1f6:	e003      	b.n	800d200 <_txe_thread_terminate+0x44>
    }
    else
    {

        /* Call actual thread terminate function.  */
        status =  _tx_thread_terminate(thread_ptr);
 800d1f8:	6878      	ldr	r0, [r7, #4]
 800d1fa:	f7fe fcdf 	bl	800bbbc <_tx_thread_terminate>
 800d1fe:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 800d200:	68fb      	ldr	r3, [r7, #12]
}
 800d202:	4618      	mov	r0, r3
 800d204:	3710      	adds	r7, #16
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}
 800d20a:	bf00      	nop
 800d20c:	54485244 	.word	0x54485244
 800d210:	2000000c 	.word	0x2000000c

0800d214 <_ux_host_stack_bandwidth_check>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_bandwidth_check(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800d214:	b580      	push	{r7, lr}
 800d216:	b08e      	sub	sp, #56	@ 0x38
 800d218:	af00      	add	r7, sp, #0
 800d21a:	6078      	str	r0, [r7, #4]
 800d21c:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800d21e:	2300      	movs	r3, #0
 800d220:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800d222:	4a6a      	ldr	r2, [pc, #424]	@ (800d3cc <_ux_host_stack_bandwidth_check+0x1b8>)
 800d224:	f107 030c 	add.w	r3, r7, #12
 800d228:	ca07      	ldmia	r2, {r0, r1, r2}
 800d22a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800d22e:	683b      	ldr	r3, [r7, #0]
 800d230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d232:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800d234:	683b      	ldr	r3, [r7, #0]
 800d236:	69db      	ldr	r3, [r3, #28]
 800d238:	b29b      	uxth	r3, r3
 800d23a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d23e:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800d240:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d242:	4613      	mov	r3, r2
 800d244:	00db      	lsls	r3, r3, #3
 800d246:	1a9b      	subs	r3, r3, r2
 800d248:	3305      	adds	r3, #5
 800d24a:	4a61      	ldr	r2, [pc, #388]	@ (800d3d0 <_ux_host_stack_bandwidth_check+0x1bc>)
 800d24c:	fb82 1203 	smull	r1, r2, r2, r3
 800d250:	17db      	asrs	r3, r3, #31
 800d252:	1ad3      	subs	r3, r2, r3
 800d254:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800d256:	683b      	ldr	r3, [r7, #0]
 800d258:	699b      	ldr	r3, [r3, #24]
 800d25a:	f003 0203 	and.w	r2, r3, #3
 800d25e:	6a3b      	ldr	r3, [r7, #32]
 800d260:	6919      	ldr	r1, [r3, #16]
 800d262:	4613      	mov	r3, r2
 800d264:	005b      	lsls	r3, r3, #1
 800d266:	4413      	add	r3, r2
 800d268:	3338      	adds	r3, #56	@ 0x38
 800d26a:	443b      	add	r3, r7
 800d26c:	440b      	add	r3, r1
 800d26e:	3b2c      	subs	r3, #44	@ 0x2c
 800d270:	781b      	ldrb	r3, [r3, #0]
 800d272:	461a      	mov	r2, r3
 800d274:	69fb      	ldr	r3, [r7, #28]
 800d276:	4413      	add	r3, r2
 800d278:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800d27a:	69fb      	ldr	r3, [r7, #28]
 800d27c:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d27e:	6a3b      	ldr	r3, [r7, #32]
 800d280:	691b      	ldr	r3, [r3, #16]
 800d282:	2b02      	cmp	r3, #2
 800d284:	d10a      	bne.n	800d29c <_ux_host_stack_bandwidth_check+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800d286:	683b      	ldr	r3, [r7, #0]
 800d288:	69db      	ldr	r3, [r3, #28]
 800d28a:	0adb      	lsrs	r3, r3, #11
 800d28c:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800d290:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800d292:	b29b      	uxth	r3, r3
 800d294:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d296:	fb12 f303 	smulbb	r3, r2, r3
 800d29a:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d2a6:	d017      	beq.n	800d2d8 <_ux_host_stack_bandwidth_check+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d2a8:	6a3b      	ldr	r3, [r7, #32]
 800d2aa:	691b      	ldr	r3, [r3, #16]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d106      	bne.n	800d2be <_ux_host_stack_bandwidth_check+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 800d2b0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	0092      	lsls	r2, r2, #2
 800d2b6:	4413      	add	r3, r2
 800d2b8:	00db      	lsls	r3, r3, #3
 800d2ba:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d2bc:	e018      	b.n	800d2f0 <_ux_host_stack_bandwidth_check+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 800d2be:	6a3b      	ldr	r3, [r7, #32]
 800d2c0:	691b      	ldr	r3, [r3, #16]
 800d2c2:	2b01      	cmp	r3, #1
 800d2c4:	d105      	bne.n	800d2d2 <_ux_host_stack_bandwidth_check+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 800d2c6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d2c8:	461a      	mov	r2, r3
 800d2ca:	0092      	lsls	r2, r2, #2
 800d2cc:	4413      	add	r3, r2
 800d2ce:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d2d0:	e00e      	b.n	800d2f0 <_ux_host_stack_bandwidth_check+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d2d2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d2d4:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d2d6:	e00b      	b.n	800d2f0 <_ux_host_stack_bandwidth_check+0xdc>
        }
    }
    else        
    {

        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d2d8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d2da:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d2dc:	6a3b      	ldr	r3, [r7, #32]
 800d2de:	691b      	ldr	r3, [r3, #16]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d103      	bne.n	800d2ec <_ux_host_stack_bandwidth_check+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 800d2e4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d2e6:	00db      	lsls	r3, r3, #3
 800d2e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d2ea:	e001      	b.n	800d2f0 <_ux_host_stack_bandwidth_check+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 800d2ec:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d2ee:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Do we have enough on the bus for this new endpoint?  */
    if (hcd -> ux_hcd_available_bandwidth < hcd_bandwidth_claimed)
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800d2f6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d2f8:	429a      	cmp	r2, r3
 800d2fa:	d206      	bcs.n	800d30a <_ux_host_stack_bandwidth_check+0xf6>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800d2fc:	2241      	movs	r2, #65	@ 0x41
 800d2fe:	2104      	movs	r1, #4
 800d300:	2002      	movs	r0, #2
 800d302:	f001 ffed 	bl	800f2e0 <_ux_system_error_handler>

        return(UX_NO_BANDWIDTH_AVAILABLE);
 800d306:	2341      	movs	r3, #65	@ 0x41
 800d308:	e05c      	b.n	800d3c4 <_ux_host_stack_bandwidth_check+0x1b0>
    }
    
    /* We need to take care of the case where the endpoint belongs to a USB 1.1 
       device that sits behind a 2.0 hub. We ignore cases where the device 
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 800d30a:	6a3b      	ldr	r3, [r7, #32]
 800d30c:	691b      	ldr	r3, [r3, #16]
 800d30e:	2b02      	cmp	r3, #2
 800d310:	d005      	beq.n	800d31e <_ux_host_stack_bandwidth_check+0x10a>
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d31c:	d001      	beq.n	800d322 <_ux_host_stack_bandwidth_check+0x10e>
    {

        /* The device is high speed, therefore no need for TT.  */
        return(UX_SUCCESS);
 800d31e:	2300      	movs	r3, #0
 800d320:	e050      	b.n	800d3c4 <_ux_host_stack_bandwidth_check+0x1b0>
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 800d322:	6a3b      	ldr	r3, [r7, #32]
 800d324:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d328:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 800d32a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d101      	bne.n	800d334 <_ux_host_stack_bandwidth_check+0x120>
    {

        /* We are at the root, this controller must support 1.1 then! */
        return(UX_SUCCESS);    
 800d330:	2300      	movs	r3, #0
 800d332:	e047      	b.n	800d3c4 <_ux_host_stack_bandwidth_check+0x1b0>

    /* We get here when the parent is a hub. The problem occurs when the hub is itself 
       connected to a chain of hubs. We need to find the first 2.0 hub parent to this 
       chain to check the TT. We need to remember the port on which the first 1.1 
       device is hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 800d334:	6a3b      	ldr	r3, [r7, #32]
 800d336:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d33a:	3b01      	subs	r3, #1
 800d33c:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 800d33e:	e03d      	b.n	800d3bc <_ux_host_stack_bandwidth_check+0x1a8>
    {

        /* Determine if the device is high speed.  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d342:	691b      	ldr	r3, [r3, #16]
 800d344:	2b02      	cmp	r3, #2
 800d346:	d130      	bne.n	800d3aa <_ux_host_stack_bandwidth_check+0x196>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port 
               mapping bit.  */
            port_map = (ULONG)(1 << port_index);
 800d348:	2201      	movs	r2, #1
 800d34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d34c:	fa02 f303 	lsl.w	r3, r2, r3
 800d350:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.  */
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800d352:	2300      	movs	r3, #0
 800d354:	627b      	str	r3, [r7, #36]	@ 0x24
 800d356:	e01e      	b.n	800d396 <_ux_host_stack_bandwidth_check+0x182>
            {

                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800d358:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d35c:	3323      	adds	r3, #35	@ 0x23
 800d35e:	00db      	lsls	r3, r3, #3
 800d360:	4413      	add	r3, r2
 800d362:	685a      	ldr	r2, [r3, #4]
 800d364:	69bb      	ldr	r3, [r7, #24]
 800d366:	4013      	ands	r3, r2
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d011      	beq.n	800d390 <_ux_host_stack_bandwidth_check+0x17c>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    if (parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth < tt_bandwidth_claimed)
 800d36c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d36e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d370:	3323      	adds	r3, #35	@ 0x23
 800d372:	00db      	lsls	r3, r3, #3
 800d374:	4413      	add	r3, r2
 800d376:	689a      	ldr	r2, [r3, #8]
 800d378:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d37a:	429a      	cmp	r2, r3
 800d37c:	d206      	bcs.n	800d38c <_ux_host_stack_bandwidth_check+0x178>

                        /* If trace is enabled, insert this event into the trace buffer.  */
                        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

                        /* Error trap. */
                        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800d37e:	2241      	movs	r2, #65	@ 0x41
 800d380:	2104      	movs	r1, #4
 800d382:	2002      	movs	r0, #2
 800d384:	f001 ffac 	bl	800f2e0 <_ux_system_error_handler>

                        return(UX_NO_BANDWIDTH_AVAILABLE);
 800d388:	2341      	movs	r3, #65	@ 0x41
 800d38a:	e01b      	b.n	800d3c4 <_ux_host_stack_bandwidth_check+0x1b0>
                    }
                                            
                    else
                        return(UX_SUCCESS);
 800d38c:	2300      	movs	r3, #0
 800d38e:	e019      	b.n	800d3c4 <_ux_host_stack_bandwidth_check+0x1b0>
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800d390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d392:	3301      	adds	r3, #1
 800d394:	627b      	str	r3, [r7, #36]	@ 0x24
 800d396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d398:	2b07      	cmp	r3, #7
 800d39a:	d9dd      	bls.n	800d358 <_ux_host_stack_bandwidth_check+0x144>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_BANDWIDTH_AVAILABLE, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800d39c:	2241      	movs	r2, #65	@ 0x41
 800d39e:	2104      	movs	r1, #4
 800d3a0:	2002      	movs	r0, #2
 800d3a2:	f001 ff9d 	bl	800f2e0 <_ux_system_error_handler>

            /* We should never get here !!!!! */
            return(UX_NO_BANDWIDTH_AVAILABLE);
 800d3a6:	2341      	movs	r3, #65	@ 0x41
 800d3a8:	e00c      	b.n	800d3c4 <_ux_host_stack_bandwidth_check+0x1b0>
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 800d3aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3ac:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d3b0:	3b01      	subs	r3, #1
 800d3b2:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 800d3b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3b6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d3ba:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 800d3bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d1be      	bne.n	800d340 <_ux_host_stack_bandwidth_check+0x12c>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got to the root port.  */
    return(UX_SUCCESS);
 800d3c2:	2300      	movs	r3, #0
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3738      	adds	r7, #56	@ 0x38
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}
 800d3cc:	08013a84 	.word	0x08013a84
 800d3d0:	2aaaaaab 	.word	0x2aaaaaab

0800d3d4 <_ux_host_stack_bandwidth_claim>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_bandwidth_claim(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800d3d4:	b480      	push	{r7}
 800d3d6:	b08f      	sub	sp, #60	@ 0x3c
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	6078      	str	r0, [r7, #4]
 800d3dc:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800d3de:	2300      	movs	r3, #0
 800d3e0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800d3e2:	4a61      	ldr	r2, [pc, #388]	@ (800d568 <_ux_host_stack_bandwidth_claim+0x194>)
 800d3e4:	f107 030c 	add.w	r3, r7, #12
 800d3e8:	ca07      	ldmia	r2, {r0, r1, r2}
 800d3ea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800d3ee:	683b      	ldr	r3, [r7, #0]
 800d3f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3f2:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	69db      	ldr	r3, [r3, #28]
 800d3f8:	b29b      	uxth	r3, r3
 800d3fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d3fe:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800d400:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d402:	4613      	mov	r3, r2
 800d404:	00db      	lsls	r3, r3, #3
 800d406:	1a9b      	subs	r3, r3, r2
 800d408:	3305      	adds	r3, #5
 800d40a:	4a58      	ldr	r2, [pc, #352]	@ (800d56c <_ux_host_stack_bandwidth_claim+0x198>)
 800d40c:	fb82 1203 	smull	r1, r2, r2, r3
 800d410:	17db      	asrs	r3, r3, #31
 800d412:	1ad3      	subs	r3, r2, r3
 800d414:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800d416:	683b      	ldr	r3, [r7, #0]
 800d418:	699b      	ldr	r3, [r3, #24]
 800d41a:	f003 0203 	and.w	r2, r3, #3
 800d41e:	6a3b      	ldr	r3, [r7, #32]
 800d420:	6919      	ldr	r1, [r3, #16]
 800d422:	4613      	mov	r3, r2
 800d424:	005b      	lsls	r3, r3, #1
 800d426:	4413      	add	r3, r2
 800d428:	3338      	adds	r3, #56	@ 0x38
 800d42a:	443b      	add	r3, r7
 800d42c:	440b      	add	r3, r1
 800d42e:	3b2c      	subs	r3, #44	@ 0x2c
 800d430:	781b      	ldrb	r3, [r3, #0]
 800d432:	461a      	mov	r2, r3
 800d434:	69fb      	ldr	r3, [r7, #28]
 800d436:	4413      	add	r3, r2
 800d438:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800d43a:	69fb      	ldr	r3, [r7, #28]
 800d43c:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d43e:	6a3b      	ldr	r3, [r7, #32]
 800d440:	691b      	ldr	r3, [r3, #16]
 800d442:	2b02      	cmp	r3, #2
 800d444:	d10a      	bne.n	800d45c <_ux_host_stack_bandwidth_claim+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	69db      	ldr	r3, [r3, #28]
 800d44a:	0adb      	lsrs	r3, r3, #11
 800d44c:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800d450:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800d452:	b29b      	uxth	r3, r3
 800d454:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d456:	fb12 f303 	smulbb	r3, r2, r3
 800d45a:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d462:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d466:	d017      	beq.n	800d498 <_ux_host_stack_bandwidth_claim+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d468:	6a3b      	ldr	r3, [r7, #32]
 800d46a:	691b      	ldr	r3, [r3, #16]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d106      	bne.n	800d47e <_ux_host_stack_bandwidth_claim+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 800d470:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d472:	461a      	mov	r2, r3
 800d474:	0092      	lsls	r2, r2, #2
 800d476:	4413      	add	r3, r2
 800d478:	00db      	lsls	r3, r3, #3
 800d47a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d47c:	e018      	b.n	800d4b0 <_ux_host_stack_bandwidth_claim+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 800d47e:	6a3b      	ldr	r3, [r7, #32]
 800d480:	691b      	ldr	r3, [r3, #16]
 800d482:	2b01      	cmp	r3, #1
 800d484:	d105      	bne.n	800d492 <_ux_host_stack_bandwidth_claim+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 800d486:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d488:	461a      	mov	r2, r3
 800d48a:	0092      	lsls	r2, r2, #2
 800d48c:	4413      	add	r3, r2
 800d48e:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d490:	e00e      	b.n	800d4b0 <_ux_host_stack_bandwidth_claim+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d492:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d494:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d496:	e00b      	b.n	800d4b0 <_ux_host_stack_bandwidth_claim+0xdc>
        }
    }
    else        
    {

        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d498:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d49a:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d49c:	6a3b      	ldr	r3, [r7, #32]
 800d49e:	691b      	ldr	r3, [r3, #16]
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d103      	bne.n	800d4ac <_ux_host_stack_bandwidth_claim+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 800d4a4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d4a6:	00db      	lsls	r3, r3, #3
 800d4a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d4aa:	e001      	b.n	800d4b0 <_ux_host_stack_bandwidth_claim+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 800d4ac:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d4ae:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Allocate the HCD bandwidth, since it's already checked by _bandwidth_check.  */
    hcd -> ux_hcd_available_bandwidth -=  hcd_bandwidth_claimed;
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800d4b6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d4b8:	1ad2      	subs	r2, r2, r3
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* We need to take care of the case where the endpoint belongs to a USB 1.1
       device that sits behind a 2.0 hub. We ignore cases where the device
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 800d4c0:	6a3b      	ldr	r3, [r7, #32]
 800d4c2:	691b      	ldr	r3, [r3, #16]
 800d4c4:	2b02      	cmp	r3, #2
 800d4c6:	d047      	beq.n	800d558 <_ux_host_stack_bandwidth_claim+0x184>
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d4ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d4d2:	d141      	bne.n	800d558 <_ux_host_stack_bandwidth_claim+0x184>
        /* The device is high speed, therefore no need for TT.  */
        return;
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 800d4d4:	6a3b      	ldr	r3, [r7, #32]
 800d4d6:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d4da:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 800d4dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d03c      	beq.n	800d55c <_ux_host_stack_bandwidth_claim+0x188>

    /* We get here when the parent is a hub. The problem occurs when the hub is 
       itself connected to a chain of hubs. We need to find the first 2.0 hub 
       parent to this chain to check the TT. We need to remember the port on 
       which the first 1.1 device is hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 800d4e2:	6a3b      	ldr	r3, [r7, #32]
 800d4e4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d4e8:	3b01      	subs	r3, #1
 800d4ea:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 800d4ec:	e030      	b.n	800d550 <_ux_host_stack_bandwidth_claim+0x17c>
    {

        /* Is the device high speed?  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d4ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4f0:	691b      	ldr	r3, [r3, #16]
 800d4f2:	2b02      	cmp	r3, #2
 800d4f4:	d123      	bne.n	800d53e <_ux_host_stack_bandwidth_claim+0x16a>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port 
               mapping bit.  */
            port_map =  (ULONG)(1 << port_index);
 800d4f6:	2201      	movs	r2, #1
 800d4f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4fa:	fa02 f303 	lsl.w	r3, r2, r3
 800d4fe:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.
               Since we confirmed exist of TT in previous _check,
               just do while loop here.
             */
            tt_index = 0;
 800d500:	2300      	movs	r3, #0
 800d502:	627b      	str	r3, [r7, #36]	@ 0x24
            while(1)
            {
                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800d504:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d508:	3323      	adds	r3, #35	@ 0x23
 800d50a:	00db      	lsls	r3, r3, #3
 800d50c:	4413      	add	r3, r2
 800d50e:	685a      	ldr	r2, [r3, #4]
 800d510:	69bb      	ldr	r3, [r7, #24]
 800d512:	4013      	ands	r3, r2
 800d514:	2b00      	cmp	r3, #0
 800d516:	d00e      	beq.n	800d536 <_ux_host_stack_bandwidth_claim+0x162>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth -=  tt_bandwidth_claimed;
 800d518:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d51c:	3323      	adds	r3, #35	@ 0x23
 800d51e:	00db      	lsls	r3, r3, #3
 800d520:	4413      	add	r3, r2
 800d522:	689a      	ldr	r2, [r3, #8]
 800d524:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d526:	1ad2      	subs	r2, r2, r3
 800d528:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d52a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d52c:	3323      	adds	r3, #35	@ 0x23
 800d52e:	00db      	lsls	r3, r3, #3
 800d530:	440b      	add	r3, r1
 800d532:	609a      	str	r2, [r3, #8]
                    return;
 800d534:	e013      	b.n	800d55e <_ux_host_stack_bandwidth_claim+0x18a>
                }

                /* Try next index.  */
                tt_index ++;
 800d536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d538:	3301      	adds	r3, #1
 800d53a:	627b      	str	r3, [r7, #36]	@ 0x24
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800d53c:	e7e2      	b.n	800d504 <_ux_host_stack_bandwidth_claim+0x130>
            }
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 800d53e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d540:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d544:	3b01      	subs	r3, #1
 800d546:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 800d548:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d54a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d54e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 800d550:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d552:	2b00      	cmp	r3, #0
 800d554:	d1cb      	bne.n	800d4ee <_ux_host_stack_bandwidth_claim+0x11a>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got
       to the root port.  */
    return;
 800d556:	e002      	b.n	800d55e <_ux_host_stack_bandwidth_claim+0x18a>
        return;
 800d558:	bf00      	nop
 800d55a:	e000      	b.n	800d55e <_ux_host_stack_bandwidth_claim+0x18a>
        return;
 800d55c:	bf00      	nop
}
 800d55e:	373c      	adds	r7, #60	@ 0x3c
 800d560:	46bd      	mov	sp, r7
 800d562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d566:	4770      	bx	lr
 800d568:	08013a90 	.word	0x08013a90
 800d56c:	2aaaaaab 	.word	0x2aaaaaab

0800d570 <_ux_host_stack_bandwidth_release>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_bandwidth_release(UX_HCD *hcd, UX_ENDPOINT *endpoint)
{
 800d570:	b480      	push	{r7}
 800d572:	b08f      	sub	sp, #60	@ 0x3c
 800d574:	af00      	add	r7, sp, #0
 800d576:	6078      	str	r0, [r7, #4]
 800d578:	6039      	str	r1, [r7, #0]
UX_DEVICE       *device;
UX_DEVICE       *parent_device;
USHORT          hcd_bandwidth_claimed;
USHORT          max_packet_size;
LONG            packet_size;
USHORT          tt_bandwidth_claimed =  0;
 800d57a:	2300      	movs	r3, #0
 800d57c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
ULONG           port_index;
ULONG           port_map;
ULONG           tt_index;
const UCHAR     overheads[4][3] = {
 800d57e:	4a63      	ldr	r2, [pc, #396]	@ (800d70c <_ux_host_stack_bandwidth_release+0x19c>)
 800d580:	f107 030c 	add.w	r3, r7, #12
 800d584:	ca07      	ldmia	r2, {r0, r1, r2}
 800d586:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    { 0, 13,  55}, /* Bulk */
    {19, 13,  55}  /* Interrupt */
};

    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d58e:	623b      	str	r3, [r7, #32]
     * 
     * Worst case bit stuffing is calculated as 1.1667 (7/6) times the raw time.
     */

    /* Get maximum packet size.  */
    max_packet_size  = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800d590:	683b      	ldr	r3, [r7, #0]
 800d592:	69db      	ldr	r3, [r3, #28]
 800d594:	b29b      	uxth	r3, r3
 800d596:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d59a:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Rough time for possible Bit Stuffing.  */
    packet_size = (max_packet_size * 7 + 5) / 6;
 800d59c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d59e:	4613      	mov	r3, r2
 800d5a0:	00db      	lsls	r3, r3, #3
 800d5a2:	1a9b      	subs	r3, r3, r2
 800d5a4:	3305      	adds	r3, #5
 800d5a6:	4a5a      	ldr	r2, [pc, #360]	@ (800d710 <_ux_host_stack_bandwidth_release+0x1a0>)
 800d5a8:	fb82 1203 	smull	r1, r2, r2, r3
 800d5ac:	17db      	asrs	r3, r3, #31
 800d5ae:	1ad3      	subs	r3, r2, r3
 800d5b0:	61fb      	str	r3, [r7, #28]

    /* Add overhead.  */
    packet_size += overheads[endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE][device -> ux_device_speed];
 800d5b2:	683b      	ldr	r3, [r7, #0]
 800d5b4:	699b      	ldr	r3, [r3, #24]
 800d5b6:	f003 0203 	and.w	r2, r3, #3
 800d5ba:	6a3b      	ldr	r3, [r7, #32]
 800d5bc:	6919      	ldr	r1, [r3, #16]
 800d5be:	4613      	mov	r3, r2
 800d5c0:	005b      	lsls	r3, r3, #1
 800d5c2:	4413      	add	r3, r2
 800d5c4:	3338      	adds	r3, #56	@ 0x38
 800d5c6:	443b      	add	r3, r7
 800d5c8:	440b      	add	r3, r1
 800d5ca:	3b2c      	subs	r3, #44	@ 0x2c
 800d5cc:	781b      	ldrb	r3, [r3, #0]
 800d5ce:	461a      	mov	r2, r3
 800d5d0:	69fb      	ldr	r3, [r7, #28]
 800d5d2:	4413      	add	r3, r2
 800d5d4:	61fb      	str	r3, [r7, #28]
    max_packet_size = (USHORT)packet_size;
 800d5d6:	69fb      	ldr	r3, [r7, #28]
 800d5d8:	863b      	strh	r3, [r7, #48]	@ 0x30

    /* Check for high-speed endpoint.  */
    if (device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d5da:	6a3b      	ldr	r3, [r7, #32]
 800d5dc:	691b      	ldr	r3, [r3, #16]
 800d5de:	2b02      	cmp	r3, #2
 800d5e0:	d10a      	bne.n	800d5f8 <_ux_host_stack_bandwidth_release+0x88>
    {

        /* Get number of transactions.  */
        max_packet_size = (USHORT)(max_packet_size *
                    (((endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK) >>
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	69db      	ldr	r3, [r3, #28]
 800d5e6:	0adb      	lsrs	r3, r3, #11
 800d5e8:	f003 0303 	and.w	r3, r3, #3
                        UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT) + 1));
 800d5ec:	3301      	adds	r3, #1
        max_packet_size = (USHORT)(max_packet_size *
 800d5ee:	b29b      	uxth	r3, r3
 800d5f0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800d5f2:	fb12 f303 	smulbb	r3, r2, r3
 800d5f6:	863b      	strh	r3, [r7, #48]	@ 0x30
    }

    /* Calculate the bandwidth claimed by this endpoint for the main bus.  */
    if (hcd -> ux_hcd_version != 0x200)
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d602:	d017      	beq.n	800d634 <_ux_host_stack_bandwidth_release+0xc4>
    {

        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d604:	6a3b      	ldr	r3, [r7, #32]
 800d606:	691b      	ldr	r3, [r3, #16]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d106      	bne.n	800d61a <_ux_host_stack_bandwidth_release+0xaa>
            /* Low speed transfer takes 40x more units than high speed. */
            hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 8 * 5);
 800d60c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d60e:	461a      	mov	r2, r3
 800d610:	0092      	lsls	r2, r2, #2
 800d612:	4413      	add	r3, r2
 800d614:	00db      	lsls	r3, r3, #3
 800d616:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d618:	e018      	b.n	800d64c <_ux_host_stack_bandwidth_release+0xdc>
        else
        {

            if (device -> ux_device_speed == UX_FULL_SPEED_DEVICE)
 800d61a:	6a3b      	ldr	r3, [r7, #32]
 800d61c:	691b      	ldr	r3, [r3, #16]
 800d61e:	2b01      	cmp	r3, #1
 800d620:	d105      	bne.n	800d62e <_ux_host_stack_bandwidth_release+0xbe>
                /* Full speed transfer takes 5x more units than high speed. */
                hcd_bandwidth_claimed =  (USHORT)(max_packet_size * 5);
 800d622:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d624:	461a      	mov	r2, r3
 800d626:	0092      	lsls	r2, r2, #2
 800d628:	4413      	add	r3, r2
 800d62a:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d62c:	e00e      	b.n	800d64c <_ux_host_stack_bandwidth_release+0xdc>
            else
                /* Use high speed timing as base for bus bandwidth calculation. */
                hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d62e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d630:	867b      	strh	r3, [r7, #50]	@ 0x32
 800d632:	e00b      	b.n	800d64c <_ux_host_stack_bandwidth_release+0xdc>
        }
    }
    else        
    {
 
        hcd_bandwidth_claimed =  (USHORT)max_packet_size;
 800d634:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d636:	867b      	strh	r3, [r7, #50]	@ 0x32
        if (device -> ux_device_speed == UX_LOW_SPEED_DEVICE)
 800d638:	6a3b      	ldr	r3, [r7, #32]
 800d63a:	691b      	ldr	r3, [r3, #16]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d103      	bne.n	800d648 <_ux_host_stack_bandwidth_release+0xd8>
            /* Low speed transfer takes 8x more units than full speed. */
            tt_bandwidth_claimed =  (USHORT)(max_packet_size * 8);
 800d640:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d642:	00db      	lsls	r3, r3, #3
 800d644:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d646:	e001      	b.n	800d64c <_ux_host_stack_bandwidth_release+0xdc>
        else
            /* Use full speed timing as base for TT bandwidth calculation. */
            tt_bandwidth_claimed =  (USHORT)max_packet_size;
 800d648:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800d64a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    /* Free the HCD bandwidth.  */
    hcd -> ux_hcd_available_bandwidth +=  hcd_bandwidth_claimed;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800d652:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d654:	441a      	add	r2, r3
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* We need to take care of the case where the endpoint belongs to a USB 1.1
       device that sits behind a 2.0 hub. We ignore cases where the device
       is either high speed or the bus is 1.1.  */
    if ((device -> ux_device_speed == UX_HIGH_SPEED_DEVICE) || (hcd -> ux_hcd_version != 0x200))
 800d65c:	6a3b      	ldr	r3, [r7, #32]
 800d65e:	691b      	ldr	r3, [r3, #16]
 800d660:	2b02      	cmp	r3, #2
 800d662:	d04b      	beq.n	800d6fc <_ux_host_stack_bandwidth_release+0x18c>
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d66a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d66e:	d145      	bne.n	800d6fc <_ux_host_stack_bandwidth_release+0x18c>
        /* The device is high speed, therefore no need for TT.  */
        return;
    }

    /* We have a 1.1 device, check if the parent is a 2.0 hub.  */
    parent_device =  device -> ux_device_parent;
 800d670:	6a3b      	ldr	r3, [r7, #32]
 800d672:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d676:	637b      	str	r3, [r7, #52]	@ 0x34
    if (parent_device == UX_NULL)
 800d678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d040      	beq.n	800d700 <_ux_host_stack_bandwidth_release+0x190>

    /* We get here when the parent is a hub. The problem occurs when the hub is itself 
       connected to a chain of hubs. We need to find the first 2.0 hub parent to this chain 
       to check the TT. We need to remember the port on which the first 1.1 device is 
       hooked to.  */
    port_index =  device -> ux_device_port_location - 1;
 800d67e:	6a3b      	ldr	r3, [r7, #32]
 800d680:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d684:	3b01      	subs	r3, #1
 800d686:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Scan the chain of hubs upward.  */
    while (parent_device != UX_NULL)
 800d688:	e034      	b.n	800d6f4 <_ux_host_stack_bandwidth_release+0x184>
    {

        /* Check for a high speed device.  */
        if (parent_device -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800d68a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d68c:	691b      	ldr	r3, [r3, #16]
 800d68e:	2b02      	cmp	r3, #2
 800d690:	d127      	bne.n	800d6e2 <_ux_host_stack_bandwidth_release+0x172>
        {

            /* The device is a high speed hub, find the TT that manages the port. 
               The first 1.1 device is connected to. First we calculate the port mapping bit.  */
            port_map =  (ULONG)(1 << port_index);
 800d692:	2201      	movs	r2, #1
 800d694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d696:	fa02 f303 	lsl.w	r3, r2, r3
 800d69a:	61bb      	str	r3, [r7, #24]

            /* Parse all the TTs attached to the hub.  */
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800d69c:	2300      	movs	r3, #0
 800d69e:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6a0:	e01b      	b.n	800d6da <_ux_host_stack_bandwidth_release+0x16a>
            {

                /* Check if this TT owns the port where the device is attached.  */
                if ((parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_port_mapping & port_map) != 0)
 800d6a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d6a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6a6:	3323      	adds	r3, #35	@ 0x23
 800d6a8:	00db      	lsls	r3, r3, #3
 800d6aa:	4413      	add	r3, r2
 800d6ac:	685a      	ldr	r2, [r3, #4]
 800d6ae:	69bb      	ldr	r3, [r7, #24]
 800d6b0:	4013      	ands	r3, r2
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d00e      	beq.n	800d6d4 <_ux_host_stack_bandwidth_release+0x164>
                {

                    /* We have found the port, check if the tt can give us the bandwidth
                       we want to claim.  */
                    parent_device -> ux_device_hub_tt[tt_index].ux_hub_tt_max_bandwidth +=  tt_bandwidth_claimed;
 800d6b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d6b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ba:	3323      	adds	r3, #35	@ 0x23
 800d6bc:	00db      	lsls	r3, r3, #3
 800d6be:	4413      	add	r3, r2
 800d6c0:	689a      	ldr	r2, [r3, #8]
 800d6c2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d6c4:	441a      	add	r2, r3
 800d6c6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d6c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ca:	3323      	adds	r3, #35	@ 0x23
 800d6cc:	00db      	lsls	r3, r3, #3
 800d6ce:	440b      	add	r3, r1
 800d6d0:	609a      	str	r2, [r3, #8]
                    return;
 800d6d2:	e016      	b.n	800d702 <_ux_host_stack_bandwidth_release+0x192>
            for (tt_index = 0; tt_index < UX_MAX_TT; tt_index++)
 800d6d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6d6:	3301      	adds	r3, #1
 800d6d8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6dc:	2b07      	cmp	r3, #7
 800d6de:	d9e0      	bls.n	800d6a2 <_ux_host_stack_bandwidth_release+0x132>
                }
            }

            /* We should never get here!!!!! */
            return;
 800d6e0:	e00f      	b.n	800d702 <_ux_host_stack_bandwidth_release+0x192>
        }

        /* We now remember where this hub is located on the parent.  */
        port_index =  parent_device -> ux_device_port_location - 1;
 800d6e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6e4:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800d6e8:	3b01      	subs	r3, #1
 800d6ea:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* We go up one level in the hub chain.  */
        parent_device =  parent_device -> ux_device_parent;
 800d6ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6ee:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800d6f2:	637b      	str	r3, [r7, #52]	@ 0x34
    while (parent_device != UX_NULL)
 800d6f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d6f6:	2b00      	cmp	r3, #0
 800d6f8:	d1c7      	bne.n	800d68a <_ux_host_stack_bandwidth_release+0x11a>
    }

    /* We get here when we have not found a 2.0 hub in the list and we got
       to the root port.  */
    return;
 800d6fa:	e002      	b.n	800d702 <_ux_host_stack_bandwidth_release+0x192>
        return;
 800d6fc:	bf00      	nop
 800d6fe:	e000      	b.n	800d702 <_ux_host_stack_bandwidth_release+0x192>
        return;
 800d700:	bf00      	nop
}
 800d702:	373c      	adds	r7, #60	@ 0x3c
 800d704:	46bd      	mov	sp, r7
 800d706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70a:	4770      	bx	lr
 800d70c:	08013a9c 	.word	0x08013a9c
 800d710:	2aaaaaab 	.word	0x2aaaaaab

0800d714 <_ux_host_stack_class_call>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_HOST_CLASS  *_ux_host_stack_class_call(UX_HOST_CLASS_COMMAND *class_command)
{
 800d714:	b580      	push	{r7, lr}
 800d716:	b086      	sub	sp, #24
 800d718:	af00      	add	r7, sp, #0
 800d71a:	6078      	str	r0, [r7, #4]

UINT            status = UX_NO_CLASS_MATCH;
 800d71c:	2357      	movs	r3, #87	@ 0x57
 800d71e:	60fb      	str	r3, [r7, #12]
#if UX_MAX_CLASS_DRIVER > 1
ULONG           class_index;
#endif

    /* Start from the 1st registered classes with USBX.  */
    class_inst =  _ux_system_host -> ux_system_host_class_array;
 800d720:	4b12      	ldr	r3, [pc, #72]	@ (800d76c <_ux_host_stack_class_call+0x58>)
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	685b      	ldr	r3, [r3, #4]
 800d726:	617b      	str	r3, [r7, #20]

    /* Parse all the class drivers.  */
#if UX_MAX_CLASS_DRIVER > 1
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d728:	2300      	movs	r3, #0
 800d72a:	613b      	str	r3, [r7, #16]
 800d72c:	e013      	b.n	800d756 <_ux_host_stack_class_call+0x42>
    {
#endif

        /* Check if this class driver is used.  */
        if (class_inst -> ux_host_class_status == UX_USED)
 800d72e:	697b      	ldr	r3, [r7, #20]
 800d730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d732:	2b01      	cmp	r3, #1
 800d734:	d109      	bne.n	800d74a <_ux_host_stack_class_call+0x36>
        {

            /* We have found a potential candidate. Call this registered class entry function.  */
            status = class_inst -> ux_host_class_entry_function(class_command);
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d73a:	6878      	ldr	r0, [r7, #4]
 800d73c:	4798      	blx	r3
 800d73e:	60f8      	str	r0, [r7, #12]

            /* The status tells us if the registered class wants to own this class.  */
            if (status == UX_SUCCESS)
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d101      	bne.n	800d74a <_ux_host_stack_class_call+0x36>
            {

                /* Yes, return this class pointer.  */
                return(class_inst); 
 800d746:	697b      	ldr	r3, [r7, #20]
 800d748:	e00c      	b.n	800d764 <_ux_host_stack_class_call+0x50>
            }
        }    
#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next registered class. */
        class_inst ++;
 800d74a:	697b      	ldr	r3, [r7, #20]
 800d74c:	3358      	adds	r3, #88	@ 0x58
 800d74e:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d750:	693b      	ldr	r3, [r7, #16]
 800d752:	3301      	adds	r3, #1
 800d754:	613b      	str	r3, [r7, #16]
 800d756:	4b05      	ldr	r3, [pc, #20]	@ (800d76c <_ux_host_stack_class_call+0x58>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	693a      	ldr	r2, [r7, #16]
 800d75e:	429a      	cmp	r2, r3
 800d760:	d3e5      	bcc.n	800d72e <_ux_host_stack_class_call+0x1a>
    }
#endif

    /* There is no driver who want to own this class!  */
    return(UX_NULL);
 800d762:	2300      	movs	r3, #0
}
 800d764:	4618      	mov	r0, r3
 800d766:	3718      	adds	r7, #24
 800d768:	46bd      	mov	sp, r7
 800d76a:	bd80      	pop	{r7, pc}
 800d76c:	20011fc4 	.word	0x20011fc4

0800d770 <_ux_host_stack_class_device_scan>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_device_scan(UX_DEVICE *device)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b092      	sub	sp, #72	@ 0x48
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_DISABLE)

UINT                        status;
UX_HOST_CLASS               *class_inst = UX_NULL;
 800d778:	2300      	movs	r3, #0
 800d77a:	647b      	str	r3, [r7, #68]	@ 0x44
UX_HOST_CLASS_COMMAND       class_command;

    /* Perform the command initialization.  */
    class_command.ux_host_class_command_request      =   UX_HOST_CLASS_COMMAND_QUERY;
 800d77c:	2301      	movs	r3, #1
 800d77e:	60fb      	str	r3, [r7, #12]
    class_command.ux_host_class_command_container    =   (VOID *) device;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	613b      	str	r3, [r7, #16]
    class_command.ux_host_class_command_vid          =   device -> ux_device_descriptor.idVendor;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d788:	623b      	str	r3, [r7, #32]
    class_command.ux_host_class_command_pid          =   device -> ux_device_descriptor.idProduct;
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d78e:	61fb      	str	r3, [r7, #28]
    class_command.ux_host_class_command_class        =   device -> ux_device_descriptor.bDeviceClass;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d794:	627b      	str	r3, [r7, #36]	@ 0x24
    class_command.ux_host_class_command_subclass     =   device -> ux_device_descriptor.bDeviceSubClass;
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d79a:	62bb      	str	r3, [r7, #40]	@ 0x28
    class_command.ux_host_class_command_protocol     =   device -> ux_device_descriptor.bDeviceProtocol;
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d7a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    class_command.ux_host_class_command_iad_class    =   0;
 800d7a2:	2300      	movs	r3, #0
 800d7a4:	633b      	str	r3, [r7, #48]	@ 0x30
    class_command.ux_host_class_command_iad_subclass =   0;
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	637b      	str	r3, [r7, #52]	@ 0x34
    class_command.ux_host_class_command_iad_protocol =   0;
 800d7aa:	2300      	movs	r3, #0
 800d7ac:	63bb      	str	r3, [r7, #56]	@ 0x38

#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_VIDPID_DISABLE)
    /* We start with the PID/VID for this device.  */
    class_command.ux_host_class_command_usage =  UX_HOST_CLASS_COMMAND_USAGE_PIDVID;
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	61bb      	str	r3, [r7, #24]
    class_inst =  _ux_host_stack_class_call(&class_command);
 800d7b2:	f107 030c 	add.w	r3, r7, #12
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	f7ff ffac 	bl	800d714 <_ux_host_stack_class_call>
 800d7bc:	6478      	str	r0, [r7, #68]	@ 0x44
#endif

#if !defined(UX_HOST_STACK_DEVICE_DRIVER_SCAN_DCSP_DISABLE)
    /* On return, either we have found a class or the device is still an orphan.  */
    if (class_inst == UX_NULL)
 800d7be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d107      	bne.n	800d7d4 <_ux_host_stack_class_device_scan+0x64>
    {

        /* It the PID/VID did not work, we continue looking for the Class\Subclass\Protocol match. */  
        class_command.ux_host_class_command_usage        =   UX_HOST_CLASS_COMMAND_USAGE_DCSP;
 800d7c4:	2303      	movs	r3, #3
 800d7c6:	61bb      	str	r3, [r7, #24]
        class_inst =  _ux_host_stack_class_call(&class_command);
 800d7c8:	f107 030c 	add.w	r3, r7, #12
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	f7ff ffa1 	bl	800d714 <_ux_host_stack_class_call>
 800d7d2:	6478      	str	r0, [r7, #68]	@ 0x44

    }
#endif

    /* On return, either we have found a class or the device is still an orphan.  */
    if (class_inst != UX_NULL)
 800d7d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d010      	beq.n	800d7fc <_ux_host_stack_class_device_scan+0x8c>
    {

        device -> ux_device_class =  class_inst;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d7de:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Activation may take time, run as state machine.  */
        status = UX_SUCCESS;
        return(status);
#else
        class_command.ux_host_class_command_class_ptr =  class_inst;
 800d7e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        class_command.ux_host_class_command_request =  UX_HOST_CLASS_COMMAND_ACTIVATE;
 800d7e4:	2302      	movs	r3, #2
 800d7e6:	60fb      	str	r3, [r7, #12]
        status =  device -> ux_device_class ->  ux_host_class_entry_function(&class_command);
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d7ee:	f107 020c 	add.w	r2, r7, #12
 800d7f2:	4610      	mov	r0, r2
 800d7f4:	4798      	blx	r3
 800d7f6:	6438      	str	r0, [r7, #64]	@ 0x40

        /* Return result of activation.  */
        return(status);
 800d7f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d7fa:	e000      	b.n	800d7fe <_ux_host_stack_class_device_scan+0x8e>
    }

#endif

    /* Return an error.  */
    return(UX_NO_CLASS_MATCH);
 800d7fc:	2357      	movs	r3, #87	@ 0x57
}
 800d7fe:	4618      	mov	r0, r3
 800d800:	3748      	adds	r7, #72	@ 0x48
 800d802:	46bd      	mov	sp, r7
 800d804:	bd80      	pop	{r7, pc}
	...

0800d808 <_ux_host_stack_class_get>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_get(UCHAR *class_name, UX_HOST_CLASS **host_class)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b086      	sub	sp, #24
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
 800d810:	6039      	str	r1, [r7, #0]

UX_HOST_CLASS       *class_ptr;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT                status;
UINT                class_name_length =  0;
 800d812:	2300      	movs	r3, #0
 800d814:	60bb      	str	r3, [r7, #8]
ULONG               class_index;
#endif

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 800d816:	f107 0308 	add.w	r3, r7, #8
 800d81a:	223f      	movs	r2, #63	@ 0x3f
 800d81c:	4619      	mov	r1, r3
 800d81e:	6878      	ldr	r0, [r7, #4]
 800d820:	f002 f9e5 	bl	800fbee <_ux_utility_string_length_check>
 800d824:	60f8      	str	r0, [r7, #12]
    if (status)
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d001      	beq.n	800d830 <_ux_host_stack_class_get+0x28>
        return(status);
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	e026      	b.n	800d87e <_ux_host_stack_class_get+0x76>
#endif

    /* Get first class.  */
    class_ptr =  _ux_system_host -> ux_system_host_class_array;
 800d830:	4b15      	ldr	r3, [pc, #84]	@ (800d888 <_ux_host_stack_class_get+0x80>)
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	685b      	ldr	r3, [r3, #4]
 800d836:	617b      	str	r3, [r7, #20]

#if UX_MAX_CLASS_DRIVER > 1
    /* We need to parse the class driver table.  */
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d838:	2300      	movs	r3, #0
 800d83a:	613b      	str	r3, [r7, #16]
 800d83c:	e018      	b.n	800d870 <_ux_host_stack_class_get+0x68>
    {
#endif

        /* Check if this class is already being used. */
        if (class_ptr -> ux_host_class_status == UX_USED)
 800d83e:	697b      	ldr	r3, [r7, #20]
 800d840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d842:	2b01      	cmp	r3, #1
 800d844:	d10e      	bne.n	800d864 <_ux_host_stack_class_get+0x5c>
        {

            /* We have found a container. Check if this is the one we need (compare including null-terminator).  */
            if (ux_utility_name_match(class_ptr -> ux_host_class_name, class_name, class_name_length + 1))
 800d846:	6978      	ldr	r0, [r7, #20]
 800d848:	68bb      	ldr	r3, [r7, #8]
 800d84a:	3301      	adds	r3, #1
 800d84c:	461a      	mov	r2, r3
 800d84e:	6879      	ldr	r1, [r7, #4]
 800d850:	f001 ffa6 	bl	800f7a0 <_ux_utility_memory_compare>
 800d854:	4603      	mov	r3, r0
 800d856:	2b00      	cmp	r3, #0
 800d858:	d104      	bne.n	800d864 <_ux_host_stack_class_get+0x5c>
            {           

                /* The class container was found. Update the pointer to the class container for the caller.  */
                *host_class =  class_ptr;
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	697a      	ldr	r2, [r7, #20]
 800d85e:	601a      	str	r2, [r3, #0]

                /* Return success.  */
                return(UX_SUCCESS);
 800d860:	2300      	movs	r3, #0
 800d862:	e00c      	b.n	800d87e <_ux_host_stack_class_get+0x76>
            }
        }

#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_ptr++;
 800d864:	697b      	ldr	r3, [r7, #20]
 800d866:	3358      	adds	r3, #88	@ 0x58
 800d868:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d86a:	693b      	ldr	r3, [r7, #16]
 800d86c:	3301      	adds	r3, #1
 800d86e:	613b      	str	r3, [r7, #16]
 800d870:	4b05      	ldr	r3, [pc, #20]	@ (800d888 <_ux_host_stack_class_get+0x80>)
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	693a      	ldr	r2, [r7, #16]
 800d878:	429a      	cmp	r2, r3
 800d87a:	d3e0      	bcc.n	800d83e <_ux_host_stack_class_get+0x36>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_UNKNOWN, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* This class does not exist, return an error.  */    
    return(UX_HOST_CLASS_UNKNOWN);
 800d87c:	2359      	movs	r3, #89	@ 0x59
}
 800d87e:	4618      	mov	r0, r3
 800d880:	3718      	adds	r7, #24
 800d882:	46bd      	mov	sp, r7
 800d884:	bd80      	pop	{r7, pc}
 800d886:	bf00      	nop
 800d888:	20011fc4 	.word	0x20011fc4

0800d88c <_ux_host_stack_class_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_instance_create(UX_HOST_CLASS *host_class, VOID *class_instance)
{
 800d88c:	b480      	push	{r7}
 800d88e:	b085      	sub	sp, #20
 800d890:	af00      	add	r7, sp, #0
 800d892:	6078      	str	r0, [r7, #4]
 800d894:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_CLASS_INSTANCE, class_instance, 0, 0, 0)

    /* Start with the first class instance attached to the class container.  */
    current_class_instance =  host_class -> ux_host_class_first_instance;
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d89a:	60fb      	str	r3, [r7, #12]
    
    /* Check if there are any instances attached.  */
    if (current_class_instance == UX_NULL)
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d107      	bne.n	800d8b2 <_ux_host_stack_class_instance_create+0x26>
    {

        /* Since it is the first class, attach it to the class container.  */
        host_class -> ux_host_class_first_instance =  class_instance;
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	683a      	ldr	r2, [r7, #0]
 800d8a6:	649a      	str	r2, [r3, #72]	@ 0x48

        /* Return successful completion.  */
        return(UX_SUCCESS);
 800d8a8:	2300      	movs	r3, #0
 800d8aa:	e00a      	b.n	800d8c2 <_ux_host_stack_class_instance_create+0x36>
    /* Traverse the list of the class instances until we find the last class.  */        
    while (*current_class_instance != UX_NULL)
    {

        /* Point to the next class instance.  */
        current_class_instance =  *current_class_instance;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	60fb      	str	r3, [r7, #12]
    while (*current_class_instance != UX_NULL)
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d1f8      	bne.n	800d8ac <_ux_host_stack_class_instance_create+0x20>
    }

    /* We have reached the last class, hook the new class to the end. This way, we preserve
       the chronological order of the class instances.  */
    *current_class_instance =  class_instance;
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	683a      	ldr	r2, [r7, #0]
 800d8be:	601a      	str	r2, [r3, #0]
    
    /* Return successful completion to caller.  */
    return(UX_SUCCESS);
 800d8c0:	2300      	movs	r3, #0
}
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	3714      	adds	r7, #20
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8cc:	4770      	bx	lr

0800d8ce <_ux_host_stack_class_instance_destroy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_instance_destroy(UX_HOST_CLASS *host_class, VOID *class_instance)
{
 800d8ce:	b580      	push	{r7, lr}
 800d8d0:	b084      	sub	sp, #16
 800d8d2:	af00      	add	r7, sp, #0
 800d8d4:	6078      	str	r0, [r7, #4]
 800d8d6:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(class_instance);

    /* Get the pointer to the instance pointed by the instance to destroy.  */
    next_class_instance =  class_instance;
 800d8d8:	683b      	ldr	r3, [r7, #0]
 800d8da:	60bb      	str	r3, [r7, #8]
    next_class_instance =  *next_class_instance;
 800d8dc:	68bb      	ldr	r3, [r7, #8]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	60bb      	str	r3, [r7, #8]
    
    /* Start with the first class instance attached to the class container.  */
    current_class_instance =  host_class -> ux_host_class_first_instance;
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d8e6:	60fb      	str	r3, [r7, #12]
    
    /* Check if there are any instances attached.  */
    if (current_class_instance == UX_NULL)
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d106      	bne.n	800d8fc <_ux_host_stack_class_instance_destroy+0x2e>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800d8ee:	225b      	movs	r2, #91	@ 0x5b
 800d8f0:	2104      	movs	r1, #4
 800d8f2:	2002      	movs	r0, #2
 800d8f4:	f001 fcf4 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, class_instance, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800d8f8:	235b      	movs	r3, #91	@ 0x5b
 800d8fa:	e01f      	b.n	800d93c <_ux_host_stack_class_instance_destroy+0x6e>
    }

    /* The first instance is a special case because it is attached to the class
       container.  */
    if (current_class_instance == class_instance)
 800d8fc:	68fa      	ldr	r2, [r7, #12]
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	429a      	cmp	r2, r3
 800d902:	d111      	bne.n	800d928 <_ux_host_stack_class_instance_destroy+0x5a>
    {

        /* Point to next class instance.  */
        host_class -> ux_host_class_first_instance = next_class_instance;
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	68ba      	ldr	r2, [r7, #8]
 800d908:	649a      	str	r2, [r3, #72]	@ 0x48
    
        /* Return success.  */
        return(UX_SUCCESS);
 800d90a:	2300      	movs	r3, #0
 800d90c:	e016      	b.n	800d93c <_ux_host_stack_class_instance_destroy+0x6e>
    /* Traverse the list of the class instances until we found the right one.  */        
    while (*current_class_instance != UX_NULL)
    {

        /* Check to see if this class is the one we need to destroy.  */
        if(*current_class_instance == class_instance)
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	683a      	ldr	r2, [r7, #0]
 800d914:	429a      	cmp	r2, r3
 800d916:	d104      	bne.n	800d922 <_ux_host_stack_class_instance_destroy+0x54>
        {

            /* Point to next class instance.  */
            *current_class_instance =  next_class_instance;
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	68ba      	ldr	r2, [r7, #8]
 800d91c:	601a      	str	r2, [r3, #0]

            /* Return success.  */
            return(UX_SUCCESS);
 800d91e:	2300      	movs	r3, #0
 800d920:	e00c      	b.n	800d93c <_ux_host_stack_class_instance_destroy+0x6e>
        }

        /* Points to the next class instance.  */
        current_class_instance =  *current_class_instance;
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	60fb      	str	r3, [r7, #12]
    while (*current_class_instance != UX_NULL)
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d1ee      	bne.n	800d90e <_ux_host_stack_class_instance_destroy+0x40>
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800d930:	225b      	movs	r2, #91	@ 0x5b
 800d932:	2104      	movs	r1, #4
 800d934:	2002      	movs	r0, #2
 800d936:	f001 fcd3 	bl	800f2e0 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, class_instance, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return error to caller.  */
    return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 800d93a:	235b      	movs	r3, #91	@ 0x5b
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3710      	adds	r7, #16
 800d940:	46bd      	mov	sp, r7
 800d942:	bd80      	pop	{r7, pc}

0800d944 <_ux_host_stack_class_interface_scan>:
/*                                            to scan interfaces,         */
/*                                            resulting in version 6.1.4  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_interface_scan(UX_DEVICE *device)
{
 800d944:	b580      	push	{r7, lr}
 800d946:	b084      	sub	sp, #16
 800d948:	af00      	add	r7, sp, #0
 800d94a:	6078      	str	r0, [r7, #4]
UINT                    status;


    /* Get the 1st and only configuration.  If the device has multiple
       configurations, we simply use the first one as default. */
    configuration =  device -> ux_device_first_configuration;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d950:	60fb      	str	r3, [r7, #12]
    if (configuration == UX_NULL)
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d101      	bne.n	800d95c <_ux_host_stack_class_interface_scan+0x18>
        return(UX_ERROR);
 800d958:	23ff      	movs	r3, #255	@ 0xff
 800d95a:	e004      	b.n	800d966 <_ux_host_stack_class_interface_scan+0x22>

    /* Scan interfaces for this configuration.  */
    status = _ux_host_stack_configuration_interface_scan(configuration);
 800d95c:	68f8      	ldr	r0, [r7, #12]
 800d95e:	f000 f9b7 	bl	800dcd0 <_ux_host_stack_configuration_interface_scan>
 800d962:	60b8      	str	r0, [r7, #8]

    /* Return operation result.  */
    return(status);
 800d964:	68bb      	ldr	r3, [r7, #8]
}
 800d966:	4618      	mov	r0, r3
 800d968:	3710      	adds	r7, #16
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bd80      	pop	{r7, pc}
	...

0800d970 <_ux_host_stack_class_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_HOST_CLASS_COMMAND_STRUCT *))
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b086      	sub	sp, #24
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
 800d978:	6039      	str	r1, [r7, #0]

UX_HOST_CLASS       *class_inst;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT                status;
UINT                class_name_length =  0;
 800d97a:	2300      	movs	r3, #0
 800d97c:	60bb      	str	r3, [r7, #8]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CLASS_REGISTER, class_name, class_entry_function, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 800d97e:	f107 0308 	add.w	r3, r7, #8
 800d982:	223f      	movs	r2, #63	@ 0x3f
 800d984:	4619      	mov	r1, r3
 800d986:	6878      	ldr	r0, [r7, #4]
 800d988:	f002 f931 	bl	800fbee <_ux_utility_string_length_check>
 800d98c:	60f8      	str	r0, [r7, #12]
    if (status)
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	2b00      	cmp	r3, #0
 800d992:	d001      	beq.n	800d998 <_ux_host_stack_class_register+0x28>
        return(status);
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	e037      	b.n	800da08 <_ux_host_stack_class_register+0x98>
#endif

    /* Get first class.  */
    class_inst =  _ux_system_host -> ux_system_host_class_array;
 800d998:	4b1d      	ldr	r3, [pc, #116]	@ (800da10 <_ux_host_stack_class_register+0xa0>)
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	685b      	ldr	r3, [r3, #4]
 800d99e:	617b      	str	r3, [r7, #20]

#if UX_MAX_CLASS_DRIVER > 1
    /* We need to parse the class table to find an empty spot.  */
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	613b      	str	r3, [r7, #16]
 800d9a4:	e024      	b.n	800d9f0 <_ux_host_stack_class_register+0x80>
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_host_class_status == UX_UNUSED)
 800d9a6:	697b      	ldr	r3, [r7, #20]
 800d9a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d10e      	bne.n	800d9cc <_ux_host_stack_class_register+0x5c>
#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_host_class_name = (const UCHAR *) class_name;
#else

            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_host_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 800d9ae:	6978      	ldr	r0, [r7, #20]
 800d9b0:	68bb      	ldr	r3, [r7, #8]
 800d9b2:	3301      	adds	r3, #1
 800d9b4:	461a      	mov	r2, r3
 800d9b6:	6879      	ldr	r1, [r7, #4]
 800d9b8:	f001 ff15 	bl	800f7e6 <_ux_utility_memory_copy>
#endif

            /* Memorize the entry function of this class.  */
            class_inst -> ux_host_class_entry_function =  class_entry_function;
 800d9bc:	697b      	ldr	r3, [r7, #20]
 800d9be:	683a      	ldr	r2, [r7, #0]
 800d9c0:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Mark it as used.  */
            class_inst -> ux_host_class_status =  UX_USED;
 800d9c2:	697b      	ldr	r3, [r7, #20]
 800d9c4:	2201      	movs	r2, #1
 800d9c6:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 800d9c8:	2300      	movs	r3, #0
 800d9ca:	e01d      	b.n	800da08 <_ux_host_stack_class_register+0x98>
           mistake. To verify this, we simple check for the class entry point.  */
        else
        {

            /* Check for an already installed class entry function.  */
            if(class_inst -> ux_host_class_entry_function == class_entry_function)
 800d9cc:	697b      	ldr	r3, [r7, #20]
 800d9ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d9d0:	683a      	ldr	r2, [r7, #0]
 800d9d2:	429a      	cmp	r2, r3
 800d9d4:	d106      	bne.n	800d9e4 <_ux_host_stack_class_register+0x74>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_HOST_CLASS_ALREADY_INSTALLED);
 800d9d6:	2258      	movs	r2, #88	@ 0x58
 800d9d8:	2103      	movs	r1, #3
 800d9da:	2002      	movs	r0, #2
 800d9dc:	f001 fc80 	bl	800f2e0 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_ALREADY_INSTALLED, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Yes, return an error.  */
                return(UX_HOST_CLASS_ALREADY_INSTALLED);
 800d9e0:	2358      	movs	r3, #88	@ 0x58
 800d9e2:	e011      	b.n	800da08 <_ux_host_stack_class_register+0x98>
            }
        }
#if UX_MAX_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_inst ++;
 800d9e4:	697b      	ldr	r3, [r7, #20]
 800d9e6:	3358      	adds	r3, #88	@ 0x58
 800d9e8:	617b      	str	r3, [r7, #20]
    for (class_index = 0; class_index < _ux_system_host -> ux_system_host_max_class; class_index++)
 800d9ea:	693b      	ldr	r3, [r7, #16]
 800d9ec:	3301      	adds	r3, #1
 800d9ee:	613b      	str	r3, [r7, #16]
 800d9f0:	4b07      	ldr	r3, [pc, #28]	@ (800da10 <_ux_host_stack_class_register+0xa0>)
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	693a      	ldr	r2, [r7, #16]
 800d9f8:	429a      	cmp	r2, r3
 800d9fa:	d3d4      	bcc.n	800d9a6 <_ux_host_stack_class_register+0x36>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_ARRAY_FULL, class_name, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_ARRAY_FULL);
 800d9fc:	221a      	movs	r2, #26
 800d9fe:	2103      	movs	r1, #3
 800da00:	2002      	movs	r0, #2
 800da02:	f001 fc6d 	bl	800f2e0 <_ux_system_error_handler>

    /* No more entries in the class table.  */
    return(UX_MEMORY_ARRAY_FULL);
 800da06:	231a      	movs	r3, #26
}
 800da08:	4618      	mov	r0, r3
 800da0a:	3718      	adds	r7, #24
 800da0c:	46bd      	mov	sp, r7
 800da0e:	bd80      	pop	{r7, pc}
 800da10:	20011fc4 	.word	0x20011fc4

0800da14 <_ux_host_stack_configuration_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_descriptor_parse(UX_DEVICE *device, UX_CONFIGURATION *configuration,
                                                                        UINT configuration_index)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b08a      	sub	sp, #40	@ 0x28
 800da18:	af00      	add	r7, sp, #0
 800da1a:	60f8      	str	r0, [r7, #12]
 800da1c:	60b9      	str	r1, [r7, #8]
 800da1e:	607a      	str	r2, [r7, #4]
UX_ENDPOINT     *control_endpoint;
ULONG           total_configuration_length;


    /* Retrieve the pointer to the control endpoint and its transfer_request.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	337c      	adds	r3, #124	@ 0x7c
 800da24:	623b      	str	r3, [r7, #32]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800da26:	6a3b      	ldr	r3, [r7, #32]
 800da28:	3330      	adds	r3, #48	@ 0x30
 800da2a:	61fb      	str	r3, [r7, #28]

    /* Retrieve the size of all the configuration descriptor.  */
    total_configuration_length =  configuration -> ux_configuration_descriptor.wTotalLength;
 800da2c:	68bb      	ldr	r3, [r7, #8]
 800da2e:	695b      	ldr	r3, [r3, #20]
 800da30:	61bb      	str	r3, [r7, #24]

    /* Allocate enough memory to read all descriptors attached to this configuration.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, total_configuration_length);
 800da32:	69ba      	ldr	r2, [r7, #24]
 800da34:	2101      	movs	r1, #1
 800da36:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800da3a:	f001 fdad 	bl	800f598 <_ux_utility_memory_allocate>
 800da3e:	6178      	str	r0, [r7, #20]

    /* Determine if the memory was allocated.  */
    if (descriptor == UX_NULL)
 800da40:	697b      	ldr	r3, [r7, #20]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d101      	bne.n	800da4a <_ux_host_stack_configuration_descriptor_parse+0x36>
    {

        /* No, return an error.  */
        return(UX_MEMORY_INSUFFICIENT);
 800da46:	2312      	movs	r3, #18
 800da48:	e028      	b.n	800da9c <_ux_host_stack_configuration_descriptor_parse+0x88>
    }
    else
    {

        /* Create a transfer_request for the GET_DESCRIPTOR request.  */
        transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800da4a:	69fb      	ldr	r3, [r7, #28]
 800da4c:	697a      	ldr	r2, [r7, #20]
 800da4e:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  total_configuration_length;
 800da50:	69fb      	ldr	r3, [r7, #28]
 800da52:	69ba      	ldr	r2, [r7, #24]
 800da54:	60da      	str	r2, [r3, #12]
        transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800da56:	69fb      	ldr	r3, [r7, #28]
 800da58:	2206      	movs	r2, #6
 800da5a:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800da5c:	69fb      	ldr	r3, [r7, #28]
 800da5e:	2280      	movs	r2, #128	@ 0x80
 800da60:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_transfer_request_value =             configuration_index | (UINT)(UX_CONFIGURATION_DESCRIPTOR_ITEM << 8);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800da68:	69fb      	ldr	r3, [r7, #28]
 800da6a:	61da      	str	r2, [r3, #28]
        transfer_request -> ux_transfer_request_index =             0;
 800da6c:	69fb      	ldr	r3, [r7, #28]
 800da6e:	2200      	movs	r2, #0
 800da70:	621a      	str	r2, [r3, #32]

        /* Send request to HCD layer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 800da72:	69f8      	ldr	r0, [r7, #28]
 800da74:	f001 fb82 	bl	800f17c <_ux_host_stack_transfer_request>
 800da78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Check for correct transfer and entire descriptor returned.  */
        if((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == total_configuration_length))
 800da7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d109      	bne.n	800da94 <_ux_host_stack_configuration_descriptor_parse+0x80>
 800da80:	69fb      	ldr	r3, [r7, #28]
 800da82:	691b      	ldr	r3, [r3, #16]
 800da84:	69ba      	ldr	r2, [r7, #24]
 800da86:	429a      	cmp	r2, r3
 800da88:	d104      	bne.n	800da94 <_ux_host_stack_configuration_descriptor_parse+0x80>
        {

            /* The entire descriptor now contains the configuration descriptor,
               the interface(s) descriptors, all alternate settings, endpoints
               and descriptor specific to the class. The descriptor is parsed for all interfaces.  */
            status =  _ux_host_stack_interfaces_scan(configuration, descriptor);
 800da8a:	6979      	ldr	r1, [r7, #20]
 800da8c:	68b8      	ldr	r0, [r7, #8]
 800da8e:	f000 ff55 	bl	800e93c <_ux_host_stack_interfaces_scan>
 800da92:	6278      	str	r0, [r7, #36]	@ 0x24
        }
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 800da94:	6978      	ldr	r0, [r7, #20]
 800da96:	f001 fec5 	bl	800f824 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 800da9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800da9c:	4618      	mov	r0, r3
 800da9e:	3728      	adds	r7, #40	@ 0x28
 800daa0:	46bd      	mov	sp, r7
 800daa2:	bd80      	pop	{r7, pc}

0800daa4 <_ux_host_stack_configuration_enumerate>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_enumerate(UX_DEVICE *device)
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b08a      	sub	sp, #40	@ 0x28
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]

UX_TRANSFER         *transfer_request;
UINT                status =  UX_ERROR;
 800daac:	23ff      	movs	r3, #255	@ 0xff
 800daae:	627b      	str	r3, [r7, #36]	@ 0x24

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_ENUMERATE, device, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Retrieve the pointer to the control endpoint and its transfer_request.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	337c      	adds	r3, #124	@ 0x7c
 800dab4:	61fb      	str	r3, [r7, #28]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800dab6:	69fb      	ldr	r3, [r7, #28]
 800dab8:	3330      	adds	r3, #48	@ 0x30
 800daba:	61bb      	str	r3, [r7, #24]

    /* Need to allocate memory for the configuration descriptor the first time we read 
       only the configuration descriptor when we have the configuration descriptor, we have 
       the length of the entire configuration\interface\endpoint descriptors.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_CONFIGURATION_DESCRIPTOR_LENGTH);
 800dabc:	2209      	movs	r2, #9
 800dabe:	2101      	movs	r1, #1
 800dac0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dac4:	f001 fd68 	bl	800f598 <_ux_utility_memory_allocate>
 800dac8:	6178      	str	r0, [r7, #20]
    if (descriptor == UX_NULL)
 800daca:	697b      	ldr	r3, [r7, #20]
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d101      	bne.n	800dad4 <_ux_host_stack_configuration_enumerate+0x30>
        return(UX_MEMORY_INSUFFICIENT);
 800dad0:	2312      	movs	r3, #18
 800dad2:	e05c      	b.n	800db8e <_ux_host_stack_configuration_enumerate+0xea>

    /* There maybe multiple configurations for this device.  */
    nb_configurations =  device -> ux_device_descriptor.bNumConfigurations;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800dad8:	613b      	str	r3, [r7, #16]

    /* Parse all the configurations attached to the device. We start with the first index. 
       The index and the actual configuration value may be different according to the USB specification!  */
    for (configuration_index = 0; configuration_index < nb_configurations; configuration_index++)
 800dada:	2300      	movs	r3, #0
 800dadc:	623b      	str	r3, [r7, #32]
 800dade:	e04e      	b.n	800db7e <_ux_host_stack_configuration_enumerate+0xda>
    {

        /* Create a transfer_request for the GET_DESCRIPTOR request.  */
        transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800dae0:	69bb      	ldr	r3, [r7, #24]
 800dae2:	697a      	ldr	r2, [r7, #20]
 800dae4:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  UX_CONFIGURATION_DESCRIPTOR_LENGTH;
 800dae6:	69bb      	ldr	r3, [r7, #24]
 800dae8:	2209      	movs	r2, #9
 800daea:	60da      	str	r2, [r3, #12]
        transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800daec:	69bb      	ldr	r3, [r7, #24]
 800daee:	2206      	movs	r2, #6
 800daf0:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800daf2:	69bb      	ldr	r3, [r7, #24]
 800daf4:	2280      	movs	r2, #128	@ 0x80
 800daf6:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_transfer_request_value =             configuration_index | (UINT)(UX_CONFIGURATION_DESCRIPTOR_ITEM << 8);
 800daf8:	6a3b      	ldr	r3, [r7, #32]
 800dafa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800dafe:	69bb      	ldr	r3, [r7, #24]
 800db00:	61da      	str	r2, [r3, #28]
        transfer_request -> ux_transfer_request_index =             0;
 800db02:	69bb      	ldr	r3, [r7, #24]
 800db04:	2200      	movs	r2, #0
 800db06:	621a      	str	r2, [r3, #32]

        /* Send request to HCD layer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 800db08:	69b8      	ldr	r0, [r7, #24]
 800db0a:	f001 fb37 	bl	800f17c <_ux_host_stack_transfer_request>
 800db0e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Check for correct transfer and entire descriptor returned.  */
        if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == UX_CONFIGURATION_DESCRIPTOR_LENGTH))
 800db10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db12:	2b00      	cmp	r3, #0
 800db14:	d127      	bne.n	800db66 <_ux_host_stack_configuration_enumerate+0xc2>
 800db16:	69bb      	ldr	r3, [r7, #24]
 800db18:	691b      	ldr	r3, [r3, #16]
 800db1a:	2b09      	cmp	r3, #9
 800db1c:	d123      	bne.n	800db66 <_ux_host_stack_configuration_enumerate+0xc2>
        {

            /* Allocate some memory for the container of this descriptor.  */
            configuration =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_CONFIGURATION));
 800db1e:	2244      	movs	r2, #68	@ 0x44
 800db20:	2100      	movs	r1, #0
 800db22:	2000      	movs	r0, #0
 800db24:	f001 fd38 	bl	800f598 <_ux_utility_memory_allocate>
 800db28:	60f8      	str	r0, [r7, #12]

            /* Check to see if the block was allocated.  */
            if (configuration != UX_NULL)
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d017      	beq.n	800db60 <_ux_host_stack_configuration_enumerate+0xbc>
            {

                /* This configuration must be linked to the device.  */
                _ux_host_stack_new_configuration_create(device, configuration);
 800db30:	68f9      	ldr	r1, [r7, #12]
 800db32:	6878      	ldr	r0, [r7, #4]
 800db34:	f000 ff80 	bl	800ea38 <_ux_host_stack_new_configuration_create>
                
                /* The descriptor is in a packed format, parse it locally.  */      
                _ux_utility_descriptor_parse(descriptor, _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES, (UCHAR *) &configuration -> ux_configuration_descriptor);
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	330c      	adds	r3, #12
                _ux_utility_descriptor_parse(descriptor, _ux_system_configuration_descriptor_structure,
 800db3c:	2208      	movs	r2, #8
 800db3e:	4916      	ldr	r1, [pc, #88]	@ (800db98 <_ux_host_stack_configuration_enumerate+0xf4>)
 800db40:	6978      	ldr	r0, [r7, #20]
 800db42:	f001 fcbb 	bl	800f4bc <_ux_utility_descriptor_parse>

                /* Parse the device descriptor so that we can retrieve the length 
                    of the entire configuration.  */
                status =  _ux_host_stack_configuration_descriptor_parse(device, configuration, configuration_index);
 800db46:	6a3a      	ldr	r2, [r7, #32]
 800db48:	68f9      	ldr	r1, [r7, #12]
 800db4a:	6878      	ldr	r0, [r7, #4]
 800db4c:	f7ff ff62 	bl	800da14 <_ux_host_stack_configuration_descriptor_parse>
 800db50:	6278      	str	r0, [r7, #36]	@ 0x24

                /* Check the completion status.  */
                if (status != UX_SUCCESS)
 800db52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db54:	2b00      	cmp	r3, #0
 800db56:	d00e      	beq.n	800db76 <_ux_host_stack_configuration_enumerate+0xd2>
                {
                    /* Error, delete the configuration instance.  */
                    _ux_host_stack_configuration_instance_delete(configuration);
 800db58:	68f8      	ldr	r0, [r7, #12]
 800db5a:	f000 f83f 	bl	800dbdc <_ux_host_stack_configuration_instance_delete>
            if (configuration != UX_NULL)
 800db5e:	e00a      	b.n	800db76 <_ux_host_stack_configuration_enumerate+0xd2>
            }
            else
            {

                /* Cannot allocate configuration memory. Abort enumeration */
                status =  UX_MEMORY_INSUFFICIENT;
 800db60:	2312      	movs	r3, #18
 800db62:	627b      	str	r3, [r7, #36]	@ 0x24

                break;
 800db64:	e00f      	b.n	800db86 <_ux_host_stack_configuration_enumerate+0xe2>
        }
        else
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800db66:	2242      	movs	r2, #66	@ 0x42
 800db68:	2104      	movs	r1, #4
 800db6a:	2002      	movs	r0, #2
 800db6c:	f001 fbb8 	bl	800f2e0 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* The device descriptor does not contain the right amount of data. Maybe corruption.  */
            status =  UX_DESCRIPTOR_CORRUPTED;
 800db70:	2342      	movs	r3, #66	@ 0x42
 800db72:	627b      	str	r3, [r7, #36]	@ 0x24

            break;
 800db74:	e007      	b.n	800db86 <_ux_host_stack_configuration_enumerate+0xe2>
            if (configuration != UX_NULL)
 800db76:	bf00      	nop
    for (configuration_index = 0; configuration_index < nb_configurations; configuration_index++)
 800db78:	6a3b      	ldr	r3, [r7, #32]
 800db7a:	3301      	adds	r3, #1
 800db7c:	623b      	str	r3, [r7, #32]
 800db7e:	6a3a      	ldr	r2, [r7, #32]
 800db80:	693b      	ldr	r3, [r7, #16]
 800db82:	429a      	cmp	r2, r3
 800db84:	d3ac      	bcc.n	800dae0 <_ux_host_stack_configuration_enumerate+0x3c>
        }            
        
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 800db86:	6978      	ldr	r0, [r7, #20]
 800db88:	f001 fe4c 	bl	800f824 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);             
 800db8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800db8e:	4618      	mov	r0, r3
 800db90:	3728      	adds	r7, #40	@ 0x28
 800db92:	46bd      	mov	sp, r7
 800db94:	bd80      	pop	{r7, pc}
 800db96:	bf00      	nop
 800db98:	20000050 	.word	0x20000050

0800db9c <_ux_host_stack_configuration_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_instance_create(UX_CONFIGURATION *configuration)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b084      	sub	sp, #16
 800dba0:	af00      	add	r7, sp, #0
 800dba2:	6078      	str	r0, [r7, #4]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_INSTANCE_CREATE, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first interface for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dba8:	60fb      	str	r3, [r7, #12]

    /* Each selected alternate setting 0 for each interface must be created.  */
    while (interface != UX_NULL)
 800dbaa:	e00f      	b.n	800dbcc <_ux_host_stack_configuration_instance_create+0x30>
    {

        /* Check if we are dealing with the first alternate setting.  */
        if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	699b      	ldr	r3, [r3, #24]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d108      	bne.n	800dbc6 <_ux_host_stack_configuration_instance_create+0x2a>
        {
            /* Create the interface. */
            status = _ux_host_stack_interface_instance_create(interface);
 800dbb4:	68f8      	ldr	r0, [r7, #12]
 800dbb6:	f000 fe8f 	bl	800e8d8 <_ux_host_stack_interface_instance_create>
 800dbba:	60b8      	str	r0, [r7, #8]

            /* Check status, the controller may have refused the endpoint creation.  */
            if (status != UX_SUCCESS)
 800dbbc:	68bb      	ldr	r3, [r7, #8]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d001      	beq.n	800dbc6 <_ux_host_stack_configuration_instance_create+0x2a>
            
                /* An error occurred.  The interface cannot be mounted.  */
                return(status);
 800dbc2:	68bb      	ldr	r3, [r7, #8]
 800dbc4:	e006      	b.n	800dbd4 <_ux_host_stack_configuration_instance_create+0x38>
            
        }

        /* Next interface.  */
        interface =  interface -> ux_interface_next_interface;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbca:	60fb      	str	r3, [r7, #12]
    while (interface != UX_NULL)
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d1ec      	bne.n	800dbac <_ux_host_stack_configuration_instance_create+0x10>
    }

    /* Return successful completion.  */
    return(UX_SUCCESS); 
 800dbd2:	2300      	movs	r3, #0
}
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	3710      	adds	r7, #16
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	bd80      	pop	{r7, pc}

0800dbdc <_ux_host_stack_configuration_instance_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_configuration_instance_delete(UX_CONFIGURATION *configuration)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b084      	sub	sp, #16
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	6078      	str	r0, [r7, #4]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_INSTANCE_DELETE, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first interface for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dbe8:	60fb      	str	r3, [r7, #12]
    
    /* In order to keep the compiler happy, we reset the alternate setting.  */
    current_alternate_setting =  0;
 800dbea:	2300      	movs	r3, #0
 800dbec:	60bb      	str	r3, [r7, #8]

    /* Each selected alternate setting for each interface must be deleted.  */
    while (interface != UX_NULL)
 800dbee:	e011      	b.n	800dc14 <_ux_host_stack_configuration_instance_delete+0x38>
    {

        /* If this is the first alternate setting, the current alternate setting is maintained here.  */
        if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	699b      	ldr	r3, [r3, #24]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d102      	bne.n	800dbfe <_ux_host_stack_configuration_instance_delete+0x22>
        {

            current_alternate_setting =  interface -> ux_interface_current_alternate_setting;
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	689b      	ldr	r3, [r3, #8]
 800dbfc:	60bb      	str	r3, [r7, #8]
        }
        
        if (interface -> ux_interface_descriptor.bAlternateSetting == current_alternate_setting)
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	699b      	ldr	r3, [r3, #24]
 800dc02:	68ba      	ldr	r2, [r7, #8]
 800dc04:	429a      	cmp	r2, r3
 800dc06:	d102      	bne.n	800dc0e <_ux_host_stack_configuration_instance_delete+0x32>
        {
            _ux_host_stack_interface_instance_delete(interface);
 800dc08:	68f8      	ldr	r0, [r7, #12]
 800dc0a:	f000 fe81 	bl	800e910 <_ux_host_stack_interface_instance_delete>
        }

        interface =  interface -> ux_interface_next_interface;
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc12:	60fb      	str	r3, [r7, #12]
    while (interface != UX_NULL)
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d1ea      	bne.n	800dbf0 <_ux_host_stack_configuration_instance_delete+0x14>
    }

    return; 
 800dc1a:	bf00      	nop
}
 800dc1c:	3710      	adds	r7, #16
 800dc1e:	46bd      	mov	sp, r7
 800dc20:	bd80      	pop	{r7, pc}

0800dc22 <_ux_host_stack_configuration_interface_get>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_interface_get(UX_CONFIGURATION *configuration, 
                                                UINT interface_index, UINT alternate_setting_index,
                                                UX_INTERFACE **interface)
{
 800dc22:	b580      	push	{r7, lr}
 800dc24:	b088      	sub	sp, #32
 800dc26:	af00      	add	r7, sp, #0
 800dc28:	60f8      	str	r0, [r7, #12]
 800dc2a:	60b9      	str	r1, [r7, #8]
 800dc2c:	607a      	str	r2, [r7, #4]
 800dc2e:	603b      	str	r3, [r7, #0]
UINT                container_index;
UX_INTERFACE        *current_interface;


    /* Do a sanity check on the configuration handle.  */
    if (configuration -> ux_configuration_handle != (ULONG) (ALIGN_TYPE) configuration)
 800dc30:	68fb      	ldr	r3, [r7, #12]
 800dc32:	681a      	ldr	r2, [r3, #0]
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	429a      	cmp	r2, r3
 800dc38:	d001      	beq.n	800dc3e <_ux_host_stack_configuration_interface_get+0x1c>
    {

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 800dc3a:	2351      	movs	r3, #81	@ 0x51
 800dc3c:	e044      	b.n	800dcc8 <_ux_host_stack_configuration_interface_get+0xa6>
    }
            
    /* Start with the interface attached to the configuration.  */
    current_interface =  configuration -> ux_configuration_first_interface;
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc42:	61bb      	str	r3, [r7, #24]

    /* The first interface has the index 0 */    
    container_index =  0;
 800dc44:	2300      	movs	r3, #0
 800dc46:	61fb      	str	r3, [r7, #28]
    
    /* Reset the interface number */
    current_interface_number =  0;
 800dc48:	2300      	movs	r3, #0
 800dc4a:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the interfaces until we found the right one */        
    while (current_interface != UX_NULL)
 800dc4c:	e033      	b.n	800dcb6 <_ux_host_stack_configuration_interface_get+0x94>
    {

        /* Check if the interface index matches the current one.  */
        if (interface_index == container_index)
 800dc4e:	68ba      	ldr	r2, [r7, #8]
 800dc50:	69fb      	ldr	r3, [r7, #28]
 800dc52:	429a      	cmp	r2, r3
 800dc54:	d126      	bne.n	800dca4 <_ux_host_stack_configuration_interface_get+0x82>
        {

            /* We have found the correct interface, now search for the alternate setting.  */
            current_interface_number =  current_interface -> ux_interface_descriptor.bInterfaceNumber;
 800dc56:	69bb      	ldr	r3, [r7, #24]
 800dc58:	695b      	ldr	r3, [r3, #20]
 800dc5a:	617b      	str	r3, [r7, #20]

            /* The first alternate setting has the index 0.  */    
            container_index =  0;
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	61fb      	str	r3, [r7, #28]

            /* Loop on all the alternate settings for this interface.  */
            while (current_interface != UX_NULL)
 800dc60:	e01d      	b.n	800dc9e <_ux_host_stack_configuration_interface_get+0x7c>
            {

                /* Check if the index is matched */
                if (alternate_setting_index == container_index)
 800dc62:	687a      	ldr	r2, [r7, #4]
 800dc64:	69fb      	ldr	r3, [r7, #28]
 800dc66:	429a      	cmp	r2, r3
 800dc68:	d104      	bne.n	800dc74 <_ux_host_stack_configuration_interface_get+0x52>
                {

                    /* We have found the right interface/alternate setting combination. Set the
                       interface return pointer.  */
                    *interface =  current_interface;
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	69ba      	ldr	r2, [r7, #24]
 800dc6e:	601a      	str	r2, [r3, #0]

                    /* Return success to caller.  */
                    return(UX_SUCCESS);
 800dc70:	2300      	movs	r3, #0
 800dc72:	e029      	b.n	800dcc8 <_ux_host_stack_configuration_interface_get+0xa6>
                }

                /* Move to next alternate setting index.  */
                container_index++;
 800dc74:	69fb      	ldr	r3, [r7, #28]
 800dc76:	3301      	adds	r3, #1
 800dc78:	61fb      	str	r3, [r7, #28]

                /* Move to the next alternate setting.   */
                current_interface =  current_interface -> ux_interface_next_interface;
 800dc7a:	69bb      	ldr	r3, [r7, #24]
 800dc7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc7e:	61bb      	str	r3, [r7, #24]

    
                /* Check new interface pointer, might be the end.  */
                if (current_interface != UX_NULL)
 800dc80:	69bb      	ldr	r3, [r7, #24]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d00b      	beq.n	800dc9e <_ux_host_stack_configuration_interface_get+0x7c>
                {
    
                    /* And verify that we are still in the same interface.  */
                    if (current_interface -> ux_interface_descriptor.bInterfaceNumber != current_interface_number)
 800dc86:	69bb      	ldr	r3, [r7, #24]
 800dc88:	695b      	ldr	r3, [r3, #20]
 800dc8a:	697a      	ldr	r2, [r7, #20]
 800dc8c:	429a      	cmp	r2, r3
 800dc8e:	d006      	beq.n	800dc9e <_ux_host_stack_configuration_interface_get+0x7c>
                    {

                        /* Error trap. */
                        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 800dc90:	2252      	movs	r2, #82	@ 0x52
 800dc92:	2104      	movs	r1, #4
 800dc94:	2002      	movs	r0, #2
 800dc96:	f001 fb23 	bl	800f2e0 <_ux_system_error_handler>

                        /* If trace is enabled, insert this event into the trace buffer.  */
                        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

                        return(UX_INTERFACE_HANDLE_UNKNOWN);
 800dc9a:	2352      	movs	r3, #82	@ 0x52
 800dc9c:	e014      	b.n	800dcc8 <_ux_host_stack_configuration_interface_get+0xa6>
            while (current_interface != UX_NULL)
 800dc9e:	69bb      	ldr	r3, [r7, #24]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d1de      	bne.n	800dc62 <_ux_host_stack_configuration_interface_get+0x40>
                }
            }       
        }
        
        /* Check the current interface, we may already be at the end ... */
        if (current_interface != UX_NULL)
 800dca4:	69bb      	ldr	r3, [r7, #24]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d005      	beq.n	800dcb6 <_ux_host_stack_configuration_interface_get+0x94>
        {
        
            /* Move to the next interface.  */
            current_interface =  current_interface -> ux_interface_next_interface;
 800dcaa:	69bb      	ldr	r3, [r7, #24]
 800dcac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcae:	61bb      	str	r3, [r7, #24]
        
            /* Move to the next interface index. */
            container_index++;
 800dcb0:	69fb      	ldr	r3, [r7, #28]
 800dcb2:	3301      	adds	r3, #1
 800dcb4:	61fb      	str	r3, [r7, #28]
    while (current_interface != UX_NULL)
 800dcb6:	69bb      	ldr	r3, [r7, #24]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d1c8      	bne.n	800dc4e <_ux_host_stack_configuration_interface_get+0x2c>
        }            
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 800dcbc:	2252      	movs	r2, #82	@ 0x52
 800dcbe:	2104      	movs	r1, #4
 800dcc0:	2002      	movs	r0, #2
 800dcc2:	f001 fb0d 	bl	800f2e0 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Didn't find the right interface/alternate setting, return an error!  */
    return(UX_INTERFACE_HANDLE_UNKNOWN);
 800dcc6:	2352      	movs	r3, #82	@ 0x52
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3720      	adds	r7, #32
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}

0800dcd0 <_ux_host_stack_configuration_interface_scan>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_interface_scan(UX_CONFIGURATION *configuration)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b094      	sub	sp, #80	@ 0x50
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	6078      	str	r0, [r7, #4]
UX_HOST_CLASS_COMMAND   class_command;
UINT                    status;


    /* Initialize class owners to 0.  */
    nb_class_owners =  0;
 800dcd8:	2300      	movs	r3, #0
 800dcda:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Get the first interface container for this configuration.  */
    interface =  configuration -> ux_configuration_first_interface;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dce0:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* We now scan all the alternate settings 0 for each of the interfaces.  */
    while (interface !=  UX_NULL)
 800dce2:	e02d      	b.n	800dd40 <_ux_host_stack_configuration_interface_scan+0x70>
    {

        /* Is there a default interface?  */
        if(interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800dce4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dce6:	699b      	ldr	r3, [r3, #24]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d126      	bne.n	800dd3a <_ux_host_stack_configuration_interface_scan+0x6a>
        {

            /* We have a default interface for this configuration. Call each class
               with the class\subclass\protocol.  We include the IAD for the cdc classes.  */
            class_command.ux_host_class_command_request      =   UX_HOST_CLASS_COMMAND_QUERY;
 800dcec:	2301      	movs	r3, #1
 800dcee:	60fb      	str	r3, [r7, #12]
            class_command.ux_host_class_command_container    =   (VOID *)interface;
 800dcf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcf2:	613b      	str	r3, [r7, #16]
            class_command.ux_host_class_command_usage        =   UX_HOST_CLASS_COMMAND_USAGE_CSP;
 800dcf4:	2302      	movs	r3, #2
 800dcf6:	61bb      	str	r3, [r7, #24]
            class_command.ux_host_class_command_class        =   interface -> ux_interface_descriptor.bInterfaceClass;
 800dcf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcfa:	6a1b      	ldr	r3, [r3, #32]
 800dcfc:	627b      	str	r3, [r7, #36]	@ 0x24
            class_command.ux_host_class_command_subclass     =   interface -> ux_interface_descriptor.bInterfaceSubClass;
 800dcfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd02:	62bb      	str	r3, [r7, #40]	@ 0x28
            class_command.ux_host_class_command_protocol     =   interface -> ux_interface_descriptor.bInterfaceProtocol;
 800dd04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd08:	62fb      	str	r3, [r7, #44]	@ 0x2c
            class_command.ux_host_class_command_iad_class    =   interface -> ux_interface_iad_class   ;
 800dd0a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd0e:	633b      	str	r3, [r7, #48]	@ 0x30
            class_command.ux_host_class_command_iad_subclass =   interface -> ux_interface_iad_subclass;
 800dd10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dd14:	637b      	str	r3, [r7, #52]	@ 0x34
            class_command.ux_host_class_command_iad_protocol =   interface -> ux_interface_iad_protocol;
 800dd16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800dd1a:	63bb      	str	r3, [r7, #56]	@ 0x38

            class =  _ux_host_stack_class_call(&class_command);
 800dd1c:	f107 030c 	add.w	r3, r7, #12
 800dd20:	4618      	mov	r0, r3
 800dd22:	f7ff fcf7 	bl	800d714 <_ux_host_stack_class_call>
 800dd26:	6438      	str	r0, [r7, #64]	@ 0x40

            /* On return, either we have found a class or the interface is still an orphan.  */
            if (class != UX_NULL)
 800dd28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d005      	beq.n	800dd3a <_ux_host_stack_configuration_interface_scan+0x6a>
            {

                /* There is a class.  */
                nb_class_owners++;
 800dd2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd30:	3301      	adds	r3, #1
 800dd32:	64bb      	str	r3, [r7, #72]	@ 0x48
                interface -> ux_interface_class =  class;
 800dd34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd38:	631a      	str	r2, [r3, #48]	@ 0x30
            }
        }

        /* point to the next interface until end of the list.  */
        interface =  interface -> ux_interface_next_interface;
 800dd3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    while (interface !=  UX_NULL)
 800dd40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d1ce      	bne.n	800dce4 <_ux_host_stack_configuration_interface_scan+0x14>
    status = (nb_class_owners > 0) ? UX_SUCCESS : UX_NO_CLASS_MATCH;
    return(status);
#else

    /* Assume no classes.  */
    status = UX_NO_CLASS_MATCH;
 800dd46:	2357      	movs	r3, #87	@ 0x57
 800dd48:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check the number of class owner found.  */
    if (nb_class_owners != 0)
 800dd4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d027      	beq.n	800dda0 <_ux_host_stack_configuration_interface_scan+0xd0>
    {

        /* If we have found one or more classes for any of the interfaces,
           we can safely do a SET_CONFIGURATION of the device.  */
        status =  _ux_host_stack_device_configuration_select(configuration);
 800dd50:	6878      	ldr	r0, [r7, #4]
 800dd52:	f000 f917 	bl	800df84 <_ux_host_stack_device_configuration_select>
 800dd56:	6478      	str	r0, [r7, #68]	@ 0x44

        /* Check the completion status.  */
        if (status == UX_SUCCESS)
 800dd58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	d120      	bne.n	800dda0 <_ux_host_stack_configuration_interface_scan+0xd0>
        {

            /* The device is in the CONFIGURED state, we have to call each of the classes
               again with an ACTIVATE signal.  */
            interface =  configuration -> ux_configuration_first_interface;
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dd62:	64fb      	str	r3, [r7, #76]	@ 0x4c

            while (interface != UX_NULL)
 800dd64:	e019      	b.n	800dd9a <_ux_host_stack_configuration_interface_scan+0xca>
            {

                /* Is there a default interface?  */
                if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800dd66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd68:	699b      	ldr	r3, [r3, #24]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d112      	bne.n	800dd94 <_ux_host_stack_configuration_interface_scan+0xc4>
                {

                    /* We have found the default interface. If this interface is owned,
                       activate its class.  */
                    class_command.ux_host_class_command_request =    UX_HOST_CLASS_COMMAND_ACTIVATE;
 800dd6e:	2302      	movs	r3, #2
 800dd70:	60fb      	str	r3, [r7, #12]
                    class_command.ux_host_class_command_container =  (VOID *) interface;
 800dd72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd74:	613b      	str	r3, [r7, #16]

                    if (interface -> ux_interface_class != UX_NULL)
 800dd76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d00a      	beq.n	800dd94 <_ux_host_stack_configuration_interface_scan+0xc4>
                    {

                        /* Save the class in the command container */
                        class_command.ux_host_class_command_class_ptr =  interface -> ux_interface_class;
 800dd7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd82:	63fb      	str	r3, [r7, #60]	@ 0x3c

                        /* Send the ACTIVATE command to the class */
                        status =  interface -> ux_interface_class -> ux_host_class_entry_function(&class_command);
 800dd84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd8a:	f107 020c 	add.w	r2, r7, #12
 800dd8e:	4610      	mov	r0, r2
 800dd90:	4798      	blx	r3
 800dd92:	6478      	str	r0, [r7, #68]	@ 0x44

                    }
                }

                /* Point to the next interface until end of the list.  */
                interface =  interface -> ux_interface_next_interface;
 800dd94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd98:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (interface != UX_NULL)
 800dd9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d1e2      	bne.n	800dd66 <_ux_host_stack_configuration_interface_scan+0x96>
            }
        }
    }

    /* Return operation result.  */
    return(status);
 800dda0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
#endif
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3750      	adds	r7, #80	@ 0x50
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}

0800ddaa <_ux_host_stack_configuration_set>:
/*                                            set device power source,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_configuration_set(UX_CONFIGURATION *configuration)
{
 800ddaa:	b580      	push	{r7, lr}
 800ddac:	b086      	sub	sp, #24
 800ddae:	af00      	add	r7, sp, #0
 800ddb0:	6078      	str	r0, [r7, #4]
#endif


    /* A configuration is selected. Retrieve the pointer to the control endpoint 
       and its transfer request.  */
    device =            configuration -> ux_configuration_device;
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddb6:	617b      	str	r3, [r7, #20]
    control_endpoint =  &device -> ux_device_control_endpoint;
 800ddb8:	697b      	ldr	r3, [r7, #20]
 800ddba:	337c      	adds	r3, #124	@ 0x7c
 800ddbc:	613b      	str	r3, [r7, #16]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800ddbe:	693b      	ldr	r3, [r7, #16]
 800ddc0:	3330      	adds	r3, #48	@ 0x30
 800ddc2:	60fb      	str	r3, [r7, #12]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_CONFIGURATION_SET, configuration, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Create a transfer_request for the SET_CONFIGURATION request. No data for this request.  */
    transfer_request -> ux_transfer_request_requested_length =  0;
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_SET_CONFIGURATION;
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	2209      	movs	r2, #9
 800ddce:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_OUT | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	2200      	movs	r2, #0
 800ddd4:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             (USHORT) configuration -> ux_configuration_descriptor.bConfigurationValue;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	69db      	ldr	r3, [r3, #28]
 800ddda:	b29b      	uxth	r3, r3
 800dddc:	461a      	mov	r2, r3
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	2200      	movs	r2, #0
 800dde6:	621a      	str	r2, [r3, #32]

    /* Tend to be blocking after enumeration done.  */
#endif

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 800dde8:	68f8      	ldr	r0, [r7, #12]
 800ddea:	f001 f9c7 	bl	800f17c <_ux_host_stack_transfer_request>
 800ddee:	60b8      	str	r0, [r7, #8]

    /* Check completion status.  */
    if(status == UX_SUCCESS)
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d110      	bne.n	800de18 <_ux_host_stack_configuration_set+0x6e>
    {

        /* Change the device state to configured.  */
        device -> ux_device_state =  UX_DEVICE_CONFIGURED;
 800ddf6:	697b      	ldr	r3, [r7, #20]
 800ddf8:	2203      	movs	r2, #3
 800ddfa:	609a      	str	r2, [r3, #8]
    
        /* Store the new configuration value in the device container.  */
        device -> ux_device_current_configuration =  configuration;
 800ddfc:	697b      	ldr	r3, [r7, #20]
 800ddfe:	687a      	ldr	r2, [r7, #4]
 800de00:	619a      	str	r2, [r3, #24]

        /* Save current device power source.  */
        device -> ux_device_power_source = (configuration ->
                                            ux_configuration_descriptor.bmAttributes &
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
                                            UX_CONFIGURATION_DEVICE_SELF_POWERED) ?
                                UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d001      	beq.n	800de12 <_ux_host_stack_configuration_set+0x68>
 800de0e:	2202      	movs	r2, #2
 800de10:	e000      	b.n	800de14 <_ux_host_stack_configuration_set+0x6a>
 800de12:	2201      	movs	r2, #1
        device -> ux_device_power_source = (configuration ->
 800de14:	697b      	ldr	r3, [r7, #20]
 800de16:	615a      	str	r2, [r3, #20]
    }

    /* Return status to caller.  */
    return(status);
 800de18:	68bb      	ldr	r3, [r7, #8]
}
 800de1a:	4618      	mov	r0, r3
 800de1c:	3718      	adds	r7, #24
 800de1e:	46bd      	mov	sp, r7
 800de20:	bd80      	pop	{r7, pc}
	...

0800de24 <_ux_host_stack_device_address_set>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_address_set(UX_DEVICE *device)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b08a      	sub	sp, #40	@ 0x28
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]


UINT            status = UX_ERROR;
 800de2c:	23ff      	movs	r3, #255	@ 0xff
 800de2e:	627b      	str	r3, [r7, #36]	@ 0x24
UINT            address_bit_index;
UCHAR           device_address_byte;
#endif

    /* Retrieve the pointer to the control endpoint.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	337c      	adds	r3, #124	@ 0x7c
 800de34:	617b      	str	r3, [r7, #20]

    /* Retrieve the transfer request pointer.  */
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800de36:	697b      	ldr	r3, [r7, #20]
 800de38:	3330      	adds	r3, #48	@ 0x30
 800de3a:	613b      	str	r3, [r7, #16]

    /* Initialize device address to 1.  */
    device_address =  1;
 800de3c:	2301      	movs	r3, #1
 800de3e:	847b      	strh	r3, [r7, #34]	@ 0x22

#if UX_MAX_DEVICES > 1

    /* We need the HCD pointer as well.  */
    hcd = UX_DEVICE_HCD_GET(device);
 800de40:	4b35      	ldr	r3, [pc, #212]	@ (800df18 <_ux_host_stack_device_address_set+0xf4>)
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	68db      	ldr	r3, [r3, #12]
 800de46:	60fb      	str	r3, [r7, #12]

    /* Calculate the new address of this device. We start with address 1.  */
    for (address_byte_index = 0; address_byte_index < 16; address_byte_index++)
 800de48:	2300      	movs	r3, #0
 800de4a:	61fb      	str	r3, [r7, #28]
 800de4c:	e030      	b.n	800deb0 <_ux_host_stack_device_address_set+0x8c>
    {

        /* Get the address mask byte.  */
        device_address_byte =  hcd -> ux_hcd_address[address_byte_index];
 800de4e:	68fa      	ldr	r2, [r7, #12]
 800de50:	69fb      	ldr	r3, [r7, #28]
 800de52:	4413      	add	r3, r2
 800de54:	3378      	adds	r3, #120	@ 0x78
 800de56:	781b      	ldrb	r3, [r3, #0]
 800de58:	72fb      	strb	r3, [r7, #11]

        /* Scan each bit for an empty spot.  */
        for (address_bit_index = 0; address_bit_index < 8; address_bit_index++)
 800de5a:	2300      	movs	r3, #0
 800de5c:	61bb      	str	r3, [r7, #24]
 800de5e:	e01e      	b.n	800de9e <_ux_host_stack_device_address_set+0x7a>
        {

            if ((device_address_byte & (1 << address_bit_index)) == 0)
 800de60:	7afa      	ldrb	r2, [r7, #11]
 800de62:	69bb      	ldr	r3, [r7, #24]
 800de64:	fa42 f303 	asr.w	r3, r2, r3
 800de68:	f003 0301 	and.w	r3, r3, #1
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d110      	bne.n	800de92 <_ux_host_stack_device_address_set+0x6e>
            {

                /* We have found an empty spot. Reserve this address.  */
                device_address_byte = (UCHAR)((UCHAR)device_address_byte | (UCHAR)(1 << address_bit_index));
 800de70:	2201      	movs	r2, #1
 800de72:	69bb      	ldr	r3, [r7, #24]
 800de74:	fa02 f303 	lsl.w	r3, r2, r3
 800de78:	b2da      	uxtb	r2, r3
 800de7a:	7afb      	ldrb	r3, [r7, #11]
 800de7c:	4313      	orrs	r3, r2
 800de7e:	72fb      	strb	r3, [r7, #11]

                /* Store the address mask byte.  */
                hcd -> ux_hcd_address[address_byte_index] =  device_address_byte;
 800de80:	68fa      	ldr	r2, [r7, #12]
 800de82:	69fb      	ldr	r3, [r7, #28]
 800de84:	4413      	add	r3, r2
 800de86:	3378      	adds	r3, #120	@ 0x78
 800de88:	7afa      	ldrb	r2, [r7, #11]
 800de8a:	701a      	strb	r2, [r3, #0]

                /* OK, apply address.  */
                status = UX_SUCCESS;
 800de8c:	2300      	movs	r3, #0
 800de8e:	627b      	str	r3, [r7, #36]	@ 0x24
                break;
 800de90:	e008      	b.n	800dea4 <_ux_host_stack_device_address_set+0x80>
            }

            /* This address was already taken, increment to the next address.  */
            device_address++;
 800de92:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800de94:	3301      	adds	r3, #1
 800de96:	847b      	strh	r3, [r7, #34]	@ 0x22
        for (address_bit_index = 0; address_bit_index < 8; address_bit_index++)
 800de98:	69bb      	ldr	r3, [r7, #24]
 800de9a:	3301      	adds	r3, #1
 800de9c:	61bb      	str	r3, [r7, #24]
 800de9e:	69bb      	ldr	r3, [r7, #24]
 800dea0:	2b07      	cmp	r3, #7
 800dea2:	d9dd      	bls.n	800de60 <_ux_host_stack_device_address_set+0x3c>
        }

        /* If address found, break the loop.  */
        if (status == UX_SUCCESS)
 800dea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dea6:	2b00      	cmp	r3, #0
 800dea8:	d006      	beq.n	800deb8 <_ux_host_stack_device_address_set+0x94>
    for (address_byte_index = 0; address_byte_index < 16; address_byte_index++)
 800deaa:	69fb      	ldr	r3, [r7, #28]
 800deac:	3301      	adds	r3, #1
 800deae:	61fb      	str	r3, [r7, #28]
 800deb0:	69fb      	ldr	r3, [r7, #28]
 800deb2:	2b0f      	cmp	r3, #15
 800deb4:	d9cb      	bls.n	800de4e <_ux_host_stack_device_address_set+0x2a>
 800deb6:	e000      	b.n	800deba <_ux_host_stack_device_address_set+0x96>
        {
            break;
 800deb8:	bf00      	nop
        }
    }
    if (status == UX_ERROR)
 800deba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800debc:	2bff      	cmp	r3, #255	@ 0xff
 800debe:	d101      	bne.n	800dec4 <_ux_host_stack_device_address_set+0xa0>

        /* We should never get here!  */
        return(UX_ERROR);
 800dec0:	23ff      	movs	r3, #255	@ 0xff
 800dec2:	e024      	b.n	800df0e <_ux_host_stack_device_address_set+0xea>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_ADDRESS_SET, device, device_address, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Create a transfer request for the SET_ADDRESS request.  */
    transfer_request -> ux_transfer_request_data_pointer =      UX_NULL;
 800dec4:	693b      	ldr	r3, [r7, #16]
 800dec6:	2200      	movs	r2, #0
 800dec8:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  0;
 800deca:	693b      	ldr	r3, [r7, #16]
 800decc:	2200      	movs	r2, #0
 800dece:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_SET_ADDRESS;
 800ded0:	693b      	ldr	r3, [r7, #16]
 800ded2:	2205      	movs	r2, #5
 800ded4:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_OUT | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800ded6:	693b      	ldr	r3, [r7, #16]
 800ded8:	2200      	movs	r2, #0
 800deda:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             device_address;
 800dedc:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800dede:	693b      	ldr	r3, [r7, #16]
 800dee0:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 800dee2:	693b      	ldr	r3, [r7, #16]
 800dee4:	2200      	movs	r2, #0
 800dee6:	621a      	str	r2, [r3, #32]
    status = UX_SUCCESS;
    return(status);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 800dee8:	6938      	ldr	r0, [r7, #16]
 800deea:	f001 f947 	bl	800f17c <_ux_host_stack_transfer_request>
 800deee:	6278      	str	r0, [r7, #36]	@ 0x24

    /* Now, this address will be the one used in future transfers.  The transfer may have failed and therefore
        all the device resources including the new address will be free.*/
    device -> ux_device_address =  (ULONG) device_address;
 800def0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	60da      	str	r2, [r3, #12]

    /* Check completion status.  */
    if (status == UX_SUCCESS)
 800def6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800def8:	2b00      	cmp	r3, #0
 800defa:	d107      	bne.n	800df0c <_ux_host_stack_device_address_set+0xe8>
    {

        /* Mark the device as ADDRESSED now.  */
        device -> ux_device_state = UX_DEVICE_ADDRESSED;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2202      	movs	r2, #2
 800df00:	609a      	str	r2, [r3, #8]

        /* Some devices need some time to accept this address.  */
        _ux_utility_delay_ms(UX_DEVICE_ADDRESS_SET_WAIT);
 800df02:	2032      	movs	r0, #50	@ 0x32
 800df04:	f001 fac0 	bl	800f488 <_ux_utility_delay_ms>

        /* Return successful status.  */
        return(status);
 800df08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df0a:	e000      	b.n	800df0e <_ux_host_stack_device_address_set+0xea>
    {

        /* We have an error at the first device transaction. This is mostly
            due to the device having failed on the reset after power up.
            we will try again either at the root hub or regular hub. */   
        return(status);
 800df0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
#endif
}
 800df0e:	4618      	mov	r0, r3
 800df10:	3728      	adds	r7, #40	@ 0x28
 800df12:	46bd      	mov	sp, r7
 800df14:	bd80      	pop	{r7, pc}
 800df16:	bf00      	nop
 800df18:	20011fc4 	.word	0x20011fc4

0800df1c <_ux_host_stack_device_configuration_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_configuration_get(UX_DEVICE *device, UINT configuration_index,
                                                        UX_CONFIGURATION **configuration)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b086      	sub	sp, #24
 800df20:	af00      	add	r7, sp, #0
 800df22:	60f8      	str	r0, [r7, #12]
 800df24:	60b9      	str	r1, [r7, #8]
 800df26:	607a      	str	r2, [r7, #4]

UINT                    current_configuration_index;
UX_CONFIGURATION        *current_configuration;

    /* Do a sanity check on the device handle.  */
    if (device -> ux_device_handle != (ULONG) (ALIGN_TYPE) device)
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	681a      	ldr	r2, [r3, #0]
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	429a      	cmp	r2, r3
 800df30:	d006      	beq.n	800df40 <_ux_host_stack_device_configuration_get+0x24>
    {
        
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DEVICE_HANDLE_UNKNOWN);
 800df32:	2250      	movs	r2, #80	@ 0x50
 800df34:	2104      	movs	r1, #4
 800df36:	2002      	movs	r0, #2
 800df38:	f001 f9d2 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_DEVICE_HANDLE_UNKNOWN);
 800df3c:	2350      	movs	r3, #80	@ 0x50
 800df3e:	e01d      	b.n	800df7c <_ux_host_stack_device_configuration_get+0x60>
    }
        
    /* Start with the configuration attached to the device.  */
    current_configuration =  device -> ux_device_first_configuration;
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df44:	613b      	str	r3, [r7, #16]

    /* The first configuration has the index 0.  */    
    current_configuration_index =  0;
 800df46:	2300      	movs	r3, #0
 800df48:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the configurations until we found the right one.  */        
    while (current_configuration != UX_NULL)
 800df4a:	e00e      	b.n	800df6a <_ux_host_stack_device_configuration_get+0x4e>
    {

        /* Check if the configuration index matches the current one.  */
        if (configuration_index == current_configuration_index)
 800df4c:	68ba      	ldr	r2, [r7, #8]
 800df4e:	697b      	ldr	r3, [r7, #20]
 800df50:	429a      	cmp	r2, r3
 800df52:	d104      	bne.n	800df5e <_ux_host_stack_device_configuration_get+0x42>
        {

            /* Return the configuration pointer.  */
            *configuration =  current_configuration;
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	693a      	ldr	r2, [r7, #16]
 800df58:	601a      	str	r2, [r3, #0]

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_CONFIGURATION_GET, device, current_configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

            /* Return successful completion.  */
            return(UX_SUCCESS);
 800df5a:	2300      	movs	r3, #0
 800df5c:	e00e      	b.n	800df7c <_ux_host_stack_device_configuration_get+0x60>
        }
        
        /* Move to the next configuration.  */
        current_configuration =  current_configuration -> ux_configuration_next_configuration;
 800df5e:	693b      	ldr	r3, [r7, #16]
 800df60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df62:	613b      	str	r3, [r7, #16]
        
        /* Move to the next index.  */
        current_configuration_index++;
 800df64:	697b      	ldr	r3, [r7, #20]
 800df66:	3301      	adds	r3, #1
 800df68:	617b      	str	r3, [r7, #20]
    while (current_configuration != UX_NULL)
 800df6a:	693b      	ldr	r3, [r7, #16]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d1ed      	bne.n	800df4c <_ux_host_stack_device_configuration_get+0x30>
    }
    
    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_CONFIGURATION_HANDLE_UNKNOWN);
 800df70:	2251      	movs	r2, #81	@ 0x51
 800df72:	2104      	movs	r1, #4
 800df74:	2002      	movs	r0, #2
 800df76:	f001 f9b3 	bl	800f2e0 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
    /* Return an error.  */
    return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 800df7a:	2351      	movs	r3, #81	@ 0x51
}
 800df7c:	4618      	mov	r0, r3
 800df7e:	3718      	adds	r7, #24
 800df80:	46bd      	mov	sp, r7
 800df82:	bd80      	pop	{r7, pc}

0800df84 <_ux_host_stack_device_configuration_select>:
/*                                            refine power usage check,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_configuration_select(UX_CONFIGURATION *configuration)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b086      	sub	sp, #24
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
UX_DEVICE               *device;
UX_CONFIGURATION        *current_configuration;
UINT                    status;
    
    /* Check for validity of the configuration handle.  */
    if (configuration -> ux_configuration_handle != (ULONG) (ALIGN_TYPE) configuration)
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681a      	ldr	r2, [r3, #0]
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	429a      	cmp	r2, r3
 800df94:	d006      	beq.n	800dfa4 <_ux_host_stack_device_configuration_select+0x20>
    {
    
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_CONFIGURATION_HANDLE_UNKNOWN);
 800df96:	2251      	movs	r2, #81	@ 0x51
 800df98:	2104      	movs	r1, #4
 800df9a:	2002      	movs	r0, #2
 800df9c:	f001 f9a0 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 800dfa0:	2351      	movs	r3, #81	@ 0x51
 800dfa2:	e02e      	b.n	800e002 <_ux_host_stack_device_configuration_select+0x7e>
    }

    /* Get the device container for this configuration.  */       
    device =  configuration -> ux_configuration_device;
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dfa8:	617b      	str	r3, [r7, #20]
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_CONFIGURATION_SELECT, device, configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* We need to check the amount of power the bus powered device is consuming
       before switch configuration. Otherwise we may run the risk of
       an over current fault. */
    if (((configuration -> ux_configuration_descriptor.bmAttributes & UX_CONFIGURATION_DEVICE_SELF_POWERED) == 0) &&
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d10d      	bne.n	800dfd2 <_ux_host_stack_device_configuration_select+0x4e>
         (configuration -> ux_configuration_descriptor.MaxPower > UX_DEVICE_MAX_POWER_GET(device)))
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800dfba:	697b      	ldr	r3, [r7, #20]
 800dfbc:	f8d3 3118 	ldr.w	r3, [r3, #280]	@ 0x118
    if (((configuration -> ux_configuration_descriptor.bmAttributes & UX_CONFIGURATION_DEVICE_SELF_POWERED) == 0) &&
 800dfc0:	429a      	cmp	r2, r3
 800dfc2:	d906      	bls.n	800dfd2 <_ux_host_stack_device_configuration_select+0x4e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_OVER_CURRENT_CONDITION);
 800dfc4:	2243      	movs	r2, #67	@ 0x43
 800dfc6:	2104      	movs	r1, #4
 800dfc8:	2002      	movs	r0, #2
 800dfca:	f001 f989 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_OVER_CURRENT_CONDITION, configuration, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_OVER_CURRENT_CONDITION);
 800dfce:	2343      	movs	r3, #67	@ 0x43
 800dfd0:	e017      	b.n	800e002 <_ux_host_stack_device_configuration_select+0x7e>
    }

    /* Check for the state of the device . If the device is already configured, 
       we need to cancel the existing configuration before enabling this one.   */
    if (device -> ux_device_state == UX_DEVICE_CONFIGURED)
 800dfd2:	697b      	ldr	r3, [r7, #20]
 800dfd4:	689b      	ldr	r3, [r3, #8]
 800dfd6:	2b03      	cmp	r3, #3
 800dfd8:	d105      	bne.n	800dfe6 <_ux_host_stack_device_configuration_select+0x62>
    {

        /* The device is configured. Get the first configuration pointer.  */
        current_configuration =  device -> ux_device_current_configuration;
 800dfda:	697b      	ldr	r3, [r7, #20]
 800dfdc:	699b      	ldr	r3, [r3, #24]
 800dfde:	613b      	str	r3, [r7, #16]

        /* Deselect this instance */
        _ux_host_stack_configuration_instance_delete(current_configuration);
 800dfe0:	6938      	ldr	r0, [r7, #16]
 800dfe2:	f7ff fdfb 	bl	800dbdc <_ux_host_stack_configuration_instance_delete>
    }

    /* The device can now be configured.  */
    status =  _ux_host_stack_configuration_set(configuration);
 800dfe6:	6878      	ldr	r0, [r7, #4]
 800dfe8:	f7ff fedf 	bl	800ddaa <_ux_host_stack_configuration_set>
 800dfec:	60f8      	str	r0, [r7, #12]
    if (status != UX_SUCCESS)
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d001      	beq.n	800dff8 <_ux_host_stack_device_configuration_select+0x74>
        return(status);
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	e004      	b.n	800e002 <_ux_host_stack_device_configuration_select+0x7e>

    /* Create the configuration instance.  */
    status =  _ux_host_stack_configuration_instance_create(configuration);
 800dff8:	6878      	ldr	r0, [r7, #4]
 800dffa:	f7ff fdcf 	bl	800db9c <_ux_host_stack_configuration_instance_create>
 800dffe:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800e000:	68fb      	ldr	r3, [r7, #12]
}
 800e002:	4618      	mov	r0, r3
 800e004:	3718      	adds	r7, #24
 800e006:	46bd      	mov	sp, r7
 800e008:	bd80      	pop	{r7, pc}
	...

0800e00c <_ux_host_stack_device_descriptor_read>:
/*                                            added class code checking,  */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_descriptor_read(UX_DEVICE *device)
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b086      	sub	sp, #24
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_DEVICE_DESCRIPTOR_READ, device, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Retrieve the pointer to the control endpoint.  */
    control_endpoint =  &device -> ux_device_control_endpoint;
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	337c      	adds	r3, #124	@ 0x7c
 800e018:	613b      	str	r3, [r7, #16]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 800e01a:	693b      	ldr	r3, [r7, #16]
 800e01c:	3330      	adds	r3, #48	@ 0x30
 800e01e:	60fb      	str	r3, [r7, #12]

    /* Need to allocate memory for the descriptor.  */
    descriptor =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_DEVICE_DESCRIPTOR_LENGTH);
 800e020:	2212      	movs	r2, #18
 800e022:	2101      	movs	r1, #1
 800e024:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e028:	f001 fab6 	bl	800f598 <_ux_utility_memory_allocate>
 800e02c:	60b8      	str	r0, [r7, #8]
    if (descriptor == UX_NULL)
 800e02e:	68bb      	ldr	r3, [r7, #8]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d101      	bne.n	800e038 <_ux_host_stack_device_descriptor_read+0x2c>
        return(UX_MEMORY_INSUFFICIENT);
 800e034:	2312      	movs	r3, #18
 800e036:	e078      	b.n	800e12a <_ux_host_stack_device_descriptor_read+0x11e>

    /* Create a transfer_request for the GET_DESCRIPTOR request. The first transfer_request asks 
       for the first 8 bytes only. This way we will know the real MaxPacketSize
       value for the control endpoint.  */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	68ba      	ldr	r2, [r7, #8]
 800e03c:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  8;
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	2208      	movs	r2, #8
 800e042:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	2206      	movs	r2, #6
 800e048:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	2280      	movs	r2, #128	@ 0x80
 800e04e:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             UX_DEVICE_DESCRIPTOR_ITEM << 8;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e056:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	2200      	movs	r2, #0
 800e05c:	621a      	str	r2, [r3, #32]
    status = UX_SUCCESS;
    return(status);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 800e05e:	68f8      	ldr	r0, [r7, #12]
 800e060:	f001 f88c 	bl	800f17c <_ux_host_stack_transfer_request>
 800e064:	6178      	str	r0, [r7, #20]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == 8))
 800e066:	697b      	ldr	r3, [r7, #20]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d10f      	bne.n	800e08c <_ux_host_stack_device_descriptor_read+0x80>
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	691b      	ldr	r3, [r3, #16]
 800e070:	2b08      	cmp	r3, #8
 800e072:	d10b      	bne.n	800e08c <_ux_host_stack_device_descriptor_read+0x80>
    {

        /* Parse the device descriptor and create the local descriptor.  */
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
                                                                                (UCHAR *) &device -> ux_device_descriptor);
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	3344      	adds	r3, #68	@ 0x44
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
 800e078:	220e      	movs	r2, #14
 800e07a:	492e      	ldr	r1, [pc, #184]	@ (800e134 <_ux_host_stack_device_descriptor_read+0x128>)
 800e07c:	68b8      	ldr	r0, [r7, #8]
 800e07e:	f001 fa1d 	bl	800f4bc <_ux_utility_descriptor_parse>
        /* Return completion status.  */
        return(status);             
    }

    /* Validate the bMaxPacketSize0.  */
    if (device -> ux_device_descriptor.bMaxPacketSize0 != 8 &&
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e086:	2b08      	cmp	r3, #8
 800e088:	d105      	bne.n	800e096 <_ux_host_stack_device_descriptor_read+0x8a>
 800e08a:	e015      	b.n	800e0b8 <_ux_host_stack_device_descriptor_read+0xac>
        _ux_utility_memory_free(descriptor);
 800e08c:	68b8      	ldr	r0, [r7, #8]
 800e08e:	f001 fbc9 	bl	800f824 <_ux_utility_memory_free>
        return(status);             
 800e092:	697b      	ldr	r3, [r7, #20]
 800e094:	e049      	b.n	800e12a <_ux_host_stack_device_descriptor_read+0x11e>
        device -> ux_device_descriptor.bMaxPacketSize0 != 16 &&
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
    if (device -> ux_device_descriptor.bMaxPacketSize0 != 8 &&
 800e09a:	2b10      	cmp	r3, #16
 800e09c:	d00c      	beq.n	800e0b8 <_ux_host_stack_device_descriptor_read+0xac>
        device -> ux_device_descriptor.bMaxPacketSize0 != 32 &&
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        device -> ux_device_descriptor.bMaxPacketSize0 != 16 &&
 800e0a2:	2b20      	cmp	r3, #32
 800e0a4:	d008      	beq.n	800e0b8 <_ux_host_stack_device_descriptor_read+0xac>
        device -> ux_device_descriptor.bMaxPacketSize0 != 64)
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        device -> ux_device_descriptor.bMaxPacketSize0 != 32 &&
 800e0aa:	2b40      	cmp	r3, #64	@ 0x40
 800e0ac:	d004      	beq.n	800e0b8 <_ux_host_stack_device_descriptor_read+0xac>
    {
        _ux_utility_memory_free(descriptor);
 800e0ae:	68b8      	ldr	r0, [r7, #8]
 800e0b0:	f001 fbb8 	bl	800f824 <_ux_utility_memory_free>
        return(UX_DESCRIPTOR_CORRUPTED);
 800e0b4:	2342      	movs	r3, #66	@ 0x42
 800e0b6:	e038      	b.n	800e12a <_ux_host_stack_device_descriptor_read+0x11e>
        return(UX_DESCRIPTOR_CORRUPTED);
    }
#endif

    /* Update the max packet size value for the endpoint.  */
    control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize = device -> ux_device_descriptor.bMaxPacketSize0;
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e0bc:	693b      	ldr	r3, [r7, #16]
 800e0be:	61da      	str	r2, [r3, #28]

    /* Create a transfer_request for the GET_DESCRIPTOR request. This time, we have the complete length */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor;
 800e0c0:	68fb      	ldr	r3, [r7, #12]
 800e0c2:	68ba      	ldr	r2, [r7, #8]
 800e0c4:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	2212      	movs	r2, #18
 800e0ca:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_GET_DESCRIPTOR;
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	2206      	movs	r2, #6
 800e0d0:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_STANDARD | UX_REQUEST_TARGET_DEVICE;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	2280      	movs	r2, #128	@ 0x80
 800e0d6:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             UX_DEVICE_DESCRIPTOR_ITEM << 8;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e0de:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             0;
 800e0e0:	68fb      	ldr	r3, [r7, #12]
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	621a      	str	r2, [r3, #32]
    transfer_request -> ux_transfer_request_packet_length =     device -> ux_device_descriptor.bMaxPacketSize0;
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 800e0ee:	68f8      	ldr	r0, [r7, #12]
 800e0f0:	f001 f844 	bl	800f17c <_ux_host_stack_transfer_request>
 800e0f4:	6178      	str	r0, [r7, #20]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) && (transfer_request -> ux_transfer_request_actual_length == UX_DEVICE_DESCRIPTOR_LENGTH))
 800e0f6:	697b      	ldr	r3, [r7, #20]
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d10b      	bne.n	800e114 <_ux_host_stack_device_descriptor_read+0x108>
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	691b      	ldr	r3, [r3, #16]
 800e100:	2b12      	cmp	r3, #18
 800e102:	d107      	bne.n	800e114 <_ux_host_stack_device_descriptor_read+0x108>
    {

        /* Parse the device descriptor and create the local descriptor.  */
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
                                                                    (UCHAR *) &device -> ux_device_descriptor);
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	3344      	adds	r3, #68	@ 0x44
        _ux_utility_descriptor_parse(descriptor, _ux_system_device_descriptor_structure, UX_DEVICE_DESCRIPTOR_ENTRIES,
 800e108:	220e      	movs	r2, #14
 800e10a:	490a      	ldr	r1, [pc, #40]	@ (800e134 <_ux_host_stack_device_descriptor_read+0x128>)
 800e10c:	68b8      	ldr	r0, [r7, #8]
 800e10e:	f001 f9d5 	bl	800f4bc <_ux_utility_descriptor_parse>
 800e112:	e006      	b.n	800e122 <_ux_host_stack_device_descriptor_read+0x116>
    }
    else
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800e114:	2242      	movs	r2, #66	@ 0x42
 800e116:	2104      	movs	r1, #4
 800e118:	2002      	movs	r0, #2
 800e11a:	f001 f8e1 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* The device descriptor does not contain the right amount of data. Maybe corruption.  */
        status =  UX_DESCRIPTOR_CORRUPTED;
 800e11e:	2342      	movs	r3, #66	@ 0x42
 800e120:	617b      	str	r3, [r7, #20]
    }
    
    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor);
 800e122:	68b8      	ldr	r0, [r7, #8]
 800e124:	f001 fb7e 	bl	800f824 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);             
 800e128:	697b      	ldr	r3, [r7, #20]
#endif
}
 800e12a:	4618      	mov	r0, r3
 800e12c:	3718      	adds	r7, #24
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}
 800e132:	bf00      	nop
 800e134:	20000040 	.word	0x20000040

0800e138 <_ux_host_stack_device_remove>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_remove(UX_HCD *hcd, UX_DEVICE *parent, UINT port_index)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b096      	sub	sp, #88	@ 0x58
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	60f8      	str	r0, [r7, #12]
 800e140:	60b9      	str	r1, [r7, #8]
 800e142:	607a      	str	r2, [r7, #4]
UX_INTERFACE                *interface;
UX_HOST_CLASS_COMMAND       command;

    /* We need to find the device descriptor for the removed device. We can find it
       with the parent device and the port it was attached to. Start with the first device.  */
    device =  _ux_system_host -> ux_system_host_device_array;
 800e144:	4b42      	ldr	r3, [pc, #264]	@ (800e250 <_ux_host_stack_device_remove+0x118>)
 800e146:	681b      	ldr	r3, [r3, #0]
 800e148:	695b      	ldr	r3, [r3, #20]
 800e14a:	653b      	str	r3, [r7, #80]	@ 0x50

#if UX_MAX_DEVICES > 1
    /* Start at the beginning of the list.  */
    container_index =  0;
 800e14c:	2300      	movs	r3, #0
 800e14e:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Search the list until the end.  */
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 800e150:	e019      	b.n	800e186 <_ux_host_stack_device_remove+0x4e>
    {

        /* Until we have found a used entry.  */
        if (device -> ux_device_handle != UX_UNUSED)
 800e152:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	2b00      	cmp	r3, #0
 800e158:	d011      	beq.n	800e17e <_ux_host_stack_device_remove+0x46>
        {

            /* Check for the parent device and the port location and the controller.  */
            if( UX_DEVICE_PARENT_MATCH(device, parent) &&
 800e15a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e15c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800e160:	68ba      	ldr	r2, [r7, #8]
 800e162:	429a      	cmp	r2, r3
 800e164:	d10b      	bne.n	800e17e <_ux_host_stack_device_remove+0x46>
                UX_DEVICE_PORT_LOCATION_MATCH(device, port_index) &&
 800e166:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e168:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
            if( UX_DEVICE_PARENT_MATCH(device, parent) &&
 800e16c:	687a      	ldr	r2, [r7, #4]
 800e16e:	429a      	cmp	r2, r3
 800e170:	d105      	bne.n	800e17e <_ux_host_stack_device_remove+0x46>
                UX_DEVICE_HCD_MATCH(device, hcd))
 800e172:	4b37      	ldr	r3, [pc, #220]	@ (800e250 <_ux_host_stack_device_remove+0x118>)
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	68db      	ldr	r3, [r3, #12]
                UX_DEVICE_PORT_LOCATION_MATCH(device, port_index) &&
 800e178:	68fa      	ldr	r2, [r7, #12]
 800e17a:	429a      	cmp	r2, r3
 800e17c:	d00c      	beq.n	800e198 <_ux_host_stack_device_remove+0x60>
                break;
        }

        /* Move to the next device entry.  */
        device++;
 800e17e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e180:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800e184:	653b      	str	r3, [r7, #80]	@ 0x50
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 800e186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e188:	1c5a      	adds	r2, r3, #1
 800e18a:	657a      	str	r2, [r7, #84]	@ 0x54
 800e18c:	4a30      	ldr	r2, [pc, #192]	@ (800e250 <_ux_host_stack_device_remove+0x118>)
 800e18e:	6812      	ldr	r2, [r2, #0]
 800e190:	6912      	ldr	r2, [r2, #16]
 800e192:	4293      	cmp	r3, r2
 800e194:	d3dd      	bcc.n	800e152 <_ux_host_stack_device_remove+0x1a>
 800e196:	e000      	b.n	800e19a <_ux_host_stack_device_remove+0x62>
                break;
 800e198:	bf00      	nop
    }

    /* Device not found.  */
    if (container_index > _ux_system_host -> ux_system_host_max_devices)
 800e19a:	4b2d      	ldr	r3, [pc, #180]	@ (800e250 <_ux_host_stack_device_remove+0x118>)
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	691b      	ldr	r3, [r3, #16]
 800e1a0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e1a2:	429a      	cmp	r2, r3
 800e1a4:	d906      	bls.n	800e1b4 <_ux_host_stack_device_remove+0x7c>
        !UX_DEVICE_HCD_MATCH(device, hcd))
#endif
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DEVICE_HANDLE_UNKNOWN);
 800e1a6:	2250      	movs	r2, #80	@ 0x50
 800e1a8:	2104      	movs	r1, #4
 800e1aa:	2002      	movs	r0, #2
 800e1ac:	f001 f898 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* We get here when we could not find the device.  */
        return(UX_DEVICE_HANDLE_UNKNOWN);
 800e1b0:	2350      	movs	r3, #80	@ 0x50
 800e1b2:	e048      	b.n	800e246 <_ux_host_stack_device_remove+0x10e>

    /* If trace is enabled, unregister this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* We have found the device to be removed. */
    device -> ux_device_state = UX_DEVICE_REMOVED;
 800e1b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1b6:	220a      	movs	r2, #10
 800e1b8:	609a      	str	r2, [r3, #8]

    /* We have found the device to be removed. Initialize the class
        command with the generic parameters.  */
    command.ux_host_class_command_request =  UX_HOST_CLASS_COMMAND_DEACTIVATE;
 800e1ba:	2303      	movs	r3, #3
 800e1bc:	617b      	str	r3, [r7, #20]

    /* The device may have a class associated with the device container or its interfaces.  */
    if (device -> ux_device_class_instance != UX_NULL)
 800e1be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d00a      	beq.n	800e1dc <_ux_host_stack_device_remove+0xa4>
    {

        /* We need to stop the class instance for the device.  */
        command.ux_host_class_command_instance =  device -> ux_device_class_instance;
 800e1c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e1ca:	61fb      	str	r3, [r7, #28]

        /* Call the class.  */
        device -> ux_device_class -> ux_host_class_entry_function(&command);
 800e1cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e1d2:	f107 0214 	add.w	r2, r7, #20
 800e1d6:	4610      	mov	r0, r2
 800e1d8:	4798      	blx	r3
 800e1da:	e01d      	b.n	800e218 <_ux_host_stack_device_remove+0xe0>
    }
    else
    {

        /* Search for the active configuration.  */
        configuration =  device -> ux_device_current_configuration;
 800e1dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1de:	699b      	ldr	r3, [r3, #24]
 800e1e0:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* If configuration is activated.  */
        if (configuration != UX_NULL)
 800e1e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	d017      	beq.n	800e218 <_ux_host_stack_device_remove+0xe0>
        {

            /* We have the correct configuration, search the interface(s).  */
            interface =  configuration -> ux_configuration_first_interface;
 800e1e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e1ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Loop to perform the search.  */
            while (interface != UX_NULL)
 800e1ee:	e010      	b.n	800e212 <_ux_host_stack_device_remove+0xda>
            {

                /* Check if an instance of the interface is present.  */
                if (interface -> ux_interface_class_instance != UX_NULL)
 800e1f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d009      	beq.n	800e20c <_ux_host_stack_device_remove+0xd4>
                {

                    /* We need to stop the class instance for the device.  */
                    command.ux_host_class_command_instance =  interface -> ux_interface_class_instance;
 800e1f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e1fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1fc:	61fb      	str	r3, [r7, #28]

                    /* Call the class.  */
                    interface -> ux_interface_class -> ux_host_class_entry_function(&command);
 800e1fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e204:	f107 0214 	add.w	r2, r7, #20
 800e208:	4610      	mov	r0, r2
 800e20a:	4798      	blx	r3
                }

                /* Move to next interface.  */
                interface =  interface -> ux_interface_next_interface;
 800e20c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e20e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e210:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (interface != UX_NULL)
 800e212:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e214:	2b00      	cmp	r3, #0
 800e216:	d1eb      	bne.n	800e1f0 <_ux_host_stack_device_remove+0xb8>
            }
        }
    }

    /* Notify application for disconnection of existing physical device.  */
    if (_ux_system_host -> ux_system_host_change_function)
 800e218:	4b0d      	ldr	r3, [pc, #52]	@ (800e250 <_ux_host_stack_device_remove+0x118>)
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800e220:	2b00      	cmp	r3, #0
 800e222:	d007      	beq.n	800e234 <_ux_host_stack_device_remove+0xfc>
    {
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_DISCONNECTION, UX_NULL, (VOID*)device);
 800e224:	4b0a      	ldr	r3, [pc, #40]	@ (800e250 <_ux_host_stack_device_remove+0x118>)
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800e22c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e22e:	2100      	movs	r1, #0
 800e230:	2082      	movs	r0, #130	@ 0x82
 800e232:	4798      	blx	r3
    }

    /* Now all the resources for this device must be free.  */
    _ux_host_stack_device_resources_free(device);
 800e234:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800e236:	f000 f80d 	bl	800e254 <_ux_host_stack_device_resources_free>

    /* Decrement the number of devices on this bus.  */
    hcd -> ux_hcd_nb_devices--;
 800e23a:	68fb      	ldr	r3, [r7, #12]
 800e23c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e23e:	1e5a      	subs	r2, r3, #1
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	661a      	str	r2, [r3, #96]	@ 0x60

    /* We are done with this device removal.  */
    return(UX_SUCCESS);
 800e244:	2300      	movs	r3, #0
}
 800e246:	4618      	mov	r0, r3
 800e248:	3758      	adds	r7, #88	@ 0x58
 800e24a:	46bd      	mov	sp, r7
 800e24c:	bd80      	pop	{r7, pc}
 800e24e:	bf00      	nop
 800e250:	20011fc4 	.word	0x20011fc4

0800e254 <_ux_host_stack_device_resources_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_device_resources_free(UX_DEVICE *device)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b08c      	sub	sp, #48	@ 0x30
 800e258:	af00      	add	r7, sp, #0
 800e25a:	6078      	str	r0, [r7, #4]
    device -> ux_device_flags = 0;

#endif

    /* Set the alternate setting to zero.  */
    current_alternate_setting = 0;
 800e25c:	2300      	movs	r3, #0
 800e25e:	623b      	str	r3, [r7, #32]

    /* Get the first configuration registered to the device.  */
    configuration =  device -> ux_device_first_configuration;
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e264:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Parse all the configurations, remove all resources for the possible configuration.  */
    while (configuration != UX_NULL)
 800e266:	e034      	b.n	800e2d2 <_ux_host_stack_device_resources_free+0x7e>
    {
        
        /* We have the correct configuration, search the interface(s).  */
        interface =  configuration -> ux_configuration_first_interface;
 800e268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e26a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e26c:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Parse all the interfaces.  */
        while (interface != UX_NULL)
 800e26e:	e025      	b.n	800e2bc <_ux_host_stack_device_resources_free+0x68>
        {

            /* The alternate setting 0 has the selected alternate setting value.  */
            if (interface -> ux_interface_descriptor.bAlternateSetting == 0)
 800e270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e272:	699b      	ldr	r3, [r3, #24]
 800e274:	2b00      	cmp	r3, #0
 800e276:	d102      	bne.n	800e27e <_ux_host_stack_device_resources_free+0x2a>
                current_alternate_setting = interface -> ux_interface_current_alternate_setting;
 800e278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e27a:	689b      	ldr	r3, [r3, #8]
 800e27c:	623b      	str	r3, [r7, #32]

            /* If this is the selected interface, we need to free all the endpoints 
            attached to the alternate setting for this interface.  */
            endpoint =  interface -> ux_interface_first_endpoint;
 800e27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e282:	627b      	str	r3, [r7, #36]	@ 0x24
            
            /* Parse all the endpoints.  */
            while (endpoint != UX_NULL)
 800e284:	e00f      	b.n	800e2a6 <_ux_host_stack_device_resources_free+0x52>
            {

                /* Check if this is the selected interface.  */
                if (interface -> ux_interface_descriptor.bAlternateSetting == current_alternate_setting)
 800e286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e288:	699b      	ldr	r3, [r3, #24]
 800e28a:	6a3a      	ldr	r2, [r7, #32]
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d102      	bne.n	800e296 <_ux_host_stack_device_resources_free+0x42>
                {

                    /* Delete the endpoint instance first.  */
                    _ux_host_stack_endpoint_instance_delete(endpoint);
 800e290:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e292:	f000 f8c3 	bl	800e41c <_ux_host_stack_endpoint_instance_delete>
                }

                /* Memorize the endpoint container address.  */
                container =  (VOID *) endpoint;                  
 800e296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e298:	60fb      	str	r3, [r7, #12]
                
                /* Get the next endpoint.  */      
                endpoint =  endpoint -> ux_endpoint_next_endpoint;
 800e29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e29c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e29e:	627b      	str	r3, [r7, #36]	@ 0x24
                
                /* Delete the endpoint container.  */
                _ux_utility_memory_free(container);
 800e2a0:	68f8      	ldr	r0, [r7, #12]
 800e2a2:	f001 fabf 	bl	800f824 <_ux_utility_memory_free>
            while (endpoint != UX_NULL)
 800e2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d1ec      	bne.n	800e286 <_ux_host_stack_device_resources_free+0x32>
            }
            
            
            /* Memorize the interface container address.  */
            container =  (VOID *) interface;                  
 800e2ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2ae:	60fb      	str	r3, [r7, #12]
                
            /* Get the next interface.  */      
            interface =  interface -> ux_interface_next_interface;
 800e2b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e2b4:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Delete the interface container.  */
            _ux_utility_memory_free(container);
 800e2b6:	68f8      	ldr	r0, [r7, #12]
 800e2b8:	f001 fab4 	bl	800f824 <_ux_utility_memory_free>
        while (interface != UX_NULL)
 800e2bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d1d6      	bne.n	800e270 <_ux_host_stack_device_resources_free+0x1c>
        }

        /* Memorize this configuration address before we free it.  */
        container =  (VOID *) configuration;
 800e2c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2c4:	60fb      	str	r3, [r7, #12]

        /* Move to the next configuration in the list.  */
        configuration =  configuration -> ux_configuration_next_configuration;                                
 800e2c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Free the configuration.  */
        _ux_utility_memory_free(container);
 800e2cc:	68f8      	ldr	r0, [r7, #12]
 800e2ce:	f001 faa9 	bl	800f824 <_ux_utility_memory_free>
    while (configuration != UX_NULL)
 800e2d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d1c7      	bne.n	800e268 <_ux_host_stack_device_resources_free+0x14>
    }                       

    /* We need the HCD address for the control endpoint removal and to free
       the device address.  */
    hcd = UX_DEVICE_HCD_GET(device);
 800e2d8:	4b29      	ldr	r3, [pc, #164]	@ (800e380 <_ux_host_stack_device_resources_free+0x12c>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	68db      	ldr	r3, [r3, #12]
 800e2de:	61fb      	str	r3, [r7, #28]

    /* Was the control endpoint already created ? */
    if (device -> ux_device_control_endpoint.ux_endpoint_state != 0)
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d00e      	beq.n	800e308 <_ux_host_stack_device_resources_free+0xb4>
    {

        /* There may be pending transactions on the control endpoint. They need to be aborted.  */
        _ux_host_stack_endpoint_transfer_abort(&device -> ux_device_control_endpoint);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	337c      	adds	r3, #124	@ 0x7c
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f000 f8c0 	bl	800e474 <_ux_host_stack_endpoint_transfer_abort>
    
        /* The enumeration thread needs to sleep a while to allow the application or the class that may be using
            the control endpoint to exit properly.  */
        _ux_host_thread_schedule_other(UX_THREAD_PRIORITY_ENUM); 
 800e2f4:	2014      	movs	r0, #20
 800e2f6:	f001 fd17 	bl	800fd28 <_ux_utility_thread_schedule_other>
    
        /* The control endpoint should be destroyed at the HCD level.  */
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_DESTROY_ENDPOINT, (VOID *) &device -> ux_device_control_endpoint);
 800e2fa:	69fb      	ldr	r3, [r7, #28]
 800e2fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e2fe:	687a      	ldr	r2, [r7, #4]
 800e300:	327c      	adds	r2, #124	@ 0x7c
 800e302:	210f      	movs	r1, #15
 800e304:	69f8      	ldr	r0, [r7, #28]
 800e306:	4798      	blx	r3
    }

    /* The semaphore attached to the control endpoint must be destroyed.  */
    _ux_host_semaphore_delete(&device -> ux_device_control_endpoint.ux_endpoint_transfer_request.ux_transfer_request_semaphore);
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	33f0      	adds	r3, #240	@ 0xf0
 800e30c:	4618      	mov	r0, r3
 800e30e:	f001 fbd6 	bl	800fabe <_ux_utility_semaphore_delete>

#if UX_MAX_DEVICES > 1
    /* Check if the device had an assigned address.  */
    if (device -> ux_device_address != 0)    
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	68db      	ldr	r3, [r3, #12]
 800e316:	2b00      	cmp	r3, #0
 800e318:	d01f      	beq.n	800e35a <_ux_host_stack_device_resources_free+0x106>

        /* The USB address of this device can now be returned to the pool
           We need the HCD pointer for this operation.  */

        /* Calculate in which byte index the device address belongs.  */
        device_address_byte_index =  (UINT) (device -> ux_device_address-1)/8;        
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	68db      	ldr	r3, [r3, #12]
 800e31e:	3b01      	subs	r3, #1
 800e320:	08db      	lsrs	r3, r3, #3
 800e322:	61bb      	str	r3, [r7, #24]

        /* Now calculate the amount left in the byte index in bit.  */
        device_address_bit_index =  (UINT) (device -> ux_device_address-1)%8;     
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	68db      	ldr	r3, [r3, #12]
 800e328:	3b01      	subs	r3, #1
 800e32a:	f003 0307 	and.w	r3, r3, #7
 800e32e:	617b      	str	r3, [r7, #20]

        /* Build the mask for the address.  */
        device_address_byte =  (UCHAR)(1 << device_address_bit_index);
 800e330:	2201      	movs	r2, #1
 800e332:	697b      	ldr	r3, [r7, #20]
 800e334:	fa02 f303 	lsl.w	r3, r2, r3
 800e338:	74fb      	strb	r3, [r7, #19]

        /* Free the address.  */
        hcd -> ux_hcd_address[device_address_byte_index] &=  (UCHAR)~device_address_byte;
 800e33a:	69fa      	ldr	r2, [r7, #28]
 800e33c:	69bb      	ldr	r3, [r7, #24]
 800e33e:	4413      	add	r3, r2
 800e340:	3378      	adds	r3, #120	@ 0x78
 800e342:	781a      	ldrb	r2, [r3, #0]
 800e344:	7cfb      	ldrb	r3, [r7, #19]
 800e346:	43db      	mvns	r3, r3
 800e348:	b2db      	uxtb	r3, r3
 800e34a:	4013      	ands	r3, r2
 800e34c:	b2d9      	uxtb	r1, r3
 800e34e:	69fa      	ldr	r2, [r7, #28]
 800e350:	69bb      	ldr	r3, [r7, #24]
 800e352:	4413      	add	r3, r2
 800e354:	3378      	adds	r3, #120	@ 0x78
 800e356:	460a      	mov	r2, r1
 800e358:	701a      	strb	r2, [r3, #0]
    }
#endif

    /* The semaphore for endpoint 0 protection must be destroyed.  */
    _ux_host_semaphore_delete(&device -> ux_device_protection_semaphore);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	331c      	adds	r3, #28
 800e35e:	4618      	mov	r0, r3
 800e360:	f001 fbad 	bl	800fabe <_ux_utility_semaphore_delete>

    /* Now this device can be free and its container return to the pool.  */
    _ux_utility_memory_set(device, 0, sizeof(UX_DEVICE)); /* Use case of memset is verified. */
 800e364:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 800e368:	2100      	movs	r1, #0
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f001 fb38 	bl	800f9e0 <_ux_utility_memory_set>

    /* Mark the device handle as unused.  */
    device -> ux_device_handle =  UX_UNUSED;
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	2200      	movs	r2, #0
 800e374:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 800e376:	2300      	movs	r3, #0
}
 800e378:	4618      	mov	r0, r3
 800e37a:	3730      	adds	r7, #48	@ 0x30
 800e37c:	46bd      	mov	sp, r7
 800e37e:	bd80      	pop	{r7, pc}
 800e380:	20011fc4 	.word	0x20011fc4

0800e384 <_ux_host_stack_endpoint_instance_create>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_endpoint_instance_create(UX_ENDPOINT *endpoint)
{
 800e384:	b580      	push	{r7, lr}
 800e386:	b086      	sub	sp, #24
 800e388:	af00      	add	r7, sp, #0
 800e38a:	6078      	str	r0, [r7, #4]
UINT            status;
UCHAR           endpoint_type;


    /* Obtain the HCD for this endpoint.  */
    hcd = UX_DEVICE_HCD_GET(endpoint -> ux_endpoint_device);
 800e38c:	4b21      	ldr	r3, [pc, #132]	@ (800e414 <_ux_host_stack_endpoint_instance_create+0x90>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	68db      	ldr	r3, [r3, #12]
 800e392:	617b      	str	r3, [r7, #20]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_INSTANCE_CREATE, endpoint -> ux_endpoint_device, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    
    /* If the endpoint needs guaranteed bandwidth, check if we have enough */
    endpoint_type = (endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	699b      	ldr	r3, [r3, #24]
 800e398:	b2db      	uxtb	r3, r3
 800e39a:	f003 0303 	and.w	r3, r3, #3
 800e39e:	74fb      	strb	r3, [r7, #19]
    switch (endpoint_type)
 800e3a0:	7cfb      	ldrb	r3, [r7, #19]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d00f      	beq.n	800e3c6 <_ux_host_stack_endpoint_instance_create+0x42>
 800e3a6:	2b02      	cmp	r3, #2
 800e3a8:	d00d      	beq.n	800e3c6 <_ux_host_stack_endpoint_instance_create+0x42>
        break;

    default:

        /* Check the bandwidth for this endpoint */
        if (_ux_host_stack_bandwidth_check(hcd, endpoint) != UX_SUCCESS)
 800e3aa:	6879      	ldr	r1, [r7, #4]
 800e3ac:	6978      	ldr	r0, [r7, #20]
 800e3ae:	f7fe ff31 	bl	800d214 <_ux_host_stack_bandwidth_check>
 800e3b2:	4603      	mov	r3, r0
 800e3b4:	2b00      	cmp	r3, #0
 800e3b6:	d008      	beq.n	800e3ca <_ux_host_stack_endpoint_instance_create+0x46>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_NO_BANDWIDTH_AVAILABLE);
 800e3b8:	2241      	movs	r2, #65	@ 0x41
 800e3ba:	2104      	movs	r1, #4
 800e3bc:	2002      	movs	r0, #2
 800e3be:	f000 ff8f 	bl	800f2e0 <_ux_system_error_handler>

            return(UX_NO_BANDWIDTH_AVAILABLE);
 800e3c2:	2341      	movs	r3, #65	@ 0x41
 800e3c4:	e021      	b.n	800e40a <_ux_host_stack_endpoint_instance_create+0x86>
        break;
 800e3c6:	bf00      	nop
 800e3c8:	e000      	b.n	800e3cc <_ux_host_stack_endpoint_instance_create+0x48>
        }


        break;
 800e3ca:	bf00      	nop
    }

    /* Create this endpoint.  */
    status = hcd -> ux_hcd_entry_function(hcd, UX_HCD_CREATE_ENDPOINT, (VOID *) endpoint);
 800e3cc:	697b      	ldr	r3, [r7, #20]
 800e3ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e3d0:	687a      	ldr	r2, [r7, #4]
 800e3d2:	210e      	movs	r1, #14
 800e3d4:	6978      	ldr	r0, [r7, #20]
 800e3d6:	4798      	blx	r3
 800e3d8:	60f8      	str	r0, [r7, #12]

    /* Check status.  */
    if (status != UX_SUCCESS)
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d001      	beq.n	800e3e4 <_ux_host_stack_endpoint_instance_create+0x60>
    {

        /* Return completion status.  */
        return(status);
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	e012      	b.n	800e40a <_ux_host_stack_endpoint_instance_create+0x86>
    }

    /* Claim bandwidth if needed.  */
    if ((endpoint_type == UX_INTERRUPT_ENDPOINT) || (endpoint_type == UX_ISOCHRONOUS_ENDPOINT))
 800e3e4:	7cfb      	ldrb	r3, [r7, #19]
 800e3e6:	2b03      	cmp	r3, #3
 800e3e8:	d002      	beq.n	800e3f0 <_ux_host_stack_endpoint_instance_create+0x6c>
 800e3ea:	7cfb      	ldrb	r3, [r7, #19]
 800e3ec:	2b01      	cmp	r3, #1
 800e3ee:	d103      	bne.n	800e3f8 <_ux_host_stack_endpoint_instance_create+0x74>
    {

        /* Claim its bandwidth */
        _ux_host_stack_bandwidth_claim(hcd, endpoint);
 800e3f0:	6879      	ldr	r1, [r7, #4]
 800e3f2:	6978      	ldr	r0, [r7, #20]
 800e3f4:	f7fe ffee 	bl	800d3d4 <_ux_host_stack_bandwidth_claim>
    }

    /* Create a semaphore for this endpoint to be attached to its transfer request.  */
    status =  _ux_host_semaphore_create(&endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore,
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	3374      	adds	r3, #116	@ 0x74
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	4906      	ldr	r1, [pc, #24]	@ (800e418 <_ux_host_stack_endpoint_instance_create+0x94>)
 800e400:	4618      	mov	r0, r3
 800e402:	f001 fb42 	bl	800fa8a <_ux_utility_semaphore_create>
 800e406:	60f8      	str	r0, [r7, #12]
        UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_ENDPOINT, endpoint, 0, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 800e408:	68fb      	ldr	r3, [r7, #12]
}
 800e40a:	4618      	mov	r0, r3
 800e40c:	3718      	adds	r7, #24
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}
 800e412:	bf00      	nop
 800e414:	20011fc4 	.word	0x20011fc4
 800e418:	08013aa8 	.word	0x08013aa8

0800e41c <_ux_host_stack_endpoint_instance_delete>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_endpoint_instance_delete(UX_ENDPOINT *endpoint)
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b084      	sub	sp, #16
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]

UX_HCD          *hcd;

    
    /* Obtain the HCD for this endpoint.  */
    hcd = UX_DEVICE_HCD_GET(endpoint -> ux_endpoint_device);
 800e424:	4b12      	ldr	r3, [pc, #72]	@ (800e470 <_ux_host_stack_endpoint_instance_delete+0x54>)
 800e426:	681b      	ldr	r3, [r3, #0]
 800e428:	68db      	ldr	r3, [r3, #12]
 800e42a:	60fb      	str	r3, [r7, #12]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_INSTANCE_DELETE, endpoint -> ux_endpoint_device, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* Ensure the endpoint had its physical ED allocated.  */
    if (endpoint -> ux_endpoint_ed != UX_NULL)
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	689b      	ldr	r3, [r3, #8]
 800e430:	2b00      	cmp	r3, #0
 800e432:	d00a      	beq.n	800e44a <_ux_host_stack_endpoint_instance_delete+0x2e>
    {    

        /* Destroy this endpoint.  */
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e438:	687a      	ldr	r2, [r7, #4]
 800e43a:	210f      	movs	r1, #15
 800e43c:	68f8      	ldr	r0, [r7, #12]
 800e43e:	4798      	blx	r3
    
        /* Free the semaphore previously attached to the transfer_request of this endpoint.  */
        _ux_host_semaphore_delete(&endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore);
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	3374      	adds	r3, #116	@ 0x74
 800e444:	4618      	mov	r0, r3
 800e446:	f001 fb3a 	bl	800fabe <_ux_utility_semaphore_delete>
    }

    /* If the endpoint requested guaranteed bandwidth, free it now.  */
    switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	699b      	ldr	r3, [r3, #24]
 800e44e:	f003 0303 	and.w	r3, r3, #3
 800e452:	2b00      	cmp	r3, #0
 800e454:	d006      	beq.n	800e464 <_ux_host_stack_endpoint_instance_delete+0x48>
 800e456:	2b02      	cmp	r3, #2
 800e458:	d004      	beq.n	800e464 <_ux_host_stack_endpoint_instance_delete+0x48>
        break;

    default:

        /* Reclaim its bandwidth.  */
        _ux_host_stack_bandwidth_release(hcd, endpoint);
 800e45a:	6879      	ldr	r1, [r7, #4]
 800e45c:	68f8      	ldr	r0, [r7, #12]
 800e45e:	f7ff f887 	bl	800d570 <_ux_host_stack_bandwidth_release>

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(endpoint);

    /* Return to caller.  */
    return;    
 800e462:	e000      	b.n	800e466 <_ux_host_stack_endpoint_instance_delete+0x4a>
        break;
 800e464:	bf00      	nop
    return;    
 800e466:	bf00      	nop
}
 800e468:	3710      	adds	r7, #16
 800e46a:	46bd      	mov	sp, r7
 800e46c:	bd80      	pop	{r7, pc}
 800e46e:	bf00      	nop
 800e470:	20011fc4 	.word	0x20011fc4

0800e474 <_ux_host_stack_endpoint_transfer_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_endpoint_transfer_abort(UX_ENDPOINT *endpoint)
{
 800e474:	b580      	push	{r7, lr}
 800e476:	b084      	sub	sp, #16
 800e478:	af00      	add	r7, sp, #0
 800e47a:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_ENDPOINT_TRANSFER_ABORT, endpoint, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Since we only have one transfer_request per endpoint, use the regular 
       abort transfer request function.  */
    status =  _ux_host_stack_transfer_request_abort(&endpoint -> ux_endpoint_transfer_request);
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	3330      	adds	r3, #48	@ 0x30
 800e480:	4618      	mov	r0, r3
 800e482:	f000 fef3 	bl	800f26c <_ux_host_stack_transfer_request_abort>
 800e486:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800e488:	68fb      	ldr	r3, [r7, #12]
}
 800e48a:	4618      	mov	r0, r3
 800e48c:	3710      	adds	r7, #16
 800e48e:	46bd      	mov	sp, r7
 800e490:	bd80      	pop	{r7, pc}
	...

0800e494 <_ux_host_stack_enum_thread_entry>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_enum_thread_entry(ULONG input)
{
 800e494:	b580      	push	{r7, lr}
 800e496:	b082      	sub	sp, #8
 800e498:	af00      	add	r7, sp, #0
 800e49a:	6078      	str	r0, [r7, #4]
    /* Loop forever waiting for changes signaled through the semaphore. */     
    while (1)
    {   

        /* Wait for the semaphore to be put by the root hub or a regular hub.  */
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_enum_semaphore, UX_WAIT_FOREVER);
 800e49c:	4b0a      	ldr	r3, [pc, #40]	@ (800e4c8 <_ux_host_stack_enum_thread_entry+0x34>)
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	33d8      	adds	r3, #216	@ 0xd8
 800e4a2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800e4a6:	4618      	mov	r0, r3
 800e4a8:	f001 fb16 	bl	800fad8 <_ux_utility_semaphore_get>

#if UX_MAX_DEVICES > 1
        /* We try the hub first. For this we look into the USBX project
           structure to see if there is at least one hub.  */
        if (_ux_system_host -> ux_system_host_enum_hub_function != UX_NULL)
 800e4ac:	4b06      	ldr	r3, [pc, #24]	@ (800e4c8 <_ux_host_stack_enum_thread_entry+0x34>)
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d004      	beq.n	800e4c2 <_ux_host_stack_enum_thread_entry+0x2e>
        {

            /* Yes, there is a HUB function, call it!  */
            _ux_system_host -> ux_system_host_enum_hub_function();
 800e4b8:	4b03      	ldr	r3, [pc, #12]	@ (800e4c8 <_ux_host_stack_enum_thread_entry+0x34>)
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800e4c0:	4798      	blx	r3
        }
#endif

        /* The signal may be also coming from the root hub, call the root hub handler.  */
        _ux_host_stack_rh_change_process();
 800e4c2:	f000 fcff 	bl	800eec4 <_ux_host_stack_rh_change_process>
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_enum_semaphore, UX_WAIT_FOREVER);
 800e4c6:	e7e9      	b.n	800e49c <_ux_host_stack_enum_thread_entry+0x8>
 800e4c8:	20011fc4 	.word	0x20011fc4

0800e4cc <_ux_host_stack_hcd_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_hcd_register(UCHAR *hcd_name,
                                    UINT (*hcd_init_function)(struct UX_HCD_STRUCT *), ULONG hcd_param1, ULONG hcd_param2)
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b088      	sub	sp, #32
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	60f8      	str	r0, [r7, #12]
 800e4d4:	60b9      	str	r1, [r7, #8]
 800e4d6:	607a      	str	r2, [r7, #4]
 800e4d8:	603b      	str	r3, [r7, #0]

UX_HCD      *hcd;
UINT        status;
#if !defined(UX_NAME_REFERENCED_BY_POINTER)
UINT        hcd_name_length =  0;
 800e4da:	2300      	movs	r3, #0
 800e4dc:	617b      	str	r3, [r7, #20]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_HCD_REGISTER, hcd_name, hcd_param1, hcd_param2, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

#if !defined(UX_NAME_REFERENCED_BY_POINTER)
    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(hcd_name, &hcd_name_length, UX_MAX_HCD_NAME_LENGTH);
 800e4de:	f107 0314 	add.w	r3, r7, #20
 800e4e2:	223f      	movs	r2, #63	@ 0x3f
 800e4e4:	4619      	mov	r1, r3
 800e4e6:	68f8      	ldr	r0, [r7, #12]
 800e4e8:	f001 fb81 	bl	800fbee <_ux_utility_string_length_check>
 800e4ec:	61f8      	str	r0, [r7, #28]
    if (status)
 800e4ee:	69fb      	ldr	r3, [r7, #28]
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d001      	beq.n	800e4f8 <_ux_host_stack_hcd_register+0x2c>
        return(status);
 800e4f4:	69fb      	ldr	r3, [r7, #28]
 800e4f6:	e023      	b.n	800e540 <_ux_host_stack_hcd_register+0x74>
#endif

    /* Get HCD.  */
    hcd =  _ux_system_host -> ux_system_host_hcd_array;
 800e4f8:	4b13      	ldr	r3, [pc, #76]	@ (800e548 <_ux_host_stack_hcd_register+0x7c>)
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	68db      	ldr	r3, [r3, #12]
 800e4fe:	61bb      	str	r3, [r7, #24]
    for(hcd_index = 0; hcd_index < _ux_system_host -> ux_system_host_max_hcd; hcd_index++)
    {
#endif

        /* Is this slot available?  */
        if(hcd -> ux_hcd_status == UX_UNUSED)
 800e500:	69bb      	ldr	r3, [r7, #24]
 800e502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e504:	2b00      	cmp	r3, #0
 800e506:	d11a      	bne.n	800e53e <_ux_host_stack_hcd_register+0x72>
#if defined(UX_NAME_REFERENCED_BY_POINTER)
            hcd -> ux_hcd_name = (const UCHAR *)hcd_name;
#else

            /* Initialize the array of the new controller with its name (include null-terminator).  */
            _ux_utility_memory_copy(hcd -> ux_hcd_name, hcd_name, hcd_name_length + 1); /* Use case of memcpy is verified. */
 800e508:	69b8      	ldr	r0, [r7, #24]
 800e50a:	697b      	ldr	r3, [r7, #20]
 800e50c:	3301      	adds	r3, #1
 800e50e:	461a      	mov	r2, r3
 800e510:	68f9      	ldr	r1, [r7, #12]
 800e512:	f001 f968 	bl	800f7e6 <_ux_utility_memory_copy>
#endif

            /* Store the hardware resources of the controller */
            hcd -> ux_hcd_io =   hcd_param1;
 800e516:	69bb      	ldr	r3, [r7, #24]
 800e518:	687a      	ldr	r2, [r7, #4]
 800e51a:	66da      	str	r2, [r3, #108]	@ 0x6c
            hcd -> ux_hcd_irq =  hcd_param2;
 800e51c:	69bb      	ldr	r3, [r7, #24]
 800e51e:	683a      	ldr	r2, [r7, #0]
 800e520:	649a      	str	r2, [r3, #72]	@ 0x48

            /* This controller is now used */
            hcd -> ux_hcd_status =  UX_USED;
 800e522:	69bb      	ldr	r3, [r7, #24]
 800e524:	2201      	movs	r2, #1
 800e526:	641a      	str	r2, [r3, #64]	@ 0x40

            /* And we have one new controller registered.  */
            _ux_system_host -> ux_system_host_registered_hcd++;
 800e528:	4b07      	ldr	r3, [pc, #28]	@ (800e548 <_ux_host_stack_hcd_register+0x7c>)
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	689a      	ldr	r2, [r3, #8]
 800e52e:	3201      	adds	r2, #1
 800e530:	609a      	str	r2, [r3, #8]

            /* We are now calling the HCD driver initialization.  */
            status =  hcd_init_function(hcd);
 800e532:	68bb      	ldr	r3, [r7, #8]
 800e534:	69b8      	ldr	r0, [r7, #24]
 800e536:	4798      	blx	r3
 800e538:	61f8      	str	r0, [r7, #28]

            /* Return the completion status to the caller.  */
            return(status);
 800e53a:	69fb      	ldr	r3, [r7, #28]
 800e53c:	e000      	b.n	800e540 <_ux_host_stack_hcd_register+0x74>
        hcd++;
    }
#endif

    /* We have exhausted the array of the HCDs, return an error.  */
    return(UX_MEMORY_INSUFFICIENT);
 800e53e:	2312      	movs	r3, #18
}
 800e540:	4618      	mov	r0, r3
 800e542:	3720      	adds	r7, #32
 800e544:	46bd      	mov	sp, r7
 800e546:	bd80      	pop	{r7, pc}
 800e548:	20011fc4 	.word	0x20011fc4

0800e54c <_ux_host_stack_hcd_thread_entry>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_hcd_thread_entry(ULONG input)
{
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b088      	sub	sp, #32
 800e550:	af00      	add	r7, sp, #0
 800e552:	6078      	str	r0, [r7, #4]
    while (1)
    {   

        /* Get the semaphore that signals something is available for this
           thread to process.  */
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_hcd_semaphore, UX_WAIT_FOREVER);
 800e554:	4b1a      	ldr	r3, [pc, #104]	@ (800e5c0 <_ux_host_stack_hcd_thread_entry+0x74>)
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 800e55c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800e560:	4618      	mov	r0, r3
 800e562:	f001 fab9 	bl	800fad8 <_ux_utility_semaphore_get>
        /* This thread was awaken by one or more HCD controllers. Check each of the HCDs 
           to see who posted work to do. */  
        for(hcd_index = 0; hcd_index < _ux_system_host -> ux_system_host_max_hcd; hcd_index++)
        {
#else
            hcd_index = 0;
 800e566:	2300      	movs	r3, #0
 800e568:	61fb      	str	r3, [r7, #28]
#endif

            /* Pickup HCD pointer.  */
            hcd =  &_ux_system_host -> ux_system_host_hcd_array[hcd_index];
 800e56a:	4b15      	ldr	r3, [pc, #84]	@ (800e5c0 <_ux_host_stack_hcd_thread_entry+0x74>)
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	68da      	ldr	r2, [r3, #12]
 800e570:	69fb      	ldr	r3, [r7, #28]
 800e572:	2194      	movs	r1, #148	@ 0x94
 800e574:	fb01 f303 	mul.w	r3, r1, r3
 800e578:	4413      	add	r3, r2
 800e57a:	61bb      	str	r3, [r7, #24]

            /* Is there work to do for this HCD?  */
            if((hcd -> ux_hcd_status == UX_HCD_STATUS_OPERATIONAL) && (hcd -> ux_hcd_thread_signal !=0))
 800e57c:	69bb      	ldr	r3, [r7, #24]
 800e57e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e580:	2b02      	cmp	r3, #2
 800e582:	d1e7      	bne.n	800e554 <_ux_host_stack_hcd_thread_entry+0x8>
 800e584:	69bb      	ldr	r3, [r7, #24]
 800e586:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d0e3      	beq.n	800e554 <_ux_host_stack_hcd_thread_entry+0x8>
            {

                /* Yes, call the HCD function to process the work.  */
                hcd -> ux_hcd_entry_function(hcd, UX_HCD_PROCESS_DONE_QUEUE, UX_NULL);
 800e58c:	69bb      	ldr	r3, [r7, #24]
 800e58e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e590:	2200      	movs	r2, #0
 800e592:	2111      	movs	r1, #17
 800e594:	69b8      	ldr	r0, [r7, #24]
 800e596:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800e598:	f3ef 8310 	mrs	r3, PRIMASK
 800e59c:	60fb      	str	r3, [r7, #12]
    return(posture);
 800e59e:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 800e5a0:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 800e5a2:	b672      	cpsid	i
    return(int_posture);
 800e5a4:	68bb      	ldr	r3, [r7, #8]
                UX_DISABLE
 800e5a6:	617b      	str	r3, [r7, #20]
                hcd -> ux_hcd_thread_signal--;
 800e5a8:	69bb      	ldr	r3, [r7, #24]
 800e5aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5ac:	1e5a      	subs	r2, r3, #1
 800e5ae:	69bb      	ldr	r3, [r7, #24]
 800e5b0:	665a      	str	r2, [r3, #100]	@ 0x64
 800e5b2:	697b      	ldr	r3, [r7, #20]
 800e5b4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800e5b6:	693b      	ldr	r3, [r7, #16]
 800e5b8:	f383 8810 	msr	PRIMASK, r3
}
 800e5bc:	bf00      	nop
        _ux_host_semaphore_get_norc(&_ux_system_host -> ux_system_host_hcd_semaphore, UX_WAIT_FOREVER);
 800e5be:	e7c9      	b.n	800e554 <_ux_host_stack_hcd_thread_entry+0x8>
 800e5c0:	20011fc4 	.word	0x20011fc4

0800e5c4 <_ux_host_stack_initialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_initialize(UINT (*ux_system_host_change_function)(ULONG, UX_HOST_CLASS *, VOID *))
{
 800e5c4:	b590      	push	{r4, r7, lr}
 800e5c6:	b08b      	sub	sp, #44	@ 0x2c
 800e5c8:	af06      	add	r7, sp, #24
 800e5ca:	6078      	str	r0, [r7, #4]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Initialize some of the global so that we don't have to recompile the
       core code when one item is adjusted.  */
    _ux_system_host -> ux_system_host_max_ed =        UX_MAX_ED;
 800e5cc:	4b71      	ldr	r3, [pc, #452]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	2250      	movs	r2, #80	@ 0x50
 800e5d2:	619a      	str	r2, [r3, #24]
    _ux_system_host -> ux_system_host_max_td =        UX_MAX_TD;
 800e5d4:	4b6f      	ldr	r3, [pc, #444]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	2220      	movs	r2, #32
 800e5da:	61da      	str	r2, [r3, #28]
    _ux_system_host -> ux_system_host_max_iso_td =    UX_MAX_ISO_TD;
 800e5dc:	4b6d      	ldr	r3, [pc, #436]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	2202      	movs	r2, #2
 800e5e2:	621a      	str	r2, [r3, #32]
    UX_SYSTEM_HOST_MAX_CLASS_SET(UX_MAX_CLASS_DRIVER);
 800e5e4:	4b6b      	ldr	r3, [pc, #428]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	2202      	movs	r2, #2
 800e5ea:	601a      	str	r2, [r3, #0]
    UX_SYSTEM_HOST_MAX_HCD_SET(UX_MAX_HCD);
    UX_SYSTEM_HOST_MAX_DEVICES_SET(UX_MAX_DEVICES);
 800e5ec:	4b69      	ldr	r3, [pc, #420]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	2202      	movs	r2, #2
 800e5f2:	611a      	str	r2, [r3, #16]
    
    /* Set the change device function address.  */
    _ux_system_host -> ux_system_host_change_function =  ux_system_host_change_function;
 800e5f4:	4b67      	ldr	r3, [pc, #412]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	687a      	ldr	r2, [r7, #4]
 800e5fa:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8

    /* Allocate memory for the HCDs.
     * sizeof(UX_HCD)*UX_MAX_HCD overflow is checked outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD)*UX_MAX_HCD);
 800e5fe:	2294      	movs	r2, #148	@ 0x94
 800e600:	2100      	movs	r1, #0
 800e602:	2000      	movs	r0, #0
 800e604:	f000 ffc8 	bl	800f598 <_ux_utility_memory_allocate>
 800e608:	60b8      	str	r0, [r7, #8]

    /* Check for successful allocation.  */
    if (memory == UX_NULL)
 800e60a:	68bb      	ldr	r3, [r7, #8]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d101      	bne.n	800e614 <_ux_host_stack_initialize+0x50>
        return(UX_MEMORY_INSUFFICIENT);
 800e610:	2312      	movs	r3, #18
 800e612:	e126      	b.n	800e862 <_ux_host_stack_initialize+0x29e>

    /* Set to success by default.  */
    status = UX_SUCCESS;
 800e614:	2300      	movs	r3, #0
 800e616:	60fb      	str	r3, [r7, #12]

    /* Store memory in system structure.  */
    _ux_system_host -> ux_system_host_hcd_array =  (UX_HCD *) memory;
 800e618:	4b5e      	ldr	r3, [pc, #376]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	68ba      	ldr	r2, [r7, #8]
 800e61e:	60da      	str	r2, [r3, #12]

    /* Allocate memory for the classes.
     * sizeof(UX_HOST_CLASS)*UX_MAX_CLASS_DRIVER overflow is checked outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HOST_CLASS)*UX_MAX_CLASS_DRIVER);
 800e620:	22b0      	movs	r2, #176	@ 0xb0
 800e622:	2100      	movs	r1, #0
 800e624:	2000      	movs	r0, #0
 800e626:	f000 ffb7 	bl	800f598 <_ux_utility_memory_allocate>
 800e62a:	60b8      	str	r0, [r7, #8]

    /* Check for successful allocation.  */
    if (memory == UX_NULL)
 800e62c:	68bb      	ldr	r3, [r7, #8]
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d102      	bne.n	800e638 <_ux_host_stack_initialize+0x74>
        status = UX_MEMORY_INSUFFICIENT;
 800e632:	2312      	movs	r3, #18
 800e634:	60fb      	str	r3, [r7, #12]
 800e636:	e003      	b.n	800e640 <_ux_host_stack_initialize+0x7c>
    else

        /* Store memory in system structure.  */
        _ux_system_host -> ux_system_host_class_array =  (UX_HOST_CLASS *) memory;
 800e638:	4b56      	ldr	r3, [pc, #344]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	68ba      	ldr	r2, [r7, #8]
 800e63e:	605a      	str	r2, [r3, #4]

    /* Allocate memory for the device containers.
     * sizeof(UX_DEVICE)*UX_MAX_DEVICES overflow is checked outside of the function.
     */
    if (status == UX_SUCCESS)
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	2b00      	cmp	r3, #0
 800e644:	d110      	bne.n	800e668 <_ux_host_stack_initialize+0xa4>
    {
        memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DEVICE)*UX_MAX_DEVICES);
 800e646:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800e64a:	2100      	movs	r1, #0
 800e64c:	2000      	movs	r0, #0
 800e64e:	f000 ffa3 	bl	800f598 <_ux_utility_memory_allocate>
 800e652:	60b8      	str	r0, [r7, #8]

        /* Check for successful allocation.  */
        if(memory == UX_NULL)
 800e654:	68bb      	ldr	r3, [r7, #8]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d102      	bne.n	800e660 <_ux_host_stack_initialize+0x9c>
            status = UX_MEMORY_INSUFFICIENT;
 800e65a:	2312      	movs	r3, #18
 800e65c:	60fb      	str	r3, [r7, #12]
 800e65e:	e003      	b.n	800e668 <_ux_host_stack_initialize+0xa4>
        else

            /* Store memory in system structure.  */
            _ux_system_host -> ux_system_host_device_array =  (UX_DEVICE *) memory;
 800e660:	4b4c      	ldr	r3, [pc, #304]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	68ba      	ldr	r2, [r7, #8]
 800e666:	615a      	str	r2, [r3, #20]

    }

#if !defined(UX_HOST_STANDALONE)
    /* Obtain enough stack for the two USBX host threads.  */
    if (status == UX_SUCCESS)
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d110      	bne.n	800e690 <_ux_host_stack_initialize+0xcc>
    {
        _ux_system_host -> ux_system_host_enum_thread_stack =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 800e66e:	4b49      	ldr	r3, [pc, #292]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e670:	681c      	ldr	r4, [r3, #0]
 800e672:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e676:	2100      	movs	r1, #0
 800e678:	2000      	movs	r0, #0
 800e67a:	f000 ff8d 	bl	800f598 <_ux_utility_memory_allocate>
 800e67e:	4603      	mov	r3, r0
 800e680:	6263      	str	r3, [r4, #36]	@ 0x24
                                                                            UX_HOST_ENUM_THREAD_STACK_SIZE);

        /* Check for successful allocation.  */
        if (_ux_system_host -> ux_system_host_enum_thread_stack == UX_NULL)
 800e682:	4b44      	ldr	r3, [pc, #272]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e688:	2b00      	cmp	r3, #0
 800e68a:	d101      	bne.n	800e690 <_ux_host_stack_initialize+0xcc>
            status = UX_MEMORY_INSUFFICIENT;
 800e68c:	2312      	movs	r3, #18
 800e68e:	60fb      	str	r3, [r7, #12]
    }

    /* Allocate another stack area.  */
    if (status == UX_SUCCESS)
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d112      	bne.n	800e6bc <_ux_host_stack_initialize+0xf8>
    {
        _ux_system_host -> ux_system_host_hcd_thread_stack =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY,
 800e696:	4b3f      	ldr	r3, [pc, #252]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e698:	681c      	ldr	r4, [r3, #0]
 800e69a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e69e:	2100      	movs	r1, #0
 800e6a0:	2000      	movs	r0, #0
 800e6a2:	f000 ff79 	bl	800f598 <_ux_utility_memory_allocate>
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	f8c4 30f8 	str.w	r3, [r4, #248]	@ 0xf8
                                                                            UX_HOST_HCD_THREAD_STACK_SIZE);

        /* Check for successful allocation.  */
        if (_ux_system_host -> ux_system_host_hcd_thread_stack == UX_NULL)
 800e6ac:	4b39      	ldr	r3, [pc, #228]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e6ae:	681b      	ldr	r3, [r3, #0]
 800e6b0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800e6b4:	2b00      	cmp	r3, #0
 800e6b6:	d101      	bne.n	800e6bc <_ux_host_stack_initialize+0xf8>
            status = UX_MEMORY_INSUFFICIENT;
 800e6b8:	2312      	movs	r3, #18
 800e6ba:	60fb      	str	r3, [r7, #12]
    }

    /* Create the semaphores used by the hub and root hub to awake the enumeration thread.  */
    if (status == UX_SUCCESS)
 800e6bc:	68fb      	ldr	r3, [r7, #12]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d10d      	bne.n	800e6de <_ux_host_stack_initialize+0x11a>
    {
        status =  _ux_utility_semaphore_create(&_ux_system_host -> ux_system_host_enum_semaphore, "ux_system_host_enum_semaphore", 0);
 800e6c2:	4b34      	ldr	r3, [pc, #208]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	33d8      	adds	r3, #216	@ 0xd8
 800e6c8:	2200      	movs	r2, #0
 800e6ca:	4933      	ldr	r1, [pc, #204]	@ (800e798 <_ux_host_stack_initialize+0x1d4>)
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	f001 f9dc 	bl	800fa8a <_ux_utility_semaphore_create>
 800e6d2:	60f8      	str	r0, [r7, #12]
        if(status != UX_SUCCESS)
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d001      	beq.n	800e6de <_ux_host_stack_initialize+0x11a>
            status = UX_SEMAPHORE_ERROR;
 800e6da:	2315      	movs	r3, #21
 800e6dc:	60fb      	str	r3, [r7, #12]
    }

    /* Create the semaphores used by the HCD to perform the completion phase of transfer_requests.  */
    if (status == UX_SUCCESS)
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d10e      	bne.n	800e702 <_ux_host_stack_initialize+0x13e>
    {
        status =  _ux_utility_semaphore_create(&_ux_system_host -> ux_system_host_hcd_semaphore, "ux_system_host_hcd_semaphore", 0);
 800e6e4:	4b2b      	ldr	r3, [pc, #172]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 800e6ec:	2200      	movs	r2, #0
 800e6ee:	492b      	ldr	r1, [pc, #172]	@ (800e79c <_ux_host_stack_initialize+0x1d8>)
 800e6f0:	4618      	mov	r0, r3
 800e6f2:	f001 f9ca 	bl	800fa8a <_ux_utility_semaphore_create>
 800e6f6:	60f8      	str	r0, [r7, #12]
        if(status != UX_SUCCESS)
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	d001      	beq.n	800e702 <_ux_host_stack_initialize+0x13e>
            status = UX_SEMAPHORE_ERROR;
 800e6fe:	2315      	movs	r3, #21
 800e700:	60fb      	str	r3, [r7, #12]
    }

    /* Create the enumeration thread of USBX.  */
    if (status == UX_SUCCESS)
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	2b00      	cmp	r3, #0
 800e706:	d11d      	bne.n	800e744 <_ux_host_stack_initialize+0x180>
    {
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_enum_thread, "ux_system_host_enum_thread", _ux_host_stack_enum_thread_entry,
 800e708:	4b22      	ldr	r3, [pc, #136]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	f103 0028 	add.w	r0, r3, #40	@ 0x28
                            0, _ux_system_host -> ux_system_host_enum_thread_stack,
 800e710:	4b20      	ldr	r3, [pc, #128]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_enum_thread, "ux_system_host_enum_thread", _ux_host_stack_enum_thread_entry,
 800e716:	2201      	movs	r2, #1
 800e718:	9205      	str	r2, [sp, #20]
 800e71a:	2200      	movs	r2, #0
 800e71c:	9204      	str	r2, [sp, #16]
 800e71e:	2214      	movs	r2, #20
 800e720:	9203      	str	r2, [sp, #12]
 800e722:	2214      	movs	r2, #20
 800e724:	9202      	str	r2, [sp, #8]
 800e726:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e72a:	9201      	str	r2, [sp, #4]
 800e72c:	9300      	str	r3, [sp, #0]
 800e72e:	2300      	movs	r3, #0
 800e730:	4a1b      	ldr	r2, [pc, #108]	@ (800e7a0 <_ux_host_stack_initialize+0x1dc>)
 800e732:	491c      	ldr	r1, [pc, #112]	@ (800e7a4 <_ux_host_stack_initialize+0x1e0>)
 800e734:	f001 faa1 	bl	800fc7a <_ux_utility_thread_create>
 800e738:	60f8      	str	r0, [r7, #12]
                            UX_HOST_ENUM_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_ENUM,
                            UX_THREAD_PRIORITY_ENUM, UX_NO_TIME_SLICE, UX_AUTO_START);
                            
        /* Check the completion status.  */
        if(status != UX_SUCCESS)
 800e73a:	68fb      	ldr	r3, [r7, #12]
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d001      	beq.n	800e744 <_ux_host_stack_initialize+0x180>
            status = UX_THREAD_ERROR;
 800e740:	2316      	movs	r3, #22
 800e742:	60fb      	str	r3, [r7, #12]
    }

    /* Create the HCD thread of USBX.  */
    if (status == UX_SUCCESS)
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d11e      	bne.n	800e788 <_ux_host_stack_initialize+0x1c4>
    {
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_hcd_thread, "ux_host_stack_hcd_thread", _ux_host_stack_hcd_thread_entry,
 800e74a:	4b12      	ldr	r3, [pc, #72]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	f103 00fc 	add.w	r0, r3, #252	@ 0xfc
                            0, _ux_system_host -> ux_system_host_hcd_thread_stack,
 800e752:	4b10      	ldr	r3, [pc, #64]	@ (800e794 <_ux_host_stack_initialize+0x1d0>)
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
        status =  _ux_utility_thread_create(&_ux_system_host -> ux_system_host_hcd_thread, "ux_host_stack_hcd_thread", _ux_host_stack_hcd_thread_entry,
 800e75a:	2201      	movs	r2, #1
 800e75c:	9205      	str	r2, [sp, #20]
 800e75e:	2200      	movs	r2, #0
 800e760:	9204      	str	r2, [sp, #16]
 800e762:	2202      	movs	r2, #2
 800e764:	9203      	str	r2, [sp, #12]
 800e766:	2202      	movs	r2, #2
 800e768:	9202      	str	r2, [sp, #8]
 800e76a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800e76e:	9201      	str	r2, [sp, #4]
 800e770:	9300      	str	r3, [sp, #0]
 800e772:	2300      	movs	r3, #0
 800e774:	4a0c      	ldr	r2, [pc, #48]	@ (800e7a8 <_ux_host_stack_initialize+0x1e4>)
 800e776:	490d      	ldr	r1, [pc, #52]	@ (800e7ac <_ux_host_stack_initialize+0x1e8>)
 800e778:	f001 fa7f 	bl	800fc7a <_ux_utility_thread_create>
 800e77c:	60f8      	str	r0, [r7, #12]
                            UX_HOST_HCD_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_HCD,
                            UX_THREAD_PRIORITY_HCD, UX_NO_TIME_SLICE,UX_AUTO_START);

        /* Check the completion status.  */
        if(status != UX_SUCCESS)
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	2b00      	cmp	r3, #0
 800e782:	d001      	beq.n	800e788 <_ux_host_stack_initialize+0x1c4>
            status = UX_THREAD_ERROR;
 800e784:	2316      	movs	r3, #22
 800e786:	60fb      	str	r3, [r7, #12]
    if (_ux_system_host -> ux_system_host_hcd_thread.tx_thread_id != 0)
        _ux_utility_thread_delete(&_ux_system_host -> ux_system_host_hcd_thread);
#else

    /* Return completion status to caller if success.  */
    if (status == UX_SUCCESS)
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d110      	bne.n	800e7b0 <_ux_host_stack_initialize+0x1ec>
        return(status);
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	e067      	b.n	800e862 <_ux_host_stack_initialize+0x29e>
 800e792:	bf00      	nop
 800e794:	20011fc4 	.word	0x20011fc4
 800e798:	08013ac8 	.word	0x08013ac8
 800e79c:	08013ae8 	.word	0x08013ae8
 800e7a0:	0800e495 	.word	0x0800e495
 800e7a4:	08013b08 	.word	0x08013b08
 800e7a8:	0800e54d 	.word	0x0800e54d
 800e7ac:	08013b24 	.word	0x08013b24
     * no need to delete it.  */
#endif

#if !defined(UX_HOST_STANDALONE)
    /* Delete _ux_system_host -> ux_system_host_enum_thread.  */
    if (_ux_system_host -> ux_system_host_enum_thread.tx_thread_id != 0)
 800e7b0:	4b2e      	ldr	r3, [pc, #184]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e7b2:	681b      	ldr	r3, [r3, #0]
 800e7b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d005      	beq.n	800e7c6 <_ux_host_stack_initialize+0x202>
        _ux_utility_thread_delete(&_ux_system_host -> ux_system_host_enum_thread);
 800e7ba:	4b2c      	ldr	r3, [pc, #176]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	3328      	adds	r3, #40	@ 0x28
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	f001 fa83 	bl	800fccc <_ux_utility_thread_delete>
    
    /* Delete _ux_system_host -> ux_system_host_hcd_semaphore.  */
    if (_ux_system_host -> ux_system_host_hcd_semaphore.tx_semaphore_id != 0)
 800e7c6:	4b29      	ldr	r3, [pc, #164]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	f8d3 31ac 	ldr.w	r3, [r3, #428]	@ 0x1ac
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d006      	beq.n	800e7e0 <_ux_host_stack_initialize+0x21c>
        _ux_utility_semaphore_delete(&_ux_system_host -> ux_system_host_hcd_semaphore);
 800e7d2:	4b26      	ldr	r3, [pc, #152]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 800e7da:	4618      	mov	r0, r3
 800e7dc:	f001 f96f 	bl	800fabe <_ux_utility_semaphore_delete>

    /* Delete _ux_system_host -> ux_system_host_enum_semaphore.  */
    if (_ux_system_host -> ux_system_host_enum_semaphore.tx_semaphore_id != 0)
 800e7e0:	4b22      	ldr	r3, [pc, #136]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d005      	beq.n	800e7f8 <_ux_host_stack_initialize+0x234>
        _ux_utility_semaphore_delete(&_ux_system_host -> ux_system_host_enum_semaphore);
 800e7ec:	4b1f      	ldr	r3, [pc, #124]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	33d8      	adds	r3, #216	@ 0xd8
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	f001 f963 	bl	800fabe <_ux_utility_semaphore_delete>

    /* Free _ux_system_host -> ux_system_host_hcd_thread_stack.  */
    if (_ux_system_host -> ux_system_host_hcd_thread_stack)
 800e7f8:	4b1c      	ldr	r3, [pc, #112]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800e800:	2b00      	cmp	r3, #0
 800e802:	d006      	beq.n	800e812 <_ux_host_stack_initialize+0x24e>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_hcd_thread_stack);
 800e804:	4b19      	ldr	r3, [pc, #100]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800e80c:	4618      	mov	r0, r3
 800e80e:	f001 f809 	bl	800f824 <_ux_utility_memory_free>

    /* Free _ux_system_host -> ux_system_host_enum_thread_stack.  */
    if (_ux_system_host -> ux_system_host_enum_thread_stack)
 800e812:	4b16      	ldr	r3, [pc, #88]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d005      	beq.n	800e828 <_ux_host_stack_initialize+0x264>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_enum_thread_stack);
 800e81c:	4b13      	ldr	r3, [pc, #76]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e822:	4618      	mov	r0, r3
 800e824:	f000 fffe 	bl	800f824 <_ux_utility_memory_free>
#endif

    /* Free _ux_system_host -> ux_system_host_device_array.  */
    if (_ux_system_host -> ux_system_host_device_array)
 800e828:	4b10      	ldr	r3, [pc, #64]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	695b      	ldr	r3, [r3, #20]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d005      	beq.n	800e83e <_ux_host_stack_initialize+0x27a>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_device_array);
 800e832:	4b0e      	ldr	r3, [pc, #56]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e834:	681b      	ldr	r3, [r3, #0]
 800e836:	695b      	ldr	r3, [r3, #20]
 800e838:	4618      	mov	r0, r3
 800e83a:	f000 fff3 	bl	800f824 <_ux_utility_memory_free>
    
    /* Free _ux_system_host -> ux_system_host_class_array.  */
    if (_ux_system_host -> ux_system_host_class_array)
 800e83e:	4b0b      	ldr	r3, [pc, #44]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	685b      	ldr	r3, [r3, #4]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d005      	beq.n	800e854 <_ux_host_stack_initialize+0x290>
        _ux_utility_memory_free(_ux_system_host -> ux_system_host_class_array);
 800e848:	4b08      	ldr	r3, [pc, #32]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	685b      	ldr	r3, [r3, #4]
 800e84e:	4618      	mov	r0, r3
 800e850:	f000 ffe8 	bl	800f824 <_ux_utility_memory_free>

    /* Free _ux_system_host -> ux_system_host_hcd_array.  */
    _ux_utility_memory_free(_ux_system_host -> ux_system_host_hcd_array);
 800e854:	4b05      	ldr	r3, [pc, #20]	@ (800e86c <_ux_host_stack_initialize+0x2a8>)
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	68db      	ldr	r3, [r3, #12]
 800e85a:	4618      	mov	r0, r3
 800e85c:	f000 ffe2 	bl	800f824 <_ux_utility_memory_free>

    /* Return completion status to caller.  */
    return(status);
 800e860:	68fb      	ldr	r3, [r7, #12]
}
 800e862:	4618      	mov	r0, r3
 800e864:	3714      	adds	r7, #20
 800e866:	46bd      	mov	sp, r7
 800e868:	bd90      	pop	{r4, r7, pc}
 800e86a:	bf00      	nop
 800e86c:	20011fc4 	.word	0x20011fc4

0800e870 <_ux_host_stack_interface_endpoint_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interface_endpoint_get(UX_INTERFACE *interface, UINT endpoint_index, UX_ENDPOINT **endpoint)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b086      	sub	sp, #24
 800e874:	af00      	add	r7, sp, #0
 800e876:	60f8      	str	r0, [r7, #12]
 800e878:	60b9      	str	r1, [r7, #8]
 800e87a:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INTERFACE_ENDPOINT_GET, interface, endpoint_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Do a sanity check on the interface handle.  */
    if (interface -> ux_interface_handle != (ULONG) (ALIGN_TYPE) interface)
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	681a      	ldr	r2, [r3, #0]
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	429a      	cmp	r2, r3
 800e884:	d006      	beq.n	800e894 <_ux_host_stack_interface_endpoint_get+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_INTERFACE_HANDLE_UNKNOWN);
 800e886:	2252      	movs	r2, #82	@ 0x52
 800e888:	2104      	movs	r1, #4
 800e88a:	2002      	movs	r0, #2
 800e88c:	f000 fd28 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 800e890:	2352      	movs	r3, #82	@ 0x52
 800e892:	e01d      	b.n	800e8d0 <_ux_host_stack_interface_endpoint_get+0x60>
    }
            
    /* Start with the endpoint attached to the interface.  */
    current_endpoint =  interface -> ux_interface_first_endpoint;
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e898:	613b      	str	r3, [r7, #16]

    /* The first endpoint has the index 0.  */    
    current_endpoint_index =  0;
 800e89a:	2300      	movs	r3, #0
 800e89c:	617b      	str	r3, [r7, #20]
    
    /* Traverse the list of the endpoints until we found the right one.  */        
    while (current_endpoint != UX_NULL)
 800e89e:	e00e      	b.n	800e8be <_ux_host_stack_interface_endpoint_get+0x4e>
    {

        /* Check if the endpoint index matches the current one.  */
        if (endpoint_index == current_endpoint_index)
 800e8a0:	68ba      	ldr	r2, [r7, #8]
 800e8a2:	697b      	ldr	r3, [r7, #20]
 800e8a4:	429a      	cmp	r2, r3
 800e8a6:	d104      	bne.n	800e8b2 <_ux_host_stack_interface_endpoint_get+0x42>
        {

            /* Setup the return endpoint pointer.  */
            *endpoint=current_endpoint;
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	693a      	ldr	r2, [r7, #16]
 800e8ac:	601a      	str	r2, [r3, #0]

            /* Return success to the caller.  */
            return(UX_SUCCESS);
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	e00e      	b.n	800e8d0 <_ux_host_stack_interface_endpoint_get+0x60>
        }
        
        /* Move to the next endpoint.  */
        current_endpoint =  current_endpoint -> ux_endpoint_next_endpoint;
 800e8b2:	693b      	ldr	r3, [r7, #16]
 800e8b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8b6:	613b      	str	r3, [r7, #16]
        
        /* Move to the next index.  */
        current_endpoint_index++;
 800e8b8:	697b      	ldr	r3, [r7, #20]
 800e8ba:	3301      	adds	r3, #1
 800e8bc:	617b      	str	r3, [r7, #20]
    while (current_endpoint != UX_NULL)
 800e8be:	693b      	ldr	r3, [r7, #16]
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d1ed      	bne.n	800e8a0 <_ux_host_stack_interface_endpoint_get+0x30>
    }

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_ENDPOINT_HANDLE_UNKNOWN);
 800e8c4:	2253      	movs	r2, #83	@ 0x53
 800e8c6:	2104      	movs	r1, #4
 800e8c8:	2002      	movs	r0, #2
 800e8ca:	f000 fd09 	bl	800f2e0 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return an error!  */
    return(UX_ENDPOINT_HANDLE_UNKNOWN);
 800e8ce:	2353      	movs	r3, #83	@ 0x53
}
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	3718      	adds	r7, #24
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	bd80      	pop	{r7, pc}

0800e8d8 <_ux_host_stack_interface_instance_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interface_instance_create(UX_INTERFACE *interface)
{
 800e8d8:	b580      	push	{r7, lr}
 800e8da:	b084      	sub	sp, #16
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_INTERFACE_INSTANCE_CREATE, interface, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Obtain the first endpoint for this alternate setting.  */
    endpoint =  interface -> ux_interface_first_endpoint;
 800e8e0:	687b      	ldr	r3, [r7, #4]
 800e8e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8e4:	60fb      	str	r3, [r7, #12]

    /* Loop to create each endpoint.  */
    while (endpoint != UX_NULL)
 800e8e6:	e00b      	b.n	800e900 <_ux_host_stack_interface_instance_create+0x28>
    {

        /* Create an endpoint for the instance.  */
        status = _ux_host_stack_endpoint_instance_create(endpoint);
 800e8e8:	68f8      	ldr	r0, [r7, #12]
 800e8ea:	f7ff fd4b 	bl	800e384 <_ux_host_stack_endpoint_instance_create>
 800e8ee:	60b8      	str	r0, [r7, #8]
        
        /* Check status, the controller may have refused the endpoint creation.  */
        if (status != UX_SUCCESS)
 800e8f0:	68bb      	ldr	r3, [r7, #8]
 800e8f2:	2b00      	cmp	r3, #0
 800e8f4:	d001      	beq.n	800e8fa <_ux_host_stack_interface_instance_create+0x22>
        
            /* An error occurred at the controller level.  */
            return(status);
 800e8f6:	68bb      	ldr	r3, [r7, #8]
 800e8f8:	e006      	b.n	800e908 <_ux_host_stack_interface_instance_create+0x30>
        
        /* Move to next endpoint.  */
        endpoint =  endpoint -> ux_endpoint_next_endpoint;
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8fe:	60fb      	str	r3, [r7, #12]
    while (endpoint != UX_NULL)
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d1f0      	bne.n	800e8e8 <_ux_host_stack_interface_instance_create+0x10>

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_INTERFACE, interface, 0, 0, 0);

    /* Return completion status.  */
    return(UX_SUCCESS); 
 800e906:	2300      	movs	r3, #0
}
 800e908:	4618      	mov	r0, r3
 800e90a:	3710      	adds	r7, #16
 800e90c:	46bd      	mov	sp, r7
 800e90e:	bd80      	pop	{r7, pc}

0800e910 <_ux_host_stack_interface_instance_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_interface_instance_delete(UX_INTERFACE *interface)
{
 800e910:	b580      	push	{r7, lr}
 800e912:	b084      	sub	sp, #16
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(interface);

    /* Obtain the first endpoint for this alternate setting.  */
    endpoint =  interface -> ux_interface_first_endpoint;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e91c:	60fb      	str	r3, [r7, #12]

    /* Loop to delete each endpoint.  */
    while (endpoint != UX_NULL)
 800e91e:	e005      	b.n	800e92c <_ux_host_stack_interface_instance_delete+0x1c>
    {

        /* Delete endpoint.  */
        _ux_host_stack_endpoint_instance_delete(endpoint);
 800e920:	68f8      	ldr	r0, [r7, #12]
 800e922:	f7ff fd7b 	bl	800e41c <_ux_host_stack_endpoint_instance_delete>

        /* Move to next endpoint. */
        endpoint =  endpoint -> ux_endpoint_next_endpoint;
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e92a:	60fb      	str	r3, [r7, #12]
    while (endpoint != UX_NULL)
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d1f6      	bne.n	800e920 <_ux_host_stack_interface_instance_delete+0x10>
    }

    /* Return to caller.  */
    return; 
 800e932:	bf00      	nop
}
 800e934:	3710      	adds	r7, #16
 800e936:	46bd      	mov	sp, r7
 800e938:	bd80      	pop	{r7, pc}
	...

0800e93c <_ux_host_stack_interfaces_scan>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_interfaces_scan(UX_CONFIGURATION *configuration, UCHAR * descriptor)
{
 800e93c:	b580      	push	{r7, lr}
 800e93e:	b090      	sub	sp, #64	@ 0x40
 800e940:	af00      	add	r7, sp, #0
 800e942:	6078      	str	r0, [r7, #4]
 800e944:	6039      	str	r1, [r7, #0]
ULONG                               interface_association_descriptor_present;
ULONG                               interface_in_iad_count;
UX_INTERFACE_ASSOCIATION_DESCRIPTOR interface_association;

    /* Retrieve the size of all the configuration descriptor.  */
    total_configuration_length =  configuration -> ux_configuration_descriptor.wTotalLength;
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	695b      	ldr	r3, [r3, #20]
 800e94a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    
    /* Set the IAD to false.  */
    interface_association_descriptor_present = UX_FALSE;
 800e94c:	2300      	movs	r3, #0
 800e94e:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Set the IAD interface count to zero.  */
    interface_in_iad_count = 0;
 800e950:	2300      	movs	r3, #0
 800e952:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Scan the entire descriptor and search for interfaces. We should also ensure that 
       the descriptor is valid by verifying the length of each descriptor scanned.  */
    while (total_configuration_length)
 800e954:	e065      	b.n	800ea22 <_ux_host_stack_interfaces_scan+0xe6>
    {

        /* Gather the length and type of the descriptor.  */
        descriptor_length =  *descriptor;
 800e956:	683b      	ldr	r3, [r7, #0]
 800e958:	781b      	ldrb	r3, [r3, #0]
 800e95a:	633b      	str	r3, [r7, #48]	@ 0x30
        descriptor_type =    *(descriptor + 1);
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	3301      	adds	r3, #1
 800e960:	781b      	ldrb	r3, [r3, #0]
 800e962:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Make sure this descriptor has at least the minimum length.  */
        if (descriptor_length < 3)
 800e964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e966:	2b02      	cmp	r3, #2
 800e968:	d806      	bhi.n	800e978 <_ux_host_stack_interfaces_scan+0x3c>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800e96a:	2242      	movs	r2, #66	@ 0x42
 800e96c:	2104      	movs	r1, #4
 800e96e:	2002      	movs	r0, #2
 800e970:	f000 fcb6 	bl	800f2e0 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 800e974:	2342      	movs	r3, #66	@ 0x42
 800e976:	e058      	b.n	800ea2a <_ux_host_stack_interfaces_scan+0xee>
        }            

        /* Check the type for an interface association descriptor.  */
        if (descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 800e978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e97a:	2b0b      	cmp	r3, #11
 800e97c:	d113      	bne.n	800e9a6 <_ux_host_stack_interfaces_scan+0x6a>
        {

            /* Parse the interface association descriptor and make it machine independent.  */
            _ux_utility_descriptor_parse(descriptor,
 800e97e:	f107 0308 	add.w	r3, r7, #8
 800e982:	2208      	movs	r2, #8
 800e984:	492b      	ldr	r1, [pc, #172]	@ (800ea34 <_ux_host_stack_interfaces_scan+0xf8>)
 800e986:	6838      	ldr	r0, [r7, #0]
 800e988:	f000 fd98 	bl	800f4bc <_ux_utility_descriptor_parse>
                            _ux_system_interface_association_descriptor_structure,
                            UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &interface_association);

            /* Retrieve the CLASS/SUBCLASS from descriptor and store it in the configuration instance.  */
            configuration -> ux_configuration_iad_class    = interface_association.bFunctionClass;
 800e98c:	69ba      	ldr	r2, [r7, #24]
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	639a      	str	r2, [r3, #56]	@ 0x38
            configuration -> ux_configuration_iad_subclass = interface_association.bFunctionSubClass;
 800e992:	69fa      	ldr	r2, [r7, #28]
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	63da      	str	r2, [r3, #60]	@ 0x3c
            configuration -> ux_configuration_iad_protocol = interface_association.bFunctionProtocol;
 800e998:	6a3a      	ldr	r2, [r7, #32]
 800e99a:	687b      	ldr	r3, [r7, #4]
 800e99c:	641a      	str	r2, [r3, #64]	@ 0x40

            /* We have an IAD.  */
            interface_association_descriptor_present = UX_TRUE;
 800e99e:	2301      	movs	r3, #1
 800e9a0:	63bb      	str	r3, [r7, #56]	@ 0x38
            
            /* Memorize the number of interfaces attached to this IAD.  */
            interface_in_iad_count = interface_association.bInterfaceCount;
 800e9a2:	697b      	ldr	r3, [r7, #20]
 800e9a4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        
        /* Check the type for an interface descriptor.  */
        if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 800e9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9a8:	2b04      	cmp	r3, #4
 800e9aa:	d11e      	bne.n	800e9ea <_ux_host_stack_interfaces_scan+0xae>
        {

            /* We have found an interface descriptor. This descriptor contains at least 
               the default alternate setting (with value 0) and may have others.  */
            status =  _ux_host_stack_new_interface_create(configuration, descriptor, total_configuration_length);
 800e9ac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e9ae:	6839      	ldr	r1, [r7, #0]
 800e9b0:	6878      	ldr	r0, [r7, #4]
 800e9b2:	f000 f9f9 	bl	800eda8 <_ux_host_stack_new_interface_create>
 800e9b6:	62b8      	str	r0, [r7, #40]	@ 0x28

            /* Are we within an IAD ? */
            if (interface_association_descriptor_present == UX_TRUE)
 800e9b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9ba:	2b01      	cmp	r3, #1
 800e9bc:	d110      	bne.n	800e9e0 <_ux_host_stack_interfaces_scan+0xa4>
            {

                /* Decrement the number of interfaces attached here.  */
                interface_in_iad_count--;
 800e9be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9c0:	3b01      	subs	r3, #1
 800e9c2:	637b      	str	r3, [r7, #52]	@ 0x34
                
                /* Are we at the end of the interface count ? */
                if (interface_in_iad_count == 0)
 800e9c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d10a      	bne.n	800e9e0 <_ux_host_stack_interfaces_scan+0xa4>
                {
    
                    /* Set the IAD to false now.  */
                    interface_association_descriptor_present = UX_FALSE;
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	63bb      	str	r3, [r7, #56]	@ 0x38

                    /* Reset the IAD Class/Subclass/Protocol. */
                    configuration -> ux_configuration_iad_class    = 0;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	2200      	movs	r2, #0
 800e9d2:	639a      	str	r2, [r3, #56]	@ 0x38
                    configuration -> ux_configuration_iad_subclass = 0;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	63da      	str	r2, [r3, #60]	@ 0x3c
                    configuration -> ux_configuration_iad_protocol = 0;
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	2200      	movs	r2, #0
 800e9de:	641a      	str	r2, [r3, #64]	@ 0x40

                }
            }

            /* Check return status.  */
            if(status != UX_SUCCESS)
 800e9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d001      	beq.n	800e9ea <_ux_host_stack_interfaces_scan+0xae>
                return(status);
 800e9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9e8:	e01f      	b.n	800ea2a <_ux_host_stack_interfaces_scan+0xee>
        }       

        /* Check the type for an OTG descriptor.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM)
 800e9ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ec:	2b09      	cmp	r3, #9
 800e9ee:	d105      	bne.n	800e9fc <_ux_host_stack_interfaces_scan+0xc0>
        
            /* Retrieve the bmAttributes for SRP/HNP support.  */
            configuration -> ux_configuration_otg_capabilities = (ULONG) *(descriptor + UX_OTG_BM_ATTRIBUTES);
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	3302      	adds	r3, #2
 800e9f4:	781b      	ldrb	r3, [r3, #0]
 800e9f6:	461a      	mov	r2, r3
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	609a      	str	r2, [r3, #8]

        /* Verify if the descriptor is still valid.  */
        if (descriptor_length > total_configuration_length)
 800e9fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e9fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ea00:	429a      	cmp	r2, r3
 800ea02:	d906      	bls.n	800ea12 <_ux_host_stack_interfaces_scan+0xd6>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800ea04:	2242      	movs	r2, #66	@ 0x42
 800ea06:	2104      	movs	r1, #4
 800ea08:	2002      	movs	r0, #2
 800ea0a:	f000 fc69 	bl	800f2e0 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 800ea0e:	2342      	movs	r3, #66	@ 0x42
 800ea10:	e00b      	b.n	800ea2a <_ux_host_stack_interfaces_scan+0xee>
        }
        /* Jump to the next descriptor if we have not reached the end.  */
        descriptor +=  descriptor_length;
 800ea12:	683a      	ldr	r2, [r7, #0]
 800ea14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea16:	4413      	add	r3, r2
 800ea18:	603b      	str	r3, [r7, #0]

        /* And adjust the length left to parse in the descriptor.  */
        total_configuration_length -=  descriptor_length;
 800ea1a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ea1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea1e:	1ad3      	subs	r3, r2, r3
 800ea20:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (total_configuration_length)
 800ea22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d196      	bne.n	800e956 <_ux_host_stack_interfaces_scan+0x1a>
    }

    /* Return successful completion.  */
    return(UX_SUCCESS);
 800ea28:	2300      	movs	r3, #0
}
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	3740      	adds	r7, #64	@ 0x40
 800ea2e:	46bd      	mov	sp, r7
 800ea30:	bd80      	pop	{r7, pc}
 800ea32:	bf00      	nop
 800ea34:	20000064 	.word	0x20000064

0800ea38 <_ux_host_stack_new_configuration_create>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_new_configuration_create(UX_DEVICE *device, UX_CONFIGURATION *configuration)
{
 800ea38:	b480      	push	{r7}
 800ea3a:	b085      	sub	sp, #20
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	6078      	str	r0, [r7, #4]
 800ea40:	6039      	str	r1, [r7, #0]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_CONFIGURATION_CREATE, device, configuration, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* The device that owns this configuration is memorized in the 
       configuration container itself, easier for back chaining.  */
    configuration -> ux_configuration_device =  device;
 800ea42:	683b      	ldr	r3, [r7, #0]
 800ea44:	687a      	ldr	r2, [r7, #4]
 800ea46:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the configuration handle in the container, this is for ensuring the
       configuration container is not corrupted.  */
    configuration -> ux_configuration_handle =  (ULONG) (ALIGN_TYPE) configuration;
 800ea48:	683a      	ldr	r2, [r7, #0]
 800ea4a:	683b      	ldr	r3, [r7, #0]
 800ea4c:	601a      	str	r2, [r3, #0]

    /* There is 2 cases for the creation of the configuration descriptor 
       if this is the first one, the configuration descriptor is hooked
       to the device. If it is not the first one, the configuration is 
       hooked to the end of the chain of configurations.  */
    if (device -> ux_device_first_configuration == UX_NULL)
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d103      	bne.n	800ea5e <_ux_host_stack_new_configuration_create+0x26>
    {
        device -> ux_device_first_configuration =  configuration;
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	683a      	ldr	r2, [r7, #0]
 800ea5a:	641a      	str	r2, [r3, #64]	@ 0x40
        /* Hook the new configuration.  */
        list_configuration -> ux_configuration_next_configuration =  configuration;
    }

    /* Return to caller.  */
    return;
 800ea5c:	e00e      	b.n	800ea7c <_ux_host_stack_new_configuration_create+0x44>
        list_configuration =  device -> ux_device_first_configuration;
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ea62:	60fb      	str	r3, [r7, #12]
        while (list_configuration -> ux_configuration_next_configuration != UX_NULL)
 800ea64:	e002      	b.n	800ea6c <_ux_host_stack_new_configuration_create+0x34>
            list_configuration =  list_configuration -> ux_configuration_next_configuration;
 800ea66:	68fb      	ldr	r3, [r7, #12]
 800ea68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea6a:	60fb      	str	r3, [r7, #12]
        while (list_configuration -> ux_configuration_next_configuration != UX_NULL)
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea70:	2b00      	cmp	r3, #0
 800ea72:	d1f8      	bne.n	800ea66 <_ux_host_stack_new_configuration_create+0x2e>
        list_configuration -> ux_configuration_next_configuration =  configuration;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	683a      	ldr	r2, [r7, #0]
 800ea78:	631a      	str	r2, [r3, #48]	@ 0x30
    return;
 800ea7a:	bf00      	nop
}
 800ea7c:	3714      	adds	r7, #20
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea84:	4770      	bx	lr
	...

0800ea88 <_ux_host_stack_new_device_create>:
/**************************************************************************/
UINT  _ux_host_stack_new_device_create(UX_HCD *hcd, UX_DEVICE *device_owner,
                                UINT port_index, UINT device_speed,
                                UINT port_max_power,
                                UX_DEVICE **created_device)
{
 800ea88:	b580      	push	{r7, lr}
 800ea8a:	b088      	sub	sp, #32
 800ea8c:	af00      	add	r7, sp, #0
 800ea8e:	60f8      	str	r0, [r7, #12]
 800ea90:	60b9      	str	r1, [r7, #8]
 800ea92:	607a      	str	r2, [r7, #4]
 800ea94:	603b      	str	r3, [r7, #0]


#if UX_MAX_DEVICES > 1
    /* Verify the number of devices attached to the HCD already. Normally a HCD
       can have up to 127 devices but that can be tailored.  */
    if (hcd -> ux_hcd_nb_devices > UX_MAX_USB_DEVICES)
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ea9a:	2b7f      	cmp	r3, #127	@ 0x7f
 800ea9c:	d906      	bls.n	800eaac <_ux_host_stack_new_device_create+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_TOO_MANY_DEVICES);
 800ea9e:	2211      	movs	r2, #17
 800eaa0:	2104      	movs	r1, #4
 800eaa2:	2002      	movs	r0, #2
 800eaa4:	f000 fc1c 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TOO_MANY_DEVICES, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TOO_MANY_DEVICES);
 800eaa8:	2311      	movs	r3, #17
 800eaaa:	e093      	b.n	800ebd4 <_ux_host_stack_new_device_create+0x14c>
    }
#endif

    /* Get a new device container to store this new device.  */
    device =  _ux_host_stack_new_device_get();
 800eaac:	f000 f89a 	bl	800ebe4 <_ux_host_stack_new_device_get>
 800eab0:	61b8      	str	r0, [r7, #24]
    if (device == UX_NULL)
 800eab2:	69bb      	ldr	r3, [r7, #24]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d106      	bne.n	800eac6 <_ux_host_stack_new_device_create+0x3e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_TOO_MANY_DEVICES);
 800eab8:	2211      	movs	r2, #17
 800eaba:	2104      	movs	r1, #4
 800eabc:	2002      	movs	r0, #2
 800eabe:	f000 fc0f 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TOO_MANY_DEVICES, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TOO_MANY_DEVICES);
 800eac2:	2311      	movs	r3, #17
 800eac4:	e086      	b.n	800ebd4 <_ux_host_stack_new_device_create+0x14c>
    }

    /* Store the device instance.  */
    *created_device = device;
 800eac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eac8:	69ba      	ldr	r2, [r7, #24]
 800eaca:	601a      	str	r2, [r3, #0]

    /* Increment the number of devices on this bus.  */
    hcd -> ux_hcd_nb_devices++;
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ead0:	1c5a      	adds	r2, r3, #1
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	661a      	str	r2, [r3, #96]	@ 0x60
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_DEVICE_CREATE, hcd, device_owner, port_index, device, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* At this stage the device is attached but not configured.
       we don't have to worry about power consumption yet.
       Initialize the device structure.  */
    device -> ux_device_handle =         (ULONG) (ALIGN_TYPE) device;
 800ead6:	69ba      	ldr	r2, [r7, #24]
 800ead8:	69bb      	ldr	r3, [r7, #24]
 800eada:	601a      	str	r2, [r3, #0]
    device -> ux_device_state =          UX_DEVICE_ATTACHED;
 800eadc:	69bb      	ldr	r3, [r7, #24]
 800eade:	2201      	movs	r2, #1
 800eae0:	609a      	str	r2, [r3, #8]
    device -> ux_device_address =        0;
 800eae2:	69bb      	ldr	r3, [r7, #24]
 800eae4:	2200      	movs	r2, #0
 800eae6:	60da      	str	r2, [r3, #12]
    device -> ux_device_speed =          device_speed;
 800eae8:	69bb      	ldr	r3, [r7, #24]
 800eaea:	683a      	ldr	r2, [r7, #0]
 800eaec:	611a      	str	r2, [r3, #16]
    UX_DEVICE_MAX_POWER_SET(device, port_max_power);
 800eaee:	69bb      	ldr	r3, [r7, #24]
 800eaf0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eaf2:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
    UX_DEVICE_PARENT_SET(device, device_owner);
 800eaf6:	69bb      	ldr	r3, [r7, #24]
 800eaf8:	68ba      	ldr	r2, [r7, #8]
 800eafa:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    UX_DEVICE_HCD_SET(device, hcd);
    UX_DEVICE_PORT_LOCATION_SET(device, port_index);
 800eafe:	69bb      	ldr	r3, [r7, #24]
 800eb00:	687a      	ldr	r2, [r7, #4]
 800eb02:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
    device -> ux_device_power_source =   UX_DEVICE_BUS_POWERED;
 800eb06:	69bb      	ldr	r3, [r7, #24]
 800eb08:	2201      	movs	r2, #1
 800eb0a:	615a      	str	r2, [r3, #20]

    /* Create a semaphore for the device. This is to protect endpoint 0 mostly for OTG HNP polling. The initial count is 1 as
       a mutex mechanism.  */
    status =  _ux_host_semaphore_create(&device -> ux_device_protection_semaphore, "ux_host_endpoint0_semaphore", 1);
 800eb0c:	69bb      	ldr	r3, [r7, #24]
 800eb0e:	331c      	adds	r3, #28
 800eb10:	2201      	movs	r2, #1
 800eb12:	4932      	ldr	r1, [pc, #200]	@ (800ebdc <_ux_host_stack_new_device_create+0x154>)
 800eb14:	4618      	mov	r0, r3
 800eb16:	f000 ffb8 	bl	800fa8a <_ux_utility_semaphore_create>
 800eb1a:	61f8      	str	r0, [r7, #28]

    /* Check semaphore creation.  */
    if (status != UX_SUCCESS)
 800eb1c:	69fb      	ldr	r3, [r7, #28]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d001      	beq.n	800eb26 <_ux_host_stack_new_device_create+0x9e>
    {

        /* Return error. Device resources that have been allocated until this
           point should be freed by the caller via _ux_host_stack_device_resources_free.  */
        return(UX_SEMAPHORE_ERROR);
 800eb22:	2315      	movs	r3, #21
 800eb24:	e056      	b.n	800ebd4 <_ux_host_stack_new_device_create+0x14c>
    }

    /* Initialize the default control endpoint permanently attached
       to the device.  */
    control_endpoint =                               &device -> ux_device_control_endpoint;
 800eb26:	69bb      	ldr	r3, [r7, #24]
 800eb28:	337c      	adds	r3, #124	@ 0x7c
 800eb2a:	617b      	str	r3, [r7, #20]
    control_endpoint -> ux_endpoint =                (ULONG) (ALIGN_TYPE) control_endpoint;
 800eb2c:	697a      	ldr	r2, [r7, #20]
 800eb2e:	697b      	ldr	r3, [r7, #20]
 800eb30:	601a      	str	r2, [r3, #0]
    control_endpoint -> ux_endpoint_next_endpoint =  UX_NULL;
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	2200      	movs	r2, #0
 800eb36:	625a      	str	r2, [r3, #36]	@ 0x24
    control_endpoint -> ux_endpoint_interface =      UX_NULL;
 800eb38:	697b      	ldr	r3, [r7, #20]
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	629a      	str	r2, [r3, #40]	@ 0x28
    control_endpoint -> ux_endpoint_device =         device;
 800eb3e:	697b      	ldr	r3, [r7, #20]
 800eb40:	69ba      	ldr	r2, [r7, #24]
 800eb42:	62da      	str	r2, [r3, #44]	@ 0x2c
    control_endpoint -> ux_endpoint_transfer_request.ux_transfer_request_endpoint = control_endpoint;
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	697a      	ldr	r2, [r7, #20]
 800eb48:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Create a semaphore for this endpoint to be attached to its transfer request.  */
    status =  _ux_host_semaphore_create(&control_endpoint -> ux_endpoint_transfer_request.ux_transfer_request_semaphore, "ux_host_transfer_request_semaphore", 0);
 800eb4a:	697b      	ldr	r3, [r7, #20]
 800eb4c:	3374      	adds	r3, #116	@ 0x74
 800eb4e:	2200      	movs	r2, #0
 800eb50:	4923      	ldr	r1, [pc, #140]	@ (800ebe0 <_ux_host_stack_new_device_create+0x158>)
 800eb52:	4618      	mov	r0, r3
 800eb54:	f000 ff99 	bl	800fa8a <_ux_utility_semaphore_create>
 800eb58:	61f8      	str	r0, [r7, #28]

    /* Check semaphore creation.  */
    if (status != UX_SUCCESS)
 800eb5a:	69fb      	ldr	r3, [r7, #28]
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d001      	beq.n	800eb64 <_ux_host_stack_new_device_create+0xdc>
    {

        /* Return error. Device resources that have been allocated until this
           point should be freed by the caller via _ux_host_stack_device_resources_free.  */
        return(UX_SEMAPHORE_ERROR);
 800eb60:	2315      	movs	r3, #21
 800eb62:	e037      	b.n	800ebd4 <_ux_host_stack_new_device_create+0x14c>
    }

    /* If the device is running in high speed the default max packet size for the control endpoint is 64.
       All other speeds the size is 8.  */
    if (device_speed == UX_HIGH_SPEED_DEVICE)
 800eb64:	683b      	ldr	r3, [r7, #0]
 800eb66:	2b02      	cmp	r3, #2
 800eb68:	d103      	bne.n	800eb72 <_ux_host_stack_new_device_create+0xea>
        control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize =  UX_DEFAULT_HS_MPS;
 800eb6a:	697b      	ldr	r3, [r7, #20]
 800eb6c:	2240      	movs	r2, #64	@ 0x40
 800eb6e:	61da      	str	r2, [r3, #28]
 800eb70:	e002      	b.n	800eb78 <_ux_host_stack_new_device_create+0xf0>
    else
        control_endpoint -> ux_endpoint_descriptor.wMaxPacketSize =  UX_DEFAULT_MPS;
 800eb72:	697b      	ldr	r3, [r7, #20]
 800eb74:	2208      	movs	r2, #8
 800eb76:	61da      	str	r2, [r3, #28]

    /* Create the default control endpoint at the HCD level.  */
    status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_CREATE_ENDPOINT, (VOID *) control_endpoint);
 800eb78:	68fb      	ldr	r3, [r7, #12]
 800eb7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800eb7c:	697a      	ldr	r2, [r7, #20]
 800eb7e:	210e      	movs	r1, #14
 800eb80:	68f8      	ldr	r0, [r7, #12]
 800eb82:	4798      	blx	r3
 800eb84:	61f8      	str	r0, [r7, #28]
    /* Enumeration steps will be done in task state machine.  */

#else

    /* Going on to do enumeration (requests).  */
    if (status == UX_SUCCESS)
 800eb86:	69fb      	ldr	r3, [r7, #28]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d114      	bne.n	800ebb6 <_ux_host_stack_new_device_create+0x12e>
    {

        /* Now control endpoint is ready, set state to running. */
        control_endpoint -> ux_endpoint_state =          UX_ENDPOINT_RUNNING;
 800eb8c:	697b      	ldr	r3, [r7, #20]
 800eb8e:	2201      	movs	r2, #1
 800eb90:	605a      	str	r2, [r3, #4]

        /* Set the address of the device. The first time a USB device is
           accessed, it responds to the address 0. We need to change the address
           to a free device address between 1 and 127 ASAP.  */
        status =  _ux_host_stack_device_address_set(device);
 800eb92:	69b8      	ldr	r0, [r7, #24]
 800eb94:	f7ff f946 	bl	800de24 <_ux_host_stack_device_address_set>
 800eb98:	61f8      	str	r0, [r7, #28]
        if (status == UX_SUCCESS)
 800eb9a:	69fb      	ldr	r3, [r7, #28]
 800eb9c:	2b00      	cmp	r3, #0
 800eb9e:	d10a      	bne.n	800ebb6 <_ux_host_stack_new_device_create+0x12e>
        {

            /* Get the device descriptor.  */
            status =  _ux_host_stack_device_descriptor_read(device);
 800eba0:	69b8      	ldr	r0, [r7, #24]
 800eba2:	f7ff fa33 	bl	800e00c <_ux_host_stack_device_descriptor_read>
 800eba6:	61f8      	str	r0, [r7, #28]
            if (status == UX_SUCCESS)
 800eba8:	69fb      	ldr	r3, [r7, #28]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d103      	bne.n	800ebb6 <_ux_host_stack_new_device_create+0x12e>
            {

                /* Get the configuration descriptor(s) for the device
                   and parse all the configuration, interface, endpoints...  */
                status =  _ux_host_stack_configuration_enumerate(device);
 800ebae:	69b8      	ldr	r0, [r7, #24]
 800ebb0:	f7fe ff78 	bl	800daa4 <_ux_host_stack_configuration_enumerate>
 800ebb4:	61f8      	str	r0, [r7, #28]
    }

    /* Check the status of the previous operations. If there was an
       error during any of the phases, the device resources must be
       freed based on if we want to retry.  */
    if (status == UX_SUCCESS)
 800ebb6:	69fb      	ldr	r3, [r7, #28]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d10a      	bne.n	800ebd2 <_ux_host_stack_new_device_create+0x14a>

        /* The device, configuration(s), interface(s), endpoint(s) are
           now in order for this device to work. No configuration is set
           yet. First we need to find a class driver that wants to own
           it. There is no need to have an orphan device in a configured state.   */
        status =  _ux_host_stack_class_device_scan(device);
 800ebbc:	69b8      	ldr	r0, [r7, #24]
 800ebbe:	f7fe fdd7 	bl	800d770 <_ux_host_stack_class_device_scan>
 800ebc2:	61f8      	str	r0, [r7, #28]
        if (status == UX_NO_CLASS_MATCH)
 800ebc4:	69fb      	ldr	r3, [r7, #28]
 800ebc6:	2b57      	cmp	r3, #87	@ 0x57
 800ebc8:	d103      	bne.n	800ebd2 <_ux_host_stack_new_device_create+0x14a>
        {

            status =  _ux_host_stack_class_interface_scan(device);
 800ebca:	69b8      	ldr	r0, [r7, #24]
 800ebcc:	f7fe feba 	bl	800d944 <_ux_host_stack_class_interface_scan>
 800ebd0:	61f8      	str	r0, [r7, #28]
    }
#endif

    /* Return status. If there's an error, device resources that have been 
       allocated until this point should be freed by the caller via _ux_host_stack_device_resources_free.  */
    return(status);
 800ebd2:	69fb      	ldr	r3, [r7, #28]
}
 800ebd4:	4618      	mov	r0, r3
 800ebd6:	3720      	adds	r7, #32
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bd80      	pop	{r7, pc}
 800ebdc:	08013b40 	.word	0x08013b40
 800ebe0:	08013b5c 	.word	0x08013b5c

0800ebe4 <_ux_host_stack_new_device_get>:
/*                                            memset and memcpy cases,    */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_DEVICE  *_ux_host_stack_new_device_get(VOID)
{
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b082      	sub	sp, #8
 800ebe8:	af00      	add	r7, sp, #0
#endif
UX_DEVICE       *device;
    

    /* Start with the first device.  */
    device =  _ux_system_host -> ux_system_host_device_array;    
 800ebea:	4b13      	ldr	r3, [pc, #76]	@ (800ec38 <_ux_host_stack_new_device_get+0x54>)
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	695b      	ldr	r3, [r3, #20]
 800ebf0:	603b      	str	r3, [r7, #0]

#if UX_MAX_DEVICES > 1
    /* Reset the container index.  */
    container_index =  0;
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	607b      	str	r3, [r7, #4]

    /* Search the list until the end.  */
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 800ebf6:	e012      	b.n	800ec1e <_ux_host_stack_new_device_get+0x3a>
#endif
    {

        /* Until we have found an unused entry.  */
        if (device -> ux_device_handle == UX_UNUSED)
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	2b00      	cmp	r3, #0
 800ebfe:	d10a      	bne.n	800ec16 <_ux_host_stack_new_device_get+0x32>
        {

            /* Reset the entire entry.  */
            _ux_utility_memory_set(device, 0, sizeof(UX_DEVICE)); /* Use case of memset is verified. */
 800ec00:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 800ec04:	2100      	movs	r1, #0
 800ec06:	6838      	ldr	r0, [r7, #0]
 800ec08:	f000 feea 	bl	800f9e0 <_ux_utility_memory_set>

            /* This entry is now used.  */
            device -> ux_device_handle =  UX_USED;
 800ec0c:	683b      	ldr	r3, [r7, #0]
 800ec0e:	2201      	movs	r2, #1
 800ec10:	601a      	str	r2, [r3, #0]

            /* Return the device pointer.  */
            return(device);
 800ec12:	683b      	ldr	r3, [r7, #0]
 800ec14:	e00c      	b.n	800ec30 <_ux_host_stack_new_device_get+0x4c>
        }
#if UX_MAX_DEVICES > 1

        /* Move to the next device entry.  */
        device++;
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 800ec1c:	603b      	str	r3, [r7, #0]
    while (container_index++ < _ux_system_host -> ux_system_host_max_devices)
 800ec1e:	687b      	ldr	r3, [r7, #4]
 800ec20:	1c5a      	adds	r2, r3, #1
 800ec22:	607a      	str	r2, [r7, #4]
 800ec24:	4a04      	ldr	r2, [pc, #16]	@ (800ec38 <_ux_host_stack_new_device_get+0x54>)
 800ec26:	6812      	ldr	r2, [r2, #0]
 800ec28:	6912      	ldr	r2, [r2, #16]
 800ec2a:	4293      	cmp	r3, r2
 800ec2c:	d3e4      	bcc.n	800ebf8 <_ux_host_stack_new_device_get+0x14>
#endif
    }

    /* No unused devices, return NULL.  */
    return(UX_NULL);
 800ec2e:	2300      	movs	r3, #0
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3708      	adds	r7, #8
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}
 800ec38:	20011fc4 	.word	0x20011fc4

0800ec3c <_ux_host_stack_new_endpoint_create>:
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_new_endpoint_create(UX_INTERFACE *interface,
                                                 UCHAR * interface_endpoint)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b088      	sub	sp, #32
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
 800ec44:	6039      	str	r1, [r7, #0]
ULONG           endpoint_type;
ULONG           packet_size;
ULONG           n_tran;

    /* Obtain memory for storing this new endpoint.  */
    endpoint =  (UX_ENDPOINT *) _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_ENDPOINT));
 800ec46:	2294      	movs	r2, #148	@ 0x94
 800ec48:	2100      	movs	r1, #0
 800ec4a:	2000      	movs	r0, #0
 800ec4c:	f000 fca4 	bl	800f598 <_ux_utility_memory_allocate>
 800ec50:	6178      	str	r0, [r7, #20]
    if (endpoint == UX_NULL)
 800ec52:	697b      	ldr	r3, [r7, #20]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d101      	bne.n	800ec5c <_ux_host_stack_new_endpoint_create+0x20>
        return(UX_MEMORY_INSUFFICIENT);
 800ec58:	2312      	movs	r3, #18
 800ec5a:	e09f      	b.n	800ed9c <_ux_host_stack_new_endpoint_create+0x160>
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_NEW_ENDPOINT_CREATE, interface, endpoint, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Save the endpoint handle in the container, this is for ensuring the
       endpoint container is not corrupted.  */
    endpoint -> ux_endpoint =  (ULONG) (ALIGN_TYPE) endpoint;
 800ec5c:	697a      	ldr	r2, [r7, #20]
 800ec5e:	697b      	ldr	r3, [r7, #20]
 800ec60:	601a      	str	r2, [r3, #0]

    /* The endpoint container has a built in transfer_request. 
       The transfer_request needs to point to the endpoint as well.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_endpoint =  endpoint;
 800ec62:	697b      	ldr	r3, [r7, #20]
 800ec64:	697a      	ldr	r2, [r7, #20]
 800ec66:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the pointer to the device. This is useful for the HCD layer.  */
    endpoint -> ux_endpoint_device =  interface -> ux_interface_configuration -> ux_configuration_device;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ec6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ec6e:	697b      	ldr	r3, [r7, #20]
 800ec70:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Parse the interface descriptor and make it machine independent.  */
    _ux_utility_descriptor_parse(interface_endpoint,
                            _ux_system_endpoint_descriptor_structure,
                            UX_ENDPOINT_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &endpoint -> ux_endpoint_descriptor);
 800ec72:	697b      	ldr	r3, [r7, #20]
 800ec74:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(interface_endpoint,
 800ec76:	2206      	movs	r2, #6
 800ec78:	494a      	ldr	r1, [pc, #296]	@ (800eda4 <_ux_host_stack_new_endpoint_create+0x168>)
 800ec7a:	6838      	ldr	r0, [r7, #0]
 800ec7c:	f000 fc1e 	bl	800f4bc <_ux_utility_descriptor_parse>

    /* Check endpoint size and interval to see if they are valid.  */
    endpoint_type = endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE;
 800ec80:	697b      	ldr	r3, [r7, #20]
 800ec82:	699b      	ldr	r3, [r3, #24]
 800ec84:	f003 0303 	and.w	r3, r3, #3
 800ec88:	613b      	str	r3, [r7, #16]

    /* Endpoint size should not be zero.  */
    if (endpoint -> ux_endpoint_descriptor.wMaxPacketSize == 0)
 800ec8a:	697b      	ldr	r3, [r7, #20]
 800ec8c:	69db      	ldr	r3, [r3, #28]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d104      	bne.n	800ec9c <_ux_host_stack_new_endpoint_create+0x60>
    {
        _ux_utility_memory_free(endpoint);
 800ec92:	6978      	ldr	r0, [r7, #20]
 800ec94:	f000 fdc6 	bl	800f824 <_ux_utility_memory_free>
        return(UX_DESCRIPTOR_CORRUPTED);
 800ec98:	2342      	movs	r3, #66	@ 0x42
 800ec9a:	e07f      	b.n	800ed9c <_ux_host_stack_new_endpoint_create+0x160>
    }

    /* Control/bulk endpoint, 8, 16, 32, 64, ... 512 can be accepted.
       Note non-standard size in 2^N is accepted since they really works.  */
    if (endpoint_type == UX_CONTROL_ENDPOINT || endpoint_type == UX_BULK_ENDPOINT)
 800ec9c:	693b      	ldr	r3, [r7, #16]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d002      	beq.n	800eca8 <_ux_host_stack_new_endpoint_create+0x6c>
 800eca2:	693b      	ldr	r3, [r7, #16]
 800eca4:	2b02      	cmp	r3, #2
 800eca6:	d119      	bne.n	800ecdc <_ux_host_stack_new_endpoint_create+0xa0>
    {
        for (packet_size = 8; packet_size <= 512; packet_size <<= 1)
 800eca8:	2308      	movs	r3, #8
 800ecaa:	61bb      	str	r3, [r7, #24]
 800ecac:	e007      	b.n	800ecbe <_ux_host_stack_new_endpoint_create+0x82>
        {
            if (packet_size == endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 800ecae:	697b      	ldr	r3, [r7, #20]
 800ecb0:	69db      	ldr	r3, [r3, #28]
 800ecb2:	69ba      	ldr	r2, [r7, #24]
 800ecb4:	429a      	cmp	r2, r3
 800ecb6:	d007      	beq.n	800ecc8 <_ux_host_stack_new_endpoint_create+0x8c>
        for (packet_size = 8; packet_size <= 512; packet_size <<= 1)
 800ecb8:	69bb      	ldr	r3, [r7, #24]
 800ecba:	005b      	lsls	r3, r3, #1
 800ecbc:	61bb      	str	r3, [r7, #24]
 800ecbe:	69bb      	ldr	r3, [r7, #24]
 800ecc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ecc4:	d9f3      	bls.n	800ecae <_ux_host_stack_new_endpoint_create+0x72>
 800ecc6:	e000      	b.n	800ecca <_ux_host_stack_new_endpoint_create+0x8e>
                break;
 800ecc8:	bf00      	nop
        }

        /* If endpoint size not valid, return error.  */
        if (packet_size > 512)
 800ecca:	69bb      	ldr	r3, [r7, #24]
 800eccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ecd0:	d904      	bls.n	800ecdc <_ux_host_stack_new_endpoint_create+0xa0>
        {
            _ux_utility_memory_free(endpoint);
 800ecd2:	6978      	ldr	r0, [r7, #20]
 800ecd4:	f000 fda6 	bl	800f824 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 800ecd8:	2342      	movs	r3, #66	@ 0x42
 800ecda:	e05f      	b.n	800ed9c <_ux_host_stack_new_endpoint_create+0x160>
        }
    }

    /* Interrupt/isochronous endpoint, max 1024 and 3 transactions can be accepted.  */
    if (endpoint_type == UX_INTERRUPT_ENDPOINT || endpoint_type == UX_ISOCHRONOUS_ENDPOINT)
 800ecdc:	693b      	ldr	r3, [r7, #16]
 800ecde:	2b03      	cmp	r3, #3
 800ece0:	d002      	beq.n	800ece8 <_ux_host_stack_new_endpoint_create+0xac>
 800ece2:	693b      	ldr	r3, [r7, #16]
 800ece4:	2b01      	cmp	r3, #1
 800ece6:	d13c      	bne.n	800ed62 <_ux_host_stack_new_endpoint_create+0x126>
    {

        /* Max size over 1024 is not allowed.  */
        packet_size = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_PACKET_SIZE_MASK;
 800ece8:	697b      	ldr	r3, [r7, #20]
 800ecea:	69db      	ldr	r3, [r3, #28]
 800ecec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ecf0:	61bb      	str	r3, [r7, #24]
        if (packet_size > 1024)
 800ecf2:	69bb      	ldr	r3, [r7, #24]
 800ecf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ecf8:	d904      	bls.n	800ed04 <_ux_host_stack_new_endpoint_create+0xc8>
        {
            _ux_utility_memory_free(endpoint);
 800ecfa:	6978      	ldr	r0, [r7, #20]
 800ecfc:	f000 fd92 	bl	800f824 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 800ed00:	2342      	movs	r3, #66	@ 0x42
 800ed02:	e04b      	b.n	800ed9c <_ux_host_stack_new_endpoint_create+0x160>
        }

        /* Number transaction over 2 additional is not allowed.  */
        n_tran = endpoint -> ux_endpoint_descriptor.wMaxPacketSize & UX_MAX_NUMBER_OF_TRANSACTIONS_MASK;
 800ed04:	697b      	ldr	r3, [r7, #20]
 800ed06:	69db      	ldr	r3, [r3, #28]
 800ed08:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 800ed0c:	60fb      	str	r3, [r7, #12]
        if (n_tran >= UX_MAX_NUMBER_OF_TRANSACTIONS_MASK)
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 800ed14:	d304      	bcc.n	800ed20 <_ux_host_stack_new_endpoint_create+0xe4>
        {
            _ux_utility_memory_free(endpoint);
 800ed16:	6978      	ldr	r0, [r7, #20]
 800ed18:	f000 fd84 	bl	800f824 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 800ed1c:	2342      	movs	r3, #66	@ 0x42
 800ed1e:	e03d      	b.n	800ed9c <_ux_host_stack_new_endpoint_create+0x160>
        }

        /* Isochronous/high speed interrupt interval should be 1~16.  */
        if (endpoint -> ux_endpoint_descriptor.bInterval < 1)
 800ed20:	697b      	ldr	r3, [r7, #20]
 800ed22:	6a1b      	ldr	r3, [r3, #32]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d104      	bne.n	800ed32 <_ux_host_stack_new_endpoint_create+0xf6>
        {
            _ux_utility_memory_free(endpoint);
 800ed28:	6978      	ldr	r0, [r7, #20]
 800ed2a:	f000 fd7b 	bl	800f824 <_ux_utility_memory_free>
            return(UX_DESCRIPTOR_CORRUPTED);
 800ed2e:	2342      	movs	r3, #66	@ 0x42
 800ed30:	e034      	b.n	800ed9c <_ux_host_stack_new_endpoint_create+0x160>
        }
        if ((endpoint_type == UX_ISOCHRONOUS_ENDPOINT) ||
 800ed32:	693b      	ldr	r3, [r7, #16]
 800ed34:	2b01      	cmp	r3, #1
 800ed36:	d005      	beq.n	800ed44 <_ux_host_stack_new_endpoint_create+0x108>
            (interface -> ux_interface_configuration -> ux_configuration_device
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ed3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
                                    -> ux_device_speed == UX_HIGH_SPEED_DEVICE)
 800ed3e:	691b      	ldr	r3, [r3, #16]
        if ((endpoint_type == UX_ISOCHRONOUS_ENDPOINT) ||
 800ed40:	2b02      	cmp	r3, #2
 800ed42:	d108      	bne.n	800ed56 <_ux_host_stack_new_endpoint_create+0x11a>
            )
        {
            if (endpoint -> ux_endpoint_descriptor.bInterval > 16)
 800ed44:	697b      	ldr	r3, [r7, #20]
 800ed46:	6a1b      	ldr	r3, [r3, #32]
 800ed48:	2b10      	cmp	r3, #16
 800ed4a:	d904      	bls.n	800ed56 <_ux_host_stack_new_endpoint_create+0x11a>
            {
                _ux_utility_memory_free(endpoint);
 800ed4c:	6978      	ldr	r0, [r7, #20]
 800ed4e:	f000 fd69 	bl	800f824 <_ux_utility_memory_free>
                return(UX_DESCRIPTOR_CORRUPTED);
 800ed52:	2342      	movs	r3, #66	@ 0x42
 800ed54:	e022      	b.n	800ed9c <_ux_host_stack_new_endpoint_create+0x160>
            }
        }

        /* Save final packet size.  */
        packet_size *= (n_tran + 1);
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	1c5a      	adds	r2, r3, #1
 800ed5a:	69bb      	ldr	r3, [r7, #24]
 800ed5c:	fb02 f303 	mul.w	r3, r2, r3
 800ed60:	61bb      	str	r3, [r7, #24]
    }

    /* Save transfer packet size.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_packet_length = packet_size;
 800ed62:	697b      	ldr	r3, [r7, #20]
 800ed64:	69ba      	ldr	r2, [r7, #24]
 800ed66:	669a      	str	r2, [r3, #104]	@ 0x68

    /* The interface that owns this endpoint is memorized in the 
       endpoint container itself, easier for back chaining.  */
    endpoint -> ux_endpoint_interface =  interface;
 800ed68:	697b      	ldr	r3, [r7, #20]
 800ed6a:	687a      	ldr	r2, [r7, #4]
 800ed6c:	629a      	str	r2, [r3, #40]	@ 0x28
    /* There is 2 cases for the creation of the endpoint descriptor 
       if this is the first one, the endpoint descriptor is hooked
       to the interface. 
       If it is not the first one, the endpoint is hooked to the
       end of the chain of endpoints.  */
    if (interface -> ux_interface_first_endpoint == UX_NULL)
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d103      	bne.n	800ed7e <_ux_host_stack_new_endpoint_create+0x142>
    {

        interface -> ux_interface_first_endpoint =  endpoint;
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	697a      	ldr	r2, [r7, #20]
 800ed7a:	639a      	str	r2, [r3, #56]	@ 0x38
 800ed7c:	e00d      	b.n	800ed9a <_ux_host_stack_new_endpoint_create+0x15e>
    }
    else
    {

        list_endpoint =  interface -> ux_interface_first_endpoint;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ed82:	61fb      	str	r3, [r7, #28]
        
        /* Traverse the list until the end.  */
        while (list_endpoint -> ux_endpoint_next_endpoint != UX_NULL)
 800ed84:	e002      	b.n	800ed8c <_ux_host_stack_new_endpoint_create+0x150>
            list_endpoint =  list_endpoint -> ux_endpoint_next_endpoint;
 800ed86:	69fb      	ldr	r3, [r7, #28]
 800ed88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed8a:	61fb      	str	r3, [r7, #28]
        while (list_endpoint -> ux_endpoint_next_endpoint != UX_NULL)
 800ed8c:	69fb      	ldr	r3, [r7, #28]
 800ed8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed90:	2b00      	cmp	r3, #0
 800ed92:	d1f8      	bne.n	800ed86 <_ux_host_stack_new_endpoint_create+0x14a>

        /* Hook the endpoint.  */
        list_endpoint -> ux_endpoint_next_endpoint =  endpoint;
 800ed94:	69fb      	ldr	r3, [r7, #28]
 800ed96:	697a      	ldr	r2, [r7, #20]
 800ed98:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Return successful status.  */
    return(UX_SUCCESS);
 800ed9a:	2300      	movs	r3, #0
}
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	3720      	adds	r7, #32
 800eda0:	46bd      	mov	sp, r7
 800eda2:	bd80      	pop	{r7, pc}
 800eda4:	20000038 	.word	0x20000038

0800eda8 <_ux_host_stack_new_interface_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_new_interface_create(UX_CONFIGURATION *configuration,
                                            UCHAR * descriptor, ULONG length)
{
 800eda8:	b580      	push	{r7, lr}
 800edaa:	b08c      	sub	sp, #48	@ 0x30
 800edac:	af00      	add	r7, sp, #0
 800edae:	60f8      	str	r0, [r7, #12]
 800edb0:	60b9      	str	r1, [r7, #8]
 800edb2:	607a      	str	r2, [r7, #4]
UINT                descriptor_type;
UINT                status;
UCHAR               *this_interface_descriptor;

    /* Obtain memory for storing this new interface.  */
    interface =  (UX_INTERFACE *) _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_INTERFACE));
 800edb4:	2250      	movs	r2, #80	@ 0x50
 800edb6:	2100      	movs	r1, #0
 800edb8:	2000      	movs	r0, #0
 800edba:	f000 fbed 	bl	800f598 <_ux_utility_memory_allocate>
 800edbe:	6278      	str	r0, [r7, #36]	@ 0x24
    
    /* If no memory left, exit with error.  */        
    if (interface == UX_NULL)
 800edc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d101      	bne.n	800edca <_ux_host_stack_new_interface_create+0x22>
        return(UX_MEMORY_INSUFFICIENT);
 800edc6:	2312      	movs	r3, #18
 800edc8:	e076      	b.n	800eeb8 <_ux_host_stack_new_interface_create+0x110>

    /* Save the interface handle in the container, this is for ensuring the
       interface container is not corrupted.  */
    interface -> ux_interface_handle =  (ULONG) (ALIGN_TYPE) interface;
 800edca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800edcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edce:	601a      	str	r2, [r3, #0]

    /* Parse the interface descriptor and make it machine independent.  */
    _ux_utility_descriptor_parse(descriptor,
                            _ux_system_interface_descriptor_structure,
                            UX_INTERFACE_DESCRIPTOR_ENTRIES,
                            (UCHAR *) &interface -> ux_interface_descriptor);
 800edd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edd2:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(descriptor,
 800edd4:	2209      	movs	r2, #9
 800edd6:	493a      	ldr	r1, [pc, #232]	@ (800eec0 <_ux_host_stack_new_interface_create+0x118>)
 800edd8:	68b8      	ldr	r0, [r7, #8]
 800edda:	f000 fb6f 	bl	800f4bc <_ux_utility_descriptor_parse>

    /* The configuration that owns this interface is memorized in the 
       interface container itself, easier for back chaining.  */
    interface -> ux_interface_configuration =  configuration;
 800edde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ede0:	68fa      	ldr	r2, [r7, #12]
 800ede2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* If the interface belongs to an IAD, remember the IAD Class/SubClass/Protocol.  */
    interface -> ux_interface_iad_class    = configuration -> ux_configuration_iad_class;
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ede8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edea:	645a      	str	r2, [r3, #68]	@ 0x44
    interface -> ux_interface_iad_subclass = configuration -> ux_configuration_iad_subclass;
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800edf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edf2:	649a      	str	r2, [r3, #72]	@ 0x48
    interface -> ux_interface_iad_protocol = configuration -> ux_configuration_iad_protocol;
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800edf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edfa:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* There is 2 cases for the creation of the interface descriptor 
       if this is the first one, the interface descriptor is hooked
       to the configuration. If it is not the first one, the interface 
       is hooked to the end of the chain of interfaces.  */
    if (configuration -> ux_configuration_first_interface == UX_NULL)
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d103      	bne.n	800ee0c <_ux_host_stack_new_interface_create+0x64>
    {
        configuration -> ux_configuration_first_interface =  interface;
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ee08:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ee0a:	e00d      	b.n	800ee28 <_ux_host_stack_new_interface_create+0x80>
    }
    else
    {
    
        list_interface =  configuration -> ux_configuration_first_interface;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee10:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        /* Traverse the list until we reach the end */
        while (list_interface -> ux_interface_next_interface != UX_NULL)
 800ee12:	e002      	b.n	800ee1a <_ux_host_stack_new_interface_create+0x72>
        {

            list_interface =  list_interface -> ux_interface_next_interface;
 800ee14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (list_interface -> ux_interface_next_interface != UX_NULL)
 800ee1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee1e:	2b00      	cmp	r3, #0
 800ee20:	d1f8      	bne.n	800ee14 <_ux_host_stack_new_interface_create+0x6c>
        }

        /* Hook the interface.  */
        list_interface -> ux_interface_next_interface =  interface;
 800ee22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ee26:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Traverse the interface in search of all endpoints that belong to it.
       We need the length remaining in the descriptor and the number of endpoints
       reported for this interface.  */
    number_endpoints =  interface -> ux_interface_descriptor.bNumEndpoints;
 800ee28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee2a:	69db      	ldr	r3, [r3, #28]
 800ee2c:	62bb      	str	r3, [r7, #40]	@ 0x28

    this_interface_descriptor = descriptor;
 800ee2e:	68bb      	ldr	r3, [r7, #8]
 800ee30:	623b      	str	r3, [r7, #32]

    while (length && (number_endpoints != 0))
 800ee32:	e03a      	b.n	800eeaa <_ux_host_stack_new_interface_create+0x102>
    {

        /* Gather the length and type of the descriptor.  */
        descriptor_length =  *descriptor;
 800ee34:	68bb      	ldr	r3, [r7, #8]
 800ee36:	781b      	ldrb	r3, [r3, #0]
 800ee38:	61fb      	str	r3, [r7, #28]
        descriptor_type =    *(descriptor+1);
 800ee3a:	68bb      	ldr	r3, [r7, #8]
 800ee3c:	3301      	adds	r3, #1
 800ee3e:	781b      	ldrb	r3, [r3, #0]
 800ee40:	61bb      	str	r3, [r7, #24]

        /* make sure this descriptor has at least the minimum length.  */
        if (descriptor_length < 3)
 800ee42:	69fb      	ldr	r3, [r7, #28]
 800ee44:	2b02      	cmp	r3, #2
 800ee46:	d806      	bhi.n	800ee56 <_ux_host_stack_new_interface_create+0xae>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800ee48:	2242      	movs	r2, #66	@ 0x42
 800ee4a:	2104      	movs	r1, #4
 800ee4c:	2002      	movs	r0, #2
 800ee4e:	f000 fa47 	bl	800f2e0 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 800ee52:	2342      	movs	r3, #66	@ 0x42
 800ee54:	e030      	b.n	800eeb8 <_ux_host_stack_new_interface_create+0x110>
        }            

        /* Check the type for an interface descriptor.  */
        if (descriptor_type == UX_ENDPOINT_DESCRIPTOR_ITEM)
 800ee56:	69bb      	ldr	r3, [r7, #24]
 800ee58:	2b05      	cmp	r3, #5
 800ee5a:	d10c      	bne.n	800ee76 <_ux_host_stack_new_interface_create+0xce>
        {

            /* We have found an endpoint descriptor for this interface.  */
            status =  _ux_host_stack_new_endpoint_create(interface, descriptor);
 800ee5c:	68b9      	ldr	r1, [r7, #8]
 800ee5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ee60:	f7ff feec 	bl	800ec3c <_ux_host_stack_new_endpoint_create>
 800ee64:	6178      	str	r0, [r7, #20]

            /* Check return status.  */
            if(status != UX_SUCCESS)
 800ee66:	697b      	ldr	r3, [r7, #20]
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d001      	beq.n	800ee70 <_ux_host_stack_new_interface_create+0xc8>
                return(status);
 800ee6c:	697b      	ldr	r3, [r7, #20]
 800ee6e:	e023      	b.n	800eeb8 <_ux_host_stack_new_interface_create+0x110>

            number_endpoints--;
 800ee70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee72:	3b01      	subs	r3, #1
 800ee74:	62bb      	str	r3, [r7, #40]	@ 0x28
        }       

        /* Verify if the descriptor is still valid, or we moved to next interface.  */
        if ((descriptor_length > length) || (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM && descriptor != this_interface_descriptor))
 800ee76:	69fa      	ldr	r2, [r7, #28]
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	429a      	cmp	r2, r3
 800ee7c:	d806      	bhi.n	800ee8c <_ux_host_stack_new_interface_create+0xe4>
 800ee7e:	69bb      	ldr	r3, [r7, #24]
 800ee80:	2b04      	cmp	r3, #4
 800ee82:	d10a      	bne.n	800ee9a <_ux_host_stack_new_interface_create+0xf2>
 800ee84:	68ba      	ldr	r2, [r7, #8]
 800ee86:	6a3b      	ldr	r3, [r7, #32]
 800ee88:	429a      	cmp	r2, r3
 800ee8a:	d006      	beq.n	800ee9a <_ux_host_stack_new_interface_create+0xf2>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ENUMERATOR, UX_DESCRIPTOR_CORRUPTED);
 800ee8c:	2242      	movs	r2, #66	@ 0x42
 800ee8e:	2104      	movs	r1, #4
 800ee90:	2002      	movs	r0, #2
 800ee92:	f000 fa25 	bl	800f2e0 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, descriptor, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_DESCRIPTOR_CORRUPTED);
 800ee96:	2342      	movs	r3, #66	@ 0x42
 800ee98:	e00e      	b.n	800eeb8 <_ux_host_stack_new_interface_create+0x110>
        }

        /* Jump to the next descriptor if we have not reached the end.  */
        descriptor +=  descriptor_length;
 800ee9a:	68ba      	ldr	r2, [r7, #8]
 800ee9c:	69fb      	ldr	r3, [r7, #28]
 800ee9e:	4413      	add	r3, r2
 800eea0:	60bb      	str	r3, [r7, #8]
        length -=  descriptor_length;
 800eea2:	687a      	ldr	r2, [r7, #4]
 800eea4:	69fb      	ldr	r3, [r7, #28]
 800eea6:	1ad3      	subs	r3, r2, r3
 800eea8:	607b      	str	r3, [r7, #4]
    while (length && (number_endpoints != 0))
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d002      	beq.n	800eeb6 <_ux_host_stack_new_interface_create+0x10e>
 800eeb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d1be      	bne.n	800ee34 <_ux_host_stack_new_interface_create+0x8c>
    }

    /* Return success!  */
    return(UX_SUCCESS);
 800eeb6:	2300      	movs	r3, #0
}
 800eeb8:	4618      	mov	r0, r3
 800eeba:	3730      	adds	r7, #48	@ 0x30
 800eebc:	46bd      	mov	sp, r7
 800eebe:	bd80      	pop	{r7, pc}
 800eec0:	20000058 	.word	0x20000058

0800eec4 <_ux_host_stack_rh_change_process>:
/*                                            fixed registered HCD scan,  */
/*                                            resulting in version 6.1.2  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_host_stack_rh_change_process(VOID)
{
 800eec4:	b580      	push	{r7, lr}
 800eec6:	b08c      	sub	sp, #48	@ 0x30
 800eec8:	af00      	add	r7, sp, #0
UINT        port_index;
UX_INTERRUPT_SAVE_AREA

    /* This thread was maybe awaken by one or more HCD controllers. Check each 
       of the HCD to see where there has been a change of topology.  */
    for(hcd_index = 0; hcd_index < UX_SYSTEM_HOST_MAX_HCD_GET(); hcd_index++)
 800eeca:	2300      	movs	r3, #0
 800eecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eece:	e088      	b.n	800efe2 <_ux_host_stack_rh_change_process+0x11e>
    {

        /* Pickup HCD pointer.  */
        hcd =  &_ux_system_host -> ux_system_host_hcd_array[hcd_index];
 800eed0:	4b48      	ldr	r3, [pc, #288]	@ (800eff4 <_ux_host_stack_rh_change_process+0x130>)
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	68da      	ldr	r2, [r3, #12]
 800eed6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eed8:	2194      	movs	r1, #148	@ 0x94
 800eeda:	fb01 f303 	mul.w	r3, r1, r3
 800eede:	4413      	add	r3, r2
 800eee0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Is this HCD operational?  */
        if (hcd -> ux_hcd_status == UX_HCD_STATUS_OPERATIONAL)
 800eee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eee6:	2b02      	cmp	r3, #2
 800eee8:	d178      	bne.n	800efdc <_ux_host_stack_rh_change_process+0x118>
        {

            /* On each port of the root hub of the controller, get the port status */
            for (port_index = 0; port_index < hcd -> ux_hcd_nb_root_hubs; port_index++)
 800eeea:	2300      	movs	r3, #0
 800eeec:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eeee:	e070      	b.n	800efd2 <_ux_host_stack_rh_change_process+0x10e>
            {

                /* Was there any activity on this port ? */
                if (hcd -> ux_hcd_root_hub_signal[port_index] != 0)
 800eef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eef2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eef4:	3214      	adds	r2, #20
 800eef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d066      	beq.n	800efcc <_ux_host_stack_rh_change_process+0x108>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800eefe:	f3ef 8310 	mrs	r3, PRIMASK
 800ef02:	617b      	str	r3, [r7, #20]
    return(posture);
 800ef04:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 800ef06:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ef08:	b672      	cpsid	i
    return(int_posture);
 800ef0a:	693b      	ldr	r3, [r7, #16]

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_CHANGE_PROCESS, port_index, 0, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

                    /* Reset that port activity signal.  */
                    UX_DISABLE
 800ef0c:	623b      	str	r3, [r7, #32]
                    hcd -> ux_hcd_root_hub_signal[port_index]--;
 800ef0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef12:	3214      	adds	r2, #20
 800ef14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef18:	1e59      	subs	r1, r3, #1
 800ef1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef1e:	3214      	adds	r2, #20
 800ef20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ef24:	6a3b      	ldr	r3, [r7, #32]
 800ef26:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ef28:	69bb      	ldr	r3, [r7, #24]
 800ef2a:	f383 8810 	msr	PRIMASK, r3
}
 800ef2e:	bf00      	nop
                    UX_RESTORE

                    /* Call HCD for port status.  */
                    port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_GET_PORT_STATUS, (VOID *)((ALIGN_TYPE)port_index));
 800ef30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ef34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef36:	2102      	movs	r1, #2
 800ef38:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef3a:	4798      	blx	r3
 800ef3c:	61f8      	str	r0, [r7, #28]
    
                    /* Check return status.  */
                    if (port_status != UX_PORT_INDEX_UNKNOWN)
 800ef3e:	69fb      	ldr	r3, [r7, #28]
 800ef40:	2b56      	cmp	r3, #86	@ 0x56
 800ef42:	d043      	beq.n	800efcc <_ux_host_stack_rh_change_process+0x108>
                    {
    
                        /* The port_status value is valid and will tell us if there is
                           a device attached\detached on the downstream port.  */
                        if (port_status & UX_PS_CCS)
 800ef44:	69fb      	ldr	r3, [r7, #28]
 800ef46:	f003 0301 	and.w	r3, r3, #1
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d031      	beq.n	800efb2 <_ux_host_stack_rh_change_process+0xee>
                        {
    
                            /* There is a device attached to this port. Check if we know 
                               about it. If not, this is a device insertion signal.  */
                            if ((hcd -> ux_hcd_rh_device_connection & (ULONG)(1 << port_index)) == 0)
 800ef4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800ef52:	2101      	movs	r1, #1
 800ef54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef56:	fa01 f202 	lsl.w	r2, r1, r2
 800ef5a:	4013      	ands	r3, r2
 800ef5c:	2b00      	cmp	r3, #0
 800ef5e:	d104      	bne.n	800ef6a <_ux_host_stack_rh_change_process+0xa6>
                            {
                              
                                /* We have a simple device insertion, we have not lost any signals.  
                                   the root hub and the stack enumeration module are in synch.  */
                                _ux_host_stack_rh_device_insertion(hcd,port_index);
 800ef60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ef62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef64:	f000 f862 	bl	800f02c <_ux_host_stack_rh_device_insertion>
 800ef68:	e030      	b.n	800efcc <_ux_host_stack_rh_change_process+0x108>
                                   but we may have missed them of they were too close or the stack got too busy.
                                   We check the number of events in the root hub signal. If it is not zero
                                   we are out of synch, meaning we got a disconnection followed very quickly
                                   by a insertion.  */
                                
                                if (hcd -> ux_hcd_root_hub_signal[port_index] != 0)
 800ef6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef6e:	3214      	adds	r2, #20
 800ef70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d029      	beq.n	800efcc <_ux_host_stack_rh_change_process+0x108>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800ef78:	f3ef 8310 	mrs	r3, PRIMASK
 800ef7c:	60bb      	str	r3, [r7, #8]
    return(posture);
 800ef7e:	68bb      	ldr	r3, [r7, #8]
    int_posture = __get_interrupt_posture();
 800ef80:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("CPSID i" : : : "memory");
 800ef82:	b672      	cpsid	i
    return(int_posture);
 800ef84:	687b      	ldr	r3, [r7, #4]
                                {

                                    /* We need to get back in synch now.  */
                                    UX_DISABLE
 800ef86:	623b      	str	r3, [r7, #32]
                                    hcd -> ux_hcd_root_hub_signal[port_index] = 0;
 800ef88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef8c:	3214      	adds	r2, #20
 800ef8e:	2100      	movs	r1, #0
 800ef90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ef94:	6a3b      	ldr	r3, [r7, #32]
 800ef96:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	f383 8810 	msr	PRIMASK, r3
}
 800ef9e:	bf00      	nop
                                    UX_RESTORE
                            
                                    /* First extract the device.  */
                                    _ux_host_stack_rh_device_extraction(hcd,port_index);
 800efa0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800efa2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800efa4:	f000 f828 	bl	800eff8 <_ux_host_stack_rh_device_extraction>
                                    
                                    /* Now, insert it again.  */
                                    _ux_host_stack_rh_device_insertion(hcd,port_index);
 800efa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800efaa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800efac:	f000 f83e 	bl	800f02c <_ux_host_stack_rh_device_insertion>
 800efb0:	e00c      	b.n	800efcc <_ux_host_stack_rh_change_process+0x108>
                        else
                        {
                              
                            /* There is no device attached to this port. Check if we know 
                               about it. If not, this is a device removal signal.  */
                            if ((hcd -> ux_hcd_rh_device_connection & (ULONG)(1 << port_index)) !=0)
 800efb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800efb6:	2101      	movs	r1, #1
 800efb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800efba:	fa01 f202 	lsl.w	r2, r1, r2
 800efbe:	4013      	ands	r3, r2
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d003      	beq.n	800efcc <_ux_host_stack_rh_change_process+0x108>
                            {
                                _ux_host_stack_rh_device_extraction(hcd,port_index);
 800efc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800efc6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800efc8:	f000 f816 	bl	800eff8 <_ux_host_stack_rh_device_extraction>
            for (port_index = 0; port_index < hcd -> ux_hcd_nb_root_hubs; port_index++)
 800efcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efce:	3301      	adds	r3, #1
 800efd0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800efd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800efd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800efd8:	429a      	cmp	r2, r3
 800efda:	d389      	bcc.n	800eef0 <_ux_host_stack_rh_change_process+0x2c>
    for(hcd_index = 0; hcd_index < UX_SYSTEM_HOST_MAX_HCD_GET(); hcd_index++)
 800efdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efde:	3301      	adds	r3, #1
 800efe0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800efe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	f43f af73 	beq.w	800eed0 <_ux_host_stack_rh_change_process+0xc>
                    }
                }
            }
        }               
    }
}
 800efea:	bf00      	nop
 800efec:	bf00      	nop
 800efee:	3730      	adds	r7, #48	@ 0x30
 800eff0:	46bd      	mov	sp, r7
 800eff2:	bd80      	pop	{r7, pc}
 800eff4:	20011fc4 	.word	0x20011fc4

0800eff8 <_ux_host_stack_rh_device_extraction>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_rh_device_extraction(UX_HCD *hcd, UINT port_index)
{
 800eff8:	b580      	push	{r7, lr}
 800effa:	b082      	sub	sp, #8
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
 800f000:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_DEVICE_EXTRACTION, hcd, port_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Ask the stack to remove the device, pass the value 0 as the parent root hub.  */
    _ux_host_stack_device_remove(hcd, 0, port_index);
 800f002:	683a      	ldr	r2, [r7, #0]
 800f004:	2100      	movs	r1, #0
 800f006:	6878      	ldr	r0, [r7, #4]
 800f008:	f7ff f896 	bl	800e138 <_ux_host_stack_device_remove>

    /* The device has been removed, so the port is free again.  */
    hcd -> ux_hcd_rh_device_connection &= (ULONG)~(1 << port_index);
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f010:	2101      	movs	r1, #1
 800f012:	683a      	ldr	r2, [r7, #0]
 800f014:	fa01 f202 	lsl.w	r2, r1, r2
 800f018:	43d2      	mvns	r2, r2
 800f01a:	401a      	ands	r2, r3
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	669a      	str	r2, [r3, #104]	@ 0x68

    /* That command should never fail!  */
    return(UX_SUCCESS);
 800f020:	2300      	movs	r3, #0
}
 800f022:	4618      	mov	r0, r3
 800f024:	3708      	adds	r7, #8
 800f026:	46bd      	mov	sp, r7
 800f028:	bd80      	pop	{r7, pc}
	...

0800f02c <_ux_host_stack_rh_device_insertion>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_rh_device_insertion(UX_HCD *hcd, UINT port_index)
{
 800f02c:	b580      	push	{r7, lr}
 800f02e:	b08a      	sub	sp, #40	@ 0x28
 800f030:	af02      	add	r7, sp, #8
 800f032:	6078      	str	r0, [r7, #4]
 800f034:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_RH_DEVICE_INSERTION, hcd, port_index, 0, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)

    /* Perform a PORT_ENABLE command.  */
    port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_ENABLE_PORT, (VOID *)((ALIGN_TYPE)port_index));
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f03a:	683a      	ldr	r2, [r7, #0]
 800f03c:	2103      	movs	r1, #3
 800f03e:	6878      	ldr	r0, [r7, #4]
 800f040:	4798      	blx	r3
 800f042:	61b8      	str	r0, [r7, #24]

    /* Check return status.  */
    if (port_status == UX_PORT_INDEX_UNKNOWN)
 800f044:	69bb      	ldr	r3, [r7, #24]
 800f046:	2b56      	cmp	r3, #86	@ 0x56
 800f048:	d101      	bne.n	800f04e <_ux_host_stack_rh_device_insertion+0x22>
        return(port_status);
 800f04a:	69bb      	ldr	r3, [r7, #24]
 800f04c:	e090      	b.n	800f170 <_ux_host_stack_rh_device_insertion+0x144>

    /* A debounce interval with a minimum duration of 100 ms on attach.  */
    _ux_utility_delay_ms(100);
 800f04e:	2064      	movs	r0, #100	@ 0x64
 800f050:	f000 fa1a 	bl	800f488 <_ux_utility_delay_ms>

    /* The first attempts to do a device enumeration may fail.
       Typically, after the port is reset and the first command is sent to
       the device, there is no answer. In this case, we reset the port again
       and retry. Usually that does the trick!  */
    for (index_loop = 0; index_loop < UX_RH_ENUMERATION_RETRY; index_loop++)
 800f054:	2300      	movs	r3, #0
 800f056:	61fb      	str	r3, [r7, #28]
 800f058:	e066      	b.n	800f128 <_ux_host_stack_rh_device_insertion+0xfc>
    {

        /* Now we have to do a PORT_RESET command.  */
        port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_RESET_PORT, (VOID *)((ALIGN_TYPE)port_index));
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f05e:	683a      	ldr	r2, [r7, #0]
 800f060:	2109      	movs	r1, #9
 800f062:	6878      	ldr	r0, [r7, #4]
 800f064:	4798      	blx	r3
 800f066:	61b8      	str	r0, [r7, #24]
        if (port_status == UX_SUCCESS)
 800f068:	69bb      	ldr	r3, [r7, #24]
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d156      	bne.n	800f11c <_ux_host_stack_rh_device_insertion+0xf0>
        {

            /* The port reset phase was successful. Before we invoke the device enumeration function,
               we need to know the speed of the device.  */
            port_status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_GET_PORT_STATUS, (VOID *)((ALIGN_TYPE)port_index));
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f072:	683a      	ldr	r2, [r7, #0]
 800f074:	2102      	movs	r1, #2
 800f076:	6878      	ldr	r0, [r7, #4]
 800f078:	4798      	blx	r3
 800f07a:	61b8      	str	r0, [r7, #24]

            /* Check return status.  */
            if (port_status == UX_PORT_INDEX_UNKNOWN)
 800f07c:	69bb      	ldr	r3, [r7, #24]
 800f07e:	2b56      	cmp	r3, #86	@ 0x56
 800f080:	d106      	bne.n	800f090 <_ux_host_stack_rh_device_insertion+0x64>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ROOT_HUB, UX_DEVICE_ENUMERATION_FAILURE);
 800f082:	2244      	movs	r2, #68	@ 0x44
 800f084:	2105      	movs	r1, #5
 800f086:	2002      	movs	r0, #2
 800f088:	f000 f92a 	bl	800f2e0 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_ENUMERATION_FAILURE, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

                return(UX_DEVICE_ENUMERATION_FAILURE);
 800f08c:	2344      	movs	r3, #68	@ 0x44
 800f08e:	e06f      	b.n	800f170 <_ux_host_stack_rh_device_insertion+0x144>
            }

            /* Check if device is still connected.  */
            if ((port_status & UX_PS_CCS) == 0)
 800f090:	69bb      	ldr	r3, [r7, #24]
 800f092:	f003 0301 	and.w	r3, r3, #1
 800f096:	2b00      	cmp	r3, #0
 800f098:	d101      	bne.n	800f09e <_ux_host_stack_rh_device_insertion+0x72>
            {

                /* Device disconnected during enumeration retries.  */
                return(UX_DEVICE_ENUMERATION_FAILURE);
 800f09a:	2344      	movs	r3, #68	@ 0x44
 800f09c:	e068      	b.n	800f170 <_ux_host_stack_rh_device_insertion+0x144>
            }

            /* Set the device speed.  */
            device_speed =  port_status >> UX_PS_DS;
 800f09e:	69bb      	ldr	r3, [r7, #24]
 800f0a0:	099b      	lsrs	r3, r3, #6
 800f0a2:	617b      	str	r3, [r7, #20]

            /* Ask the USB stack to enumerate this device. A root hub is considered self
               powered. */
            status =  _ux_host_stack_new_device_create(hcd, UX_NULL, port_index, device_speed, UX_MAX_SELF_POWER, &device);
 800f0a4:	f107 030c 	add.w	r3, r7, #12
 800f0a8:	9301      	str	r3, [sp, #4]
 800f0aa:	23fa      	movs	r3, #250	@ 0xfa
 800f0ac:	9300      	str	r3, [sp, #0]
 800f0ae:	697b      	ldr	r3, [r7, #20]
 800f0b0:	683a      	ldr	r2, [r7, #0]
 800f0b2:	2100      	movs	r1, #0
 800f0b4:	6878      	ldr	r0, [r7, #4]
 800f0b6:	f7ff fce7 	bl	800ea88 <_ux_host_stack_new_device_create>
 800f0ba:	6138      	str	r0, [r7, #16]

            /* Check return status.  */
            if (status == UX_SUCCESS)
 800f0bc:	693b      	ldr	r3, [r7, #16]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d118      	bne.n	800f0f4 <_ux_host_stack_rh_device_insertion+0xc8>
                /* Successful device create.  */

                /* The device has been mounted properly, we have to remember this
                   so when the device is removed, we have to invoke the enumeration
                   function again */
                hcd -> ux_hcd_rh_device_connection |= (ULONG)(1 << port_index);
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f0c6:	2101      	movs	r1, #1
 800f0c8:	683a      	ldr	r2, [r7, #0]
 800f0ca:	fa01 f202 	lsl.w	r2, r1, r2
 800f0ce:	431a      	orrs	r2, r3
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	669a      	str	r2, [r3, #104]	@ 0x68

                /* If the device instance is ready, notify application for connection.  */
                if (_ux_system_host -> ux_system_host_change_function)
 800f0d4:	4b28      	ldr	r3, [pc, #160]	@ (800f178 <_ux_host_stack_rh_device_insertion+0x14c>)
 800f0d6:	681b      	ldr	r3, [r3, #0]
 800f0d8:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d007      	beq.n	800f0f0 <_ux_host_stack_rh_device_insertion+0xc4>
                {
                    _ux_system_host -> ux_system_host_change_function(UX_DEVICE_CONNECTION, UX_NULL, (VOID*)device);
 800f0e0:	4b25      	ldr	r3, [pc, #148]	@ (800f178 <_ux_host_stack_rh_device_insertion+0x14c>)
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800f0e8:	68fa      	ldr	r2, [r7, #12]
 800f0ea:	2100      	movs	r1, #0
 800f0ec:	2081      	movs	r0, #129	@ 0x81
 800f0ee:	4798      	blx	r3
                }

                /* Return success to the caller.  */
                return(UX_SUCCESS);
 800f0f0:	2300      	movs	r3, #0
 800f0f2:	e03d      	b.n	800f170 <_ux_host_stack_rh_device_insertion+0x144>
            }
            else
            {

                /* Return error if HCD is dead.  */
                if (hcd -> ux_hcd_status != UX_HCD_STATUS_OPERATIONAL)
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f0f8:	2b02      	cmp	r3, #2
 800f0fa:	d001      	beq.n	800f100 <_ux_host_stack_rh_device_insertion+0xd4>
                    return(UX_CONTROLLER_DEAD);
 800f0fc:	2333      	movs	r3, #51	@ 0x33
 800f0fe:	e037      	b.n	800f170 <_ux_host_stack_rh_device_insertion+0x144>

                /* No retry if there are too many devices.  */
                if (status == UX_TOO_MANY_DEVICES)
 800f100:	693b      	ldr	r3, [r7, #16]
 800f102:	2b11      	cmp	r3, #17
 800f104:	d014      	beq.n	800f130 <_ux_host_stack_rh_device_insertion+0x104>
                    break;

                /* No retry if there is no class found.  */
                if (status == UX_NO_CLASS_MATCH)
 800f106:	693b      	ldr	r3, [r7, #16]
 800f108:	2b57      	cmp	r3, #87	@ 0x57
 800f10a:	d013      	beq.n	800f134 <_ux_host_stack_rh_device_insertion+0x108>
                    break;

                /* Simulate remove to free allocated resources if retry.  */
                if (index_loop < UX_RH_ENUMERATION_RETRY - 1)
 800f10c:	69fb      	ldr	r3, [r7, #28]
 800f10e:	2b01      	cmp	r3, #1
 800f110:	d804      	bhi.n	800f11c <_ux_host_stack_rh_device_insertion+0xf0>
                    _ux_host_stack_device_remove(hcd, UX_NULL, port_index);
 800f112:	683a      	ldr	r2, [r7, #0]
 800f114:	2100      	movs	r1, #0
 800f116:	6878      	ldr	r0, [r7, #4]
 800f118:	f7ff f80e 	bl	800e138 <_ux_host_stack_device_remove>
        }

        /* We get here if something did not go well. Either the port did not respond
           well to the ENABLE\RESET phases or the device did not enumerate well
           so we try again ! */
        _ux_utility_delay_ms(UX_RH_ENUMERATION_RETRY_DELAY);
 800f11c:	2064      	movs	r0, #100	@ 0x64
 800f11e:	f000 f9b3 	bl	800f488 <_ux_utility_delay_ms>
    for (index_loop = 0; index_loop < UX_RH_ENUMERATION_RETRY; index_loop++)
 800f122:	69fb      	ldr	r3, [r7, #28]
 800f124:	3301      	adds	r3, #1
 800f126:	61fb      	str	r3, [r7, #28]
 800f128:	69fb      	ldr	r3, [r7, #28]
 800f12a:	2b02      	cmp	r3, #2
 800f12c:	d995      	bls.n	800f05a <_ux_host_stack_rh_device_insertion+0x2e>
 800f12e:	e002      	b.n	800f136 <_ux_host_stack_rh_device_insertion+0x10a>
                    break;
 800f130:	bf00      	nop
 800f132:	e000      	b.n	800f136 <_ux_host_stack_rh_device_insertion+0x10a>
                    break;
 800f134:	bf00      	nop
#endif /* defined(UX_HOST_STANDALONE)  */

    /* If we get here, the device did not enumerate completely.
       The device is still attached to the root hub and therefore
       there could be a physical connection with a unconfigured device.  */
    hcd -> ux_hcd_rh_device_connection |= (ULONG)(1 << port_index);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f13a:	2101      	movs	r1, #1
 800f13c:	683a      	ldr	r2, [r7, #0]
 800f13e:	fa01 f202 	lsl.w	r2, r1, r2
 800f142:	431a      	orrs	r2, r3
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Notify application for a physical connection failed to be enumed.
       Device instance NULL indicates too many devices.
       Device state unconfigured indicates enumeration fail.  */
    if (_ux_system_host -> ux_system_host_change_function)
 800f148:	4b0b      	ldr	r3, [pc, #44]	@ (800f178 <_ux_host_stack_rh_device_insertion+0x14c>)
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800f150:	2b00      	cmp	r3, #0
 800f152:	d007      	beq.n	800f164 <_ux_host_stack_rh_device_insertion+0x138>
    {
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_CONNECTION, UX_NULL, (VOID*)device);
 800f154:	4b08      	ldr	r3, [pc, #32]	@ (800f178 <_ux_host_stack_rh_device_insertion+0x14c>)
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800f15c:	68fa      	ldr	r2, [r7, #12]
 800f15e:	2100      	movs	r1, #0
 800f160:	2081      	movs	r0, #129	@ 0x81
 800f162:	4798      	blx	r3
    }

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_ROOT_HUB, UX_DEVICE_ENUMERATION_FAILURE);
 800f164:	2244      	movs	r2, #68	@ 0x44
 800f166:	2105      	movs	r1, #5
 800f168:	2002      	movs	r0, #2
 800f16a:	f000 f8b9 	bl	800f2e0 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DEVICE_ENUMERATION_FAILURE, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return a failed enumeration.  */
    return(UX_DEVICE_ENUMERATION_FAILURE);
 800f16e:	2344      	movs	r3, #68	@ 0x44
}
 800f170:	4618      	mov	r0, r3
 800f172:	3720      	adds	r7, #32
 800f174:	46bd      	mov	sp, r7
 800f176:	bd80      	pop	{r7, pc}
 800f178:	20011fc4 	.word	0x20011fc4

0800f17c <_ux_host_stack_transfer_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_transfer_request(UX_TRANSFER *transfer_request)
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	b08c      	sub	sp, #48	@ 0x30
 800f180:	af00      	add	r7, sp, #0
 800f182:	6078      	str	r0, [r7, #4]
UX_HCD          *hcd;
UINT            status;
    

    /* Get the endpoint container from the transfer_request */
    endpoint =  transfer_request -> ux_transfer_request_endpoint;
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	685b      	ldr	r3, [r3, #4]
 800f188:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the device container from the endpoint.  */
    device =  endpoint -> ux_endpoint_device;
 800f18a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f18c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f18e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800f190:	f3ef 8310 	mrs	r3, PRIMASK
 800f194:	61bb      	str	r3, [r7, #24]
    return(posture);
 800f196:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800f198:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800f19a:	b672      	cpsid	i
    return(int_posture);
 800f19c:	697b      	ldr	r3, [r7, #20]

    /* Ensure we are not preempted by the enum thread while we check the device 
       state and set the transfer status.  */
    UX_DISABLE
 800f19e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if ((device -> ux_device_state == UX_DEVICE_ATTACHED) || (device -> ux_device_state == UX_DEVICE_ADDRESSED)
 800f1a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1a2:	689b      	ldr	r3, [r3, #8]
 800f1a4:	2b01      	cmp	r3, #1
 800f1a6:	d007      	beq.n	800f1b8 <_ux_host_stack_transfer_request+0x3c>
 800f1a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1aa:	689b      	ldr	r3, [r3, #8]
 800f1ac:	2b02      	cmp	r3, #2
 800f1ae:	d003      	beq.n	800f1b8 <_ux_host_stack_transfer_request+0x3c>
            || (device -> ux_device_state == UX_DEVICE_CONFIGURED))
 800f1b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f1b2:	689b      	ldr	r3, [r3, #8]
 800f1b4:	2b03      	cmp	r3, #3
 800f1b6:	d118      	bne.n	800f1ea <_ux_host_stack_transfer_request+0x6e>
    {

        /* Set the transfer to pending.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 800f1b8:	687b      	ldr	r3, [r7, #4]
 800f1ba:	2201      	movs	r2, #1
 800f1bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if !defined(UX_HOST_STANDALONE)
        /* Save the thread making this transfer. If we're under interrupt, this
           will be null.  */
        transfer_request -> ux_transfer_request_thread_pending =  _ux_utility_thread_identify();
 800f1be:	f000 fd95 	bl	800fcec <_ux_utility_thread_identify>
 800f1c2:	4602      	mov	r2, r0
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	661a      	str	r2, [r3, #96]	@ 0x60
 800f1c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ca:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	f383 8810 	msr	PRIMASK, r3
}
 800f1d2:	bf00      	nop

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_STACK_TRANSFER_REQUEST, device, endpoint, transfer_request, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* With the device we have the pointer to the HCD.  */
    hcd = UX_DEVICE_HCD_GET(device);
 800f1d4:	4b24      	ldr	r3, [pc, #144]	@ (800f268 <_ux_host_stack_transfer_request+0xec>)
 800f1d6:	681b      	ldr	r3, [r3, #0]
 800f1d8:	68db      	ldr	r3, [r3, #12]
 800f1da:	623b      	str	r3, [r7, #32]

    /* If this is endpoint 0, we protect the endpoint from a possible re-entry.  */
    if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 800f1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1de:	695b      	ldr	r3, [r3, #20]
 800f1e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d128      	bne.n	800f23a <_ux_host_stack_transfer_request+0xbe>
 800f1e8:	e016      	b.n	800f218 <_ux_host_stack_transfer_request+0x9c>
 800f1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1ec:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800f1ee:	693b      	ldr	r3, [r7, #16]
 800f1f0:	f383 8810 	msr	PRIMASK, r3
}
 800f1f4:	bf00      	nop
        if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 800f1f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f1f8:	695b      	ldr	r3, [r3, #20]
 800f1fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d108      	bne.n	800f214 <_ux_host_stack_transfer_request+0x98>
            if (!_ux_host_semaphore_waiting(&device -> ux_device_protection_semaphore))
 800f202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f206:	2b00      	cmp	r3, #0
 800f208:	d104      	bne.n	800f214 <_ux_host_stack_transfer_request+0x98>
                _ux_host_semaphore_put(&device -> ux_device_protection_semaphore);
 800f20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f20c:	331c      	adds	r3, #28
 800f20e:	4618      	mov	r0, r3
 800f210:	f000 fc9a 	bl	800fb48 <_ux_utility_semaphore_put>
        return(UX_TRANSFER_NOT_READY);
 800f214:	2325      	movs	r3, #37	@ 0x25
 800f216:	e023      	b.n	800f260 <_ux_host_stack_transfer_request+0xe4>
    {

        /* Check if the class has already protected it.  */
        if (_ux_host_semaphore_waiting(&device -> ux_device_protection_semaphore))        
 800f218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f21a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d00c      	beq.n	800f23a <_ux_host_stack_transfer_request+0xbe>
        {

            /* We are using endpoint 0. Protect with semaphore.  */
            status =  _ux_host_semaphore_get(&device -> ux_device_protection_semaphore, UX_WAIT_FOREVER);
 800f220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f222:	331c      	adds	r3, #28
 800f224:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800f228:	4618      	mov	r0, r3
 800f22a:	f000 fc55 	bl	800fad8 <_ux_utility_semaphore_get>
 800f22e:	61f8      	str	r0, [r7, #28]
    
            /* Check for status.  */
            if (status != UX_SUCCESS)
 800f230:	69fb      	ldr	r3, [r7, #28]
 800f232:	2b00      	cmp	r3, #0
 800f234:	d001      	beq.n	800f23a <_ux_host_stack_transfer_request+0xbe>
            
                /* Something went wrong. */
                return(status);
 800f236:	69fb      	ldr	r3, [r7, #28]
 800f238:	e012      	b.n	800f260 <_ux_host_stack_transfer_request+0xe4>
        }        
    }             
    
    /* Send the command to the controller.  */    
    status =  hcd -> ux_hcd_entry_function(hcd, UX_HCD_TRANSFER_REQUEST, transfer_request);
 800f23a:	6a3b      	ldr	r3, [r7, #32]
 800f23c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f23e:	687a      	ldr	r2, [r7, #4]
 800f240:	210c      	movs	r1, #12
 800f242:	6a38      	ldr	r0, [r7, #32]
 800f244:	4798      	blx	r3
 800f246:	61f8      	str	r0, [r7, #28]

    /* If this is endpoint 0, we unprotect the endpoint. */
    if ((endpoint -> ux_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) == 0)
 800f248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f24a:	695b      	ldr	r3, [r3, #20]
 800f24c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f250:	2b00      	cmp	r3, #0
 800f252:	d104      	bne.n	800f25e <_ux_host_stack_transfer_request+0xe2>

        /* We are using endpoint 0. Unprotect with semaphore.  */
        _ux_host_semaphore_put(&device -> ux_device_protection_semaphore);
 800f254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f256:	331c      	adds	r3, #28
 800f258:	4618      	mov	r0, r3
 800f25a:	f000 fc75 	bl	800fb48 <_ux_utility_semaphore_put>

    /* And return the status.  */
    return(status);
 800f25e:	69fb      	ldr	r3, [r7, #28]
#endif
}
 800f260:	4618      	mov	r0, r3
 800f262:	3730      	adds	r7, #48	@ 0x30
 800f264:	46bd      	mov	sp, r7
 800f266:	bd80      	pop	{r7, pc}
 800f268:	20011fc4 	.word	0x20011fc4

0800f26c <_ux_host_stack_transfer_request_abort>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_stack_transfer_request_abort(UX_TRANSFER *transfer_request)
{
 800f26c:	b590      	push	{r4, r7, lr}
 800f26e:	b085      	sub	sp, #20
 800f270:	af00      	add	r7, sp, #0
 800f272:	6078      	str	r0, [r7, #4]
        transfer_request -> ux_transfer_request_endpoint -> ux_endpoint_device,
        transfer_request -> ux_transfer_request_endpoint,
        transfer_request, 0, UX_TRACE_HOST_STACK_EVENTS, 0, 0)
    
    /* With the device we have the pointer to the HCD.  */
    hcd = UX_DEVICE_HCD_GET(transfer_request -> ux_transfer_request_endpoint -> ux_endpoint_device);
 800f274:	4b19      	ldr	r3, [pc, #100]	@ (800f2dc <_ux_host_stack_transfer_request_abort+0x70>)
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	68db      	ldr	r3, [r3, #12]
 800f27a:	60fb      	str	r3, [r7, #12]

    /* Check pending transaction.  */
    if (transfer_request -> ux_transfer_request_completion_code == UX_TRANSFER_STATUS_PENDING)
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f280:	2b01      	cmp	r3, #1
 800f282:	d126      	bne.n	800f2d2 <_ux_host_stack_transfer_request_abort+0x66>
    {
    
        /* Send the abort command to the controller.  */    
        hcd -> ux_hcd_entry_function(hcd, UX_HCD_TRANSFER_ABORT, transfer_request);
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f288:	687a      	ldr	r2, [r7, #4]
 800f28a:	210d      	movs	r1, #13
 800f28c:	68f8      	ldr	r0, [r7, #12]
 800f28e:	4798      	blx	r3
           reason we can't just assume its value is PENDING is that in between
           the completion code check and this line, it's possible that the transfer
           completed, which would've changed the completion code to SUCCESS.
           Such a case is valid, and we want to make sure we don't put() the
           transfer request's semaphore again.  */
        completion_code =  transfer_request -> ux_transfer_request_completion_code;
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f294:	60bb      	str	r3, [r7, #8]

        /* Set the transfer_request status to abort.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_ABORT;
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	2204      	movs	r2, #4
 800f29a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* We need to inform the class that owns this transfer_request of the 
           abort if there is a call back mechanism.  */
        if (transfer_request -> ux_transfer_request_completion_function != UX_NULL)
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d003      	beq.n	800f2ac <_ux_host_stack_transfer_request_abort+0x40>
            transfer_request -> ux_transfer_request_completion_function(transfer_request);
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2a8:	6878      	ldr	r0, [r7, #4]
 800f2aa:	4798      	blx	r3
       
        /* Is a thread waiting on the semaphore?  */
        if (/* Is the transfer pending?  */
 800f2ac:	68bb      	ldr	r3, [r7, #8]
 800f2ae:	2b01      	cmp	r3, #1
 800f2b0:	d10f      	bne.n	800f2d2 <_ux_host_stack_transfer_request_abort+0x66>
            completion_code == UX_TRANSFER_STATUS_PENDING &&
#if !defined(UX_HOST_STANDALONE)
            /* Is the thread waiting not this one? (clearly we're not waiting!)  */
            transfer_request -> ux_transfer_request_thread_pending != _ux_utility_thread_identify() && 
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 800f2b6:	f000 fd19 	bl	800fcec <_ux_utility_thread_identify>
 800f2ba:	4603      	mov	r3, r0
            completion_code == UX_TRANSFER_STATUS_PENDING &&
 800f2bc:	429c      	cmp	r4, r3
 800f2be:	d008      	beq.n	800f2d2 <_ux_host_stack_transfer_request_abort+0x66>
#endif
            /* Does the transfer request not have a completion function?  */
            transfer_request -> ux_transfer_request_completion_function == UX_NULL)
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
            transfer_request -> ux_transfer_request_thread_pending != _ux_utility_thread_identify() && 
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d104      	bne.n	800f2d2 <_ux_host_stack_transfer_request_abort+0x66>

            /* Wake up the semaphore for this request.  */
            _ux_host_semaphore_put(&transfer_request -> ux_transfer_request_semaphore);
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	3344      	adds	r3, #68	@ 0x44
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	f000 fc3b 	bl	800fb48 <_ux_utility_semaphore_put>
    }
    
    /* This function never fails!  */
    return(UX_SUCCESS);       
 800f2d2:	2300      	movs	r3, #0
}
 800f2d4:	4618      	mov	r0, r3
 800f2d6:	3714      	adds	r7, #20
 800f2d8:	46bd      	mov	sp, r7
 800f2da:	bd90      	pop	{r4, r7, pc}
 800f2dc:	20011fc4 	.word	0x20011fc4

0800f2e0 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 800f2e0:	b580      	push	{r7, lr}
 800f2e2:	b084      	sub	sp, #16
 800f2e4:	af00      	add	r7, sp, #0
 800f2e6:	60f8      	str	r0, [r7, #12]
 800f2e8:	60b9      	str	r1, [r7, #8]
 800f2ea:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 800f2ec:	4b0c      	ldr	r3, [pc, #48]	@ (800f320 <_ux_system_error_handler+0x40>)
 800f2ee:	681b      	ldr	r3, [r3, #0]
 800f2f0:	687a      	ldr	r2, [r7, #4]
 800f2f2:	651a      	str	r2, [r3, #80]	@ 0x50
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 800f2f4:	4b0a      	ldr	r3, [pc, #40]	@ (800f320 <_ux_system_error_handler+0x40>)
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f2fa:	3201      	adds	r2, #1
 800f2fc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 800f2fe:	4b08      	ldr	r3, [pc, #32]	@ (800f320 <_ux_system_error_handler+0x40>)
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f304:	2b00      	cmp	r3, #0
 800f306:	d006      	beq.n	800f316 <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 800f308:	4b05      	ldr	r3, [pc, #20]	@ (800f320 <_ux_system_error_handler+0x40>)
 800f30a:	681b      	ldr	r3, [r3, #0]
 800f30c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f30e:	687a      	ldr	r2, [r7, #4]
 800f310:	68b9      	ldr	r1, [r7, #8]
 800f312:	68f8      	ldr	r0, [r7, #12]
 800f314:	4798      	blx	r3
    }
}
 800f316:	bf00      	nop
 800f318:	3710      	adds	r7, #16
 800f31a:	46bd      	mov	sp, r7
 800f31c:	bd80      	pop	{r7, pc}
 800f31e:	bf00      	nop
 800f320:	20011fc8 	.word	0x20011fc8

0800f324 <_ux_system_initialize>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size, 
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	b08a      	sub	sp, #40	@ 0x28
 800f328:	af00      	add	r7, sp, #0
 800f32a:	60f8      	str	r0, [r7, #12]
 800f32c:	60b9      	str	r1, [r7, #8]
 800f32e:	607a      	str	r2, [r7, #4]
 800f330:	603b      	str	r3, [r7, #0]
UINT                status;
#endif


    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 800f332:	68ba      	ldr	r2, [r7, #8]
 800f334:	2100      	movs	r1, #0
 800f336:	68f8      	ldr	r0, [r7, #12]
 800f338:	f000 fb52 	bl	800f9e0 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 800f33c:	4a4f      	ldr	r2, [pc, #316]	@ (800f47c <_ux_system_initialize+0x158>)
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 800f342:	235c      	movs	r3, #92	@ 0x5c
 800f344:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_DEVICE_SIDE_ONLY

    /* Set the _ux_system_host structure.  */
    _ux_system_host =  (UX_SYSTEM_HOST *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 800f346:	68fa      	ldr	r2, [r7, #12]
 800f348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f34a:	4413      	add	r3, r2
 800f34c:	4a4c      	ldr	r2, [pc, #304]	@ (800f480 <_ux_system_initialize+0x15c>)
 800f34e:	6013      	str	r3, [r2, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_HOST);
 800f350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f352:	f503 73e6 	add.w	r3, r3, #460	@ 0x1cc
 800f356:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif 


    /* Set the cache safe memory for the dynamic pool */
    _ux_system -> ux_system_regular_memory_pool_start =  (UX_MEMORY_BLOCK *) (((UCHAR *) regular_memory_pool_start) 
 800f358:	4b48      	ldr	r3, [pc, #288]	@ (800f47c <_ux_system_initialize+0x158>)
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	68f9      	ldr	r1, [r7, #12]
 800f35e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f360:	440a      	add	r2, r1
 800f362:	601a      	str	r2, [r3, #0]
                                                            + memory_pool_offset);

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start =   (ALIGN_TYPE) _ux_system -> ux_system_regular_memory_pool_start;
 800f364:	4b45      	ldr	r3, [pc, #276]	@ (800f47c <_ux_system_initialize+0x158>)
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	623b      	str	r3, [r7, #32]
    int_memory_pool_start +=  UX_ALIGN_MIN;
 800f36c:	6a3b      	ldr	r3, [r7, #32]
 800f36e:	330f      	adds	r3, #15
 800f370:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 800f372:	6a3b      	ldr	r3, [r7, #32]
 800f374:	f023 030f 	bic.w	r3, r3, #15
 800f378:	623b      	str	r3, [r7, #32]
    
    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 800f37a:	68fa      	ldr	r2, [r7, #12]
 800f37c:	68bb      	ldr	r3, [r7, #8]
 800f37e:	4413      	add	r3, r2
 800f380:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 800f382:	69fb      	ldr	r3, [r7, #28]
 800f384:	6a3a      	ldr	r2, [r7, #32]
 800f386:	429a      	cmp	r2, r3
 800f388:	d301      	bcc.n	800f38e <_ux_system_initialize+0x6a>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 800f38a:	2312      	movs	r3, #18
 800f38c:	e071      	b.n	800f472 <_ux_system_initialize+0x14e>
    }

    /* Now, we have a project structure allocated, save the regular memory allocation details */
    _ux_system -> ux_system_regular_memory_pool_size =     (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 800f38e:	69f9      	ldr	r1, [r7, #28]
 800f390:	4b3a      	ldr	r3, [pc, #232]	@ (800f47c <_ux_system_initialize+0x158>)
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	6a3a      	ldr	r2, [r7, #32]
 800f396:	1a8a      	subs	r2, r1, r2
 800f398:	605a      	str	r2, [r3, #4]
    _ux_system -> ux_system_regular_memory_pool_free =     _ux_system -> ux_system_regular_memory_pool_size;
 800f39a:	4b38      	ldr	r3, [pc, #224]	@ (800f47c <_ux_system_initialize+0x158>)
 800f39c:	681a      	ldr	r2, [r3, #0]
 800f39e:	4b37      	ldr	r3, [pc, #220]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3a0:	681b      	ldr	r3, [r3, #0]
 800f3a2:	6852      	ldr	r2, [r2, #4]
 800f3a4:	609a      	str	r2, [r3, #8]
    _ux_system -> ux_system_regular_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 800f3a6:	4b35      	ldr	r3, [pc, #212]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	6a3a      	ldr	r2, [r7, #32]
 800f3ac:	601a      	str	r2, [r3, #0]

    /* Build the first free memory block */
    memory_block =                             _ux_system -> ux_system_regular_memory_pool_start;
 800f3ae:	4b33      	ldr	r3, [pc, #204]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3b0:	681b      	ldr	r3, [r3, #0]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	61bb      	str	r3, [r7, #24]
    memory_block -> ux_memory_block_size =     _ux_system -> ux_system_regular_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f3b6:	4b31      	ldr	r3, [pc, #196]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	685b      	ldr	r3, [r3, #4]
 800f3bc:	f1a3 0210 	sub.w	r2, r3, #16
 800f3c0:	69bb      	ldr	r3, [r7, #24]
 800f3c2:	601a      	str	r2, [r3, #0]
    memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 800f3c4:	69bb      	ldr	r3, [r7, #24]
 800f3c6:	2200      	movs	r2, #0
 800f3c8:	605a      	str	r2, [r3, #4]

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if (cache_safe_memory_pool_start == UX_NULL)
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d112      	bne.n	800f3f6 <_ux_system_initialize+0xd2>
    {

        /* Cache safe memory is the same as regular memory.  */
        _ux_system -> ux_system_cache_safe_memory_pool_size =  _ux_system -> ux_system_regular_memory_pool_size;
 800f3d0:	4b2a      	ldr	r3, [pc, #168]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3d2:	681a      	ldr	r2, [r3, #0]
 800f3d4:	4b29      	ldr	r3, [pc, #164]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	6852      	ldr	r2, [r2, #4]
 800f3da:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =  _ux_system -> ux_system_regular_memory_pool_free;
 800f3dc:	4b27      	ldr	r3, [pc, #156]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3de:	681a      	ldr	r2, [r3, #0]
 800f3e0:	4b26      	ldr	r3, [pc, #152]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	6892      	ldr	r2, [r2, #8]
 800f3e6:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start = _ux_system -> ux_system_regular_memory_pool_start;
 800f3e8:	4b24      	ldr	r3, [pc, #144]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3ea:	681a      	ldr	r2, [r3, #0]
 800f3ec:	4b23      	ldr	r3, [pc, #140]	@ (800f47c <_ux_system_initialize+0x158>)
 800f3ee:	681b      	ldr	r3, [r3, #0]
 800f3f0:	6812      	ldr	r2, [r2, #0]
 800f3f2:	60da      	str	r2, [r3, #12]
 800f3f4:	e02f      	b.n	800f456 <_ux_system_initialize+0x132>
    }
    else
    {
    
        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 800f3fa:	6a3b      	ldr	r3, [r7, #32]
 800f3fc:	330f      	adds	r3, #15
 800f3fe:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 800f400:	6a3b      	ldr	r3, [r7, #32]
 800f402:	f023 030f 	bic.w	r3, r3, #15
 800f406:	623b      	str	r3, [r7, #32]
    
        /* Save the cache safe memory allocation details */
        _ux_system -> ux_system_cache_safe_memory_pool_size =     cache_safe_memory_size - UX_ALIGN_MIN;
 800f408:	4b1c      	ldr	r3, [pc, #112]	@ (800f47c <_ux_system_initialize+0x158>)
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	683a      	ldr	r2, [r7, #0]
 800f40e:	3a0f      	subs	r2, #15
 800f410:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =     _ux_system -> ux_system_cache_safe_memory_pool_size;
 800f412:	4b1a      	ldr	r3, [pc, #104]	@ (800f47c <_ux_system_initialize+0x158>)
 800f414:	681a      	ldr	r2, [r3, #0]
 800f416:	4b19      	ldr	r3, [pc, #100]	@ (800f47c <_ux_system_initialize+0x158>)
 800f418:	681b      	ldr	r3, [r3, #0]
 800f41a:	6912      	ldr	r2, [r2, #16]
 800f41c:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 800f41e:	4b17      	ldr	r3, [pc, #92]	@ (800f47c <_ux_system_initialize+0x158>)
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	6a3a      	ldr	r2, [r7, #32]
 800f424:	60da      	str	r2, [r3, #12]
    
        /* Reset this memory block */
        _ux_utility_memory_set(_ux_system -> ux_system_cache_safe_memory_pool_start, 0, _ux_system -> ux_system_cache_safe_memory_pool_size); /* Use case of memset is verified. */
 800f426:	4b15      	ldr	r3, [pc, #84]	@ (800f47c <_ux_system_initialize+0x158>)
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	68d8      	ldr	r0, [r3, #12]
 800f42c:	4b13      	ldr	r3, [pc, #76]	@ (800f47c <_ux_system_initialize+0x158>)
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	691b      	ldr	r3, [r3, #16]
 800f432:	461a      	mov	r2, r3
 800f434:	2100      	movs	r1, #0
 800f436:	f000 fad3 	bl	800f9e0 <_ux_utility_memory_set>
    
        /* Build the first free memory block */
        memory_block =                             _ux_system -> ux_system_cache_safe_memory_pool_start;
 800f43a:	4b10      	ldr	r3, [pc, #64]	@ (800f47c <_ux_system_initialize+0x158>)
 800f43c:	681b      	ldr	r3, [r3, #0]
 800f43e:	68db      	ldr	r3, [r3, #12]
 800f440:	61bb      	str	r3, [r7, #24]
        memory_block -> ux_memory_block_size =     _ux_system -> ux_system_cache_safe_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f442:	4b0e      	ldr	r3, [pc, #56]	@ (800f47c <_ux_system_initialize+0x158>)
 800f444:	681b      	ldr	r3, [r3, #0]
 800f446:	691b      	ldr	r3, [r3, #16]
 800f448:	f1a3 0210 	sub.w	r2, r3, #16
 800f44c:	69bb      	ldr	r3, [r7, #24]
 800f44e:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 800f450:	69bb      	ldr	r3, [r7, #24]
 800f452:	2200      	movs	r2, #0
 800f454:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_STANDALONE)

    /* Create the Mutex object used by USBX to control critical sections.  */
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
 800f456:	4b09      	ldr	r3, [pc, #36]	@ (800f47c <_ux_system_initialize+0x158>)
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	331c      	adds	r3, #28
 800f45c:	4909      	ldr	r1, [pc, #36]	@ (800f484 <_ux_system_initialize+0x160>)
 800f45e:	4618      	mov	r0, r3
 800f460:	f000 fad8 	bl	800fa14 <_ux_utility_mutex_create>
 800f464:	6178      	str	r0, [r7, #20]
    if(status != UX_SUCCESS)
 800f466:	697b      	ldr	r3, [r7, #20]
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d001      	beq.n	800f470 <_ux_system_initialize+0x14c>
        return(UX_MUTEX_ERROR);
 800f46c:	2317      	movs	r3, #23
 800f46e:	e000      	b.n	800f472 <_ux_system_initialize+0x14e>
#endif

    return(UX_SUCCESS);
 800f470:	2300      	movs	r3, #0
}
 800f472:	4618      	mov	r0, r3
 800f474:	3728      	adds	r7, #40	@ 0x28
 800f476:	46bd      	mov	sp, r7
 800f478:	bd80      	pop	{r7, pc}
 800f47a:	bf00      	nop
 800f47c:	20011fc8 	.word	0x20011fc8
 800f480:	20011fc4 	.word	0x20011fc4
 800f484:	08013b80 	.word	0x08013b80

0800f488 <_ux_utility_delay_ms>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_delay_ms(ULONG ms_wait)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b084      	sub	sp, #16
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
    while(_ux_utility_time_elapsed(ticks, _ux_utility_time_get()) <
            UX_MS_TO_TICK_NON_ZERO(ms_wait));
#else

    /* translate ms into ticks. */
    ticks = (ULONG)(ms_wait * UX_PERIODIC_RATE) / 1000;
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	2264      	movs	r2, #100	@ 0x64
 800f494:	fb02 f303 	mul.w	r3, r2, r3
 800f498:	4a07      	ldr	r2, [pc, #28]	@ (800f4b8 <_ux_utility_delay_ms+0x30>)
 800f49a:	fba2 2303 	umull	r2, r3, r2, r3
 800f49e:	099b      	lsrs	r3, r3, #6
 800f4a0:	60fb      	str	r3, [r7, #12]
    
    /* For safety add 1 to ticks.  */
    ticks++;
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	3301      	adds	r3, #1
 800f4a6:	60fb      	str	r3, [r7, #12]

    /* Call ThreadX sleep function.  */
    tx_thread_sleep(ticks);
 800f4a8:	68f8      	ldr	r0, [r7, #12]
 800f4aa:	f7fc f8b5 	bl	800b618 <_tx_thread_sleep>
#endif

    /* Return completion status.  */
    return;
 800f4ae:	bf00      	nop
}
 800f4b0:	3710      	adds	r7, #16
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	bd80      	pop	{r7, pc}
 800f4b6:	bf00      	nop
 800f4b8:	10624dd3 	.word	0x10624dd3

0800f4bc <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 800f4bc:	b580      	push	{r7, lr}
 800f4be:	b084      	sub	sp, #16
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	60f8      	str	r0, [r7, #12]
 800f4c4:	60b9      	str	r1, [r7, #8]
 800f4c6:	607a      	str	r2, [r7, #4]
 800f4c8:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 800f4ca:	e026      	b.n	800f51a <_ux_utility_descriptor_parse+0x5e>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 800f4cc:	68bb      	ldr	r3, [r7, #8]
 800f4ce:	1c5a      	adds	r2, r3, #1
 800f4d0:	60ba      	str	r2, [r7, #8]
 800f4d2:	781b      	ldrb	r3, [r3, #0]
 800f4d4:	2b02      	cmp	r3, #2
 800f4d6:	d00b      	beq.n	800f4f0 <_ux_utility_descriptor_parse+0x34>
 800f4d8:	2b04      	cmp	r3, #4
 800f4da:	d113      	bne.n	800f504 <_ux_utility_descriptor_parse+0x48>

        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 800f4dc:	68f8      	ldr	r0, [r7, #12]
 800f4de:	f000 f835 	bl	800f54c <_ux_utility_long_get>
 800f4e2:	4602      	mov	r2, r0
 800f4e4:	683b      	ldr	r3, [r7, #0]
 800f4e6:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	3304      	adds	r3, #4
 800f4ec:	60fb      	str	r3, [r7, #12]
            break;                   
 800f4ee:	e011      	b.n	800f514 <_ux_utility_descriptor_parse+0x58>

        case 2:

            *((ULONG *) descriptor) = (ULONG) _ux_utility_short_get(raw_descriptor);
 800f4f0:	68f8      	ldr	r0, [r7, #12]
 800f4f2:	f000 fb36 	bl	800fb62 <_ux_utility_short_get>
 800f4f6:	4602      	mov	r2, r0
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	601a      	str	r2, [r3, #0]
            raw_descriptor += 2;
 800f4fc:	68fb      	ldr	r3, [r7, #12]
 800f4fe:	3302      	adds	r3, #2
 800f500:	60fb      	str	r3, [r7, #12]
            break;                   
 800f502:	e007      	b.n	800f514 <_ux_utility_descriptor_parse+0x58>

        default:

            *((ULONG *) descriptor) =  (ULONG) *raw_descriptor;
 800f504:	68fb      	ldr	r3, [r7, #12]
 800f506:	781b      	ldrb	r3, [r3, #0]
 800f508:	461a      	mov	r2, r3
 800f50a:	683b      	ldr	r3, [r7, #0]
 800f50c:	601a      	str	r2, [r3, #0]
            raw_descriptor++;
 800f50e:	68fb      	ldr	r3, [r7, #12]
 800f510:	3301      	adds	r3, #1
 800f512:	60fb      	str	r3, [r7, #12]
        }

        /* Add the size of the component to the destination.  */
        descriptor +=  4;
 800f514:	683b      	ldr	r3, [r7, #0]
 800f516:	3304      	adds	r3, #4
 800f518:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	1e5a      	subs	r2, r3, #1
 800f51e:	607a      	str	r2, [r7, #4]
 800f520:	2b00      	cmp	r3, #0
 800f522:	d1d3      	bne.n	800f4cc <_ux_utility_descriptor_parse+0x10>
    }

    /* Return to caller.  */
    return;
 800f524:	bf00      	nop
}
 800f526:	3710      	adds	r7, #16
 800f528:	46bd      	mov	sp, r7
 800f52a:	bd80      	pop	{r7, pc}

0800f52c <_ux_utility_error_callback_register>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_error_callback_register(VOID (*error_callback)(UINT system_level, UINT system_context, UINT error_code))

{
 800f52c:	b480      	push	{r7}
 800f52e:	b083      	sub	sp, #12
 800f530:	af00      	add	r7, sp, #0
 800f532:	6078      	str	r0, [r7, #4]

    /* The callback function is defined.  */
    _ux_system -> ux_system_error_callback_function = error_callback;
 800f534:	4b04      	ldr	r3, [pc, #16]	@ (800f548 <_ux_utility_error_callback_register+0x1c>)
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	687a      	ldr	r2, [r7, #4]
 800f53a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* We are done here. No return codes.  */
    return;
 800f53c:	bf00      	nop
}
 800f53e:	370c      	adds	r7, #12
 800f540:	46bd      	mov	sp, r7
 800f542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f546:	4770      	bx	lr
 800f548:	20011fc8 	.word	0x20011fc8

0800f54c <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 800f54c:	b480      	push	{r7}
 800f54e:	b085      	sub	sp, #20
 800f550:	af00      	add	r7, sp, #0
 800f552:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	1c5a      	adds	r2, r3, #1
 800f558:	607a      	str	r2, [r7, #4]
 800f55a:	781b      	ldrb	r3, [r3, #0]
 800f55c:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	1c5a      	adds	r2, r3, #1
 800f562:	607a      	str	r2, [r7, #4]
 800f564:	781b      	ldrb	r3, [r3, #0]
 800f566:	021b      	lsls	r3, r3, #8
 800f568:	68fa      	ldr	r2, [r7, #12]
 800f56a:	4313      	orrs	r3, r2
 800f56c:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	1c5a      	adds	r2, r3, #1
 800f572:	607a      	str	r2, [r7, #4]
 800f574:	781b      	ldrb	r3, [r3, #0]
 800f576:	041b      	lsls	r3, r3, #16
 800f578:	68fa      	ldr	r2, [r7, #12]
 800f57a:	4313      	orrs	r3, r2
 800f57c:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	781b      	ldrb	r3, [r3, #0]
 800f582:	061b      	lsls	r3, r3, #24
 800f584:	68fa      	ldr	r2, [r7, #12]
 800f586:	4313      	orrs	r3, r2
 800f588:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 800f58a:	68fb      	ldr	r3, [r7, #12]
}
 800f58c:	4618      	mov	r0, r3
 800f58e:	3714      	adds	r7, #20
 800f590:	46bd      	mov	sp, r7
 800f592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f596:	4770      	bx	lr

0800f598 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b08c      	sub	sp, #48	@ 0x30
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	60f8      	str	r0, [r7, #12]
 800f5a0:	60b9      	str	r1, [r7, #8]
 800f5a2:	607a      	str	r2, [r7, #4]
UCHAR               *memory_buffer;
ALIGN_TYPE          int_memory_buffer;


    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 800f5a4:	4b7d      	ldr	r3, [pc, #500]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f5a6:	681b      	ldr	r3, [r3, #0]
 800f5a8:	331c      	adds	r3, #28
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	f000 fa56 	bl	800fa5c <_ux_utility_mutex_on>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f5b6:	d101      	bne.n	800f5bc <_ux_utility_memory_allocate+0x24>
        memory_alignment = UX_NO_ALIGN;
 800f5b8:	2300      	movs	r3, #0
 800f5ba:	60fb      	str	r3, [r7, #12]
    
#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	2b0e      	cmp	r3, #14
 800f5c0:	d801      	bhi.n	800f5c6 <_ux_utility_memory_allocate+0x2e>
        memory_alignment =  UX_ALIGN_MIN;
 800f5c2:	230f      	movs	r3, #15
 800f5c4:	60fb      	str	r3, [r7, #12]

    /* Adjust the memory alignment since our macros are one minus the desired alignment.
       Also determine the amount of extra memory we need for the alignment, which is one
       minus the actual alignment.  */
    memory_for_alignment =  memory_alignment;
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_alignment++;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	3301      	adds	r3, #1
 800f5ce:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 16, so we need
       to add the amount of memory required such that the memory buffer after the block has 
       the correct alignment. For example, if the memory block has a size of 24, then we need
       to make sure it is placed on an 8-byte alignment that is after a 16-byte alignment so
       that the memory right after the memory block is 16-byte aligned (8 + 24 = 32).  */
    memory_size_requested =  (memory_size_requested +    UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	330f      	adds	r3, #15
 800f5d4:	f023 030f 	bic.w	r3, r3, #15
 800f5d8:	607b      	str	r3, [r7, #4]
    /* Try to find the best block for this memory by requesting the maximum amount of
       memory we'll need which is calculated as follows: the amount memory requested by
       the caller plus the maximum amount of memory wasted due to alignment plus 2 memory
       blocks structs - one for the new memory block we'll create for the user block and one
       that we might create if there is extra memory after doing the alignment.  */
    memory_block =  _ux_utility_memory_free_block_best_get(memory_cache_flag, memory_size_requested + memory_for_alignment + (ULONG)sizeof(UX_MEMORY_BLOCK));
 800f5da:	687a      	ldr	r2, [r7, #4]
 800f5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5de:	4413      	add	r3, r2
 800f5e0:	3310      	adds	r3, #16
 800f5e2:	4619      	mov	r1, r3
 800f5e4:	68b8      	ldr	r0, [r7, #8]
 800f5e6:	f000 f9b9 	bl	800f95c <_ux_utility_memory_free_block_best_get>
 800f5ea:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* If the block returned is NULL, there is no free memory in the pool
       for that size. */
    if (memory_block == UX_NULL)
 800f5ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d10c      	bne.n	800f60c <_ux_utility_memory_allocate+0x74>
    {

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 800f5f2:	4b6a      	ldr	r3, [pc, #424]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	331c      	adds	r3, #28
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	f000 fa24 	bl	800fa46 <_ux_utility_mutex_off>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 800f5fe:	2212      	movs	r2, #18
 800f600:	2108      	movs	r1, #8
 800f602:	2002      	movs	r0, #2
 800f604:	f7ff fe6c 	bl	800f2e0 <_ux_system_error_handler>

        /* Return NULL to indicate no block was found.  */
        return(UX_NULL);
 800f608:	2300      	movs	r3, #0
 800f60a:	e0c3      	b.n	800f794 <_ux_utility_memory_allocate+0x1fc>
    }

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 800f60c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f60e:	3310      	adds	r3, #16
 800f610:	623b      	str	r3, [r7, #32]

    /* Are we already aligned?  */
    if ((int_memory_buffer & (memory_alignment - 1)) == 0)
 800f612:	68fb      	ldr	r3, [r7, #12]
 800f614:	1e5a      	subs	r2, r3, #1
 800f616:	6a3b      	ldr	r3, [r7, #32]
 800f618:	4013      	ands	r3, r2
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d126      	bne.n	800f66c <_ux_utility_memory_allocate+0xd4>
    {

        /* Setup the new memory block.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	3310      	adds	r3, #16
 800f622:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f624:	4413      	add	r3, r2
 800f626:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 800f628:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f62a:	689a      	ldr	r2, [r3, #8]
 800f62c:	69fb      	ldr	r3, [r7, #28]
 800f62e:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 800f630:	69fb      	ldr	r3, [r7, #28]
 800f632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f634:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size - memory_size_requested - (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f638:	681a      	ldr	r2, [r3, #0]
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	1ad3      	subs	r3, r2, r3
 800f63e:	f1a3 0210 	sub.w	r2, r3, #16
 800f642:	69fb      	ldr	r3, [r7, #28]
 800f644:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 800f646:	69fb      	ldr	r3, [r7, #28]
 800f648:	2200      	movs	r2, #0
 800f64a:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        memory_block -> ux_memory_block_size =  memory_size_requested;
 800f64c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f64e:	687a      	ldr	r2, [r7, #4]
 800f650:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_next =  new_memory_block;
 800f652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f654:	69fa      	ldr	r2, [r7, #28]
 800f656:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 800f658:	68bb      	ldr	r3, [r7, #8]
 800f65a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800f65e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f660:	605a      	str	r2, [r3, #4]

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	3310      	adds	r3, #16
 800f668:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f66a:	e05e      	b.n	800f72a <_ux_utility_memory_allocate+0x192>
    {

        /* Align the buffer. The first thing we do is increment by the size of a
           memory block because we have to make sure we have enough memory for at
           least that.  */
        int_memory_buffer +=  (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f66c:	6a3b      	ldr	r3, [r7, #32]
 800f66e:	3310      	adds	r3, #16
 800f670:	623b      	str	r3, [r7, #32]
        int_memory_buffer +=  memory_alignment - 1;
 800f672:	68fa      	ldr	r2, [r7, #12]
 800f674:	6a3b      	ldr	r3, [r7, #32]
 800f676:	4413      	add	r3, r2
 800f678:	3b01      	subs	r3, #1
 800f67a:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~(((ALIGN_TYPE) memory_alignment) - 1);
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	425b      	negs	r3, r3
 800f680:	6a3a      	ldr	r2, [r7, #32]
 800f682:	4013      	ands	r3, r2
 800f684:	623b      	str	r3, [r7, #32]

        /* Setup the new memory block. Note that its size is updated again later.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) (int_memory_buffer - (ULONG)sizeof(UX_MEMORY_BLOCK));
 800f686:	6a3b      	ldr	r3, [r7, #32]
 800f688:	3b10      	subs	r3, #16
 800f68a:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 800f68c:	69fb      	ldr	r3, [r7, #28]
 800f68e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f690:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 800f692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f694:	689a      	ldr	r2, [r3, #8]
 800f696:	69fb      	ldr	r3, [r7, #28]
 800f698:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size;
 800f69a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f69c:	681a      	ldr	r2, [r3, #0]
 800f69e:	69fb      	ldr	r3, [r7, #28]
 800f6a0:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 800f6a2:	68bb      	ldr	r3, [r7, #8]
 800f6a4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800f6a8:	69fb      	ldr	r3, [r7, #28]
 800f6aa:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        int_memory_buffer =  (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 800f6ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6ae:	3310      	adds	r3, #16
 800f6b0:	623b      	str	r3, [r7, #32]
        memory_block -> ux_memory_block_next =  new_memory_block;
 800f6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6b4:	69fa      	ldr	r2, [r7, #28]
 800f6b6:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size =  (ULONG) ((ALIGN_TYPE) new_memory_block - int_memory_buffer);
 800f6b8:	69fa      	ldr	r2, [r7, #28]
 800f6ba:	6a3b      	ldr	r3, [r7, #32]
 800f6bc:	1ad2      	subs	r2, r2, r3
 800f6be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6c0:	601a      	str	r2, [r3, #0]

        /* Update the new memory block's size.  */
        new_memory_block -> ux_memory_block_size -=  (memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK));
 800f6c2:	69fb      	ldr	r3, [r7, #28]
 800f6c4:	681a      	ldr	r2, [r3, #0]
 800f6c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	1ad3      	subs	r3, r2, r3
 800f6cc:	f1a3 0210 	sub.w	r2, r3, #16
 800f6d0:	69fb      	ldr	r3, [r7, #28]
 800f6d2:	601a      	str	r2, [r3, #0]

        /* Calculate how much memory is leftover in the new memory block after doing
           the alignment.  */
        leftover =  new_memory_block -> ux_memory_block_size - memory_size_requested;
 800f6d4:	69fb      	ldr	r3, [r7, #28]
 800f6d6:	681a      	ldr	r2, [r3, #0]
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	1ad3      	subs	r3, r2, r3
 800f6dc:	61bb      	str	r3, [r7, #24]

        /* Can we fit another block after the new block? */
        if (leftover > sizeof(UX_MEMORY_BLOCK))
 800f6de:	69bb      	ldr	r3, [r7, #24]
 800f6e0:	2b10      	cmp	r3, #16
 800f6e2:	d91c      	bls.n	800f71e <_ux_utility_memory_allocate+0x186>
        {

            /* Setup the leftover memory block.  */
            leftover_memory_block = (UX_MEMORY_BLOCK *) ((ALIGN_TYPE) new_memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 800f6e4:	69fa      	ldr	r2, [r7, #28]
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	4413      	add	r3, r2
 800f6ea:	3310      	adds	r3, #16
 800f6ec:	617b      	str	r3, [r7, #20]
            leftover_memory_block -> ux_memory_block_next =  new_memory_block -> ux_memory_block_next;
 800f6ee:	69fb      	ldr	r3, [r7, #28]
 800f6f0:	689a      	ldr	r2, [r3, #8]
 800f6f2:	697b      	ldr	r3, [r7, #20]
 800f6f4:	609a      	str	r2, [r3, #8]
            leftover_memory_block -> ux_memory_block_previous =  new_memory_block;
 800f6f6:	697b      	ldr	r3, [r7, #20]
 800f6f8:	69fa      	ldr	r2, [r7, #28]
 800f6fa:	60da      	str	r2, [r3, #12]
            leftover_memory_block -> ux_memory_block_size =  leftover - (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f6fc:	69bb      	ldr	r3, [r7, #24]
 800f6fe:	f1a3 0210 	sub.w	r2, r3, #16
 800f702:	697b      	ldr	r3, [r7, #20]
 800f704:	601a      	str	r2, [r3, #0]
            leftover_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 800f706:	697b      	ldr	r3, [r7, #20]
 800f708:	2200      	movs	r2, #0
 800f70a:	605a      	str	r2, [r3, #4]

            new_memory_block -> ux_memory_block_next =  leftover_memory_block;
 800f70c:	69fb      	ldr	r3, [r7, #28]
 800f70e:	697a      	ldr	r2, [r7, #20]
 800f710:	609a      	str	r2, [r3, #8]
            new_memory_block -> ux_memory_block_size -=  leftover;
 800f712:	69fb      	ldr	r3, [r7, #28]
 800f714:	681a      	ldr	r2, [r3, #0]
 800f716:	69bb      	ldr	r3, [r7, #24]
 800f718:	1ad2      	subs	r2, r2, r3
 800f71a:	69fb      	ldr	r3, [r7, #28]
 800f71c:	601a      	str	r2, [r3, #0]
        }

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  new_memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f71e:	69fb      	ldr	r3, [r7, #28]
 800f720:	681b      	ldr	r3, [r3, #0]
 800f722:	3310      	adds	r3, #16
 800f724:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The new memory block is the one we give to the user.  */
        memory_block =  new_memory_block;
 800f726:	69fb      	ldr	r3, [r7, #28]
 800f728:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* The memory to be returned is after the block header.  */
    memory_buffer =  ((UCHAR *) memory_block) + sizeof(UX_MEMORY_BLOCK);
 800f72a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f72c:	3310      	adds	r3, #16
 800f72e:	613b      	str	r3, [r7, #16]

    /* Clear the memory block.  */
    _ux_utility_memory_set(memory_buffer, 0, memory_size_requested); /* Use case of memset is verified. */
 800f730:	687a      	ldr	r2, [r7, #4]
 800f732:	2100      	movs	r1, #0
 800f734:	6938      	ldr	r0, [r7, #16]
 800f736:	f000 f953 	bl	800f9e0 <_ux_utility_memory_set>

    /* Update the memory free in the pool.  */
    if (_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 800f73a:	4b18      	ldr	r3, [pc, #96]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	68da      	ldr	r2, [r3, #12]
 800f740:	4b16      	ldr	r3, [pc, #88]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	429a      	cmp	r2, r3
 800f748:	d108      	bne.n	800f75c <_ux_utility_memory_allocate+0x1c4>
    {

        /* There is only one memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 800f74a:	4b14      	ldr	r3, [pc, #80]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	6899      	ldr	r1, [r3, #8]
 800f750:	4b12      	ldr	r3, [pc, #72]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f752:	681b      	ldr	r3, [r3, #0]
 800f754:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f756:	1a8a      	subs	r2, r1, r2
 800f758:	609a      	str	r2, [r3, #8]
 800f75a:	e014      	b.n	800f786 <_ux_utility_memory_allocate+0x1ee>
    }
    else
    {

       switch (memory_cache_flag)
 800f75c:	68bb      	ldr	r3, [r7, #8]
 800f75e:	2b01      	cmp	r3, #1
 800f760:	d108      	bne.n	800f774 <_ux_utility_memory_allocate+0x1dc>
       {

            case UX_CACHE_SAFE_MEMORY:
                /* Update the amount of free memory in the cache safe memory pool.  */
                _ux_system -> ux_system_cache_safe_memory_pool_free -= memory_removed_from_pool;
 800f762:	4b0e      	ldr	r3, [pc, #56]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	6959      	ldr	r1, [r3, #20]
 800f768:	4b0c      	ldr	r3, [pc, #48]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f76e:	1a8a      	subs	r2, r1, r2
 800f770:	615a      	str	r2, [r3, #20]

            break;
 800f772:	e008      	b.n	800f786 <_ux_utility_memory_allocate+0x1ee>

            default:
                /* Update the amount of free memory in the regular memory pool.  */
                _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 800f774:	4b09      	ldr	r3, [pc, #36]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	6899      	ldr	r1, [r3, #8]
 800f77a:	4b08      	ldr	r3, [pc, #32]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f780:	1a8a      	subs	r2, r1, r2
 800f782:	609a      	str	r2, [r3, #8]
            break;
 800f784:	bf00      	nop
        _ux_system -> ux_system_cache_safe_memory_pool_min_free = _ux_system -> ux_system_cache_safe_memory_pool_free;

#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 800f786:	4b05      	ldr	r3, [pc, #20]	@ (800f79c <_ux_utility_memory_allocate+0x204>)
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	331c      	adds	r3, #28
 800f78c:	4618      	mov	r0, r3
 800f78e:	f000 f95a 	bl	800fa46 <_ux_utility_mutex_off>

    /* The memory block pointer contains a memory area properly
       aligned.  */
    return(memory_buffer);
 800f792:	693b      	ldr	r3, [r7, #16]
}                                
 800f794:	4618      	mov	r0, r3
 800f796:	3730      	adds	r7, #48	@ 0x30
 800f798:	46bd      	mov	sp, r7
 800f79a:	bd80      	pop	{r7, pc}
 800f79c:	20011fc8 	.word	0x20011fc8

0800f7a0 <_ux_utility_memory_compare>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_compare(VOID *memory_source, VOID *memory_destination, ULONG length)
{
 800f7a0:	b480      	push	{r7}
 800f7a2:	b087      	sub	sp, #28
 800f7a4:	af00      	add	r7, sp, #0
 800f7a6:	60f8      	str	r0, [r7, #12]
 800f7a8:	60b9      	str	r1, [r7, #8]
 800f7aa:	607a      	str	r2, [r7, #4]
UCHAR *   source;
UCHAR *   destination;


    /* Setup source and destination byte oriented pointers.  */
    source =  (UCHAR *) memory_source;
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 800f7b0:	68bb      	ldr	r3, [r7, #8]
 800f7b2:	613b      	str	r3, [r7, #16]

    /* Loop to compare blocks.  */
    while(length--)
 800f7b4:	e00b      	b.n	800f7ce <_ux_utility_memory_compare+0x2e>
    {

        /* Compare a single byte.  */
        if(*destination++ != *source++)
 800f7b6:	693b      	ldr	r3, [r7, #16]
 800f7b8:	1c5a      	adds	r2, r3, #1
 800f7ba:	613a      	str	r2, [r7, #16]
 800f7bc:	781a      	ldrb	r2, [r3, #0]
 800f7be:	697b      	ldr	r3, [r7, #20]
 800f7c0:	1c59      	adds	r1, r3, #1
 800f7c2:	6179      	str	r1, [r7, #20]
 800f7c4:	781b      	ldrb	r3, [r3, #0]
 800f7c6:	429a      	cmp	r2, r3
 800f7c8:	d001      	beq.n	800f7ce <_ux_utility_memory_compare+0x2e>
        {

            /* Not equal, return an error.  */
            return(UX_ERROR);
 800f7ca:	23ff      	movs	r3, #255	@ 0xff
 800f7cc:	e005      	b.n	800f7da <_ux_utility_memory_compare+0x3a>
    while(length--)
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	1e5a      	subs	r2, r3, #1
 800f7d2:	607a      	str	r2, [r7, #4]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d1ee      	bne.n	800f7b6 <_ux_utility_memory_compare+0x16>
        }
    } 
    
    /* Blocks are equal, return success.  */           
    return(UX_SUCCESS); 
 800f7d8:	2300      	movs	r3, #0
}
 800f7da:	4618      	mov	r0, r3
 800f7dc:	371c      	adds	r7, #28
 800f7de:	46bd      	mov	sp, r7
 800f7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e4:	4770      	bx	lr

0800f7e6 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 800f7e6:	b480      	push	{r7}
 800f7e8:	b087      	sub	sp, #28
 800f7ea:	af00      	add	r7, sp, #0
 800f7ec:	60f8      	str	r0, [r7, #12]
 800f7ee:	60b9      	str	r1, [r7, #8]
 800f7f0:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 800f7f2:	68bb      	ldr	r3, [r7, #8]
 800f7f4:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 800f7fa:	e007      	b.n	800f80c <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 800f7fc:	697a      	ldr	r2, [r7, #20]
 800f7fe:	1c53      	adds	r3, r2, #1
 800f800:	617b      	str	r3, [r7, #20]
 800f802:	693b      	ldr	r3, [r7, #16]
 800f804:	1c59      	adds	r1, r3, #1
 800f806:	6139      	str	r1, [r7, #16]
 800f808:	7812      	ldrb	r2, [r2, #0]
 800f80a:	701a      	strb	r2, [r3, #0]
    while(length--)
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	1e5a      	subs	r2, r3, #1
 800f810:	607a      	str	r2, [r7, #4]
 800f812:	2b00      	cmp	r3, #0
 800f814:	d1f2      	bne.n	800f7fc <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 800f816:	bf00      	nop
}
 800f818:	371c      	adds	r7, #28
 800f81a:	46bd      	mov	sp, r7
 800f81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f820:	4770      	bx	lr
	...

0800f824 <_ux_utility_memory_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 800f824:	b580      	push	{r7, lr}
 800f826:	b086      	sub	sp, #24
 800f828:	af00      	add	r7, sp, #0
 800f82a:	6078      	str	r0, [r7, #4]
UCHAR               *regular_start, *regular_end;
UCHAR               *cache_safe_start, *cache_safe_end;
#endif

    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 800f82c:	4b49      	ldr	r3, [pc, #292]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	331c      	adds	r3, #28
 800f832:	4618      	mov	r0, r3
 800f834:	f000 f912 	bl	800fa5c <_ux_utility_mutex_on>
    }
#endif

    /* The memory block for this memory pointer is located right before the
       memory.  */
    memory_block =  (UX_MEMORY_BLOCK *) (((UCHAR *) memory) - sizeof(UX_MEMORY_BLOCK));
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	3b10      	subs	r3, #16
 800f83c:	617b      	str	r3, [r7, #20]
    
    /* Keep track of the memory returned to the pool.  */
    memory_size_returned = memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f83e:	697b      	ldr	r3, [r7, #20]
 800f840:	681b      	ldr	r3, [r3, #0]
 800f842:	3310      	adds	r3, #16
 800f844:	60fb      	str	r3, [r7, #12]

    /* Check this memory block to see if it valid.  */
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 800f846:	697b      	ldr	r3, [r7, #20]
 800f848:	685b      	ldr	r3, [r3, #4]
 800f84a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800f84e:	d010      	beq.n	800f872 <_ux_utility_memory_free+0x4e>
        memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_CACHE_SAFE_MEMORY))
 800f850:	697b      	ldr	r3, [r7, #20]
 800f852:	685b      	ldr	r3, [r3, #4]
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 800f854:	4a40      	ldr	r2, [pc, #256]	@ (800f958 <_ux_utility_memory_free+0x134>)
 800f856:	4293      	cmp	r3, r2
 800f858:	d00b      	beq.n	800f872 <_ux_utility_memory_free+0x4e>
    {

        /* Not valid. Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 800f85a:	4b3e      	ldr	r3, [pc, #248]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	331c      	adds	r3, #28
 800f860:	4618      	mov	r0, r3
 800f862:	f000 f8f0 	bl	800fa46 <_ux_utility_mutex_off>

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);
 800f866:	2219      	movs	r2, #25
 800f868:	2108      	movs	r1, #8
 800f86a:	2002      	movs	r0, #2
 800f86c:	f7ff fd38 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_CORRUPTED, memory, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return to caller.  */
        return;
 800f870:	e06c      	b.n	800f94c <_ux_utility_memory_free+0x128>
        _ux_system -> ux_system_cache_safe_memory_pool_alloc_total -= memory_block -> ux_memory_block_size;
    }
#endif

    /* We mark this memory block as being unused.  */
    memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 800f872:	697b      	ldr	r3, [r7, #20]
 800f874:	2200      	movs	r2, #0
 800f876:	605a      	str	r2, [r3, #4]
    
    /* Now we must concatenate as many free blocks as possible,
       that include the blocks before and the blocks after the current
       block.  Scan memory backwards.  */

     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 800f878:	e007      	b.n	800f88a <_ux_utility_memory_free+0x66>
     {

        /* Check if the block is free.  */            
        if (memory_block -> ux_memory_block_previous -> ux_memory_block_status == UX_MEMORY_UNUSED)
 800f87a:	697b      	ldr	r3, [r7, #20]
 800f87c:	68db      	ldr	r3, [r3, #12]
 800f87e:	685b      	ldr	r3, [r3, #4]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d107      	bne.n	800f894 <_ux_utility_memory_free+0x70>

            /* The memory block before is free. This will be our starting point to 
               concatenate memory.  */
            memory_block =  memory_block -> ux_memory_block_previous;
 800f884:	697b      	ldr	r3, [r7, #20]
 800f886:	68db      	ldr	r3, [r3, #12]
 800f888:	617b      	str	r3, [r7, #20]
     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 800f88a:	697b      	ldr	r3, [r7, #20]
 800f88c:	68db      	ldr	r3, [r3, #12]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d1f3      	bne.n	800f87a <_ux_utility_memory_free+0x56>
 800f892:	e000      	b.n	800f896 <_ux_utility_memory_free+0x72>

        else

            /* The previous memory block is not free.  */
            break;
 800f894:	bf00      	nop
    }

    /* The pointer to the memory block is now our first free block. We use this 
       starting address to concatenate all the contiguous memory block.  */
    next_block =  memory_block -> ux_memory_block_next;
 800f896:	697b      	ldr	r3, [r7, #20]
 800f898:	689b      	ldr	r3, [r3, #8]
 800f89a:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 800f89c:	e01a      	b.n	800f8d4 <_ux_utility_memory_free+0xb0>
    {

        /* Determine if the memory block is used.  */
        if (next_block -> ux_memory_block_status != UX_MEMORY_UNUSED)
 800f89e:	693b      	ldr	r3, [r7, #16]
 800f8a0:	685b      	ldr	r3, [r3, #4]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d006      	beq.n	800f8b4 <_ux_utility_memory_free+0x90>
        {

            /* Yes, move to next block.  */
            memory_block -> ux_memory_block_next =  next_block;
 800f8a6:	697b      	ldr	r3, [r7, #20]
 800f8a8:	693a      	ldr	r2, [r7, #16]
 800f8aa:	609a      	str	r2, [r3, #8]
            next_block -> ux_memory_block_previous =  memory_block;
 800f8ac:	693b      	ldr	r3, [r7, #16]
 800f8ae:	697a      	ldr	r2, [r7, #20]
 800f8b0:	60da      	str	r2, [r3, #12]
            break;
 800f8b2:	e012      	b.n	800f8da <_ux_utility_memory_free+0xb6>
        }

        memory_block -> ux_memory_block_next =  next_block -> ux_memory_block_next;
 800f8b4:	693b      	ldr	r3, [r7, #16]
 800f8b6:	689a      	ldr	r2, [r3, #8]
 800f8b8:	697b      	ldr	r3, [r7, #20]
 800f8ba:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size +=  next_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 800f8bc:	697b      	ldr	r3, [r7, #20]
 800f8be:	681a      	ldr	r2, [r3, #0]
 800f8c0:	693b      	ldr	r3, [r7, #16]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	4413      	add	r3, r2
 800f8c6:	f103 0210 	add.w	r2, r3, #16
 800f8ca:	697b      	ldr	r3, [r7, #20]
 800f8cc:	601a      	str	r2, [r3, #0]
        next_block =  next_block -> ux_memory_block_next;                       
 800f8ce:	693b      	ldr	r3, [r7, #16]
 800f8d0:	689b      	ldr	r3, [r3, #8]
 800f8d2:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 800f8d4:	693b      	ldr	r3, [r7, #16]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d1e1      	bne.n	800f89e <_ux_utility_memory_free+0x7a>
    }

    /* Update the memory free in the appropriate pool.  We need to know if this 
       block is in regular memory or cache safe memory.  */
    if(_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 800f8da:	4b1e      	ldr	r3, [pc, #120]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f8dc:	681b      	ldr	r3, [r3, #0]
 800f8de:	68da      	ldr	r2, [r3, #12]
 800f8e0:	4b1c      	ldr	r3, [pc, #112]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	681b      	ldr	r3, [r3, #0]
 800f8e6:	429a      	cmp	r2, r3
 800f8e8:	d108      	bne.n	800f8fc <_ux_utility_memory_free+0xd8>
    {

        /* There is only one regular memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 800f8ea:	4b1a      	ldr	r3, [pc, #104]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	6899      	ldr	r1, [r3, #8]
 800f8f0:	4b18      	ldr	r3, [pc, #96]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	68fa      	ldr	r2, [r7, #12]
 800f8f6:	440a      	add	r2, r1
 800f8f8:	609a      	str	r2, [r3, #8]
 800f8fa:	e020      	b.n	800f93e <_ux_utility_memory_free+0x11a>
    }
    else
    {

        /* Which pool is this memory in ?  */
        memory_address = (UCHAR *) _ux_system -> ux_system_regular_memory_pool_start;
 800f8fc:	4b15      	ldr	r3, [pc, #84]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f8fe:	681b      	ldr	r3, [r3, #0]
 800f900:	681b      	ldr	r3, [r3, #0]
 800f902:	60bb      	str	r3, [r7, #8]
        
        /* If the memory address is in this range, we are in the regular memory pool.  */
        if ((UCHAR *) memory_block >= memory_address && (UCHAR *) memory_block < (memory_address + _ux_system -> ux_system_regular_memory_pool_size))
 800f904:	697a      	ldr	r2, [r7, #20]
 800f906:	68bb      	ldr	r3, [r7, #8]
 800f908:	429a      	cmp	r2, r3
 800f90a:	d310      	bcc.n	800f92e <_ux_utility_memory_free+0x10a>
 800f90c:	4b11      	ldr	r3, [pc, #68]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f90e:	681b      	ldr	r3, [r3, #0]
 800f910:	685b      	ldr	r3, [r3, #4]
 800f912:	68ba      	ldr	r2, [r7, #8]
 800f914:	4413      	add	r3, r2
 800f916:	697a      	ldr	r2, [r7, #20]
 800f918:	429a      	cmp	r2, r3
 800f91a:	d208      	bcs.n	800f92e <_ux_utility_memory_free+0x10a>

            /* Update the regular memory pool.  */
            _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 800f91c:	4b0d      	ldr	r3, [pc, #52]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	6899      	ldr	r1, [r3, #8]
 800f922:	4b0c      	ldr	r3, [pc, #48]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	68fa      	ldr	r2, [r7, #12]
 800f928:	440a      	add	r2, r1
 800f92a:	609a      	str	r2, [r3, #8]
 800f92c:	e007      	b.n	800f93e <_ux_utility_memory_free+0x11a>

        else
        
            /* Update the cache safe memory pool.  */
            _ux_system -> ux_system_cache_safe_memory_pool_free += memory_size_returned;
 800f92e:	4b09      	ldr	r3, [pc, #36]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	6959      	ldr	r1, [r3, #20]
 800f934:	4b07      	ldr	r3, [pc, #28]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f936:	681b      	ldr	r3, [r3, #0]
 800f938:	68fa      	ldr	r2, [r7, #12]
 800f93a:	440a      	add	r2, r1
 800f93c:	615a      	str	r2, [r3, #20]
        
    }

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 800f93e:	4b05      	ldr	r3, [pc, #20]	@ (800f954 <_ux_utility_memory_free+0x130>)
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	331c      	adds	r3, #28
 800f944:	4618      	mov	r0, r3
 800f946:	f000 f87e 	bl	800fa46 <_ux_utility_mutex_off>

    /* Return to caller.  */
    return;
 800f94a:	bf00      	nop
}
 800f94c:	3718      	adds	r7, #24
 800f94e:	46bd      	mov	sp, r7
 800f950:	bd80      	pop	{r7, pc}
 800f952:	bf00      	nop
 800f954:	20011fc8 	.word	0x20011fc8
 800f958:	80000001 	.word	0x80000001

0800f95c <_ux_utility_memory_free_block_best_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_MEMORY_BLOCK  *_ux_utility_memory_free_block_best_get(ULONG memory_cache_flag, 
                                                        ULONG memory_size_requested)
{
 800f95c:	b480      	push	{r7}
 800f95e:	b085      	sub	sp, #20
 800f960:	af00      	add	r7, sp, #0
 800f962:	6078      	str	r0, [r7, #4]
 800f964:	6039      	str	r1, [r7, #0]
UX_MEMORY_BLOCK     *memory_block;
UX_MEMORY_BLOCK     *best_memory_block;
    

    /* Reset the free memory block.  */
    best_memory_block =  UX_NULL;
 800f966:	2300      	movs	r3, #0
 800f968:	60bb      	str	r3, [r7, #8]
    
    /* Check the type of memory we need.  */
    switch (memory_cache_flag)
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	2b00      	cmp	r3, #0
 800f96e:	d003      	beq.n	800f978 <_ux_utility_memory_free_block_best_get+0x1c>
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	2b01      	cmp	r3, #1
 800f974:	d005      	beq.n	800f982 <_ux_utility_memory_free_block_best_get+0x26>
 800f976:	e009      	b.n	800f98c <_ux_utility_memory_free_block_best_get+0x30>
    {

        case UX_REGULAR_MEMORY            :

            /* Start at the beginning of the regular memory pool.  */
            memory_block =  _ux_system -> ux_system_regular_memory_pool_start;
 800f978:	4b18      	ldr	r3, [pc, #96]	@ (800f9dc <_ux_utility_memory_free_block_best_get+0x80>)
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	60fb      	str	r3, [r7, #12]
            break;
 800f980:	e006      	b.n	800f990 <_ux_utility_memory_free_block_best_get+0x34>
            
        case UX_CACHE_SAFE_MEMORY       :

            /* Start at the beginning of the cache safe memory pool.  */
            memory_block =  _ux_system -> ux_system_cache_safe_memory_pool_start;
 800f982:	4b16      	ldr	r3, [pc, #88]	@ (800f9dc <_ux_utility_memory_free_block_best_get+0x80>)
 800f984:	681b      	ldr	r3, [r3, #0]
 800f986:	68db      	ldr	r3, [r3, #12]
 800f988:	60fb      	str	r3, [r7, #12]
            break;
 800f98a:	e001      	b.n	800f990 <_ux_utility_memory_free_block_best_get+0x34>
        
        default                            :
        
            /* Wrong memory type.  */
            return(UX_NULL);
 800f98c:	2300      	movs	r3, #0
 800f98e:	e01e      	b.n	800f9ce <_ux_utility_memory_free_block_best_get+0x72>

    }

    /* Loop on all memory blocks from the beginning.  */
    while (memory_block != UX_NULL)
 800f990:	e019      	b.n	800f9c6 <_ux_utility_memory_free_block_best_get+0x6a>
    {

        /* Check the memory block status.  */
        if (memory_block -> ux_memory_block_status == UX_MEMORY_UNUSED)
 800f992:	68fb      	ldr	r3, [r7, #12]
 800f994:	685b      	ldr	r3, [r3, #4]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d112      	bne.n	800f9c0 <_ux_utility_memory_free_block_best_get+0x64>
        {

            /* Check the size of this free block and see if it will 
               fit the memory requirement.  */
            if (memory_block -> ux_memory_block_size > memory_size_requested)
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	683a      	ldr	r2, [r7, #0]
 800f9a0:	429a      	cmp	r2, r3
 800f9a2:	d20d      	bcs.n	800f9c0 <_ux_utility_memory_free_block_best_get+0x64>
            {
                
                /* This memory block will do. Now see if it is the best.
                   The best memory block is the one whose memory is closest
                   to the memory requested.  */
                if (best_memory_block == UX_NULL)
 800f9a4:	68bb      	ldr	r3, [r7, #8]
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d102      	bne.n	800f9b0 <_ux_utility_memory_free_block_best_get+0x54>

                    /* Initialize the best block with the first free one.  */
                    best_memory_block =  memory_block;
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	60bb      	str	r3, [r7, #8]
 800f9ae:	e007      	b.n	800f9c0 <_ux_utility_memory_free_block_best_get+0x64>
                else
                {

                    if (memory_block -> ux_memory_block_size < best_memory_block -> ux_memory_block_size)
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	681a      	ldr	r2, [r3, #0]
 800f9b4:	68bb      	ldr	r3, [r7, #8]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	429a      	cmp	r2, r3
 800f9ba:	d201      	bcs.n	800f9c0 <_ux_utility_memory_free_block_best_get+0x64>

                        /* We have discovered a better fit block.  */
                        best_memory_block =  memory_block;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	60bb      	str	r3, [r7, #8]
                }                    
            }
        }

        /* Search the next free block until the end.  */            
        memory_block =  memory_block -> ux_memory_block_next;
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	689b      	ldr	r3, [r3, #8]
 800f9c4:	60fb      	str	r3, [r7, #12]
    while (memory_block != UX_NULL)
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d1e2      	bne.n	800f992 <_ux_utility_memory_free_block_best_get+0x36>
    }

    /* If no free memory block was found, the return value will be NULL.  */
    return(best_memory_block);        
 800f9cc:	68bb      	ldr	r3, [r7, #8]
}                                
 800f9ce:	4618      	mov	r0, r3
 800f9d0:	3714      	adds	r7, #20
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d8:	4770      	bx	lr
 800f9da:	bf00      	nop
 800f9dc:	20011fc8 	.word	0x20011fc8

0800f9e0 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 800f9e0:	b480      	push	{r7}
 800f9e2:	b087      	sub	sp, #28
 800f9e4:	af00      	add	r7, sp, #0
 800f9e6:	60f8      	str	r0, [r7, #12]
 800f9e8:	460b      	mov	r3, r1
 800f9ea:	607a      	str	r2, [r7, #4]
 800f9ec:	72fb      	strb	r3, [r7, #11]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 800f9ee:	68fb      	ldr	r3, [r7, #12]
 800f9f0:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 800f9f2:	e004      	b.n	800f9fe <_ux_utility_memory_set+0x1e>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 800f9f4:	697b      	ldr	r3, [r7, #20]
 800f9f6:	1c5a      	adds	r2, r3, #1
 800f9f8:	617a      	str	r2, [r7, #20]
 800f9fa:	7afa      	ldrb	r2, [r7, #11]
 800f9fc:	701a      	strb	r2, [r3, #0]
    while(length--)
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	1e5a      	subs	r2, r3, #1
 800fa02:	607a      	str	r2, [r7, #4]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d1f5      	bne.n	800f9f4 <_ux_utility_memory_set+0x14>
    }

    /* Return to caller.  */
    return; 
 800fa08:	bf00      	nop
}
 800fa0a:	371c      	adds	r7, #28
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa12:	4770      	bx	lr

0800fa14 <_ux_utility_mutex_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_mutex_create(UX_MUTEX *mutex, CHAR *mutex_name)
{
 800fa14:	b580      	push	{r7, lr}
 800fa16:	b084      	sub	sp, #16
 800fa18:	af00      	add	r7, sp, #0
 800fa1a:	6078      	str	r0, [r7, #4]
 800fa1c:	6039      	str	r1, [r7, #0]

UINT    status;


    /* Call ThreadX to create the Mutex object.  */
    status =  tx_mutex_create(mutex, (CHAR *) mutex_name, TX_NO_INHERIT);   
 800fa1e:	2334      	movs	r3, #52	@ 0x34
 800fa20:	2200      	movs	r2, #0
 800fa22:	6839      	ldr	r1, [r7, #0]
 800fa24:	6878      	ldr	r0, [r7, #4]
 800fa26:	f7fc fe7b 	bl	800c720 <_txe_mutex_create>
 800fa2a:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d004      	beq.n	800fa3c <_ux_utility_mutex_create+0x28>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 800fa32:	68fa      	ldr	r2, [r7, #12]
 800fa34:	2108      	movs	r1, #8
 800fa36:	2002      	movs	r0, #2
 800fa38:	f7ff fc52 	bl	800f2e0 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MUTEX_ERROR, mutex, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 800fa3c:	68fb      	ldr	r3, [r7, #12]
}
 800fa3e:	4618      	mov	r0, r3
 800fa40:	3710      	adds	r7, #16
 800fa42:	46bd      	mov	sp, r7
 800fa44:	bd80      	pop	{r7, pc}

0800fa46 <_ux_utility_mutex_off>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_off(UX_MUTEX *mutex)
{
 800fa46:	b580      	push	{r7, lr}
 800fa48:	b082      	sub	sp, #8
 800fa4a:	af00      	add	r7, sp, #0
 800fa4c:	6078      	str	r0, [r7, #4]

    /* Call ThreadX to release protection.  */
    tx_mutex_put(mutex);
 800fa4e:	6878      	ldr	r0, [r7, #4]
 800fa50:	f7fc ff5e 	bl	800c910 <_txe_mutex_put>

    /* Return to caller.  */
    return;
 800fa54:	bf00      	nop
}
 800fa56:	3708      	adds	r7, #8
 800fa58:	46bd      	mov	sp, r7
 800fa5a:	bd80      	pop	{r7, pc}

0800fa5c <_ux_utility_mutex_on>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_on(UX_MUTEX *mutex)
{
 800fa5c:	b580      	push	{r7, lr}
 800fa5e:	b084      	sub	sp, #16
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to get system mutex.  */
    status =  tx_mutex_get(mutex, TX_WAIT_FOREVER);
 800fa64:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800fa68:	6878      	ldr	r0, [r7, #4]
 800fa6a:	f7fc fef7 	bl	800c85c <_txe_mutex_get>
 800fa6e:	60f8      	str	r0, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d005      	beq.n	800fa82 <_ux_utility_mutex_on+0x26>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 800fa76:	68fa      	ldr	r2, [r7, #12]
 800fa78:	2108      	movs	r1, #8
 800fa7a:	2002      	movs	r0, #2
 800fa7c:	f7ff fc30 	bl	800f2e0 <_ux_system_error_handler>
    }

    /* Return to caller.  */
    return;
 800fa80:	bf00      	nop
 800fa82:	bf00      	nop
}
 800fa84:	3710      	adds	r7, #16
 800fa86:	46bd      	mov	sp, r7
 800fa88:	bd80      	pop	{r7, pc}

0800fa8a <_ux_utility_semaphore_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_create(UX_SEMAPHORE *semaphore, CHAR *semaphore_name, UINT initial_count)
{
 800fa8a:	b580      	push	{r7, lr}
 800fa8c:	b086      	sub	sp, #24
 800fa8e:	af00      	add	r7, sp, #0
 800fa90:	60f8      	str	r0, [r7, #12]
 800fa92:	60b9      	str	r1, [r7, #8]
 800fa94:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to create the semaphore.  */
    status =  tx_semaphore_create(semaphore, (CHAR *) semaphore_name, initial_count);
 800fa96:	231c      	movs	r3, #28
 800fa98:	687a      	ldr	r2, [r7, #4]
 800fa9a:	68b9      	ldr	r1, [r7, #8]
 800fa9c:	68f8      	ldr	r0, [r7, #12]
 800fa9e:	f7fd f8b5 	bl	800cc0c <_txe_semaphore_create>
 800faa2:	6178      	str	r0, [r7, #20]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 800faa4:	697b      	ldr	r3, [r7, #20]
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d004      	beq.n	800fab4 <_ux_utility_semaphore_create+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 800faaa:	697a      	ldr	r2, [r7, #20]
 800faac:	2108      	movs	r1, #8
 800faae:	2002      	movs	r0, #2
 800fab0:	f7ff fc16 	bl	800f2e0 <_ux_system_error_handler>
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_SEMAPHORE_ERROR, semaphore, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 800fab4:	697b      	ldr	r3, [r7, #20]
}
 800fab6:	4618      	mov	r0, r3
 800fab8:	3718      	adds	r7, #24
 800faba:	46bd      	mov	sp, r7
 800fabc:	bd80      	pop	{r7, pc}

0800fabe <_ux_utility_semaphore_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_delete(UX_SEMAPHORE *semaphore)
{
 800fabe:	b580      	push	{r7, lr}
 800fac0:	b084      	sub	sp, #16
 800fac2:	af00      	add	r7, sp, #0
 800fac4:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX Semaphore delete function.  */
    status =  tx_semaphore_delete(semaphore);
 800fac6:	6878      	ldr	r0, [r7, #4]
 800fac8:	f7fd f936 	bl	800cd38 <_txe_semaphore_delete>
 800facc:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800face:	68fb      	ldr	r3, [r7, #12]
}
 800fad0:	4618      	mov	r0, r3
 800fad2:	3710      	adds	r7, #16
 800fad4:	46bd      	mov	sp, r7
 800fad6:	bd80      	pop	{r7, pc}

0800fad8 <_ux_utility_semaphore_get>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_get(UX_SEMAPHORE *semaphore, ULONG semaphore_signal)
{
 800fad8:	b580      	push	{r7, lr}
 800fada:	b092      	sub	sp, #72	@ 0x48
 800fadc:	af06      	add	r7, sp, #24
 800fade:	6078      	str	r0, [r7, #4]
 800fae0:	6039      	str	r1, [r7, #0]
ULONG       time_slice;
UX_THREAD   *next_thread;
UX_THREAD   *suspended_thread;

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 800fae2:	f7fb fb77 	bl	800b1d4 <_tx_thread_identify>
 800fae6:	62f8      	str	r0, [r7, #44]	@ 0x2c

    /* Retrieve information about the previously created thread "my_thread." */
    tx_thread_info_get(my_thread, &name, &state, &run_count,
 800fae8:	f107 001c 	add.w	r0, r7, #28
 800faec:	f107 0220 	add.w	r2, r7, #32
 800faf0:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800faf4:	f107 0308 	add.w	r3, r7, #8
 800faf8:	9304      	str	r3, [sp, #16]
 800fafa:	f107 030c 	add.w	r3, r7, #12
 800fafe:	9303      	str	r3, [sp, #12]
 800fb00:	f107 0310 	add.w	r3, r7, #16
 800fb04:	9302      	str	r3, [sp, #8]
 800fb06:	f107 0314 	add.w	r3, r7, #20
 800fb0a:	9301      	str	r3, [sp, #4]
 800fb0c:	f107 0318 	add.w	r3, r7, #24
 800fb10:	9300      	str	r3, [sp, #0]
 800fb12:	4603      	mov	r3, r0
 800fb14:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fb16:	f7fd facb 	bl	800d0b0 <_txe_thread_info_get>
                       &priority, &preemption_threshold,
                       &time_slice, &next_thread,&suspended_thread);

    /* Is this the lowest priority thread in the system trying to use TX services ? */
    if (priority > _ux_system -> ux_system_thread_lowest_priority)
 800fb1a:	4b0a      	ldr	r3, [pc, #40]	@ (800fb44 <_ux_utility_semaphore_get+0x6c>)
 800fb1c:	681b      	ldr	r3, [r3, #0]
 800fb1e:	699a      	ldr	r2, [r3, #24]
 800fb20:	69bb      	ldr	r3, [r7, #24]
 800fb22:	429a      	cmp	r2, r3
 800fb24:	d203      	bcs.n	800fb2e <_ux_utility_semaphore_get+0x56>
    {

        /* We need to remember this thread priority.  */
        _ux_system -> ux_system_thread_lowest_priority = priority;
 800fb26:	4b07      	ldr	r3, [pc, #28]	@ (800fb44 <_ux_utility_semaphore_get+0x6c>)
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	69ba      	ldr	r2, [r7, #24]
 800fb2c:	619a      	str	r2, [r3, #24]
        
    }

    /* Get ThreadX semaphore instance.  */
    status =  tx_semaphore_get(semaphore, semaphore_signal);
 800fb2e:	6839      	ldr	r1, [r7, #0]
 800fb30:	6878      	ldr	r0, [r7, #4]
 800fb32:	f7fd f93f 	bl	800cdb4 <_txe_semaphore_get>
 800fb36:	62b8      	str	r0, [r7, #40]	@ 0x28

    /* Return completion status.  */
    return(status);
 800fb38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	3730      	adds	r7, #48	@ 0x30
 800fb3e:	46bd      	mov	sp, r7
 800fb40:	bd80      	pop	{r7, pc}
 800fb42:	bf00      	nop
 800fb44:	20011fc8 	.word	0x20011fc8

0800fb48 <_ux_utility_semaphore_put>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	b084      	sub	sp, #16
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 800fb50:	6878      	ldr	r0, [r7, #4]
 800fb52:	f7fd f971 	bl	800ce38 <_txe_semaphore_put>
 800fb56:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800fb58:	68fb      	ldr	r3, [r7, #12]
}
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	3710      	adds	r7, #16
 800fb5e:	46bd      	mov	sp, r7
 800fb60:	bd80      	pop	{r7, pc}

0800fb62 <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 800fb62:	b480      	push	{r7}
 800fb64:	b085      	sub	sp, #20
 800fb66:	af00      	add	r7, sp, #0
 800fb68:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	1c5a      	adds	r2, r3, #1
 800fb6e:	607a      	str	r2, [r7, #4]
 800fb70:	781b      	ldrb	r3, [r3, #0]
 800fb72:	81fb      	strh	r3, [r7, #14]
    value |=  (USHORT)(*address << 8);
 800fb74:	687b      	ldr	r3, [r7, #4]
 800fb76:	781b      	ldrb	r3, [r3, #0]
 800fb78:	021b      	lsls	r3, r3, #8
 800fb7a:	b29a      	uxth	r2, r3
 800fb7c:	89fb      	ldrh	r3, [r7, #14]
 800fb7e:	4313      	orrs	r3, r2
 800fb80:	81fb      	strh	r3, [r7, #14]

    /* Return to caller.  */
    return((ULONG) value);
 800fb82:	89fb      	ldrh	r3, [r7, #14]
}
 800fb84:	4618      	mov	r0, r3
 800fb86:	3714      	adds	r7, #20
 800fb88:	46bd      	mov	sp, r7
 800fb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb8e:	4770      	bx	lr

0800fb90 <_ux_utility_short_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG   _ux_utility_short_get_big_endian(UCHAR * address)
{
 800fb90:	b480      	push	{r7}
 800fb92:	b085      	sub	sp, #20
 800fb94:	af00      	add	r7, sp, #0
 800fb96:	6078      	str	r0, [r7, #4]

USHORT  value;

    /* We read a byte at a time from the address.  */
    value =  (USHORT)((*address++) << 8);
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	1c5a      	adds	r2, r3, #1
 800fb9c:	607a      	str	r2, [r7, #4]
 800fb9e:	781b      	ldrb	r3, [r3, #0]
 800fba0:	021b      	lsls	r3, r3, #8
 800fba2:	81fb      	strh	r3, [r7, #14]
    value =  (USHORT)(value | *address);
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	781b      	ldrb	r3, [r3, #0]
 800fba8:	461a      	mov	r2, r3
 800fbaa:	89fb      	ldrh	r3, [r7, #14]
 800fbac:	4313      	orrs	r3, r2
 800fbae:	81fb      	strh	r3, [r7, #14]

    /* Return 16-bit value.  */
    return((ULONG) value);
 800fbb0:	89fb      	ldrh	r3, [r7, #14]
}
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	3714      	adds	r7, #20
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbbc:	4770      	bx	lr

0800fbbe <_ux_utility_short_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_short_put(UCHAR * address, USHORT value)
{
 800fbbe:	b480      	push	{r7}
 800fbc0:	b083      	sub	sp, #12
 800fbc2:	af00      	add	r7, sp, #0
 800fbc4:	6078      	str	r0, [r7, #4]
 800fbc6:	460b      	mov	r3, r1
 800fbc8:	807b      	strh	r3, [r7, #2]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address */
    *address++ =  (UCHAR) (value & 0xff);
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	1c5a      	adds	r2, r3, #1
 800fbce:	607a      	str	r2, [r7, #4]
 800fbd0:	887a      	ldrh	r2, [r7, #2]
 800fbd2:	b2d2      	uxtb	r2, r2
 800fbd4:	701a      	strb	r2, [r3, #0]
    *address = (UCHAR) ((value >> 8) & 0xff);
 800fbd6:	887b      	ldrh	r3, [r7, #2]
 800fbd8:	0a1b      	lsrs	r3, r3, #8
 800fbda:	b29b      	uxth	r3, r3
 800fbdc:	b2da      	uxtb	r2, r3
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 800fbe2:	bf00      	nop
}
 800fbe4:	370c      	adds	r7, #12
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbec:	4770      	bx	lr

0800fbee <_ux_utility_string_length_check>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 800fbee:	b580      	push	{r7, lr}
 800fbf0:	b086      	sub	sp, #24
 800fbf2:	af00      	add	r7, sp, #0
 800fbf4:	60f8      	str	r0, [r7, #12]
 800fbf6:	60b9      	str	r1, [r7, #8]
 800fbf8:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d101      	bne.n	800fc04 <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 800fc00:	23ff      	movs	r3, #255	@ 0xff
 800fc02:	e01d      	b.n	800fc40 <_ux_utility_string_length_check+0x52>

    string_length = 0;
 800fc04:	2300      	movs	r3, #0
 800fc06:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 800fc08:	68fa      	ldr	r2, [r7, #12]
 800fc0a:	697b      	ldr	r3, [r7, #20]
 800fc0c:	4413      	add	r3, r2
 800fc0e:	781b      	ldrb	r3, [r3, #0]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d00d      	beq.n	800fc30 <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 800fc14:	697b      	ldr	r3, [r7, #20]
 800fc16:	3301      	adds	r3, #1
 800fc18:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 800fc1a:	697a      	ldr	r2, [r7, #20]
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	429a      	cmp	r2, r3
 800fc20:	d9f2      	bls.n	800fc08 <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 800fc22:	22ff      	movs	r2, #255	@ 0xff
 800fc24:	2108      	movs	r1, #8
 800fc26:	2002      	movs	r0, #2
 800fc28:	f7ff fb5a 	bl	800f2e0 <_ux_system_error_handler>

            return(UX_ERROR);
 800fc2c:	23ff      	movs	r3, #255	@ 0xff
 800fc2e:	e007      	b.n	800fc40 <_ux_utility_string_length_check+0x52>
            break;
 800fc30:	bf00      	nop
        }
    }

    if (string_length_ptr)
 800fc32:	68bb      	ldr	r3, [r7, #8]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d002      	beq.n	800fc3e <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 800fc38:	68bb      	ldr	r3, [r7, #8]
 800fc3a:	697a      	ldr	r2, [r7, #20]
 800fc3c:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 800fc3e:	2300      	movs	r3, #0
}
 800fc40:	4618      	mov	r0, r3
 800fc42:	3718      	adds	r7, #24
 800fc44:	46bd      	mov	sp, r7
 800fc46:	bd80      	pop	{r7, pc}

0800fc48 <_ux_utility_string_length_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_string_length_get(UCHAR *string)
{
 800fc48:	b480      	push	{r7}
 800fc4a:	b085      	sub	sp, #20
 800fc4c:	af00      	add	r7, sp, #0
 800fc4e:	6078      	str	r0, [r7, #4]

ULONG       length =  0;
 800fc50:	2300      	movs	r3, #0
 800fc52:	60fb      	str	r3, [r7, #12]

    /* Loop to find the length of the string.  */
    length =  0;
 800fc54:	2300      	movs	r3, #0
 800fc56:	60fb      	str	r3, [r7, #12]
    while (string[length])
 800fc58:	e002      	b.n	800fc60 <_ux_utility_string_length_get+0x18>
    {

        /* Move to next position.  */
        length++;
 800fc5a:	68fb      	ldr	r3, [r7, #12]
 800fc5c:	3301      	adds	r3, #1
 800fc5e:	60fb      	str	r3, [r7, #12]
    while (string[length])
 800fc60:	687a      	ldr	r2, [r7, #4]
 800fc62:	68fb      	ldr	r3, [r7, #12]
 800fc64:	4413      	add	r3, r2
 800fc66:	781b      	ldrb	r3, [r3, #0]
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d1f6      	bne.n	800fc5a <_ux_utility_string_length_get+0x12>
    }

    /* Return length to caller.  */
    return(length); 
 800fc6c:	68fb      	ldr	r3, [r7, #12]
}
 800fc6e:	4618      	mov	r0, r3
 800fc70:	3714      	adds	r7, #20
 800fc72:	46bd      	mov	sp, r7
 800fc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc78:	4770      	bx	lr

0800fc7a <_ux_utility_thread_create>:
UINT  _ux_utility_thread_create(UX_THREAD *thread_ptr, CHAR *name, 
                VOID (*entry_function)(ULONG), ULONG entry_input,
                VOID *stack_start, ULONG stack_size, 
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start)
{
 800fc7a:	b580      	push	{r7, lr}
 800fc7c:	b08e      	sub	sp, #56	@ 0x38
 800fc7e:	af08      	add	r7, sp, #32
 800fc80:	60f8      	str	r0, [r7, #12]
 800fc82:	60b9      	str	r1, [r7, #8]
 800fc84:	607a      	str	r2, [r7, #4]
 800fc86:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Call ThreadX to create USBX thread.  */
    status =  tx_thread_create(thread_ptr,name,entry_function,entry_input,
 800fc88:	23b0      	movs	r3, #176	@ 0xb0
 800fc8a:	9306      	str	r3, [sp, #24]
 800fc8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc8e:	9305      	str	r3, [sp, #20]
 800fc90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc92:	9304      	str	r3, [sp, #16]
 800fc94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc96:	9303      	str	r3, [sp, #12]
 800fc98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc9a:	9302      	str	r3, [sp, #8]
 800fc9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc9e:	9301      	str	r3, [sp, #4]
 800fca0:	6a3b      	ldr	r3, [r7, #32]
 800fca2:	9300      	str	r3, [sp, #0]
 800fca4:	683b      	ldr	r3, [r7, #0]
 800fca6:	687a      	ldr	r2, [r7, #4]
 800fca8:	68b9      	ldr	r1, [r7, #8]
 800fcaa:	68f8      	ldr	r0, [r7, #12]
 800fcac:	f7fd f8e2 	bl	800ce74 <_txe_thread_create>
 800fcb0:	6178      	str	r0, [r7, #20]
                    stack_start,stack_size, priority,preempt_threshold,time_slice,auto_start);

    /* Check for status.  */
    if (status != UX_SUCCESS)
 800fcb2:	697b      	ldr	r3, [r7, #20]
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d004      	beq.n	800fcc2 <_ux_utility_thread_create+0x48>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 800fcb8:	697a      	ldr	r2, [r7, #20]
 800fcba:	2108      	movs	r1, #8
 800fcbc:	2002      	movs	r0, #2
 800fcbe:	f7ff fb0f 	bl	800f2e0 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_THREAD_ERROR, thread_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 800fcc2:	697b      	ldr	r3, [r7, #20]
}
 800fcc4:	4618      	mov	r0, r3
 800fcc6:	3718      	adds	r7, #24
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	bd80      	pop	{r7, pc}

0800fccc <_ux_utility_thread_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_delete(UX_THREAD *thread_ptr)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b084      	sub	sp, #16
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to terminate the USBX thread.  */
    tx_thread_terminate(thread_ptr);
 800fcd4:	6878      	ldr	r0, [r7, #4]
 800fcd6:	f7fd fa71 	bl	800d1bc <_txe_thread_terminate>

    /* Call ThreadX to delete the USBX thread.  */
    status =  tx_thread_delete(thread_ptr);
 800fcda:	6878      	ldr	r0, [r7, #4]
 800fcdc:	f7fd f9bc 	bl	800d058 <_txe_thread_delete>
 800fce0:	60f8      	str	r0, [r7, #12]

    /* Return completion status.  */
    return(status);
 800fce2:	68fb      	ldr	r3, [r7, #12]
}
 800fce4:	4618      	mov	r0, r3
 800fce6:	3710      	adds	r7, #16
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}

0800fcec <_ux_utility_thread_identify>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_THREAD *_ux_utility_thread_identify(VOID)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b082      	sub	sp, #8
 800fcf0:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800fcf2:	f3ef 8305 	mrs	r3, IPSR
 800fcf6:	607b      	str	r3, [r7, #4]
    return(ipsr_value);
 800fcf8:	687a      	ldr	r2, [r7, #4]


    /* If we're under interrupt, the thread returned by tx_thread_identify
        is the thread running prior to the ISR. Instead, we set it to null.  */
    return(UX_THREAD_GET_SYSTEM_STATE() ? UX_NULL : tx_thread_identify());
 800fcfa:	4b07      	ldr	r3, [pc, #28]	@ (800fd18 <_ux_utility_thread_identify+0x2c>)
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	4313      	orrs	r3, r2
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d103      	bne.n	800fd0c <_ux_utility_thread_identify+0x20>
 800fd04:	f7fb fa66 	bl	800b1d4 <_tx_thread_identify>
 800fd08:	4603      	mov	r3, r0
 800fd0a:	e000      	b.n	800fd0e <_ux_utility_thread_identify+0x22>
 800fd0c:	2300      	movs	r3, #0
}
 800fd0e:	4618      	mov	r0, r3
 800fd10:	3708      	adds	r7, #8
 800fd12:	46bd      	mov	sp, r7
 800fd14:	bd80      	pop	{r7, pc}
 800fd16:	bf00      	nop
 800fd18:	2000000c 	.word	0x2000000c

0800fd1c <_ux_utility_thread_relinquish>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_thread_relinquish(VOID)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	af00      	add	r7, sp, #0

    /* Call ThreadX to relinquish a USBX thread.  */
    tx_thread_relinquish();
 800fd20:	f7fd fa30 	bl	800d184 <_txe_thread_relinquish>

}
 800fd24:	bf00      	nop
 800fd26:	bd80      	pop	{r7, pc}

0800fd28 <_ux_utility_thread_schedule_other>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_schedule_other(UINT caller_priority)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b086      	sub	sp, #24
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
UX_THREAD   *my_thread;

    UX_PARAMETER_NOT_USED(caller_priority);

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 800fd30:	f7fb fa50 	bl	800b1d4 <_tx_thread_identify>
 800fd34:	6138      	str	r0, [r7, #16]

    /* Call ThreadX to change thread priority .  */
    status =  tx_thread_priority_change(my_thread, _ux_system -> ux_system_thread_lowest_priority, &old_priority);
 800fd36:	4b0e      	ldr	r3, [pc, #56]	@ (800fd70 <_ux_utility_thread_schedule_other+0x48>)
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	699b      	ldr	r3, [r3, #24]
 800fd3c:	f107 020c 	add.w	r2, r7, #12
 800fd40:	4619      	mov	r1, r3
 800fd42:	6938      	ldr	r0, [r7, #16]
 800fd44:	f7fd f9e2 	bl	800d10c <_txe_thread_priority_change>
 800fd48:	6178      	str	r0, [r7, #20]
    
    /* Check for error.  */
    if (status == TX_SUCCESS)
 800fd4a:	697b      	ldr	r3, [r7, #20]
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d109      	bne.n	800fd64 <_ux_utility_thread_schedule_other+0x3c>
    {
    
        /* Wait until all other threads passed into the scheduler. */
        _ux_utility_thread_relinquish();
 800fd50:	f7ff ffe4 	bl	800fd1c <_ux_utility_thread_relinquish>
    
        /* And now return the priority of the thread to normal.  */
        status =  tx_thread_priority_change(my_thread, old_priority, &old_priority);
 800fd54:	68fb      	ldr	r3, [r7, #12]
 800fd56:	f107 020c 	add.w	r2, r7, #12
 800fd5a:	4619      	mov	r1, r3
 800fd5c:	6938      	ldr	r0, [r7, #16]
 800fd5e:	f7fd f9d5 	bl	800d10c <_txe_thread_priority_change>
 800fd62:	6178      	str	r0, [r7, #20]
        
    }

    /* Return completion status.  */
    return(status);
 800fd64:	697b      	ldr	r3, [r7, #20]
}
 800fd66:	4618      	mov	r0, r3
 800fd68:	3718      	adds	r7, #24
 800fd6a:	46bd      	mov	sp, r7
 800fd6c:	bd80      	pop	{r7, pc}
 800fd6e:	bf00      	nop
 800fd70:	20011fc8 	.word	0x20011fc8

0800fd74 <_ux_host_class_printer_activate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_activate(UX_HOST_CLASS_COMMAND *command)
{
 800fd74:	b580      	push	{r7, lr}
 800fd76:	b086      	sub	sp, #24
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	6078      	str	r0, [r7, #4]
#endif


    /* The printer is always activated by the interface descriptor and not the
       device descriptor.  */
    interface =  (UX_INTERFACE *) command -> ux_host_class_command_container;
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	685b      	ldr	r3, [r3, #4]
 800fd80:	613b      	str	r3, [r7, #16]

    /* Obtain memory for this class instance.  */
    printer =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HOST_CLASS_PRINTER));
 800fd82:	2278      	movs	r2, #120	@ 0x78
 800fd84:	2100      	movs	r1, #0
 800fd86:	2000      	movs	r0, #0
 800fd88:	f7ff fc06 	bl	800f598 <_ux_utility_memory_allocate>
 800fd8c:	60f8      	str	r0, [r7, #12]
    if (printer == UX_NULL)
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d101      	bne.n	800fd98 <_ux_host_class_printer_activate+0x24>
        return(UX_MEMORY_INSUFFICIENT);
 800fd94:	2312      	movs	r3, #18
 800fd96:	e05a      	b.n	800fe4e <_ux_host_class_printer_activate+0xda>

    /* Store the class container into this instance.  */
    printer -> ux_host_class_printer_class =  command -> ux_host_class_command_class_ptr;
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	605a      	str	r2, [r3, #4]

    /* Store the interface container into the printer class instance.  */
    printer -> ux_host_class_printer_interface =  interface;
 800fda0:	68fb      	ldr	r3, [r7, #12]
 800fda2:	693a      	ldr	r2, [r7, #16]
 800fda4:	60da      	str	r2, [r3, #12]

    /* Store the device container into the printer class instance.  */
    printer -> ux_host_class_printer_device =  interface -> ux_interface_configuration -> ux_configuration_device;
 800fda6:	693b      	ldr	r3, [r7, #16]
 800fda8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fdaa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	609a      	str	r2, [r3, #8]

    /* This instance of the device must also be stored in the interface container.  */
    interface -> ux_interface_class_instance =  (VOID *) printer;
 800fdb0:	693b      	ldr	r3, [r7, #16]
 800fdb2:	68fa      	ldr	r2, [r7, #12]
 800fdb4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Create this class instance.  */
    _ux_host_stack_class_instance_create(printer -> ux_host_class_printer_class, (VOID *) printer);
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	685b      	ldr	r3, [r3, #4]
 800fdba:	68f9      	ldr	r1, [r7, #12]
 800fdbc:	4618      	mov	r0, r3
 800fdbe:	f7fd fd65 	bl	800d88c <_ux_host_stack_class_instance_create>
    printer -> ux_host_class_printer_state = UX_HOST_CLASS_INSTANCE_MOUNTING;
    return(UX_SUCCESS);
#else

    /* Configure the printer.  */
    status =  _ux_host_class_printer_configure(printer);
 800fdc2:	68f8      	ldr	r0, [r7, #12]
 800fdc4:	f000 f84c 	bl	800fe60 <_ux_host_class_printer_configure>
 800fdc8:	6178      	str	r0, [r7, #20]

    /* Get the printer endpoint(s). We may need to search for Bulk Out and Bulk In endpoints.  */
    if (status == UX_SUCCESS)
 800fdca:	697b      	ldr	r3, [r7, #20]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d103      	bne.n	800fdd8 <_ux_host_class_printer_activate+0x64>
        status =  _ux_host_class_printer_endpoints_get(printer);
 800fdd0:	68f8      	ldr	r0, [r7, #12]
 800fdd2:	f000 f8e7 	bl	800ffa4 <_ux_host_class_printer_endpoints_get>
 800fdd6:	6178      	str	r0, [r7, #20]

    /* Get the name of the printer from the 1284 descriptor.  */
    if (status == UX_SUCCESS)
 800fdd8:	697b      	ldr	r3, [r7, #20]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d103      	bne.n	800fde6 <_ux_host_class_printer_activate+0x72>
        status =  _ux_host_class_printer_name_get(printer);
 800fdde:	68f8      	ldr	r0, [r7, #12]
 800fde0:	f000 fa08 	bl	80101f4 <_ux_host_class_printer_name_get>
 800fde4:	6178      	str	r0, [r7, #20]

    /* Create the semaphore to protect 2 threads from accessing the same printer instance.  */
    if (status == UX_SUCCESS)
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	2b00      	cmp	r3, #0
 800fdea:	d10c      	bne.n	800fe06 <_ux_host_class_printer_activate+0x92>
    {
        status =  _ux_host_semaphore_create(&printer -> ux_host_class_printer_semaphore, "ux_host_class_printer_semaphore", 1);
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	335c      	adds	r3, #92	@ 0x5c
 800fdf0:	2201      	movs	r2, #1
 800fdf2:	4919      	ldr	r1, [pc, #100]	@ (800fe58 <_ux_host_class_printer_activate+0xe4>)
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	f7ff fe48 	bl	800fa8a <_ux_utility_semaphore_create>
 800fdfa:	6178      	str	r0, [r7, #20]
        if (status != UX_SUCCESS)
 800fdfc:	697b      	ldr	r3, [r7, #20]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d001      	beq.n	800fe06 <_ux_host_class_printer_activate+0x92>
            status = UX_SEMAPHORE_ERROR;
 800fe02:	2315      	movs	r3, #21
 800fe04:	617b      	str	r3, [r7, #20]
    }

    /* Success things.  */
    if (status == UX_SUCCESS)
 800fe06:	697b      	ldr	r3, [r7, #20]
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d113      	bne.n	800fe34 <_ux_host_class_printer_activate+0xc0>
    {

        /* Mark the printer as live now.  */
        printer -> ux_host_class_printer_state =  UX_HOST_CLASS_INSTANCE_LIVE;
 800fe0c:	68fb      	ldr	r3, [r7, #12]
 800fe0e:	2201      	movs	r2, #1
 800fe10:	619a      	str	r2, [r3, #24]

        /* If all is fine and the device is mounted, we may need to inform the application
        if a function has been programmed in the system structure.  */
        if (_ux_system_host -> ux_system_host_change_function != UX_NULL)
 800fe12:	4b12      	ldr	r3, [pc, #72]	@ (800fe5c <_ux_host_class_printer_activate+0xe8>)
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d008      	beq.n	800fe30 <_ux_host_class_printer_activate+0xbc>
        {

            /* Call system change function.  */
            _ux_system_host ->  ux_system_host_change_function(UX_DEVICE_INSERTION, printer -> ux_host_class_printer_class, (VOID *) printer);
 800fe1e:	4b0f      	ldr	r3, [pc, #60]	@ (800fe5c <_ux_host_class_printer_activate+0xe8>)
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800fe26:	68fa      	ldr	r2, [r7, #12]
 800fe28:	6851      	ldr	r1, [r2, #4]
 800fe2a:	68fa      	ldr	r2, [r7, #12]
 800fe2c:	2001      	movs	r0, #1
 800fe2e:	4798      	blx	r3

        /* If trace is enabled, register this object.  */
        UX_TRACE_OBJECT_REGISTER(UX_TRACE_HOST_OBJECT_TYPE_INTERFACE, printer, 0, 0, 0)

        /* Return success.  */
        return(UX_SUCCESS);
 800fe30:	2300      	movs	r3, #0
 800fe32:	e00c      	b.n	800fe4e <_ux_host_class_printer_activate+0xda>
    }

    /* On error, free resources.  */
    _ux_host_stack_class_instance_destroy(printer -> ux_host_class_printer_class, (VOID *) printer);
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	685b      	ldr	r3, [r3, #4]
 800fe38:	68f9      	ldr	r1, [r7, #12]
 800fe3a:	4618      	mov	r0, r3
 800fe3c:	f7fd fd47 	bl	800d8ce <_ux_host_stack_class_instance_destroy>
    interface -> ux_interface_class_instance = UX_NULL;
 800fe40:	693b      	ldr	r3, [r7, #16]
 800fe42:	2200      	movs	r2, #0
 800fe44:	635a      	str	r2, [r3, #52]	@ 0x34
    _ux_utility_memory_free(printer);
 800fe46:	68f8      	ldr	r0, [r7, #12]
 800fe48:	f7ff fcec 	bl	800f824 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 800fe4c:	697b      	ldr	r3, [r7, #20]

#endif
}
 800fe4e:	4618      	mov	r0, r3
 800fe50:	3718      	adds	r7, #24
 800fe52:	46bd      	mov	sp, r7
 800fe54:	bd80      	pop	{r7, pc}
 800fe56:	bf00      	nop
 800fe58:	08013b90 	.word	0x08013b90
 800fe5c:	20011fc4 	.word	0x20011fc4

0800fe60 <_ux_host_class_printer_configure>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_configure(UX_HOST_CLASS_PRINTER *printer)
{
 800fe60:	b580      	push	{r7, lr}
 800fe62:	b086      	sub	sp, #24
 800fe64:	af00      	add	r7, sp, #0
 800fe66:	6078      	str	r0, [r7, #4]
#endif


    /* If the device has been configured already, we don't need to do it
       again. */
    if (printer -> ux_host_class_printer_device -> ux_device_state == UX_DEVICE_CONFIGURED)
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	689b      	ldr	r3, [r3, #8]
 800fe6c:	689b      	ldr	r3, [r3, #8]
 800fe6e:	2b03      	cmp	r3, #3
 800fe70:	d101      	bne.n	800fe76 <_ux_host_class_printer_configure+0x16>
        return(UX_SUCCESS);
 800fe72:	2300      	movs	r3, #0
 800fe74:	e044      	b.n	800ff00 <_ux_host_class_printer_configure+0xa0>

    /* A printer normally has one configuration. So retrieve the 1st configuration
       only.  */
    status =  _ux_host_stack_device_configuration_get(printer -> ux_host_class_printer_device, 0, &configuration);
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	689b      	ldr	r3, [r3, #8]
 800fe7a:	f107 020c 	add.w	r2, r7, #12
 800fe7e:	2100      	movs	r1, #0
 800fe80:	4618      	mov	r0, r3
 800fe82:	f7fe f84b 	bl	800df1c <_ux_host_stack_device_configuration_get>
 800fe86:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 800fe88:	697b      	ldr	r3, [r7, #20]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d006      	beq.n	800fe9c <_ux_host_class_printer_configure+0x3c>
    {
    
        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 800fe8e:	2251      	movs	r2, #81	@ 0x51
 800fe90:	2107      	movs	r1, #7
 800fe92:	2002      	movs	r0, #2
 800fe94:	f7ff fa24 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, printer -> ux_host_class_printer_device, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
        return(UX_CONFIGURATION_HANDLE_UNKNOWN);
 800fe98:	2351      	movs	r3, #81	@ 0x51
 800fe9a:	e031      	b.n	800ff00 <_ux_host_class_printer_configure+0xa0>
    }

#if UX_MAX_DEVICES > 1
    /* Check the printer power source and check the parent power source for 
       incompatible connections.  */
    if (printer -> ux_host_class_printer_device -> ux_device_power_source == UX_DEVICE_BUS_POWERED)
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	689b      	ldr	r3, [r3, #8]
 800fea0:	695b      	ldr	r3, [r3, #20]
 800fea2:	2b01      	cmp	r3, #1
 800fea4:	d112      	bne.n	800fecc <_ux_host_class_printer_configure+0x6c>
    {

        /* Get parent device pointer.  */
        parent_device =  printer -> ux_host_class_printer_device -> ux_device_parent;
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	689b      	ldr	r3, [r3, #8]
 800feaa:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800feae:	613b      	str	r3, [r7, #16]
        
        /* If the device is NULL, the parent is the root printer and we don't have to worry 
           if the parent is not the root printer, check for its power source.  */
        if ((parent_device != UX_NULL) && (parent_device -> ux_device_power_source == UX_DEVICE_BUS_POWERED))
 800feb0:	693b      	ldr	r3, [r7, #16]
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d00a      	beq.n	800fecc <_ux_host_class_printer_configure+0x6c>
 800feb6:	693b      	ldr	r3, [r7, #16]
 800feb8:	695b      	ldr	r3, [r3, #20]
 800feba:	2b01      	cmp	r3, #1
 800febc:	d106      	bne.n	800fecc <_ux_host_class_printer_configure+0x6c>
        {                        

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONNECTION_INCOMPATIBLE);
 800febe:	225a      	movs	r2, #90	@ 0x5a
 800fec0:	2107      	movs	r1, #7
 800fec2:	2002      	movs	r0, #2
 800fec4:	f7ff fa0c 	bl	800f2e0 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONNECTION_INCOMPATIBLE, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_CONNECTION_INCOMPATIBLE);
 800fec8:	235a      	movs	r3, #90	@ 0x5a
 800feca:	e019      	b.n	800ff00 <_ux_host_class_printer_configure+0xa0>
        }            
    }
#endif

    /* We have the valid configuration. Ask the USBX stack to set this configuration.  */        
    status =  _ux_host_stack_device_configuration_select(configuration);
 800fecc:	68fb      	ldr	r3, [r7, #12]
 800fece:	4618      	mov	r0, r3
 800fed0:	f7fe f858 	bl	800df84 <_ux_host_stack_device_configuration_select>
 800fed4:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 800fed6:	697b      	ldr	r3, [r7, #20]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d001      	beq.n	800fee0 <_ux_host_class_printer_configure+0x80>
        return(status);
 800fedc:	697b      	ldr	r3, [r7, #20]
 800fede:	e00f      	b.n	800ff00 <_ux_host_class_printer_configure+0xa0>

    /* If the operation went well, the printer default alternate setting for the printer interface is 
       active and the interrupt endpoint is now enabled. We have to memorize the first interface since 
       the interrupt endpoint is hooked to it. */
    status =  _ux_host_stack_configuration_interface_get(configuration, 0, 0, &printer -> ux_host_class_printer_interface);
 800fee0:	68f8      	ldr	r0, [r7, #12]
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	330c      	adds	r3, #12
 800fee6:	2200      	movs	r2, #0
 800fee8:	2100      	movs	r1, #0
 800feea:	f7fd fe9a 	bl	800dc22 <_ux_host_stack_configuration_interface_get>
 800feee:	6178      	str	r0, [r7, #20]
    if (status != UX_SUCCESS)
 800fef0:	697b      	ldr	r3, [r7, #20]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d003      	beq.n	800fefe <_ux_host_class_printer_configure+0x9e>
    {

        /* Store the instance in the interface container, this is for the USB stack
           when it needs to invoke the class.  */        
        printer -> ux_host_class_printer_interface -> ux_interface_class_instance =  (VOID *) printer;
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	68db      	ldr	r3, [r3, #12]
 800fefa:	687a      	ldr	r2, [r7, #4]
 800fefc:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    /* Return completion status.  */
    return(status);
 800fefe:	697b      	ldr	r3, [r7, #20]
}
 800ff00:	4618      	mov	r0, r3
 800ff02:	3718      	adds	r7, #24
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bd80      	pop	{r7, pc}

0800ff08 <_ux_host_class_printer_deactivate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_deactivate(UX_HOST_CLASS_COMMAND *command)
{
 800ff08:	b580      	push	{r7, lr}
 800ff0a:	b084      	sub	sp, #16
 800ff0c:	af00      	add	r7, sp, #0
 800ff0e:	6078      	str	r0, [r7, #4]
UINT                        status;
#endif


    /* Get the instance for this class.  */
    printer =  (UX_HOST_CLASS_PRINTER *) command -> ux_host_class_command_instance;
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	689b      	ldr	r3, [r3, #8]
 800ff14:	60fb      	str	r3, [r7, #12]

    /* The printer is being shut down.  */
    printer -> ux_host_class_printer_state =  UX_HOST_CLASS_INSTANCE_SHUTDOWN;
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	2202      	movs	r2, #2
 800ff1a:	619a      	str	r2, [r3, #24]

#if !defined(UX_HOST_STANDALONE)

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	335c      	adds	r3, #92	@ 0x5c
 800ff20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800ff24:	4618      	mov	r0, r3
 800ff26:	f7ff fdd7 	bl	800fad8 <_ux_utility_semaphore_get>
 800ff2a:	60b8      	str	r0, [r7, #8]
    if (status != UX_SUCCESS)
 800ff2c:	68bb      	ldr	r3, [r7, #8]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d001      	beq.n	800ff36 <_ux_host_class_printer_deactivate+0x2e>

        /* Return error.  */
        return(status);
 800ff32:	68bb      	ldr	r3, [r7, #8]
 800ff34:	e02f      	b.n	800ff96 <_ux_host_class_printer_deactivate+0x8e>
#endif

    /* We need to abort transactions on the bulk out pipe.  */
    _ux_host_stack_endpoint_transfer_abort(printer -> ux_host_class_printer_bulk_out_endpoint);
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	691b      	ldr	r3, [r3, #16]
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	f7fe fa9a 	bl	800e474 <_ux_host_stack_endpoint_transfer_abort>

    /* If the printer is bidirectional, we need to abort transactions on the bulk in pipe.  */
    if (printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL)
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	68db      	ldr	r3, [r3, #12]
 800ff44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff46:	2b02      	cmp	r3, #2
 800ff48:	d104      	bne.n	800ff54 <_ux_host_class_printer_deactivate+0x4c>
        _ux_host_stack_endpoint_transfer_abort(printer -> ux_host_class_printer_bulk_in_endpoint);
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	695b      	ldr	r3, [r3, #20]
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f7fe fa90 	bl	800e474 <_ux_host_stack_endpoint_transfer_abort>

#if !defined(UX_HOST_STANDALONE)

    /* The enumeration thread needs to sleep a while to allow the application or the class that may be using
       endpoints to exit properly.  */
    _ux_host_thread_schedule_other(UX_THREAD_PRIORITY_ENUM);
 800ff54:	2014      	movs	r0, #20
 800ff56:	f7ff fee7 	bl	800fd28 <_ux_utility_thread_schedule_other>
    if (printer -> ux_host_class_printer_allocated)
        _ux_utility_memory_free(printer -> ux_host_class_printer_allocated);
#endif

    /* Destroy the instance.  */
    _ux_host_stack_class_instance_destroy(printer -> ux_host_class_printer_class, (VOID *) printer);
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	685b      	ldr	r3, [r3, #4]
 800ff5e:	68f9      	ldr	r1, [r7, #12]
 800ff60:	4618      	mov	r0, r3
 800ff62:	f7fd fcb4 	bl	800d8ce <_ux_host_stack_class_instance_destroy>

#if !defined(UX_HOST_STANDALONE)

    /* Destroy the semaphore.  */
    _ux_host_semaphore_delete(&printer -> ux_host_class_printer_semaphore);
 800ff66:	68fb      	ldr	r3, [r7, #12]
 800ff68:	335c      	adds	r3, #92	@ 0x5c
 800ff6a:	4618      	mov	r0, r3
 800ff6c:	f7ff fda7 	bl	800fabe <_ux_utility_semaphore_delete>
#endif

    /* Before we free the device resources, we need to inform the application
        that the device is removed.  */
    if (_ux_system_host -> ux_system_host_change_function != UX_NULL)
 800ff70:	4b0b      	ldr	r3, [pc, #44]	@ (800ffa0 <_ux_host_class_printer_deactivate+0x98>)
 800ff72:	681b      	ldr	r3, [r3, #0]
 800ff74:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	d008      	beq.n	800ff8e <_ux_host_class_printer_deactivate+0x86>
    {

        /* Inform the application the device is removed.  */
        _ux_system_host -> ux_system_host_change_function(UX_DEVICE_REMOVAL, printer -> ux_host_class_printer_class, (VOID *) printer);
 800ff7c:	4b08      	ldr	r3, [pc, #32]	@ (800ffa0 <_ux_host_class_printer_deactivate+0x98>)
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	f8d3 31c8 	ldr.w	r3, [r3, #456]	@ 0x1c8
 800ff84:	68fa      	ldr	r2, [r7, #12]
 800ff86:	6851      	ldr	r1, [r2, #4]
 800ff88:	68fa      	ldr	r2, [r7, #12]
 800ff8a:	2002      	movs	r0, #2
 800ff8c:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(printer);

    /* Free the printer instance memory.  */
    _ux_utility_memory_free(printer);
 800ff8e:	68f8      	ldr	r0, [r7, #12]
 800ff90:	f7ff fc48 	bl	800f824 <_ux_utility_memory_free>

    /* Return successful status.  */
    return(UX_SUCCESS);
 800ff94:	2300      	movs	r3, #0
}
 800ff96:	4618      	mov	r0, r3
 800ff98:	3710      	adds	r7, #16
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}
 800ff9e:	bf00      	nop
 800ffa0:	20011fc4 	.word	0x20011fc4

0800ffa4 <_ux_host_class_printer_endpoints_get>:
/*                                            initialized timeout values, */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_endpoints_get(UX_HOST_CLASS_PRINTER *printer)
{
 800ffa4:	b580      	push	{r7, lr}
 800ffa6:	b086      	sub	sp, #24
 800ffa8:	af00      	add	r7, sp, #0
 800ffaa:	6078      	str	r0, [r7, #4]
UINT            endpoint_index;
UX_ENDPOINT     *endpoint;


    /* Search the bulk OUT endpoint. It is attached to the interface container.  */
    for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 800ffac:	2300      	movs	r3, #0
 800ffae:	617b      	str	r3, [r7, #20]
 800ffb0:	e025      	b.n	800fffe <_ux_host_class_printer_endpoints_get+0x5a>
                        endpoint_index++)
    {                        

        /* Get interface endpoint.  */
        status =  _ux_host_stack_interface_endpoint_get(printer -> ux_host_class_printer_interface, endpoint_index, &endpoint);
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	68db      	ldr	r3, [r3, #12]
 800ffb6:	f107 020c 	add.w	r2, r7, #12
 800ffba:	6979      	ldr	r1, [r7, #20]
 800ffbc:	4618      	mov	r0, r3
 800ffbe:	f7fe fc57 	bl	800e870 <_ux_host_stack_interface_endpoint_get>
 800ffc2:	6138      	str	r0, [r7, #16]

        /* Check the completion status.  */
        if (status == UX_SUCCESS)
 800ffc4:	693b      	ldr	r3, [r7, #16]
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	d116      	bne.n	800fff8 <_ux_host_class_printer_endpoints_get+0x54>
        {

            /* Check if endpoint is bulk and OUT.  */
            if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_OUT) &&
 800ffca:	68fb      	ldr	r3, [r7, #12]
 800ffcc:	695b      	ldr	r3, [r3, #20]
 800ffce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d110      	bne.n	800fff8 <_ux_host_class_printer_endpoints_get+0x54>
                ((endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT))
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	699b      	ldr	r3, [r3, #24]
 800ffda:	f003 0303 	and.w	r3, r3, #3
            if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_OUT) &&
 800ffde:	2b02      	cmp	r3, #2
 800ffe0:	d10a      	bne.n	800fff8 <_ux_host_class_printer_endpoints_get+0x54>
            {

                /* This transfer_request always have the OUT direction.  */
                endpoint -> ux_endpoint_transfer_request.ux_transfer_request_type =  UX_REQUEST_OUT;
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	2200      	movs	r2, #0
 800ffe6:	645a      	str	r2, [r3, #68]	@ 0x44

                /* By default wait UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT.  */
                endpoint -> ux_endpoint_transfer_request.ux_transfer_request_timeout_value =
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	f247 5230 	movw	r2, #30000	@ 0x7530
 800ffee:	661a      	str	r2, [r3, #96]	@ 0x60
                                UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT);

                /* We have found the bulk endpoint, save it.  */
                printer -> ux_host_class_printer_bulk_out_endpoint =  endpoint;
 800fff0:	68fa      	ldr	r2, [r7, #12]
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	611a      	str	r2, [r3, #16]
                break;
 800fff6:	e008      	b.n	801000a <_ux_host_class_printer_endpoints_get+0x66>
                        endpoint_index++)
 800fff8:	697b      	ldr	r3, [r7, #20]
 800fffa:	3301      	adds	r3, #1
 800fffc:	617b      	str	r3, [r7, #20]
    for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	68db      	ldr	r3, [r3, #12]
 8010002:	69db      	ldr	r3, [r3, #28]
 8010004:	697a      	ldr	r2, [r7, #20]
 8010006:	429a      	cmp	r2, r3
 8010008:	d3d3      	bcc.n	800ffb2 <_ux_host_class_printer_endpoints_get+0xe>
            }
        }                
    }            

    /* The bulk out endpoint is mandatory.  */
    if (printer -> ux_host_class_printer_bulk_out_endpoint == UX_NULL)
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	691b      	ldr	r3, [r3, #16]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d101      	bne.n	8010016 <_ux_host_class_printer_endpoints_get+0x72>
    {

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 8010012:	2353      	movs	r3, #83	@ 0x53
 8010014:	e03f      	b.n	8010096 <_ux_host_class_printer_endpoints_get+0xf2>
    }
            
    /* Search the bulk IN endpoint. This endpoint is optional and only valid for
       bidirectional printers. It is attached to the interface container.  */
    if ((printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == 
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	68db      	ldr	r3, [r3, #12]
 801001a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801001c:	2b02      	cmp	r3, #2
 801001e:	d004      	beq.n	801002a <_ux_host_class_printer_endpoints_get+0x86>
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL) ||
        (printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bInterfaceProtocol == 
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	68db      	ldr	r3, [r3, #12]
 8010024:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_BI_DIRECTIONAL) ||
 8010026:	2b03      	cmp	r3, #3
 8010028:	d134      	bne.n	8010094 <_ux_host_class_printer_endpoints_get+0xf0>
                                                UX_HOST_CLASS_PRINTER_PROTOCOL_IEEE_1284_4_BI_DIR))
    {                                                        

        for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 801002a:	2300      	movs	r3, #0
 801002c:	617b      	str	r3, [r7, #20]
 801002e:	e025      	b.n	801007c <_ux_host_class_printer_endpoints_get+0xd8>
                            endpoint_index++)
        {                        

            /* Get the endpoint handle.  */
            status =  _ux_host_stack_interface_endpoint_get(printer -> ux_host_class_printer_interface, endpoint_index, &endpoint);
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	68db      	ldr	r3, [r3, #12]
 8010034:	f107 020c 	add.w	r2, r7, #12
 8010038:	6979      	ldr	r1, [r7, #20]
 801003a:	4618      	mov	r0, r3
 801003c:	f7fe fc18 	bl	800e870 <_ux_host_stack_interface_endpoint_get>
 8010040:	6138      	str	r0, [r7, #16]

            /* Check the completion status.  */
            if (status == UX_SUCCESS)
 8010042:	693b      	ldr	r3, [r7, #16]
 8010044:	2b00      	cmp	r3, #0
 8010046:	d116      	bne.n	8010076 <_ux_host_class_printer_endpoints_get+0xd2>
            {

                /* Check if endpoint is bulk and IN.  */
                if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN) &&
 8010048:	68fb      	ldr	r3, [r7, #12]
 801004a:	695b      	ldr	r3, [r3, #20]
 801004c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010050:	2b00      	cmp	r3, #0
 8010052:	d010      	beq.n	8010076 <_ux_host_class_printer_endpoints_get+0xd2>
                    ((endpoint -> ux_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT))
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	699b      	ldr	r3, [r3, #24]
 8010058:	f003 0303 	and.w	r3, r3, #3
                if (((endpoint -> ux_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN) &&
 801005c:	2b02      	cmp	r3, #2
 801005e:	d10a      	bne.n	8010076 <_ux_host_class_printer_endpoints_get+0xd2>
                {

                    /* This transfer_request always have the IN direction.  */
                    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_type =  UX_REQUEST_IN;
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	2280      	movs	r2, #128	@ 0x80
 8010064:	645a      	str	r2, [r3, #68]	@ 0x44

                    /* By default wait UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT.  */
                    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_timeout_value =
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	f247 5230 	movw	r2, #30000	@ 0x7530
 801006c:	661a      	str	r2, [r3, #96]	@ 0x60
                                    UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT);

                    /* We have found the bulk endpoint, save it.  */
                    printer -> ux_host_class_printer_bulk_in_endpoint =  endpoint;
 801006e:	68fa      	ldr	r2, [r7, #12]
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	615a      	str	r2, [r3, #20]
                    break;
 8010074:	e008      	b.n	8010088 <_ux_host_class_printer_endpoints_get+0xe4>
                            endpoint_index++)
 8010076:	697b      	ldr	r3, [r7, #20]
 8010078:	3301      	adds	r3, #1
 801007a:	617b      	str	r3, [r7, #20]
        for (endpoint_index = 0; endpoint_index < printer -> ux_host_class_printer_interface -> ux_interface_descriptor.bNumEndpoints;
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	68db      	ldr	r3, [r3, #12]
 8010080:	69db      	ldr	r3, [r3, #28]
 8010082:	697a      	ldr	r2, [r7, #20]
 8010084:	429a      	cmp	r2, r3
 8010086:	d3d3      	bcc.n	8010030 <_ux_host_class_printer_endpoints_get+0x8c>
                }
            }                
        }    

        /* The bulk in endpoint is mandatory for these protocol.  */
        if (printer -> ux_host_class_printer_bulk_in_endpoint == UX_NULL)
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	695b      	ldr	r3, [r3, #20]
 801008c:	2b00      	cmp	r3, #0
 801008e:	d101      	bne.n	8010094 <_ux_host_class_printer_endpoints_get+0xf0>
        {

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_ENDPOINT_HANDLE_UNKNOWN);
 8010090:	2353      	movs	r3, #83	@ 0x53
 8010092:	e000      	b.n	8010096 <_ux_host_class_printer_endpoints_get+0xf2>
        }
    }            

    /* All endpoints have been mounted.  */
    return(UX_SUCCESS);
 8010094:	2300      	movs	r3, #0
}
 8010096:	4618      	mov	r0, r3
 8010098:	3718      	adds	r7, #24
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}

0801009e <_ux_host_class_printer_entry>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_entry(UX_HOST_CLASS_COMMAND *command)
{
 801009e:	b580      	push	{r7, lr}
 80100a0:	b084      	sub	sp, #16
 80100a2:	af00      	add	r7, sp, #0
 80100a4:	6078      	str	r0, [r7, #4]
UINT    status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_host_class_command_request)
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	2b03      	cmp	r3, #3
 80100ac:	d018      	beq.n	80100e0 <_ux_host_class_printer_entry+0x42>
 80100ae:	2b03      	cmp	r3, #3
 80100b0:	d81c      	bhi.n	80100ec <_ux_host_class_printer_entry+0x4e>
 80100b2:	2b01      	cmp	r3, #1
 80100b4:	d002      	beq.n	80100bc <_ux_host_class_printer_entry+0x1e>
 80100b6:	2b02      	cmp	r3, #2
 80100b8:	d00c      	beq.n	80100d4 <_ux_host_class_printer_entry+0x36>
 80100ba:	e017      	b.n	80100ec <_ux_host_class_printer_entry+0x4e>

    case UX_HOST_CLASS_COMMAND_QUERY:

        /* The query command is used to let the stack enumeration process know if we want to own
           this device or not.  */
        if((command -> ux_host_class_command_usage == UX_HOST_CLASS_COMMAND_USAGE_CSP) &&
 80100bc:	687b      	ldr	r3, [r7, #4]
 80100be:	68db      	ldr	r3, [r3, #12]
 80100c0:	2b02      	cmp	r3, #2
 80100c2:	d105      	bne.n	80100d0 <_ux_host_class_printer_entry+0x32>
                             (command -> ux_host_class_command_class == UX_HOST_CLASS_PRINTER_CLASS))
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	699b      	ldr	r3, [r3, #24]
        if((command -> ux_host_class_command_usage == UX_HOST_CLASS_COMMAND_USAGE_CSP) &&
 80100c8:	2b07      	cmp	r3, #7
 80100ca:	d101      	bne.n	80100d0 <_ux_host_class_printer_entry+0x32>
            return(UX_SUCCESS);                        
 80100cc:	2300      	movs	r3, #0
 80100ce:	e00e      	b.n	80100ee <_ux_host_class_printer_entry+0x50>
        else            
            return(UX_NO_CLASS_MATCH);                        
 80100d0:	2357      	movs	r3, #87	@ 0x57
 80100d2:	e00c      	b.n	80100ee <_ux_host_class_printer_entry+0x50>
                
    case UX_HOST_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the device inserted has found a parent and
           is ready to complete the enumeration.  */
        status =  _ux_host_class_printer_activate(command);
 80100d4:	6878      	ldr	r0, [r7, #4]
 80100d6:	f7ff fe4d 	bl	800fd74 <_ux_host_class_printer_activate>
 80100da:	60f8      	str	r0, [r7, #12]
        return(status);
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	e006      	b.n	80100ee <_ux_host_class_printer_entry+0x50>

    case UX_HOST_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted either      
           directly or when its parents has been extracted.  */
        status =  _ux_host_class_printer_deactivate(command);
 80100e0:	6878      	ldr	r0, [r7, #4]
 80100e2:	f7ff ff11 	bl	800ff08 <_ux_host_class_printer_deactivate>
 80100e6:	60f8      	str	r0, [r7, #12]
        return(status);
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	e000      	b.n	80100ee <_ux_host_class_printer_entry+0x50>
    default: 
            
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_FUNCTION_NOT_SUPPORTED);
 80100ec:	2354      	movs	r3, #84	@ 0x54
    }   
}
 80100ee:	4618      	mov	r0, r3
 80100f0:	3710      	adds	r7, #16
 80100f2:	46bd      	mov	sp, r7
 80100f4:	bd80      	pop	{r7, pc}
	...

080100f8 <_ux_host_class_printer_name_parse>:
static inline
#else
VOID _ux_host_class_printer_name_parse(UX_HOST_CLASS_PRINTER *printer, UCHAR *descriptor_buffer, ULONG descriptor_length);
#endif
VOID _ux_host_class_printer_name_parse(UX_HOST_CLASS_PRINTER *printer, UCHAR *descriptor_buffer, ULONG descriptor_length)
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	b088      	sub	sp, #32
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	60f8      	str	r0, [r7, #12]
 8010100:	60b9      	str	r1, [r7, #8]
 8010102:	607a      	str	r2, [r7, #4]
UCHAR *         printer_name_buffer;
UCHAR *         printer_name;
UINT            printer_name_length;

    /* Cannot use descriptor buffer, so copy it to 1284 buffer.  */
    printer_name_buffer =  descriptor_buffer;
 8010104:	68bb      	ldr	r3, [r7, #8]
 8010106:	61fb      	str	r3, [r7, #28]

    /* Retrieve the printer name which is a USHORT at the beginning of the returned buffer.  */
    length =  (USHORT)_ux_utility_short_get_big_endian(printer_name_buffer);
 8010108:	69f8      	ldr	r0, [r7, #28]
 801010a:	f7ff fd41 	bl	800fb90 <_ux_utility_short_get_big_endian>
 801010e:	4603      	mov	r3, r0
 8010110:	b29b      	uxth	r3, r3
 8010112:	613b      	str	r3, [r7, #16]
    if (length < descriptor_length)
 8010114:	693a      	ldr	r2, [r7, #16]
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	429a      	cmp	r2, r3
 801011a:	d201      	bcs.n	8010120 <_ux_host_class_printer_name_parse+0x28>
        descriptor_length = length;
 801011c:	693b      	ldr	r3, [r7, #16]
 801011e:	607b      	str	r3, [r7, #4]

    /* Point the name buffer after the length.  */
    printer_name_buffer +=  2;
 8010120:	69fb      	ldr	r3, [r7, #28]
 8010122:	3302      	adds	r3, #2
 8010124:	61fb      	str	r3, [r7, #28]

    /* Parse the name for a tag which is in the form DES: or DESCRIPTOR:  */
    while (descriptor_length != 0)
 8010126:	e02d      	b.n	8010184 <_ux_host_class_printer_name_parse+0x8c>
    {

        if (descriptor_length > 12)
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	2b0c      	cmp	r3, #12
 801012c:	d910      	bls.n	8010150 <_ux_host_class_printer_name_parse+0x58>
        {

            /* Compare the current pointer position with the DESCRIPTOR: tag.  */
            if (_ux_utility_memory_compare(printer_name_buffer, UX_HOST_CLASS_PRINTER_TAG_DESCRIPTION, 12) == UX_SUCCESS)
 801012e:	220c      	movs	r2, #12
 8010130:	492d      	ldr	r1, [pc, #180]	@ (80101e8 <_ux_host_class_printer_name_parse+0xf0>)
 8010132:	69f8      	ldr	r0, [r7, #28]
 8010134:	f7ff fb34 	bl	800f7a0 <_ux_utility_memory_compare>
 8010138:	4603      	mov	r3, r0
 801013a:	2b00      	cmp	r3, #0
 801013c:	d108      	bne.n	8010150 <_ux_host_class_printer_name_parse+0x58>
            {

                printer_name_buffer +=  12;
 801013e:	69fb      	ldr	r3, [r7, #28]
 8010140:	330c      	adds	r3, #12
 8010142:	61fb      	str	r3, [r7, #28]
                descriptor_length =  (USHORT)(descriptor_length - 12);
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	b29b      	uxth	r3, r3
 8010148:	3b0c      	subs	r3, #12
 801014a:	b29b      	uxth	r3, r3
 801014c:	607b      	str	r3, [r7, #4]
                break;
 801014e:	e01c      	b.n	801018a <_ux_host_class_printer_name_parse+0x92>
            }
        }

        if (descriptor_length > 4)
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	2b04      	cmp	r3, #4
 8010154:	d910      	bls.n	8010178 <_ux_host_class_printer_name_parse+0x80>
        {

            /* Compare the current pointer position with the DES: tag.  */
            if (_ux_utility_memory_compare(printer_name_buffer, UX_HOST_CLASS_PRINTER_TAG_DES, 4) == UX_SUCCESS)
 8010156:	2204      	movs	r2, #4
 8010158:	4924      	ldr	r1, [pc, #144]	@ (80101ec <_ux_host_class_printer_name_parse+0xf4>)
 801015a:	69f8      	ldr	r0, [r7, #28]
 801015c:	f7ff fb20 	bl	800f7a0 <_ux_utility_memory_compare>
 8010160:	4603      	mov	r3, r0
 8010162:	2b00      	cmp	r3, #0
 8010164:	d108      	bne.n	8010178 <_ux_host_class_printer_name_parse+0x80>
            {

                printer_name_buffer +=  4;
 8010166:	69fb      	ldr	r3, [r7, #28]
 8010168:	3304      	adds	r3, #4
 801016a:	61fb      	str	r3, [r7, #28]
                descriptor_length = (USHORT)(descriptor_length - 4);
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	b29b      	uxth	r3, r3
 8010170:	3b04      	subs	r3, #4
 8010172:	b29b      	uxth	r3, r3
 8010174:	607b      	str	r3, [r7, #4]
                break;
 8010176:	e008      	b.n	801018a <_ux_host_class_printer_name_parse+0x92>
            }
        }
        
        /* And reduce the remaining length by 1.  */
        descriptor_length--;
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	3b01      	subs	r3, #1
 801017c:	607b      	str	r3, [r7, #4]

        /* Increment the descriptor pointer.  */
        printer_name_buffer++;
 801017e:	69fb      	ldr	r3, [r7, #28]
 8010180:	3301      	adds	r3, #1
 8010182:	61fb      	str	r3, [r7, #28]
    while (descriptor_length != 0)
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	2b00      	cmp	r3, #0
 8010188:	d1ce      	bne.n	8010128 <_ux_host_class_printer_name_parse+0x30>
    }

    /* If the length remaining is 0, we have not found the descriptor tag we wanted.  */
    if (descriptor_length == 0)
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d107      	bne.n	80101a0 <_ux_host_class_printer_name_parse+0xa8>
    {

        /* Use the generic USB printer name.  */
        _ux_utility_memory_copy(printer -> ux_host_class_printer_name, UX_HOST_CLASS_PRINTER_GENERIC_NAME, 11); /* Use case of memcpy is verified. */
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	331c      	adds	r3, #28
 8010194:	220b      	movs	r2, #11
 8010196:	4916      	ldr	r1, [pc, #88]	@ (80101f0 <_ux_host_class_printer_name_parse+0xf8>)
 8010198:	4618      	mov	r0, r3
 801019a:	f7ff fb24 	bl	800f7e6 <_ux_utility_memory_copy>
                /* Copy the name of the printer to the printer instance character
                    by character.  */
                *printer_name++ =  *printer_name_buffer++;
        }
    }
}
 801019e:	e01f      	b.n	80101e0 <_ux_host_class_printer_name_parse+0xe8>
        printer_name =  printer -> ux_host_class_printer_name;
 80101a0:	68fb      	ldr	r3, [r7, #12]
 80101a2:	331c      	adds	r3, #28
 80101a4:	61bb      	str	r3, [r7, #24]
        printer_name_length =  UX_HOST_CLASS_PRINTER_NAME_LENGTH;
 80101a6:	2340      	movs	r3, #64	@ 0x40
 80101a8:	617b      	str	r3, [r7, #20]
        while ((descriptor_length--) && (printer_name_length--))
 80101aa:	e00f      	b.n	80101cc <_ux_host_class_printer_name_parse+0xd4>
            if((*printer_name_buffer == 0) || (*printer_name_buffer == ';'))
 80101ac:	69fb      	ldr	r3, [r7, #28]
 80101ae:	781b      	ldrb	r3, [r3, #0]
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d015      	beq.n	80101e0 <_ux_host_class_printer_name_parse+0xe8>
 80101b4:	69fb      	ldr	r3, [r7, #28]
 80101b6:	781b      	ldrb	r3, [r3, #0]
 80101b8:	2b3b      	cmp	r3, #59	@ 0x3b
 80101ba:	d011      	beq.n	80101e0 <_ux_host_class_printer_name_parse+0xe8>
                *printer_name++ =  *printer_name_buffer++;
 80101bc:	69fa      	ldr	r2, [r7, #28]
 80101be:	1c53      	adds	r3, r2, #1
 80101c0:	61fb      	str	r3, [r7, #28]
 80101c2:	69bb      	ldr	r3, [r7, #24]
 80101c4:	1c59      	adds	r1, r3, #1
 80101c6:	61b9      	str	r1, [r7, #24]
 80101c8:	7812      	ldrb	r2, [r2, #0]
 80101ca:	701a      	strb	r2, [r3, #0]
        while ((descriptor_length--) && (printer_name_length--))
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	1e5a      	subs	r2, r3, #1
 80101d0:	607a      	str	r2, [r7, #4]
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d004      	beq.n	80101e0 <_ux_host_class_printer_name_parse+0xe8>
 80101d6:	697b      	ldr	r3, [r7, #20]
 80101d8:	1e5a      	subs	r2, r3, #1
 80101da:	617a      	str	r2, [r7, #20]
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d1e5      	bne.n	80101ac <_ux_host_class_printer_name_parse+0xb4>
}
 80101e0:	bf00      	nop
 80101e2:	3720      	adds	r7, #32
 80101e4:	46bd      	mov	sp, r7
 80101e6:	bd80      	pop	{r7, pc}
 80101e8:	08013bb0 	.word	0x08013bb0
 80101ec:	08013bc0 	.word	0x08013bc0
 80101f0:	08013bc8 	.word	0x08013bc8

080101f4 <_ux_host_class_printer_name_get>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_name_get(UX_HOST_CLASS_PRINTER *printer)
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	b088      	sub	sp, #32
 80101f8:	af00      	add	r7, sp, #0
 80101fa:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_CLASS_PRINTER_NAME_GET, printer, 0, 0, 0, UX_TRACE_HOST_CLASS_EVENTS, 0, 0)

    /* We need to get the default control endpoint transfer request pointer.  */
    control_endpoint =  &printer -> ux_host_class_printer_device -> ux_device_control_endpoint;
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	689b      	ldr	r3, [r3, #8]
 8010200:	337c      	adds	r3, #124	@ 0x7c
 8010202:	61fb      	str	r3, [r7, #28]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 8010204:	69fb      	ldr	r3, [r7, #28]
 8010206:	3330      	adds	r3, #48	@ 0x30
 8010208:	61bb      	str	r3, [r7, #24]

    /* Need to allocate memory for the 1284 descriptor.  */
    descriptor_buffer =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH);
 801020a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801020e:	2101      	movs	r1, #1
 8010210:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010214:	f7ff f9c0 	bl	800f598 <_ux_utility_memory_allocate>
 8010218:	6178      	str	r0, [r7, #20]
    if(descriptor_buffer == UX_NULL)
 801021a:	697b      	ldr	r3, [r7, #20]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d101      	bne.n	8010224 <_ux_host_class_printer_name_get+0x30>
        return(UX_MEMORY_INSUFFICIENT);
 8010220:	2312      	movs	r3, #18
 8010222:	e02b      	b.n	801027c <_ux_host_class_printer_name_get+0x88>

    /* Need interface for wIndex.  */
    interface = printer -> ux_host_class_printer_interface;
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	68db      	ldr	r3, [r3, #12]
 8010228:	613b      	str	r3, [r7, #16]

    /* Create a transfer request for the GET_DEVICE_ID request.  */
    transfer_request -> ux_transfer_request_data_pointer =      descriptor_buffer;
 801022a:	69bb      	ldr	r3, [r7, #24]
 801022c:	697a      	ldr	r2, [r7, #20]
 801022e:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH;
 8010230:	69bb      	ldr	r3, [r7, #24]
 8010232:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010236:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_HOST_CLASS_PRINTER_GET_DEVICE_ID;
 8010238:	69bb      	ldr	r3, [r7, #24]
 801023a:	2200      	movs	r2, #0
 801023c:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_CLASS | UX_REQUEST_TARGET_INTERFACE;
 801023e:	69bb      	ldr	r3, [r7, #24]
 8010240:	22a1      	movs	r2, #161	@ 0xa1
 8010242:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             0; /* Do not support multiple configuration for now.  */
 8010244:	69bb      	ldr	r3, [r7, #24]
 8010246:	2200      	movs	r2, #0
 8010248:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             (interface -> ux_interface_descriptor.bInterfaceNumber  << 8) |
 801024a:	693b      	ldr	r3, [r7, #16]
 801024c:	695b      	ldr	r3, [r3, #20]
 801024e:	021a      	lsls	r2, r3, #8
                                                                (interface -> ux_interface_descriptor.bAlternateSetting     );
 8010250:	693b      	ldr	r3, [r7, #16]
 8010252:	699b      	ldr	r3, [r3, #24]
    transfer_request -> ux_transfer_request_index =             (interface -> ux_interface_descriptor.bInterfaceNumber  << 8) |
 8010254:	431a      	orrs	r2, r3
 8010256:	69bb      	ldr	r3, [r7, #24]
 8010258:	621a      	str	r2, [r3, #32]
    UX_TRANSFER_STATE_RESET(transfer_request);
    return(UX_SUCCESS);
#else

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 801025a:	69b8      	ldr	r0, [r7, #24]
 801025c:	f7fe ff8e 	bl	800f17c <_ux_host_stack_transfer_request>
 8010260:	60f8      	str	r0, [r7, #12]

    /* Check for correct transfer. We do not check for entire length as it may vary.  */
    if(status == UX_SUCCESS)
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	2b00      	cmp	r3, #0
 8010266:	d105      	bne.n	8010274 <_ux_host_class_printer_name_get+0x80>
    {

        _ux_host_class_printer_name_parse(printer, descriptor_buffer,
 8010268:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801026c:	6979      	ldr	r1, [r7, #20]
 801026e:	6878      	ldr	r0, [r7, #4]
 8010270:	f7ff ff42 	bl	80100f8 <_ux_host_class_printer_name_parse>
                                    UX_HOST_CLASS_PRINTER_DESCRIPTOR_LENGTH);
                }

    /* Free all used resources.  */
    _ux_utility_memory_free(descriptor_buffer);
 8010274:	6978      	ldr	r0, [r7, #20]
 8010276:	f7ff fad5 	bl	800f824 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 801027a:	68fb      	ldr	r3, [r7, #12]

#endif
}
 801027c:	4618      	mov	r0, r3
 801027e:	3720      	adds	r7, #32
 8010280:	46bd      	mov	sp, r7
 8010282:	bd80      	pop	{r7, pc}

08010284 <_ux_host_class_printer_status_get>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_status_get(UX_HOST_CLASS_PRINTER *printer, ULONG *printer_status)
{
 8010284:	b580      	push	{r7, lr}
 8010286:	b088      	sub	sp, #32
 8010288:	af00      	add	r7, sp, #0
 801028a:	6078      	str	r0, [r7, #4]
 801028c:	6039      	str	r1, [r7, #0]
UX_TRANSFER     *transfer_request;
UINT            status;
UCHAR *         printer_status_buffer;

    /* Ensure the instance is valid.  */
    if (printer -> ux_host_class_printer_state !=  UX_HOST_CLASS_INSTANCE_LIVE)
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	699b      	ldr	r3, [r3, #24]
 8010292:	2b01      	cmp	r3, #1
 8010294:	d001      	beq.n	801029a <_ux_host_class_printer_status_get+0x16>
    {        

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 8010296:	235b      	movs	r3, #91	@ 0x5b
 8010298:	e097      	b.n	80103ca <_ux_host_class_printer_status_get+0x146>
    printer -> ux_host_class_printer_device -> ux_device_flags |= UX_DEVICE_FLAG_LOCK;
    UX_RESTORE
#else

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	335c      	adds	r3, #92	@ 0x5c
 801029e:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80102a2:	4618      	mov	r0, r3
 80102a4:	f7ff fc18 	bl	800fad8 <_ux_utility_semaphore_get>
 80102a8:	61f8      	str	r0, [r7, #28]
    if (status != UX_SUCCESS)
 80102aa:	69fb      	ldr	r3, [r7, #28]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d001      	beq.n	80102b4 <_ux_host_class_printer_status_get+0x30>

        /* Return error.  */
        return(status);
 80102b0:	69fb      	ldr	r3, [r7, #28]
 80102b2:	e08a      	b.n	80103ca <_ux_host_class_printer_status_get+0x146>

    /* Protect the control endpoint semaphore here.  It will be unprotected in the
       transfer request function.  */
    status =  _ux_utility_semaphore_get(&printer -> ux_host_class_printer_device -> ux_device_protection_semaphore, UX_WAIT_FOREVER);
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	689b      	ldr	r3, [r3, #8]
 80102b8:	331c      	adds	r3, #28
 80102ba:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80102be:	4618      	mov	r0, r3
 80102c0:	f7ff fc0a 	bl	800fad8 <_ux_utility_semaphore_get>
 80102c4:	61f8      	str	r0, [r7, #28]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80102c6:	69fb      	ldr	r3, [r7, #28]
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	d006      	beq.n	80102da <_ux_host_class_printer_status_get+0x56>
    {
        _ux_utility_semaphore_put(&printer -> ux_host_class_printer_semaphore);
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	335c      	adds	r3, #92	@ 0x5c
 80102d0:	4618      	mov	r0, r3
 80102d2:	f7ff fc39 	bl	800fb48 <_ux_utility_semaphore_put>
        return(status);
 80102d6:	69fb      	ldr	r3, [r7, #28]
 80102d8:	e077      	b.n	80103ca <_ux_host_class_printer_status_get+0x146>
    }
#endif

    /* We need to get the default control endpoint transfer_request pointer.  */
    control_endpoint =  &printer -> ux_host_class_printer_device -> ux_device_control_endpoint;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	689b      	ldr	r3, [r3, #8]
 80102de:	337c      	adds	r3, #124	@ 0x7c
 80102e0:	61bb      	str	r3, [r7, #24]
    transfer_request =  &control_endpoint -> ux_endpoint_transfer_request;
 80102e2:	69bb      	ldr	r3, [r7, #24]
 80102e4:	3330      	adds	r3, #48	@ 0x30
 80102e6:	617b      	str	r3, [r7, #20]

    /* Need to allocate memory for the descriptor.  */
    printer_status_buffer =  _ux_utility_memory_allocate(UX_SAFE_ALIGN, UX_CACHE_SAFE_MEMORY, UX_HOST_CLASS_PRINTER_STATUS_LENGTH);
 80102e8:	2204      	movs	r2, #4
 80102ea:	2101      	movs	r1, #1
 80102ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80102f0:	f7ff f952 	bl	800f598 <_ux_utility_memory_allocate>
 80102f4:	6138      	str	r0, [r7, #16]
    if (printer_status_buffer == UX_NULL)
 80102f6:	693b      	ldr	r3, [r7, #16]
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d106      	bne.n	801030a <_ux_host_class_printer_status_get+0x86>
    {

        /* Unprotect thread reentry to this instance */
        _ux_host_class_printer_unlock(printer);
 80102fc:	687b      	ldr	r3, [r7, #4]
 80102fe:	335c      	adds	r3, #92	@ 0x5c
 8010300:	4618      	mov	r0, r3
 8010302:	f7ff fc21 	bl	800fb48 <_ux_utility_semaphore_put>
        return(UX_MEMORY_INSUFFICIENT);
 8010306:	2312      	movs	r3, #18
 8010308:	e05f      	b.n	80103ca <_ux_host_class_printer_status_get+0x146>
    }

    /* Need interface for wIndex.  */
    interface = printer -> ux_host_class_printer_interface;
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	68db      	ldr	r3, [r3, #12]
 801030e:	60fb      	str	r3, [r7, #12]

    /* Create a transfer_request for the GET_STATUS request.  */
    transfer_request -> ux_transfer_request_data_pointer =      printer_status_buffer;
 8010310:	697b      	ldr	r3, [r7, #20]
 8010312:	693a      	ldr	r2, [r7, #16]
 8010314:	609a      	str	r2, [r3, #8]
    transfer_request -> ux_transfer_request_requested_length =  UX_HOST_CLASS_PRINTER_STATUS_LENGTH;
 8010316:	697b      	ldr	r3, [r7, #20]
 8010318:	2204      	movs	r2, #4
 801031a:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_function =          UX_HOST_CLASS_PRINTER_GET_STATUS;
 801031c:	697b      	ldr	r3, [r7, #20]
 801031e:	2201      	movs	r2, #1
 8010320:	619a      	str	r2, [r3, #24]
    transfer_request -> ux_transfer_request_type =              UX_REQUEST_IN | UX_REQUEST_TYPE_CLASS | UX_REQUEST_TARGET_INTERFACE;
 8010322:	697b      	ldr	r3, [r7, #20]
 8010324:	22a1      	movs	r2, #161	@ 0xa1
 8010326:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_transfer_request_value =             0;
 8010328:	697b      	ldr	r3, [r7, #20]
 801032a:	2200      	movs	r2, #0
 801032c:	61da      	str	r2, [r3, #28]
    transfer_request -> ux_transfer_request_index =             interface -> ux_interface_descriptor.bInterfaceNumber;
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	695a      	ldr	r2, [r3, #20]
 8010332:	697b      	ldr	r3, [r7, #20]
 8010334:	621a      	str	r2, [r3, #32]
    /* Enable auto unlock device.  */
    transfer_request -> ux_transfer_request_flags |= UX_TRANSFER_FLAG_AUTO_DEVICE_UNLOCK;
#endif

    /* Send request to HCD layer.  */
    status =  _ux_host_stack_transfer_request(transfer_request);
 8010336:	6978      	ldr	r0, [r7, #20]
 8010338:	f7fe ff20 	bl	800f17c <_ux_host_stack_transfer_request>
 801033c:	61f8      	str	r0, [r7, #28]

    /* Check for correct transfer and entire descriptor returned.  */
    if ((status == UX_SUCCESS) &&
 801033e:	69fb      	ldr	r3, [r7, #28]
 8010340:	2b00      	cmp	r3, #0
 8010342:	d134      	bne.n	80103ae <_ux_host_class_printer_status_get+0x12a>
        (transfer_request -> ux_transfer_request_actual_length > 0) &&
 8010344:	697b      	ldr	r3, [r7, #20]
 8010346:	691b      	ldr	r3, [r3, #16]
    if ((status == UX_SUCCESS) &&
 8010348:	2b00      	cmp	r3, #0
 801034a:	d030      	beq.n	80103ae <_ux_host_class_printer_status_get+0x12a>
        (transfer_request -> ux_transfer_request_actual_length <= UX_HOST_CLASS_PRINTER_STATUS_LENGTH))
 801034c:	697b      	ldr	r3, [r7, #20]
 801034e:	691b      	ldr	r3, [r3, #16]
        (transfer_request -> ux_transfer_request_actual_length > 0) &&
 8010350:	2b04      	cmp	r3, #4
 8010352:	d82c      	bhi.n	80103ae <_ux_host_class_printer_status_get+0x12a>
    {

        /* Retrieve the printer status and translate it locally for endianness.  */
        *printer_status = printer_status_buffer[0];
 8010354:	693b      	ldr	r3, [r7, #16]
 8010356:	781b      	ldrb	r3, [r3, #0]
 8010358:	461a      	mov	r2, r3
 801035a:	683b      	ldr	r3, [r7, #0]
 801035c:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 1)
 801035e:	697b      	ldr	r3, [r7, #20]
 8010360:	691b      	ldr	r3, [r3, #16]
 8010362:	2b01      	cmp	r3, #1
 8010364:	d908      	bls.n	8010378 <_ux_host_class_printer_status_get+0xf4>
            *printer_status |= (ULONG)(printer_status_buffer[1] << 8);
 8010366:	683b      	ldr	r3, [r7, #0]
 8010368:	681a      	ldr	r2, [r3, #0]
 801036a:	693b      	ldr	r3, [r7, #16]
 801036c:	3301      	adds	r3, #1
 801036e:	781b      	ldrb	r3, [r3, #0]
 8010370:	021b      	lsls	r3, r3, #8
 8010372:	431a      	orrs	r2, r3
 8010374:	683b      	ldr	r3, [r7, #0]
 8010376:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 2)
 8010378:	697b      	ldr	r3, [r7, #20]
 801037a:	691b      	ldr	r3, [r3, #16]
 801037c:	2b02      	cmp	r3, #2
 801037e:	d908      	bls.n	8010392 <_ux_host_class_printer_status_get+0x10e>
            *printer_status |= (ULONG)(printer_status_buffer[2] << 16);
 8010380:	683b      	ldr	r3, [r7, #0]
 8010382:	681a      	ldr	r2, [r3, #0]
 8010384:	693b      	ldr	r3, [r7, #16]
 8010386:	3302      	adds	r3, #2
 8010388:	781b      	ldrb	r3, [r3, #0]
 801038a:	041b      	lsls	r3, r3, #16
 801038c:	431a      	orrs	r2, r3
 801038e:	683b      	ldr	r3, [r7, #0]
 8010390:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 3)
 8010392:	697b      	ldr	r3, [r7, #20]
 8010394:	691b      	ldr	r3, [r3, #16]
 8010396:	2b03      	cmp	r3, #3
 8010398:	d90e      	bls.n	80103b8 <_ux_host_class_printer_status_get+0x134>
            *printer_status |= (ULONG)(printer_status_buffer[3] << 24);
 801039a:	683b      	ldr	r3, [r7, #0]
 801039c:	681a      	ldr	r2, [r3, #0]
 801039e:	693b      	ldr	r3, [r7, #16]
 80103a0:	3303      	adds	r3, #3
 80103a2:	781b      	ldrb	r3, [r3, #0]
 80103a4:	061b      	lsls	r3, r3, #24
 80103a6:	431a      	orrs	r2, r3
 80103a8:	683b      	ldr	r3, [r7, #0]
 80103aa:	601a      	str	r2, [r3, #0]
        if (transfer_request -> ux_transfer_request_actual_length > 3)
 80103ac:	e004      	b.n	80103b8 <_ux_host_class_printer_status_get+0x134>
    }
    else
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 80103ae:	69fa      	ldr	r2, [r7, #28]
 80103b0:	2107      	movs	r1, #7
 80103b2:	2002      	movs	r0, #2
 80103b4:	f7fe ff94 	bl	800f2e0 <_ux_system_error_handler>
    }

    /* Free all used resources.  */
    _ux_utility_memory_free(printer_status_buffer);
 80103b8:	6938      	ldr	r0, [r7, #16]
 80103ba:	f7ff fa33 	bl	800f824 <_ux_utility_memory_free>

    /* Unprotect thread reentry to this instance.  */
    _ux_host_class_printer_unlock(printer);
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	335c      	adds	r3, #92	@ 0x5c
 80103c2:	4618      	mov	r0, r3
 80103c4:	f7ff fbc0 	bl	800fb48 <_ux_utility_semaphore_put>

    /* Return completion status.  */
    return(status);
 80103c8:	69fb      	ldr	r3, [r7, #28]
}
 80103ca:	4618      	mov	r0, r3
 80103cc:	3720      	adds	r7, #32
 80103ce:	46bd      	mov	sp, r7
 80103d0:	bd80      	pop	{r7, pc}

080103d2 <_ux_host_class_printer_write>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_host_class_printer_write(UX_HOST_CLASS_PRINTER *printer, UCHAR * data_pointer, 
                                    ULONG requested_length, ULONG *actual_length)
{
 80103d2:	b580      	push	{r7, lr}
 80103d4:	b088      	sub	sp, #32
 80103d6:	af00      	add	r7, sp, #0
 80103d8:	60f8      	str	r0, [r7, #12]
 80103da:	60b9      	str	r1, [r7, #8]
 80103dc:	607a      	str	r2, [r7, #4]
 80103de:	603b      	str	r3, [r7, #0]
    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_HOST_CLASS_PRINTER_WRITE, printer, data_pointer, requested_length, 0, UX_TRACE_HOST_CLASS_EVENTS, 0, 0)

    /* Ensure the instance is valid.  */
    if (printer -> ux_host_class_printer_state !=  UX_HOST_CLASS_INSTANCE_LIVE)
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	699b      	ldr	r3, [r3, #24]
 80103e4:	2b01      	cmp	r3, #1
 80103e6:	d006      	beq.n	80103f6 <_ux_host_class_printer_write+0x24>
    {        

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_HOST_CLASS_INSTANCE_UNKNOWN);
 80103e8:	225b      	movs	r2, #91	@ 0x5b
 80103ea:	2107      	movs	r1, #7
 80103ec:	2002      	movs	r0, #2
 80103ee:	f7fe ff77 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_HOST_CLASS_INSTANCE_UNKNOWN, printer, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_HOST_CLASS_INSTANCE_UNKNOWN);
 80103f2:	235b      	movs	r3, #91	@ 0x5b
 80103f4:	e07a      	b.n	80104ec <_ux_host_class_printer_write+0x11a>
    printer -> ux_host_class_printer_flags |= UX_HOST_CLASS_PRINTER_FLAG_LOCK;
    UX_RESTORE
#else

    /* Protect thread reentry to this instance.  */
    status =  _ux_host_semaphore_get(&printer -> ux_host_class_printer_semaphore, UX_WAIT_FOREVER);
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	335c      	adds	r3, #92	@ 0x5c
 80103fa:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80103fe:	4618      	mov	r0, r3
 8010400:	f7ff fb6a 	bl	800fad8 <_ux_utility_semaphore_get>
 8010404:	61b8      	str	r0, [r7, #24]
    if (status != UX_SUCCESS)
 8010406:	69bb      	ldr	r3, [r7, #24]
 8010408:	2b00      	cmp	r3, #0
 801040a:	d001      	beq.n	8010410 <_ux_host_class_printer_write+0x3e>

        /* Return error.  */
        return(status);
 801040c:	69bb      	ldr	r3, [r7, #24]
 801040e:	e06d      	b.n	80104ec <_ux_host_class_printer_write+0x11a>
#endif

    /* Start by resetting the actual length of the transfer.  */
    *actual_length =  0;
 8010410:	683b      	ldr	r3, [r7, #0]
 8010412:	2200      	movs	r2, #0
 8010414:	601a      	str	r2, [r3, #0]

    /* Get the pointer to the bulk out endpoint transfer request.  */
    transfer_request =  &printer -> ux_host_class_printer_bulk_out_endpoint -> ux_endpoint_transfer_request;
 8010416:	68fb      	ldr	r3, [r7, #12]
 8010418:	691b      	ldr	r3, [r3, #16]
 801041a:	3330      	adds	r3, #48	@ 0x30
 801041c:	617b      	str	r3, [r7, #20]
       completed or when there is an error.  */
    do
    {

        /* Program the maximum authorized length for this transfer_request.  */
        if (requested_length > transfer_request -> ux_transfer_request_maximum_length)
 801041e:	697b      	ldr	r3, [r7, #20]
 8010420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010422:	687a      	ldr	r2, [r7, #4]
 8010424:	429a      	cmp	r2, r3
 8010426:	d903      	bls.n	8010430 <_ux_host_class_printer_write+0x5e>
            transfer_request_length =  transfer_request -> ux_transfer_request_maximum_length;
 8010428:	697b      	ldr	r3, [r7, #20]
 801042a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801042c:	61fb      	str	r3, [r7, #28]
 801042e:	e001      	b.n	8010434 <_ux_host_class_printer_write+0x62>
        else
            transfer_request_length =  requested_length;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	61fb      	str	r3, [r7, #28]
                    
        /* Initialize the transfer_request.  */
        transfer_request -> ux_transfer_request_data_pointer =  data_pointer;
 8010434:	697b      	ldr	r3, [r7, #20]
 8010436:	68ba      	ldr	r2, [r7, #8]
 8010438:	609a      	str	r2, [r3, #8]
        transfer_request -> ux_transfer_request_requested_length =  transfer_request_length;
 801043a:	697b      	ldr	r3, [r7, #20]
 801043c:	69fa      	ldr	r2, [r7, #28]
 801043e:	60da      	str	r2, [r3, #12]
        
        /* Perform the transfer.  */
        status =  _ux_host_stack_transfer_request(transfer_request);
 8010440:	6978      	ldr	r0, [r7, #20]
 8010442:	f7fe fe9b 	bl	800f17c <_ux_host_stack_transfer_request>
 8010446:	61b8      	str	r0, [r7, #24]

        /* If the transfer is successful, we need to wait for the transfer request to be completed.  */
        if (status == UX_SUCCESS)
 8010448:	69bb      	ldr	r3, [r7, #24]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d123      	bne.n	8010496 <_ux_host_class_printer_write+0xc4>
        {
#if !defined(UX_HOST_STANDALONE)
            
            /* Wait for the completion of the transfer request.  */
            status =  _ux_host_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, UX_MS_TO_TICK(UX_HOST_CLASS_PRINTER_CLASS_TRANSFER_TIMEOUT));
 801044e:	697b      	ldr	r3, [r7, #20]
 8010450:	3344      	adds	r3, #68	@ 0x44
 8010452:	f247 5130 	movw	r1, #30000	@ 0x7530
 8010456:	4618      	mov	r0, r3
 8010458:	f7ff fb3e 	bl	800fad8 <_ux_utility_semaphore_get>
 801045c:	61b8      	str	r0, [r7, #24]

            /* If the semaphore did not succeed we probably have a time out.  */
            if (status != UX_SUCCESS)
 801045e:	69bb      	ldr	r3, [r7, #24]
 8010460:	2b00      	cmp	r3, #0
 8010462:	d01f      	beq.n	80104a4 <_ux_host_class_printer_write+0xd2>
            {

                /* All transfers pending need to abort. There may have been a partial transfer.  */
                _ux_host_stack_transfer_request_abort(transfer_request);
 8010464:	6978      	ldr	r0, [r7, #20]
 8010466:	f7fe ff01 	bl	800f26c <_ux_host_stack_transfer_request_abort>
                
                /* Update the length of the actual data transferred. We do this after the 
                   abort of the transfer_request in case some data actually went out.  */
                *actual_length +=  transfer_request -> ux_transfer_request_actual_length;
 801046a:	683b      	ldr	r3, [r7, #0]
 801046c:	681a      	ldr	r2, [r3, #0]
 801046e:	697b      	ldr	r3, [r7, #20]
 8010470:	691b      	ldr	r3, [r3, #16]
 8010472:	441a      	add	r2, r3
 8010474:	683b      	ldr	r3, [r7, #0]
 8010476:	601a      	str	r2, [r3, #0]
            
                /* Unprotect thread reentry to this instance.  */
                _ux_host_class_printer_unlock(printer);
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	335c      	adds	r3, #92	@ 0x5c
 801047c:	4618      	mov	r0, r3
 801047e:	f7ff fb63 	bl	800fb48 <_ux_utility_semaphore_put>

                /* Set the completion code.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 8010482:	697b      	ldr	r3, [r7, #20]
 8010484:	225c      	movs	r2, #92	@ 0x5c
 8010486:	635a      	str	r2, [r3, #52]	@ 0x34
        
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_TRANSFER_TIMEOUT);
 8010488:	225c      	movs	r2, #92	@ 0x5c
 801048a:	2107      	movs	r1, #7
 801048c:	2002      	movs	r0, #2
 801048e:	f7fe ff27 	bl	800f2e0 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)
        
                /* There was an error, return to the caller.  */
                return(UX_TRANSFER_TIMEOUT);
 8010492:	235c      	movs	r3, #92	@ 0x5c
 8010494:	e02a      	b.n	80104ec <_ux_host_class_printer_write+0x11a>
            /* Restore transfer options.  */
            transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

            /* Unprotect thread reentry to this instance.  */
            _ux_host_class_printer_unlock(printer);
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	335c      	adds	r3, #92	@ 0x5c
 801049a:	4618      	mov	r0, r3
 801049c:	f7ff fb54 	bl	800fb48 <_ux_utility_semaphore_put>

            /* There was a non transfer error, no partial transfer to be checked */
            return(status);
 80104a0:	69bb      	ldr	r3, [r7, #24]
 80104a2:	e023      	b.n	80104ec <_ux_host_class_printer_write+0x11a>
        }

        /* Update the length of the transfer. Normally all the data has to be sent.  */
        *actual_length +=  transfer_request -> ux_transfer_request_actual_length;
 80104a4:	683b      	ldr	r3, [r7, #0]
 80104a6:	681a      	ldr	r2, [r3, #0]
 80104a8:	697b      	ldr	r3, [r7, #20]
 80104aa:	691b      	ldr	r3, [r3, #16]
 80104ac:	441a      	add	r2, r3
 80104ae:	683b      	ldr	r3, [r7, #0]
 80104b0:	601a      	str	r2, [r3, #0]
        
        /* Check for completion of transfer. If the transfer is partial, return to caller.
           The transfer is marked as successful but the caller will need to check the length
           actually sent and determine if a partial transfer is OK. */
        if (transfer_request_length !=  transfer_request -> ux_transfer_request_actual_length)
 80104b2:	697b      	ldr	r3, [r7, #20]
 80104b4:	691b      	ldr	r3, [r3, #16]
 80104b6:	69fa      	ldr	r2, [r7, #28]
 80104b8:	429a      	cmp	r2, r3
 80104ba:	d006      	beq.n	80104ca <_ux_host_class_printer_write+0xf8>
            /* Restore transfer options.  */
            transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

            /* Unprotect thread reentry to this instance.  */
            _ux_host_class_printer_unlock(printer);
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	335c      	adds	r3, #92	@ 0x5c
 80104c0:	4618      	mov	r0, r3
 80104c2:	f7ff fb41 	bl	800fb48 <_ux_utility_semaphore_put>

            /* Return success.  */
            return(UX_SUCCESS);
 80104c6:	2300      	movs	r3, #0
 80104c8:	e010      	b.n	80104ec <_ux_host_class_printer_write+0x11a>
        }

        /* Update the data pointer for next transfer.  */        
        data_pointer +=  transfer_request_length;
 80104ca:	68ba      	ldr	r2, [r7, #8]
 80104cc:	69fb      	ldr	r3, [r7, #28]
 80104ce:	4413      	add	r3, r2
 80104d0:	60bb      	str	r3, [r7, #8]
        
        /* Update what is left to send out.  */
        requested_length -=  transfer_request_length;          
 80104d2:	687a      	ldr	r2, [r7, #4]
 80104d4:	69fb      	ldr	r3, [r7, #28]
 80104d6:	1ad3      	subs	r3, r2, r3
 80104d8:	607b      	str	r3, [r7, #4]
    } while (requested_length);
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d19e      	bne.n	801041e <_ux_host_class_printer_write+0x4c>
    /* Restore transfer options.  */
    transfer_request -> ux_transfer_request_flags = transfer_flags;
#endif

    /* Unprotect thread reentry to this instance.  */
    _ux_host_class_printer_unlock(printer);
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	335c      	adds	r3, #92	@ 0x5c
 80104e4:	4618      	mov	r0, r3
 80104e6:	f7ff fb2f 	bl	800fb48 <_ux_utility_semaphore_put>

    /* We get here when all the transfers went through without errors.  */
    return(UX_SUCCESS); 
 80104ea:	2300      	movs	r3, #0
}
 80104ec:	4618      	mov	r0, r3
 80104ee:	3720      	adds	r7, #32
 80104f0:	46bd      	mov	sp, r7
 80104f2:	bd80      	pop	{r7, pc}

080104f4 <HAL_HCD_Connect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b084      	sub	sp, #16
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010502:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010508:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801050e:	1c5a      	adds	r2, r3, #1
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a ATTACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 8010514:	68bb      	ldr	r3, [r7, #8]
 8010516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010518:	f043 0201 	orr.w	r2, r3, #1
 801051c:	68bb      	ldr	r3, [r7, #8]
 801051e:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 8010520:	68bb      	ldr	r3, [r7, #8]
 8010522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010524:	f023 0202 	bic.w	r2, r3, #2
 8010528:	68bb      	ldr	r3, [r7, #8]
 801052a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 801052c:	4b04      	ldr	r3, [pc, #16]	@ (8010540 <HAL_HCD_Connect_Callback+0x4c>)
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	33d8      	adds	r3, #216	@ 0xd8
 8010532:	4618      	mov	r0, r3
 8010534:	f7ff fb08 	bl	800fb48 <_ux_utility_semaphore_put>
}
 8010538:	bf00      	nop
 801053a:	3710      	adds	r7, #16
 801053c:	46bd      	mov	sp, r7
 801053e:	bd80      	pop	{r7, pc}
 8010540:	20011fc4 	.word	0x20011fc4

08010544 <HAL_HCD_Disconnect_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8010544:	b580      	push	{r7, lr}
 8010546:	b084      	sub	sp, #16
 8010548:	af00      	add	r7, sp, #0
 801054a:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8010552:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010558:	60bb      	str	r3, [r7, #8]

    /* Something happened on the root hub port. Signal it to the root hub     thread.  */
    hcd -> ux_hcd_root_hub_signal[0]++;
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801055e:	1c5a      	adds	r2, r3, #1
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	651a      	str	r2, [r3, #80]	@ 0x50

    /* The controller has issued a DETACH Root HUB signal.  */
    hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_DETACHED;
 8010564:	68bb      	ldr	r3, [r7, #8]
 8010566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010568:	f043 0202 	orr.w	r2, r3, #2
 801056c:	68bb      	ldr	r3, [r7, #8]
 801056e:	645a      	str	r2, [r3, #68]	@ 0x44
    hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED;
 8010570:	68bb      	ldr	r3, [r7, #8]
 8010572:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010574:	f023 0201 	bic.w	r2, r3, #1
 8010578:	68bb      	ldr	r3, [r7, #8]
 801057a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Wake up the root hub thread.  */
    _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_enum_semaphore);
 801057c:	4b04      	ldr	r3, [pc, #16]	@ (8010590 <HAL_HCD_Disconnect_Callback+0x4c>)
 801057e:	681b      	ldr	r3, [r3, #0]
 8010580:	33d8      	adds	r3, #216	@ 0xd8
 8010582:	4618      	mov	r0, r3
 8010584:	f7ff fae0 	bl	800fb48 <_ux_utility_semaphore_put>
}
 8010588:	bf00      	nop
 801058a:	3710      	adds	r7, #16
 801058c:	46bd      	mov	sp, r7
 801058e:	bd80      	pop	{r7, pc}
 8010590:	20011fc4 	.word	0x20011fc4

08010594 <HAL_HCD_HC_NotifyURBChange_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8010594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010596:	b08b      	sub	sp, #44	@ 0x2c
 8010598:	af04      	add	r7, sp, #16
 801059a:	6078      	str	r0, [r7, #4]
 801059c:	460b      	mov	r3, r1
 801059e:	70fb      	strb	r3, [r7, #3]
 80105a0:	4613      	mov	r3, r2
 80105a2:	70bb      	strb	r3, [r7, #2]
UX_HCD_STM32_ED     *ed;
UX_TRANSFER         *transfer_request;


    /* Check the URB state.  */
    if (urb_state == URB_DONE || urb_state == URB_STALL || urb_state == URB_ERROR || urb_state == URB_NOTREADY)
 80105a4:	78bb      	ldrb	r3, [r7, #2]
 80105a6:	2b01      	cmp	r3, #1
 80105a8:	d009      	beq.n	80105be <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 80105aa:	78bb      	ldrb	r3, [r7, #2]
 80105ac:	2b05      	cmp	r3, #5
 80105ae:	d006      	beq.n	80105be <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 80105b0:	78bb      	ldrb	r3, [r7, #2]
 80105b2:	2b04      	cmp	r3, #4
 80105b4:	d003      	beq.n	80105be <HAL_HCD_HC_NotifyURBChange_Callback+0x2a>
 80105b6:	78bb      	ldrb	r3, [r7, #2]
 80105b8:	2b02      	cmp	r3, #2
 80105ba:	f040 80db 	bne.w	8010774 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
    {

        /* Get the pointer to the HCD & HCD_STM32.  */
        hcd = (UX_HCD*)hhcd -> pData;
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80105c4:	617b      	str	r3, [r7, #20]
        hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 80105c6:	697b      	ldr	r3, [r7, #20]
 80105c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80105ca:	613b      	str	r3, [r7, #16]

        /* Check if driver is still valid.  */
        if (hcd_stm32 == UX_NULL)
 80105cc:	693b      	ldr	r3, [r7, #16]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	f000 80cb 	beq.w	801076a <HAL_HCD_HC_NotifyURBChange_Callback+0x1d6>
            return;

        /* Load the ED for the channel.  */
        ed =  hcd_stm32 -> ux_hcd_stm32_channels_ed[chnum];
 80105d4:	78fa      	ldrb	r2, [r7, #3]
 80105d6:	693b      	ldr	r3, [r7, #16]
 80105d8:	3202      	adds	r2, #2
 80105da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105de:	60fb      	str	r3, [r7, #12]

        /* Check if ED is still valid.  */
        if (ed == UX_NULL)
 80105e0:	68fb      	ldr	r3, [r7, #12]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	f000 80c3 	beq.w	801076e <HAL_HCD_HC_NotifyURBChange_Callback+0x1da>

            return;
        }

        /* Get transfer request.  */
        transfer_request = ed -> ux_stm32_ed_transfer_request;
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	689b      	ldr	r3, [r3, #8]
 80105ec:	60bb      	str	r3, [r7, #8]

        /* Check if ED is still valid.  */
        if (transfer_request == UX_NULL)
 80105ee:	68bb      	ldr	r3, [r7, #8]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	f000 80be 	beq.w	8010772 <HAL_HCD_HC_NotifyURBChange_Callback+0x1de>

            return;
        }

        /* Check if URB state is not URB_NOTREADY.  */
        if (urb_state != URB_NOTREADY)
 80105f6:	78bb      	ldrb	r3, [r7, #2]
 80105f8:	2b02      	cmp	r3, #2
 80105fa:	d07e      	beq.n	80106fa <HAL_HCD_HC_NotifyURBChange_Callback+0x166>
        {

            /* Handle URB states.  */
            switch (urb_state)
 80105fc:	78bb      	ldrb	r3, [r7, #2]
 80105fe:	2b01      	cmp	r3, #1
 8010600:	d005      	beq.n	801060e <HAL_HCD_HC_NotifyURBChange_Callback+0x7a>
 8010602:	2b05      	cmp	r3, #5
 8010604:	d164      	bne.n	80106d0 <HAL_HCD_HC_NotifyURBChange_Callback+0x13c>
            {
            case URB_STALL:

                /* Set the completion code to stalled.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STALLED;
 8010606:	68bb      	ldr	r3, [r7, #8]
 8010608:	2221      	movs	r2, #33	@ 0x21
 801060a:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 801060c:	e063      	b.n	80106d6 <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            case URB_DONE:

                /* Check the request direction.  */
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	685b      	ldr	r3, [r3, #4]
 8010612:	699b      	ldr	r3, [r3, #24]
 8010614:	f003 0303 	and.w	r3, r3, #3
 8010618:	2b00      	cmp	r3, #0
 801061a:	d010      	beq.n	801063e <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                    (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 801061c:	68bb      	ldr	r3, [r7, #8]
 801061e:	695b      	ldr	r3, [r3, #20]
 8010620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                if ((((ed->ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT) &&
 8010624:	2b00      	cmp	r3, #0
 8010626:	d00a      	beq.n	801063e <HAL_HCD_HC_NotifyURBChange_Callback+0xaa>
                {

                    /* Get transfer size for receiving direction.  */
                    transfer_request -> ux_transfer_request_actual_length = HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 8010628:	693b      	ldr	r3, [r7, #16]
 801062a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	7b5b      	ldrb	r3, [r3, #13]
 8010630:	4619      	mov	r1, r3
 8010632:	4610      	mov	r0, r2
 8010634:	f7f2 fa83 	bl	8002b3e <HAL_HCD_HC_GetXferCount>
 8010638:	4602      	mov	r2, r0
 801063a:	68bb      	ldr	r3, [r7, #8]
 801063c:	611a      	str	r2, [r3, #16]
                }

                /* Check if the request is for bulk OUT or control OUT.  */
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 801063e:	68fb      	ldr	r3, [r7, #12]
 8010640:	685b      	ldr	r3, [r3, #4]
 8010642:	699b      	ldr	r3, [r3, #24]
 8010644:	f003 0303 	and.w	r3, r3, #3
 8010648:	2b02      	cmp	r3, #2
 801064a:	d006      	beq.n	801065a <HAL_HCD_HC_NotifyURBChange_Callback+0xc6>
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 801064c:	68fb      	ldr	r3, [r7, #12]
 801064e:	685b      	ldr	r3, [r3, #4]
 8010650:	699b      	ldr	r3, [r3, #24]
 8010652:	f003 0303 	and.w	r3, r3, #3
                if ((((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ||
 8010656:	2b00      	cmp	r3, #0
 8010658:	d136      	bne.n	80106c8 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                     (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_OUT)
 801065a:	68bb      	ldr	r3, [r7, #8]
 801065c:	695b      	ldr	r3, [r3, #20]
 801065e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
                     ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_CONTROL_ENDPOINT) &&
 8010662:	2b00      	cmp	r3, #0
 8010664:	d130      	bne.n	80106c8 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                {

                    /* Update actual transfer length.  */
                    transfer_request -> ux_transfer_request_actual_length += transfer_request -> ux_transfer_request_packet_length;
 8010666:	68bb      	ldr	r3, [r7, #8]
 8010668:	691a      	ldr	r2, [r3, #16]
 801066a:	68bb      	ldr	r3, [r7, #8]
 801066c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801066e:	441a      	add	r2, r3
 8010670:	68bb      	ldr	r3, [r7, #8]
 8010672:	611a      	str	r2, [r3, #16]

                    /* Check if there is more data to send.  */
                    if (transfer_request -> ux_transfer_request_requested_length > transfer_request -> ux_transfer_request_actual_length)
 8010674:	68bb      	ldr	r3, [r7, #8]
 8010676:	68da      	ldr	r2, [r3, #12]
 8010678:	68bb      	ldr	r3, [r7, #8]
 801067a:	691b      	ldr	r3, [r3, #16]
 801067c:	429a      	cmp	r2, r3
 801067e:	d923      	bls.n	80106c8 <HAL_HCD_HC_NotifyURBChange_Callback+0x134>
                    {

                        /* Adjust the transmit length.  */
                        transfer_request -> ux_transfer_request_packet_length = UX_MIN(ed->ux_stm32_ed_endpoint->ux_endpoint_descriptor.wMaxPacketSize,
 8010680:	68bb      	ldr	r3, [r7, #8]
 8010682:	68da      	ldr	r2, [r3, #12]
 8010684:	68bb      	ldr	r3, [r7, #8]
 8010686:	691b      	ldr	r3, [r3, #16]
 8010688:	1ad2      	subs	r2, r2, r3
 801068a:	68fb      	ldr	r3, [r7, #12]
 801068c:	685b      	ldr	r3, [r3, #4]
 801068e:	69db      	ldr	r3, [r3, #28]
 8010690:	429a      	cmp	r2, r3
 8010692:	bf28      	it	cs
 8010694:	461a      	movcs	r2, r3
 8010696:	68bb      	ldr	r3, [r7, #8]
 8010698:	639a      	str	r2, [r3, #56]	@ 0x38
                                transfer_request -> ux_transfer_request_requested_length - transfer_request -> ux_transfer_request_actual_length);

                        /* Submit the transmit request.  */
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 801069a:	693b      	ldr	r3, [r7, #16]
 801069c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	7b59      	ldrb	r1, [r3, #13]
                                 0, EP_TYPE_BULK, USBH_PID_DATA,
                                 transfer_request->ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 80106a2:	68bb      	ldr	r3, [r7, #8]
 80106a4:	689a      	ldr	r2, [r3, #8]
 80106a6:	68bb      	ldr	r3, [r7, #8]
 80106a8:	691b      	ldr	r3, [r3, #16]
 80106aa:	4413      	add	r3, r2
                                 transfer_request -> ux_transfer_request_packet_length, 0);
 80106ac:	68ba      	ldr	r2, [r7, #8]
 80106ae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80106b0:	b292      	uxth	r2, r2
 80106b2:	2400      	movs	r4, #0
 80106b4:	9403      	str	r4, [sp, #12]
 80106b6:	9202      	str	r2, [sp, #8]
 80106b8:	9301      	str	r3, [sp, #4]
 80106ba:	2301      	movs	r3, #1
 80106bc:	9300      	str	r3, [sp, #0]
 80106be:	2302      	movs	r3, #2
 80106c0:	2200      	movs	r2, #0
 80106c2:	f7f1 ff49 	bl	8002558 <HAL_HCD_HC_SubmitRequest>
                        return;
 80106c6:	e055      	b.n	8010774 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
                    }
                }

                /* Set the completion code to SUCCESS.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_SUCCESS;
 80106c8:	68bb      	ldr	r3, [r7, #8]
 80106ca:	2200      	movs	r2, #0
 80106cc:	635a      	str	r2, [r3, #52]	@ 0x34
                break;
 80106ce:	e002      	b.n	80106d6 <HAL_HCD_HC_NotifyURBChange_Callback+0x142>
            default:
                /* Set the completion code to transfer error.  */
                transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_ERROR;
 80106d0:	68bb      	ldr	r3, [r7, #8]
 80106d2:	2223      	movs	r2, #35	@ 0x23
 80106d4:	635a      	str	r2, [r3, #52]	@ 0x34
            }

            /* Move to next transfer.  */
            ed -> ux_stm32_ed_transfer_request = transfer_request -> ux_transfer_request_next_transfer_request;
 80106d6:	68bb      	ldr	r3, [r7, #8]
 80106d8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80106da:	68fb      	ldr	r3, [r7, #12]
 80106dc:	609a      	str	r2, [r3, #8]

            /* Invoke callback function.  */
            if (transfer_request -> ux_transfer_request_completion_function)
 80106de:	68bb      	ldr	r3, [r7, #8]
 80106e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d003      	beq.n	80106ee <HAL_HCD_HC_NotifyURBChange_Callback+0x15a>
                transfer_request -> ux_transfer_request_completion_function(transfer_request);
 80106e6:	68bb      	ldr	r3, [r7, #8]
 80106e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106ea:	68b8      	ldr	r0, [r7, #8]
 80106ec:	4798      	blx	r3

            /* Wake up the transfer request thread.  */
            _ux_utility_semaphore_put(&transfer_request -> ux_transfer_request_semaphore);
 80106ee:	68bb      	ldr	r3, [r7, #8]
 80106f0:	3344      	adds	r3, #68	@ 0x44
 80106f2:	4618      	mov	r0, r3
 80106f4:	f7ff fa28 	bl	800fb48 <_ux_utility_semaphore_put>
 80106f8:	e03c      	b.n	8010774 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
        else
        {

            /* Handle URB_NOTREADY state here.  */
            /* Check if we need to retry the transfer by checking the status.  */
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	7b1b      	ldrb	r3, [r3, #12]
 80106fe:	2b03      	cmp	r3, #3
 8010700:	d00b      	beq.n	801071a <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 8010702:	68fb      	ldr	r3, [r7, #12]
 8010704:	7b1b      	ldrb	r3, [r3, #12]
            if ((ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP) ||
 8010706:	2b05      	cmp	r3, #5
 8010708:	d007      	beq.n	801071a <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT) ||
 801070e:	2b07      	cmp	r3, #7
 8010710:	d003      	beq.n	801071a <HAL_HCD_HC_NotifyURBChange_Callback+0x186>
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_BULK_OUT))
 8010712:	68fb      	ldr	r3, [r7, #12]
 8010714:	7b1b      	ldrb	r3, [r3, #12]
                (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT) ||
 8010716:	2b09      	cmp	r3, #9
 8010718:	d12c      	bne.n	8010774 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            {

                /* Submit the transmit request.  */
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 801071a:	693b      	ldr	r3, [r7, #16]
 801071c:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	7b59      	ldrb	r1, [r3, #13]
                                        ((ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE) == UX_BULK_ENDPOINT ? EP_TYPE_BULK : EP_TYPE_CTRL,
 8010722:	68fb      	ldr	r3, [r7, #12]
 8010724:	685b      	ldr	r3, [r3, #4]
 8010726:	699b      	ldr	r3, [r3, #24]
 8010728:	f003 0303 	and.w	r3, r3, #3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 801072c:	2b02      	cmp	r3, #2
 801072e:	d101      	bne.n	8010734 <HAL_HCD_HC_NotifyURBChange_Callback+0x1a0>
 8010730:	2402      	movs	r4, #2
 8010732:	e000      	b.n	8010736 <HAL_HCD_HC_NotifyURBChange_Callback+0x1a2>
 8010734:	2400      	movs	r4, #0
                                         ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_CONTROL_SETUP ? USBH_PID_SETUP : USBH_PID_DATA,
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	7b1b      	ldrb	r3, [r3, #12]
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 801073a:	2b03      	cmp	r3, #3
 801073c:	bf14      	ite	ne
 801073e:	2301      	movne	r3, #1
 8010740:	2300      	moveq	r3, #0
 8010742:	b2db      	uxtb	r3, r3
 8010744:	461e      	mov	r6, r3
                                         transfer_request -> ux_transfer_request_data_pointer + transfer_request -> ux_transfer_request_actual_length,
 8010746:	68bb      	ldr	r3, [r7, #8]
 8010748:	689a      	ldr	r2, [r3, #8]
 801074a:	68bb      	ldr	r3, [r7, #8]
 801074c:	691b      	ldr	r3, [r3, #16]
 801074e:	4413      	add	r3, r2
                                         transfer_request -> ux_transfer_request_packet_length, 0);
 8010750:	68ba      	ldr	r2, [r7, #8]
 8010752:	6b92      	ldr	r2, [r2, #56]	@ 0x38
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0,
 8010754:	b292      	uxth	r2, r2
 8010756:	2500      	movs	r5, #0
 8010758:	9503      	str	r5, [sp, #12]
 801075a:	9202      	str	r2, [sp, #8]
 801075c:	9301      	str	r3, [sp, #4]
 801075e:	9600      	str	r6, [sp, #0]
 8010760:	4623      	mov	r3, r4
 8010762:	2200      	movs	r2, #0
 8010764:	f7f1 fef8 	bl	8002558 <HAL_HCD_HC_SubmitRequest>
 8010768:	e004      	b.n	8010774 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 801076a:	bf00      	nop
 801076c:	e002      	b.n	8010774 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 801076e:	bf00      	nop
 8010770:	e000      	b.n	8010774 <HAL_HCD_HC_NotifyURBChange_Callback+0x1e0>
            return;
 8010772:	bf00      	nop
            }

        }
    }
}
 8010774:	371c      	adds	r7, #28
 8010776:	46bd      	mov	sp, r7
 8010778:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0801077c <HAL_HCD_SOF_Callback>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 801077c:	b580      	push	{r7, lr}
 801077e:	b084      	sub	sp, #16
 8010780:	af00      	add	r7, sp, #0
 8010782:	6078      	str	r0, [r7, #4]
UX_HCD              *hcd;
UX_HCD_STM32        *hcd_stm32;


    /* Get the pointer to the HCD & HCD_STM32.  */
    hcd = (UX_HCD*)hhcd -> pData;
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801078a:	60fb      	str	r3, [r7, #12]
    hcd_stm32 = (UX_HCD_STM32*)hcd -> ux_hcd_controller_hardware;
 801078c:	68fb      	ldr	r3, [r7, #12]
 801078e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010790:	60bb      	str	r3, [r7, #8]

    if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_SOF) == 0)
 8010792:	68bb      	ldr	r3, [r7, #8]
 8010794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010796:	f003 0304 	and.w	r3, r3, #4
 801079a:	2b00      	cmp	r3, #0
 801079c:	d111      	bne.n	80107c2 <HAL_HCD_SOF_Callback+0x46>
    {
        hcd_stm32 -> ux_hcd_stm32_controller_flag |= UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 801079e:	68bb      	ldr	r3, [r7, #8]
 80107a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80107a2:	f043 0204 	orr.w	r2, r3, #4
 80107a6:	68bb      	ldr	r3, [r7, #8]
 80107a8:	645a      	str	r2, [r3, #68]	@ 0x44
        hcd -> ux_hcd_thread_signal++;
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80107ae:	1c5a      	adds	r2, r3, #1
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	665a      	str	r2, [r3, #100]	@ 0x64

        /* Wake up the scheduler.  */
        _ux_utility_semaphore_put(&_ux_system_host -> ux_system_host_hcd_semaphore);
 80107b4:	4b05      	ldr	r3, [pc, #20]	@ (80107cc <HAL_HCD_SOF_Callback+0x50>)
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	f503 73d6 	add.w	r3, r3, #428	@ 0x1ac
 80107bc:	4618      	mov	r0, r3
 80107be:	f7ff f9c3 	bl	800fb48 <_ux_utility_semaphore_put>
    }
}
 80107c2:	bf00      	nop
 80107c4:	3710      	adds	r7, #16
 80107c6:	46bd      	mov	sp, r7
 80107c8:	bd80      	pop	{r7, pc}
 80107ca:	bf00      	nop
 80107cc:	20011fc4 	.word	0x20011fc4

080107d0 <_ux_hcd_stm32_controller_disable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_controller_disable(UX_HCD_STM32 *hcd_stm32)
{
 80107d0:	b480      	push	{r7}
 80107d2:	b085      	sub	sp, #20
 80107d4:	af00      	add	r7, sp, #0
 80107d6:	6078      	str	r0, [r7, #4]

UX_HCD      *hcd;

    /* Point to the generic portion of the host controller structure instance.  */
    hcd =  hcd_stm32 -> ux_hcd_stm32_hcd_owner;
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	60fb      	str	r3, [r7, #12]

    /* Reflect the state of the controller in the main structure.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_HALTED;
 80107de:	68fb      	ldr	r3, [r7, #12]
 80107e0:	2201      	movs	r2, #1
 80107e2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Return successful completion.  */
    return(UX_SUCCESS);
 80107e4:	2300      	movs	r3, #0
}
 80107e6:	4618      	mov	r0, r3
 80107e8:	3714      	adds	r7, #20
 80107ea:	46bd      	mov	sp, r7
 80107ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107f0:	4770      	bx	lr
	...

080107f4 <_ux_hcd_stm32_ed_obtain>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UX_HCD_STM32_ED  *_ux_hcd_stm32_ed_obtain(UX_HCD_STM32 *hcd_stm32)
{
 80107f4:	b580      	push	{r7, lr}
 80107f6:	b084      	sub	sp, #16
 80107f8:	af00      	add	r7, sp, #0
 80107fa:	6078      	str	r0, [r7, #4]
UX_HCD_STM32_ED       *ed;
ULONG                 ed_index;


    /* Start the search from the beginning of the list.  */
    ed =  hcd_stm32 -> ux_hcd_stm32_ed_list;
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	685b      	ldr	r3, [r3, #4]
 8010800:	60fb      	str	r3, [r7, #12]
    for (ed_index = 0; ed_index < _ux_system_host -> ux_system_host_max_ed; ed_index++)
 8010802:	2300      	movs	r3, #0
 8010804:	60bb      	str	r3, [r7, #8]
 8010806:	e016      	b.n	8010836 <_ux_hcd_stm32_ed_obtain+0x42>
    {

        /* Check the ED status, a free ED is marked with the UNUSED flag.  */
        if (ed -> ux_stm32_ed_status == UX_HCD_STM32_ED_STATUS_FREE)
 8010808:	68fb      	ldr	r3, [r7, #12]
 801080a:	7b1b      	ldrb	r3, [r3, #12]
 801080c:	2b00      	cmp	r3, #0
 801080e:	d10c      	bne.n	801082a <_ux_hcd_stm32_ed_obtain+0x36>
        {

            /* The ED may have been used, so we reset all fields.  */
            _ux_utility_memory_set(ed, 0, sizeof(UX_HCD_STM32_ED));
 8010810:	2210      	movs	r2, #16
 8010812:	2100      	movs	r1, #0
 8010814:	68f8      	ldr	r0, [r7, #12]
 8010816:	f7ff f8e3 	bl	800f9e0 <_ux_utility_memory_set>

            /* This ED is now marked as ALLOCATED.  */
            ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_ALLOCATED;
 801081a:	68fb      	ldr	r3, [r7, #12]
 801081c:	2201      	movs	r2, #1
 801081e:	731a      	strb	r2, [r3, #12]

            /* Reset the channel.  */
            ed -> ux_stm32_ed_channel =  UX_HCD_STM32_NO_CHANNEL_ASSIGNED;
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	22ff      	movs	r2, #255	@ 0xff
 8010824:	735a      	strb	r2, [r3, #13]

            /* Return ED pointer.  */
            return(ed);
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	e00c      	b.n	8010844 <_ux_hcd_stm32_ed_obtain+0x50>
        }

        /* Point to the next ED.  */
        ed++;
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	3310      	adds	r3, #16
 801082e:	60fb      	str	r3, [r7, #12]
    for (ed_index = 0; ed_index < _ux_system_host -> ux_system_host_max_ed; ed_index++)
 8010830:	68bb      	ldr	r3, [r7, #8]
 8010832:	3301      	adds	r3, #1
 8010834:	60bb      	str	r3, [r7, #8]
 8010836:	4b05      	ldr	r3, [pc, #20]	@ (801084c <_ux_hcd_stm32_ed_obtain+0x58>)
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	699b      	ldr	r3, [r3, #24]
 801083c:	68ba      	ldr	r2, [r7, #8]
 801083e:	429a      	cmp	r2, r3
 8010840:	d3e2      	bcc.n	8010808 <_ux_hcd_stm32_ed_obtain+0x14>
    }

    /* There is no available ED in the ED list.  */
    return(UX_NULL);
 8010842:	2300      	movs	r3, #0
}
 8010844:	4618      	mov	r0, r3
 8010846:	3710      	adds	r7, #16
 8010848:	46bd      	mov	sp, r7
 801084a:	bd80      	pop	{r7, pc}
 801084c:	20011fc4 	.word	0x20011fc4

08010850 <_ux_hcd_stm32_endpoint_create>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_create(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 8010850:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010852:	b08d      	sub	sp, #52	@ 0x34
 8010854:	af04      	add	r7, sp, #16
 8010856:	6078      	str	r0, [r7, #4]
 8010858:	6039      	str	r1, [r7, #0]
UINT                    device_speed;
UINT                    endpoint_type;


    /* Get the pointer to the device.  */
    device =  endpoint -> ux_endpoint_device;
 801085a:	683b      	ldr	r3, [r7, #0]
 801085c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801085e:	613b      	str	r3, [r7, #16]

    /* Set device speed.  */
    switch (device -> ux_device_speed)
 8010860:	693b      	ldr	r3, [r7, #16]
 8010862:	691b      	ldr	r3, [r3, #16]
 8010864:	2b02      	cmp	r3, #2
 8010866:	d006      	beq.n	8010876 <_ux_hcd_stm32_endpoint_create+0x26>
 8010868:	2b02      	cmp	r3, #2
 801086a:	d80d      	bhi.n	8010888 <_ux_hcd_stm32_endpoint_create+0x38>
 801086c:	2b00      	cmp	r3, #0
 801086e:	d008      	beq.n	8010882 <_ux_hcd_stm32_endpoint_create+0x32>
 8010870:	2b01      	cmp	r3, #1
 8010872:	d003      	beq.n	801087c <_ux_hcd_stm32_endpoint_create+0x2c>
 8010874:	e008      	b.n	8010888 <_ux_hcd_stm32_endpoint_create+0x38>
    {
    case UX_HIGH_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_HIGH;
 8010876:	2300      	movs	r3, #0
 8010878:	61bb      	str	r3, [r7, #24]
        break;
 801087a:	e007      	b.n	801088c <_ux_hcd_stm32_endpoint_create+0x3c>
    case UX_FULL_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_FULL;
 801087c:	2301      	movs	r3, #1
 801087e:	61bb      	str	r3, [r7, #24]
        break;
 8010880:	e004      	b.n	801088c <_ux_hcd_stm32_endpoint_create+0x3c>
    case UX_LOW_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_LOW;
 8010882:	2302      	movs	r3, #2
 8010884:	61bb      	str	r3, [r7, #24]
        break;
 8010886:	e001      	b.n	801088c <_ux_hcd_stm32_endpoint_create+0x3c>
    default:
        return(UX_ERROR);
 8010888:	23ff      	movs	r3, #255	@ 0xff
 801088a:	e0e1      	b.n	8010a50 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Set endpoint type.  */
    switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 801088c:	683b      	ldr	r3, [r7, #0]
 801088e:	699b      	ldr	r3, [r3, #24]
 8010890:	f003 0303 	and.w	r3, r3, #3
 8010894:	2b03      	cmp	r3, #3
 8010896:	d817      	bhi.n	80108c8 <_ux_hcd_stm32_endpoint_create+0x78>
 8010898:	a201      	add	r2, pc, #4	@ (adr r2, 80108a0 <_ux_hcd_stm32_endpoint_create+0x50>)
 801089a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801089e:	bf00      	nop
 80108a0:	080108b1 	.word	0x080108b1
 80108a4:	080108c3 	.word	0x080108c3
 80108a8:	080108b7 	.word	0x080108b7
 80108ac:	080108bd 	.word	0x080108bd
    {
    case UX_CONTROL_ENDPOINT:
        endpoint_type =  EP_TYPE_CTRL;
 80108b0:	2300      	movs	r3, #0
 80108b2:	617b      	str	r3, [r7, #20]
        break;
 80108b4:	e00a      	b.n	80108cc <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_BULK_ENDPOINT:
        endpoint_type =  EP_TYPE_BULK;
 80108b6:	2302      	movs	r3, #2
 80108b8:	617b      	str	r3, [r7, #20]
        break;
 80108ba:	e007      	b.n	80108cc <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_INTERRUPT_ENDPOINT:
        endpoint_type =  EP_TYPE_INTR;
 80108bc:	2303      	movs	r3, #3
 80108be:	617b      	str	r3, [r7, #20]
       break;
 80108c0:	e004      	b.n	80108cc <_ux_hcd_stm32_endpoint_create+0x7c>
    case UX_ISOCHRONOUS_ENDPOINT:
        endpoint_type =  EP_TYPE_ISOC;
 80108c2:	2301      	movs	r3, #1
 80108c4:	617b      	str	r3, [r7, #20]
        break;
 80108c6:	e001      	b.n	80108cc <_ux_hcd_stm32_endpoint_create+0x7c>
    default:
        return(UX_FUNCTION_NOT_SUPPORTED);
 80108c8:	2354      	movs	r3, #84	@ 0x54
 80108ca:	e0c1      	b.n	8010a50 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Obtain a ED for this new endpoint. This ED will live as long as the endpoint is active
       and will be the container for the tds.  */
    ed =  _ux_hcd_stm32_ed_obtain(hcd_stm32);
 80108cc:	6878      	ldr	r0, [r7, #4]
 80108ce:	f7ff ff91 	bl	80107f4 <_ux_hcd_stm32_ed_obtain>
 80108d2:	60f8      	str	r0, [r7, #12]
    if (ed == UX_NULL)
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d101      	bne.n	80108de <_ux_hcd_stm32_endpoint_create+0x8e>
        return(UX_NO_ED_AVAILABLE);
 80108da:	2314      	movs	r3, #20
 80108dc:	e0b8      	b.n	8010a50 <_ux_hcd_stm32_endpoint_create+0x200>

    /* And get a channel. */
    for (channel_index = 0; channel_index < hcd_stm32 -> ux_hcd_stm32_nb_channels; channel_index++)
 80108de:	2300      	movs	r3, #0
 80108e0:	61fb      	str	r3, [r7, #28]
 80108e2:	e014      	b.n	801090e <_ux_hcd_stm32_endpoint_create+0xbe>
    {

        /* Check if that Channel is free.  */
        if (hcd_stm32 -> ux_hcd_stm32_channels_ed[channel_index]  == UX_NULL)
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	69fa      	ldr	r2, [r7, #28]
 80108e8:	3202      	adds	r2, #2
 80108ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d10a      	bne.n	8010908 <_ux_hcd_stm32_endpoint_create+0xb8>
        {

            /* We have a channel. Save it. */
            hcd_stm32 -> ux_hcd_stm32_channels_ed[channel_index] = ed;
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	69fa      	ldr	r2, [r7, #28]
 80108f6:	3202      	adds	r2, #2
 80108f8:	68f9      	ldr	r1, [r7, #12]
 80108fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

            /* And in the endpoint too. */
            ed -> ux_stm32_ed_channel = channel_index;
 80108fe:	69fb      	ldr	r3, [r7, #28]
 8010900:	b2da      	uxtb	r2, r3
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	735a      	strb	r2, [r3, #13]

            /* Done here.  */
            break;
 8010906:	e007      	b.n	8010918 <_ux_hcd_stm32_endpoint_create+0xc8>
    for (channel_index = 0; channel_index < hcd_stm32 -> ux_hcd_stm32_nb_channels; channel_index++)
 8010908:	69fb      	ldr	r3, [r7, #28]
 801090a:	3301      	adds	r3, #1
 801090c:	61fb      	str	r3, [r7, #28]
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010912:	69fa      	ldr	r2, [r7, #28]
 8010914:	429a      	cmp	r2, r3
 8010916:	d3e5      	bcc.n	80108e4 <_ux_hcd_stm32_endpoint_create+0x94>

        }
    }

    /* Check for channel assignment.  */
    if (ed -> ux_stm32_ed_channel ==  UX_HCD_STM32_NO_CHANNEL_ASSIGNED)
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	7b5b      	ldrb	r3, [r3, #13]
 801091c:	2bff      	cmp	r3, #255	@ 0xff
 801091e:	d104      	bne.n	801092a <_ux_hcd_stm32_endpoint_create+0xda>
    {

        /* Free the ED.  */
        ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_FREE;
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	2200      	movs	r2, #0
 8010924:	731a      	strb	r2, [r3, #12]

        /* Could not allocate a channel.  */
        return(UX_NO_ED_AVAILABLE);
 8010926:	2314      	movs	r3, #20
 8010928:	e092      	b.n	8010a50 <_ux_hcd_stm32_endpoint_create+0x200>
    }

    /* Check for interrupt and isochronous endpoints.  */
    if ((endpoint_type == EP_TYPE_INTR) || (endpoint_type == EP_TYPE_ISOC))
 801092a:	697b      	ldr	r3, [r7, #20]
 801092c:	2b03      	cmp	r3, #3
 801092e:	d002      	beq.n	8010936 <_ux_hcd_stm32_endpoint_create+0xe6>
 8010930:	697b      	ldr	r3, [r7, #20]
 8010932:	2b01      	cmp	r3, #1
 8010934:	d14d      	bne.n	80109d2 <_ux_hcd_stm32_endpoint_create+0x182>
    {

        /* Check endpoint type and device speed.  */
        if (endpoint_type == EP_TYPE_ISOC || device_speed == HCD_DEVICE_SPEED_HIGH)
 8010936:	697b      	ldr	r3, [r7, #20]
 8010938:	2b01      	cmp	r3, #1
 801093a:	d002      	beq.n	8010942 <_ux_hcd_stm32_endpoint_create+0xf2>
 801093c:	69bb      	ldr	r3, [r7, #24]
 801093e:	2b00      	cmp	r3, #0
 8010940:	d10b      	bne.n	801095a <_ux_hcd_stm32_endpoint_create+0x10a>
        {

            /* Set the interval mask for high speed or isochronous endpoints.  */
            ed -> ux_stm32_ed_interval_mask =  (UCHAR)(1 << (endpoint -> ux_endpoint_descriptor.bInterval - 1)) - 1;
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	6a1b      	ldr	r3, [r3, #32]
 8010946:	3b01      	subs	r3, #1
 8010948:	2201      	movs	r2, #1
 801094a:	fa02 f303 	lsl.w	r3, r2, r3
 801094e:	b2db      	uxtb	r3, r3
 8010950:	3b01      	subs	r3, #1
 8010952:	b2da      	uxtb	r2, r3
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	739a      	strb	r2, [r3, #14]
 8010958:	e028      	b.n	80109ac <_ux_hcd_stm32_endpoint_create+0x15c>
        }
        else
        {

            /* Set the interval mask for other endpoints.  */
            ed -> ux_stm32_ed_interval_mask = endpoint -> ux_endpoint_descriptor.bInterval;
 801095a:	683b      	ldr	r3, [r7, #0]
 801095c:	6a1b      	ldr	r3, [r3, #32]
 801095e:	b2da      	uxtb	r2, r3
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 1;
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	7b9a      	ldrb	r2, [r3, #14]
 8010968:	68fb      	ldr	r3, [r7, #12]
 801096a:	7b9b      	ldrb	r3, [r3, #14]
 801096c:	085b      	lsrs	r3, r3, #1
 801096e:	b2db      	uxtb	r3, r3
 8010970:	4313      	orrs	r3, r2
 8010972:	b2da      	uxtb	r2, r3
 8010974:	68fb      	ldr	r3, [r7, #12]
 8010976:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 2;
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	7b9a      	ldrb	r2, [r3, #14]
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	7b9b      	ldrb	r3, [r3, #14]
 8010980:	089b      	lsrs	r3, r3, #2
 8010982:	b2db      	uxtb	r3, r3
 8010984:	4313      	orrs	r3, r2
 8010986:	b2da      	uxtb	r2, r3
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask |= ed -> ux_stm32_ed_interval_mask >> 4;
 801098c:	68fb      	ldr	r3, [r7, #12]
 801098e:	7b9a      	ldrb	r2, [r3, #14]
 8010990:	68fb      	ldr	r3, [r7, #12]
 8010992:	7b9b      	ldrb	r3, [r3, #14]
 8010994:	091b      	lsrs	r3, r3, #4
 8010996:	b2db      	uxtb	r3, r3
 8010998:	4313      	orrs	r3, r2
 801099a:	b2da      	uxtb	r2, r3
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	739a      	strb	r2, [r3, #14]
            ed -> ux_stm32_ed_interval_mask >>= 1;
 80109a0:	68fb      	ldr	r3, [r7, #12]
 80109a2:	7b9b      	ldrb	r3, [r3, #14]
 80109a4:	085b      	lsrs	r3, r3, #1
 80109a6:	b2da      	uxtb	r2, r3
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	739a      	strb	r2, [r3, #14]
        }

        /* Select a transfer time slot with least traffic.  */
        ed -> ux_stm32_ed_interval_position =  (UCHAR)_ux_hcd_stm32_least_traffic_list_get(hcd_stm32);
 80109ac:	6878      	ldr	r0, [r7, #4]
 80109ae:	f000 fa1f 	bl	8010df0 <_ux_hcd_stm32_least_traffic_list_get>
 80109b2:	4603      	mov	r3, r0
 80109b4:	b2da      	uxtb	r2, r3
 80109b6:	68fb      	ldr	r3, [r7, #12]
 80109b8:	73da      	strb	r2, [r3, #15]

        /* Attach the ed to periodic ed list.  */
        ed -> ux_stm32_ed_next_ed = hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 80109ba:	687b      	ldr	r3, [r7, #4]
 80109bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	601a      	str	r2, [r3, #0]
        hcd_stm32 -> ux_hcd_stm32_periodic_ed_head = ed;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	68fa      	ldr	r2, [r7, #12]
 80109c6:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Activate periodic scheduler.  */
        hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active ++;
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109cc:	1c5a      	adds	r2, r3, #1
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Attach the ED to the endpoint container.  */
    endpoint -> ux_endpoint_ed =  (VOID *) ed;
 80109d2:	683b      	ldr	r3, [r7, #0]
 80109d4:	68fa      	ldr	r2, [r7, #12]
 80109d6:	609a      	str	r2, [r3, #8]

    /* Now do the opposite, attach the ED container to the physical ED.  */
    ed -> ux_stm32_ed_endpoint =  endpoint;
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	683a      	ldr	r2, [r7, #0]
 80109dc:	605a      	str	r2, [r3, #4]

    /* Call HAL to initialize the host channel.  */
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 80109de:	687b      	ldr	r3, [r7, #4]
 80109e0:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80109e2:	69fb      	ldr	r3, [r7, #28]
 80109e4:	b2dc      	uxtb	r4, r3
                    channel_index,
                    endpoint -> ux_endpoint_descriptor.bEndpointAddress,
 80109e6:	683b      	ldr	r3, [r7, #0]
 80109e8:	695b      	ldr	r3, [r3, #20]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 80109ea:	b2dd      	uxtb	r5, r3
                    device -> ux_device_address,
 80109ec:	693b      	ldr	r3, [r7, #16]
 80109ee:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 80109f0:	b2de      	uxtb	r6, r3
 80109f2:	69bb      	ldr	r3, [r7, #24]
 80109f4:	b2db      	uxtb	r3, r3
 80109f6:	697a      	ldr	r2, [r7, #20]
 80109f8:	b2d2      	uxtb	r2, r2
                    device_speed,
                    endpoint_type,
                    endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 80109fa:	6839      	ldr	r1, [r7, #0]
 80109fc:	69c9      	ldr	r1, [r1, #28]
    HAL_HCD_HC_Init(hcd_stm32->hcd_handle,
 80109fe:	b289      	uxth	r1, r1
 8010a00:	9102      	str	r1, [sp, #8]
 8010a02:	9201      	str	r2, [sp, #4]
 8010a04:	9300      	str	r3, [sp, #0]
 8010a06:	4633      	mov	r3, r6
 8010a08:	462a      	mov	r2, r5
 8010a0a:	4621      	mov	r1, r4
 8010a0c:	f7f1 fcc9 	bl	80023a2 <HAL_HCD_HC_Init>

    /* Reset toggles.  */
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_in = 0;
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	7b5b      	ldrb	r3, [r3, #13]
 8010a18:	4619      	mov	r1, r3
 8010a1a:	460b      	mov	r3, r1
 8010a1c:	011b      	lsls	r3, r3, #4
 8010a1e:	1a5b      	subs	r3, r3, r1
 8010a20:	009b      	lsls	r3, r3, #2
 8010a22:	4413      	add	r3, r2
 8010a24:	333c      	adds	r3, #60	@ 0x3c
 8010a26:	2200      	movs	r2, #0
 8010a28:	701a      	strb	r2, [r3, #0]
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_out = 0;
 8010a2a:	687b      	ldr	r3, [r7, #4]
 8010a2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010a2e:	68fb      	ldr	r3, [r7, #12]
 8010a30:	7b5b      	ldrb	r3, [r3, #13]
 8010a32:	4619      	mov	r1, r3
 8010a34:	460b      	mov	r3, r1
 8010a36:	011b      	lsls	r3, r3, #4
 8010a38:	1a5b      	subs	r3, r3, r1
 8010a3a:	009b      	lsls	r3, r3, #2
 8010a3c:	4413      	add	r3, r2
 8010a3e:	333d      	adds	r3, #61	@ 0x3d
 8010a40:	2200      	movs	r2, #0
 8010a42:	701a      	strb	r2, [r3, #0]

    /* We need to take into account the nature of the HCD to define the max size
       of any transfer in the transfer request.  */
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_maximum_length =  UX_HCD_STM32_MAX_PACKET_COUNT *
                                                                                   endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8010a44:	683b      	ldr	r3, [r7, #0]
 8010a46:	69db      	ldr	r3, [r3, #28]
    endpoint -> ux_endpoint_transfer_request.ux_transfer_request_maximum_length =  UX_HCD_STM32_MAX_PACKET_COUNT *
 8010a48:	021a      	lsls	r2, r3, #8
 8010a4a:	683b      	ldr	r3, [r7, #0]
 8010a4c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010a4e:	2300      	movs	r3, #0
}
 8010a50:	4618      	mov	r0, r3
 8010a52:	3724      	adds	r7, #36	@ 0x24
 8010a54:	46bd      	mov	sp, r7
 8010a56:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010a58 <_ux_hcd_stm32_endpoint_destroy>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_destroy(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 8010a58:	b580      	push	{r7, lr}
 8010a5a:	b086      	sub	sp, #24
 8010a5c:	af00      	add	r7, sp, #0
 8010a5e:	6078      	str	r0, [r7, #4]
 8010a60:	6039      	str	r1, [r7, #0]
UX_HCD_STM32_ED       *ed;
UX_HCD_STM32_ED       *next_ed;
UINT                   endpoint_type;

    /* From the endpoint container fetch the STM32 ED descriptor.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 8010a62:	683b      	ldr	r3, [r7, #0]
 8010a64:	689b      	ldr	r3, [r3, #8]
 8010a66:	613b      	str	r3, [r7, #16]

    /* Check if this physical endpoint has been initialized properly!  */
    if (ed == UX_NULL)
 8010a68:	693b      	ldr	r3, [r7, #16]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d106      	bne.n	8010a7c <_ux_hcd_stm32_endpoint_destroy+0x24>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_ENDPOINT_HANDLE_UNKNOWN);
 8010a6e:	2253      	movs	r2, #83	@ 0x53
 8010a70:	2101      	movs	r1, #1
 8010a72:	2002      	movs	r0, #2
 8010a74:	f7fe fc34 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 8010a78:	2353      	movs	r3, #83	@ 0x53
 8010a7a:	e03e      	b.n	8010afa <_ux_hcd_stm32_endpoint_destroy+0xa2>

    }


    /* Wait for the controller to finish the current frame processing.  */
    _ux_utility_delay_ms(1);
 8010a7c:	2001      	movs	r0, #1
 8010a7e:	f7fe fd03 	bl	800f488 <_ux_utility_delay_ms>

    /* We need to free the channel.  */
    hcd_stm32 -> ux_hcd_stm32_channels_ed[ed -> ux_stm32_ed_channel] =  UX_NULL;
 8010a82:	693b      	ldr	r3, [r7, #16]
 8010a84:	7b5b      	ldrb	r3, [r3, #13]
 8010a86:	461a      	mov	r2, r3
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	3202      	adds	r2, #2
 8010a8c:	2100      	movs	r1, #0
 8010a8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Get endpoint type.  */
    endpoint_type = (endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE;
 8010a92:	683b      	ldr	r3, [r7, #0]
 8010a94:	699b      	ldr	r3, [r3, #24]
 8010a96:	f003 0303 	and.w	r3, r3, #3
 8010a9a:	60fb      	str	r3, [r7, #12]

    /* Check for periodic endpoints.  */
    if ((endpoint_type == UX_INTERRUPT_ENDPOINT) || (endpoint_type == UX_ISOCHRONOUS_ENDPOINT))
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	2b03      	cmp	r3, #3
 8010aa0:	d002      	beq.n	8010aa8 <_ux_hcd_stm32_endpoint_destroy+0x50>
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	2b01      	cmp	r3, #1
 8010aa6:	d124      	bne.n	8010af2 <_ux_hcd_stm32_endpoint_destroy+0x9a>
    {

        /* Remove the ED from periodic ED list.  */
        if (hcd_stm32 -> ux_hcd_stm32_periodic_ed_head == ed)
 8010aa8:	687b      	ldr	r3, [r7, #4]
 8010aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010aac:	693a      	ldr	r2, [r7, #16]
 8010aae:	429a      	cmp	r2, r3
 8010ab0:	d103      	bne.n	8010aba <_ux_hcd_stm32_endpoint_destroy+0x62>
        {

            /* The only one in the list, just set the pointer to null.  */
            hcd_stm32 -> ux_hcd_stm32_periodic_ed_head = UX_NULL;
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	2200      	movs	r2, #0
 8010ab6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8010ab8:	e016      	b.n	8010ae8 <_ux_hcd_stm32_endpoint_destroy+0x90>
        }
        else
        {

            /* Get the first ED in the list.  */
            next_ed = hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010abe:	617b      	str	r3, [r7, #20]

            /* Search for the ED in the list.  */
            while( (next_ed != UX_NULL) && (next_ed -> ux_stm32_ed_next_ed != ed) )
 8010ac0:	e002      	b.n	8010ac8 <_ux_hcd_stm32_endpoint_destroy+0x70>
            {

                /* Move to next ED.  */
                next_ed = next_ed -> ux_stm32_ed_next_ed;
 8010ac2:	697b      	ldr	r3, [r7, #20]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	617b      	str	r3, [r7, #20]
            while( (next_ed != UX_NULL) && (next_ed -> ux_stm32_ed_next_ed != ed) )
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d004      	beq.n	8010ad8 <_ux_hcd_stm32_endpoint_destroy+0x80>
 8010ace:	697b      	ldr	r3, [r7, #20]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	693a      	ldr	r2, [r7, #16]
 8010ad4:	429a      	cmp	r2, r3
 8010ad6:	d1f4      	bne.n	8010ac2 <_ux_hcd_stm32_endpoint_destroy+0x6a>
            }

            /* Check if we found the ED.  */
            if (next_ed)
 8010ad8:	697b      	ldr	r3, [r7, #20]
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d004      	beq.n	8010ae8 <_ux_hcd_stm32_endpoint_destroy+0x90>
            {

                /* Remove the ED from list.  */
                next_ed -> ux_stm32_ed_next_ed = next_ed -> ux_stm32_ed_next_ed -> ux_stm32_ed_next_ed;
 8010ade:	697b      	ldr	r3, [r7, #20]
 8010ae0:	681b      	ldr	r3, [r3, #0]
 8010ae2:	681a      	ldr	r2, [r3, #0]
 8010ae4:	697b      	ldr	r3, [r7, #20]
 8010ae6:	601a      	str	r2, [r3, #0]
            }
        }

        /* Decrease the periodic active count.  */
        hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active --;
 8010ae8:	687b      	ldr	r3, [r7, #4]
 8010aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010aec:	1e5a      	subs	r2, r3, #1
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Now we can safely make the ED free.  */
    ed -> ux_stm32_ed_status =  UX_HCD_STM32_ED_STATUS_FREE;
 8010af2:	693b      	ldr	r3, [r7, #16]
 8010af4:	2200      	movs	r2, #0
 8010af6:	731a      	strb	r2, [r3, #12]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010af8:	2300      	movs	r3, #0
}
 8010afa:	4618      	mov	r0, r3
 8010afc:	3718      	adds	r7, #24
 8010afe:	46bd      	mov	sp, r7
 8010b00:	bd80      	pop	{r7, pc}

08010b02 <_ux_hcd_stm32_endpoint_reset>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_endpoint_reset(UX_HCD_STM32 *hcd_stm32, UX_ENDPOINT *endpoint)
{
 8010b02:	b480      	push	{r7}
 8010b04:	b085      	sub	sp, #20
 8010b06:	af00      	add	r7, sp, #0
 8010b08:	6078      	str	r0, [r7, #4]
 8010b0a:	6039      	str	r1, [r7, #0]

UX_HCD_STM32_ED       *ed;


    /* From the endpoint container fetch the STM32 ED descriptor.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	689b      	ldr	r3, [r3, #8]
 8010b10:	60fb      	str	r3, [r7, #12]

    /* Reset the data0/data1 toggle bit.  */
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_in = 0;
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	7b5b      	ldrb	r3, [r3, #13]
 8010b1a:	4619      	mov	r1, r3
 8010b1c:	460b      	mov	r3, r1
 8010b1e:	011b      	lsls	r3, r3, #4
 8010b20:	1a5b      	subs	r3, r3, r1
 8010b22:	009b      	lsls	r3, r3, #2
 8010b24:	4413      	add	r3, r2
 8010b26:	333c      	adds	r3, #60	@ 0x3c
 8010b28:	2200      	movs	r2, #0
 8010b2a:	701a      	strb	r2, [r3, #0]
    hcd_stm32 -> hcd_handle -> hc[ed -> ux_stm32_ed_channel].toggle_out = 0;
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	7b5b      	ldrb	r3, [r3, #13]
 8010b34:	4619      	mov	r1, r3
 8010b36:	460b      	mov	r3, r1
 8010b38:	011b      	lsls	r3, r3, #4
 8010b3a:	1a5b      	subs	r3, r3, r1
 8010b3c:	009b      	lsls	r3, r3, #2
 8010b3e:	4413      	add	r3, r2
 8010b40:	333d      	adds	r3, #61	@ 0x3d
 8010b42:	2200      	movs	r2, #0
 8010b44:	701a      	strb	r2, [r3, #0]

    /* This operation never fails.  */
    return(UX_SUCCESS);
 8010b46:	2300      	movs	r3, #0
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	3714      	adds	r7, #20
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b52:	4770      	bx	lr

08010b54 <_ux_hcd_stm32_entry>:
/*  xx-xx-xxxx     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.x    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_entry(UX_HCD *hcd, UINT function, VOID *parameter)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b088      	sub	sp, #32
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	60f8      	str	r0, [r7, #12]
 8010b5c:	60b9      	str	r1, [r7, #8]
 8010b5e:	607a      	str	r2, [r7, #4]
UX_HCD_STM32       *hcd_stm32;
UX_INT_SAVE_AREA


    /* Check the status of the controller.  */
    if (hcd -> ux_hcd_status == UX_UNUSED)
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d106      	bne.n	8010b76 <_ux_hcd_stm32_entry+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_CONTROLLER_UNKNOWN);
 8010b68:	2255      	movs	r2, #85	@ 0x55
 8010b6a:	2101      	movs	r1, #1
 8010b6c:	2002      	movs	r0, #2
 8010b6e:	f7fe fbb7 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 8010b72:	2355      	movs	r3, #85	@ 0x55
 8010b74:	e0b9      	b.n	8010cea <_ux_hcd_stm32_entry+0x196>
    }

    /* Get the pointer to the STM32 HCD.  */
    hcd_stm32 =  (UX_HCD_STM32 *) hcd -> ux_hcd_controller_hardware;
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010b7a:	61bb      	str	r3, [r7, #24]

    /* look at the function and route it.  */
    switch(function)
 8010b7c:	68bb      	ldr	r3, [r7, #8]
 8010b7e:	3b01      	subs	r3, #1
 8010b80:	2b11      	cmp	r3, #17
 8010b82:	f200 80a9 	bhi.w	8010cd8 <_ux_hcd_stm32_entry+0x184>
 8010b86:	a201      	add	r2, pc, #4	@ (adr r2, 8010b8c <_ux_hcd_stm32_entry+0x38>)
 8010b88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b8c:	08010bd5 	.word	0x08010bd5
 8010b90:	08010bdf 	.word	0x08010bdf
 8010b94:	08010bed 	.word	0x08010bed
 8010b98:	08010bfb 	.word	0x08010bfb
 8010b9c:	08010c09 	.word	0x08010c09
 8010ba0:	08010c17 	.word	0x08010c17
 8010ba4:	08010c25 	.word	0x08010c25
 8010ba8:	08010c33 	.word	0x08010c33
 8010bac:	08010c41 	.word	0x08010c41
 8010bb0:	08010c4f 	.word	0x08010c4f
 8010bb4:	08010cd9 	.word	0x08010cd9
 8010bb8:	08010c5b 	.word	0x08010c5b
 8010bbc:	08010c67 	.word	0x08010c67
 8010bc0:	08010c73 	.word	0x08010c73
 8010bc4:	08010c7f 	.word	0x08010c7f
 8010bc8:	08010c8b 	.word	0x08010c8b
 8010bcc:	08010c97 	.word	0x08010c97
 8010bd0:	08010cbd 	.word	0x08010cbd
    {

    case UX_HCD_DISABLE_CONTROLLER:

        status =  _ux_hcd_stm32_controller_disable(hcd_stm32);
 8010bd4:	69b8      	ldr	r0, [r7, #24]
 8010bd6:	f7ff fdfb 	bl	80107d0 <_ux_hcd_stm32_controller_disable>
 8010bda:	61f8      	str	r0, [r7, #28]
        break;
 8010bdc:	e084      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_GET_PORT_STATUS:

        status =  _ux_hcd_stm32_port_status_get(hcd_stm32, (ULONG) parameter);
 8010bde:	687b      	ldr	r3, [r7, #4]
 8010be0:	4619      	mov	r1, r3
 8010be2:	69b8      	ldr	r0, [r7, #24]
 8010be4:	f000 f9d8 	bl	8010f98 <_ux_hcd_stm32_port_status_get>
 8010be8:	61f8      	str	r0, [r7, #28]
        break;
 8010bea:	e07d      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_ENABLE_PORT:

        status =  _ux_hcd_stm32_port_enable(hcd_stm32, (ULONG) parameter);
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	4619      	mov	r1, r3
 8010bf0:	69b8      	ldr	r0, [r7, #24]
 8010bf2:	f000 f993 	bl	8010f1c <_ux_hcd_stm32_port_enable>
 8010bf6:	61f8      	str	r0, [r7, #28]
        break;
 8010bf8:	e076      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_DISABLE_PORT:

        status =  _ux_hcd_stm32_port_disable(hcd_stm32, (ULONG) parameter);
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	4619      	mov	r1, r3
 8010bfe:	69b8      	ldr	r0, [r7, #24]
 8010c00:	f000 f980 	bl	8010f04 <_ux_hcd_stm32_port_disable>
 8010c04:	61f8      	str	r0, [r7, #28]
        break;
 8010c06:	e06f      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_POWER_ON_PORT:

        status =  _ux_hcd_stm32_power_on_port(hcd_stm32, (ULONG) parameter);
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	4619      	mov	r1, r3
 8010c0c:	69b8      	ldr	r0, [r7, #24]
 8010c0e:	f000 fa1a 	bl	8011046 <_ux_hcd_stm32_power_on_port>
 8010c12:	61f8      	str	r0, [r7, #28]
        break;
 8010c14:	e068      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_POWER_DOWN_PORT:

        status =  _ux_hcd_stm32_power_down_port(hcd_stm32, (ULONG) parameter);
 8010c16:	687b      	ldr	r3, [r7, #4]
 8010c18:	4619      	mov	r1, r3
 8010c1a:	69b8      	ldr	r0, [r7, #24]
 8010c1c:	f000 fa07 	bl	801102e <_ux_hcd_stm32_power_down_port>
 8010c20:	61f8      	str	r0, [r7, #28]
        break;
 8010c22:	e061      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_SUSPEND_PORT:

        status =  _ux_hcd_stm32_port_suspend(hcd_stm32, (ULONG) parameter);
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	4619      	mov	r1, r3
 8010c28:	69b8      	ldr	r0, [r7, #24]
 8010c2a:	f000 f9f4 	bl	8011016 <_ux_hcd_stm32_port_suspend>
 8010c2e:	61f8      	str	r0, [r7, #28]
        break;
 8010c30:	e05a      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_RESUME_PORT:

        status =  _ux_hcd_stm32_port_resume(hcd_stm32, (UINT) parameter);
 8010c32:	687b      	ldr	r3, [r7, #4]
 8010c34:	4619      	mov	r1, r3
 8010c36:	69b8      	ldr	r0, [r7, #24]
 8010c38:	f000 f9a2 	bl	8010f80 <_ux_hcd_stm32_port_resume>
 8010c3c:	61f8      	str	r0, [r7, #28]
        break;
 8010c3e:	e053      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_RESET_PORT:

        status =  _ux_hcd_stm32_port_reset(hcd_stm32, (ULONG) parameter);
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	4619      	mov	r1, r3
 8010c44:	69b8      	ldr	r0, [r7, #24]
 8010c46:	f000 f975 	bl	8010f34 <_ux_hcd_stm32_port_reset>
 8010c4a:	61f8      	str	r0, [r7, #28]
        break;
 8010c4c:	e04c      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_GET_FRAME_NUMBER:

        status =  _ux_hcd_stm32_frame_number_get(hcd_stm32, (ULONG *) parameter);
 8010c4e:	6879      	ldr	r1, [r7, #4]
 8010c50:	69b8      	ldr	r0, [r7, #24]
 8010c52:	f000 f84f 	bl	8010cf4 <_ux_hcd_stm32_frame_number_get>
 8010c56:	61f8      	str	r0, [r7, #28]
        break;
 8010c58:	e046      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_TRANSFER_REQUEST:

        status =  _ux_hcd_stm32_request_transfer(hcd_stm32, (UX_TRANSFER *) parameter);
 8010c5a:	6879      	ldr	r1, [r7, #4]
 8010c5c:	69b8      	ldr	r0, [r7, #24]
 8010c5e:	f000 fc35 	bl	80114cc <_ux_hcd_stm32_request_transfer>
 8010c62:	61f8      	str	r0, [r7, #28]
        break;
 8010c64:	e040      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_TRANSFER_ABORT:

        status =  _ux_hcd_stm32_transfer_abort(hcd_stm32, (UX_TRANSFER *) parameter);
 8010c66:	6879      	ldr	r1, [r7, #4]
 8010c68:	69b8      	ldr	r0, [r7, #24]
 8010c6a:	f000 fc6d 	bl	8011548 <_ux_hcd_stm32_transfer_abort>
 8010c6e:	61f8      	str	r0, [r7, #28]
        break;
 8010c70:	e03a      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>


    case UX_HCD_CREATE_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_create(hcd_stm32, (UX_ENDPOINT*) parameter);
 8010c72:	6879      	ldr	r1, [r7, #4]
 8010c74:	69b8      	ldr	r0, [r7, #24]
 8010c76:	f7ff fdeb 	bl	8010850 <_ux_hcd_stm32_endpoint_create>
 8010c7a:	61f8      	str	r0, [r7, #28]
        break;
 8010c7c:	e034      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_DESTROY_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_destroy(hcd_stm32, (UX_ENDPOINT*) parameter);
 8010c7e:	6879      	ldr	r1, [r7, #4]
 8010c80:	69b8      	ldr	r0, [r7, #24]
 8010c82:	f7ff fee9 	bl	8010a58 <_ux_hcd_stm32_endpoint_destroy>
 8010c86:	61f8      	str	r0, [r7, #28]
        break;
 8010c88:	e02e      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_RESET_ENDPOINT:

        status =  _ux_hcd_stm32_endpoint_reset(hcd_stm32, (UX_ENDPOINT*) parameter);
 8010c8a:	6879      	ldr	r1, [r7, #4]
 8010c8c:	69b8      	ldr	r0, [r7, #24]
 8010c8e:	f7ff ff38 	bl	8010b02 <_ux_hcd_stm32_endpoint_reset>
 8010c92:	61f8      	str	r0, [r7, #28]
        break;
 8010c94:	e028      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_PROCESS_DONE_QUEUE:

        /* Process periodic queue.  */
        _ux_hcd_stm32_periodic_schedule(hcd_stm32);
 8010c96:	69b8      	ldr	r0, [r7, #24]
 8010c98:	f000 f8e6 	bl	8010e68 <_ux_hcd_stm32_periodic_schedule>

        /* Reset the SOF flag.  */
        UX_DISABLE_INTS
 8010c9c:	2001      	movs	r0, #1
 8010c9e:	f7ef faf7 	bl	8000290 <_tx_thread_interrupt_control>
 8010ca2:	6178      	str	r0, [r7, #20]
        hcd_stm32 -> ux_hcd_stm32_controller_flag &= ~UX_HCD_STM32_CONTROLLER_FLAG_SOF;
 8010ca4:	69bb      	ldr	r3, [r7, #24]
 8010ca6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ca8:	f023 0204 	bic.w	r2, r3, #4
 8010cac:	69bb      	ldr	r3, [r7, #24]
 8010cae:	645a      	str	r2, [r3, #68]	@ 0x44
        UX_RESTORE_INTS
 8010cb0:	6978      	ldr	r0, [r7, #20]
 8010cb2:	f7ef faed 	bl	8000290 <_tx_thread_interrupt_control>

        status =  UX_SUCCESS;
 8010cb6:	2300      	movs	r3, #0
 8010cb8:	61fb      	str	r3, [r7, #28]
        break;
 8010cba:	e015      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>

    case UX_HCD_UNINITIALIZE:

        /* free HCD resources */
        if (hcd_stm32 != UX_NULL)
 8010cbc:	69bb      	ldr	r3, [r7, #24]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d007      	beq.n	8010cd2 <_ux_hcd_stm32_entry+0x17e>
        {
          _ux_utility_memory_free(hcd_stm32 -> ux_hcd_stm32_ed_list);
 8010cc2:	69bb      	ldr	r3, [r7, #24]
 8010cc4:	685b      	ldr	r3, [r3, #4]
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	f7fe fdac 	bl	800f824 <_ux_utility_memory_free>
          _ux_utility_memory_free(hcd_stm32);
 8010ccc:	69b8      	ldr	r0, [r7, #24]
 8010cce:	f7fe fda9 	bl	800f824 <_ux_utility_memory_free>
        }

        status =  UX_SUCCESS;
 8010cd2:	2300      	movs	r3, #0
 8010cd4:	61fb      	str	r3, [r7, #28]
        break;
 8010cd6:	e007      	b.n	8010ce8 <_ux_hcd_stm32_entry+0x194>

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_FUNCTION_NOT_SUPPORTED);
 8010cd8:	2254      	movs	r2, #84	@ 0x54
 8010cda:	2101      	movs	r1, #1
 8010cdc:	2002      	movs	r0, #2
 8010cde:	f7fe faff 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Unknown request, return an error.  */
        status =  UX_FUNCTION_NOT_SUPPORTED;
 8010ce2:	2354      	movs	r3, #84	@ 0x54
 8010ce4:	61fb      	str	r3, [r7, #28]
        break;
 8010ce6:	bf00      	nop

    }

    /* Return completion status.  */
    return(status);
 8010ce8:	69fb      	ldr	r3, [r7, #28]
}
 8010cea:	4618      	mov	r0, r3
 8010cec:	3720      	adds	r7, #32
 8010cee:	46bd      	mov	sp, r7
 8010cf0:	bd80      	pop	{r7, pc}
 8010cf2:	bf00      	nop

08010cf4 <_ux_hcd_stm32_frame_number_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_frame_number_get(UX_HCD_STM32 *hcd_stm32, ULONG *frame_number)
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b082      	sub	sp, #8
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	6078      	str	r0, [r7, #4]
 8010cfc:	6039      	str	r1, [r7, #0]

    /* Call HAL to get the frame number.  */
    *frame_number = (ULONG)HAL_HCD_GetCurrentFrame(hcd_stm32 -> hcd_handle);
 8010cfe:	687b      	ldr	r3, [r7, #4]
 8010d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010d02:	4618      	mov	r0, r3
 8010d04:	f7f1 ff30 	bl	8002b68 <HAL_HCD_GetCurrentFrame>
 8010d08:	4602      	mov	r2, r0
 8010d0a:	683b      	ldr	r3, [r7, #0]
 8010d0c:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS);
 8010d0e:	2300      	movs	r3, #0
}
 8010d10:	4618      	mov	r0, r3
 8010d12:	3708      	adds	r7, #8
 8010d14:	46bd      	mov	sp, r7
 8010d16:	bd80      	pop	{r7, pc}

08010d18 <_ux_hcd_stm32_initialize>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_initialize(UX_HCD *hcd)
{
 8010d18:	b580      	push	{r7, lr}
 8010d1a:	b084      	sub	sp, #16
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]

UX_HCD_STM32          *hcd_stm32;


    /* The controller initialized here is of STM32 type.  */
    hcd -> ux_hcd_controller_type =  UX_HCD_STM32_CONTROLLER;
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	2206      	movs	r2, #6
 8010d24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the max bandwidth for periodic endpoints. On STM32, the spec says
       no more than 90% to be allocated for periodic.  */
#if UX_MAX_DEVICES > 1
    hcd -> ux_hcd_available_bandwidth =  UX_HCD_STM32_AVAILABLE_BANDWIDTH;
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	f241 7270 	movw	r2, #6000	@ 0x1770
 8010d2c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#endif

    /* Allocate memory for this STM32 HCD instance.  */
    hcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD_STM32));
 8010d30:	2250      	movs	r2, #80	@ 0x50
 8010d32:	2100      	movs	r1, #0
 8010d34:	2000      	movs	r0, #0
 8010d36:	f7fe fc2f 	bl	800f598 <_ux_utility_memory_allocate>
 8010d3a:	60f8      	str	r0, [r7, #12]
    if (hcd_stm32 == UX_NULL)
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d101      	bne.n	8010d46 <_ux_hcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 8010d42:	2312      	movs	r3, #18
 8010d44:	e04c      	b.n	8010de0 <_ux_hcd_stm32_initialize+0xc8>

    /* Set the pointer to the STM32 HCD.  */
    hcd -> ux_hcd_controller_hardware =  (VOID *) hcd_stm32;
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	68fa      	ldr	r2, [r7, #12]
 8010d4a:	675a      	str	r2, [r3, #116]	@ 0x74

    /* Set the generic HCD owner for the STM32 HCD.  */
    hcd_stm32 -> ux_hcd_stm32_hcd_owner =  hcd;
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	687a      	ldr	r2, [r7, #4]
 8010d50:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this HCD.  */
    hcd -> ux_hcd_entry_function =  _ux_hcd_stm32_entry;
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	4a24      	ldr	r2, [pc, #144]	@ (8010de8 <_ux_hcd_stm32_initialize+0xd0>)
 8010d56:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Set the state of the controller to HALTED first.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_HALTED;
 8010d58:	687b      	ldr	r3, [r7, #4]
 8010d5a:	2201      	movs	r2, #1
 8010d5c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Initialize the number of channels.  */
    hcd_stm32 -> ux_hcd_stm32_nb_channels =  UX_HCD_STM32_MAX_NB_CHANNELS;
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	220c      	movs	r2, #12
 8010d62:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Check if the parameter is null.  */
    if (hcd -> ux_hcd_irq == 0)
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d104      	bne.n	8010d76 <_ux_hcd_stm32_initialize+0x5e>
    {
        _ux_utility_memory_free(hcd_stm32);
 8010d6c:	68f8      	ldr	r0, [r7, #12]
 8010d6e:	f7fe fd59 	bl	800f824 <_ux_utility_memory_free>
        return(UX_ERROR);
 8010d72:	23ff      	movs	r3, #255	@ 0xff
 8010d74:	e034      	b.n	8010de0 <_ux_hcd_stm32_initialize+0xc8>
    }

    /* Get HCD handle from parameter.  */
    hcd_stm32 -> hcd_handle = (HCD_HandleTypeDef*)hcd -> ux_hcd_irq;
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010d7a:	461a      	mov	r2, r3
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	649a      	str	r2, [r3, #72]	@ 0x48
    hcd_stm32 -> hcd_handle -> pData = hcd;
 8010d80:	68fb      	ldr	r3, [r7, #12]
 8010d82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010d84:	687a      	ldr	r2, [r7, #4]
 8010d86:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

    /* Allocate the list of eds.   */
    hcd_stm32 -> ux_hcd_stm32_ed_list =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_HCD_STM32_ED) *_ux_system_host -> ux_system_host_max_ed);
 8010d8a:	4b18      	ldr	r3, [pc, #96]	@ (8010dec <_ux_hcd_stm32_initialize+0xd4>)
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	699b      	ldr	r3, [r3, #24]
 8010d90:	011b      	lsls	r3, r3, #4
 8010d92:	461a      	mov	r2, r3
 8010d94:	2100      	movs	r1, #0
 8010d96:	2000      	movs	r0, #0
 8010d98:	f7fe fbfe 	bl	800f598 <_ux_utility_memory_allocate>
 8010d9c:	4602      	mov	r2, r0
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	605a      	str	r2, [r3, #4]
    if (hcd_stm32 -> ux_hcd_stm32_ed_list == UX_NULL)
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	685b      	ldr	r3, [r3, #4]
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d104      	bne.n	8010db4 <_ux_hcd_stm32_initialize+0x9c>
    {
        _ux_utility_memory_free(hcd_stm32);
 8010daa:	68f8      	ldr	r0, [r7, #12]
 8010dac:	f7fe fd3a 	bl	800f824 <_ux_utility_memory_free>
        return(UX_MEMORY_INSUFFICIENT);
 8010db0:	2312      	movs	r3, #18
 8010db2:	e015      	b.n	8010de0 <_ux_hcd_stm32_initialize+0xc8>
    }

    /* Since we know this is a high-speed controller, we can hardwire the version.  */
#if UX_MAX_DEVICES > 1
    hcd -> ux_hcd_version =  0x200;
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010dba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#endif

    /* The number of ports on the controller is fixed to 1. The number of ports needs to be reflected both
       for the generic HCD container and the local stm32 container.  */
    hcd -> ux_hcd_nb_root_hubs             =  UX_HCD_STM32_NB_ROOT_PORTS;
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	2201      	movs	r2, #1
 8010dc2:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* The root port must now be powered to pick up device insertion.  */
    _ux_hcd_stm32_power_on_port(hcd_stm32, 0);
 8010dc4:	2100      	movs	r1, #0
 8010dc6:	68f8      	ldr	r0, [r7, #12]
 8010dc8:	f000 f93d 	bl	8011046 <_ux_hcd_stm32_power_on_port>

    /* The asynchronous queues are empty for now.  */
    hcd_stm32 -> ux_hcd_stm32_queue_empty =  UX_TRUE;
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	2201      	movs	r2, #1
 8010dd0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* The periodic scheduler is not active.  */
    hcd_stm32 -> ux_hcd_stm32_periodic_scheduler_active =  0;
 8010dd2:	68fb      	ldr	r3, [r7, #12]
 8010dd4:	2200      	movs	r2, #0
 8010dd6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the host controller into the operational state.  */
    hcd -> ux_hcd_status =  UX_HCD_STATUS_OPERATIONAL;
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	2202      	movs	r2, #2
 8010ddc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010dde:	2300      	movs	r3, #0
}
 8010de0:	4618      	mov	r0, r3
 8010de2:	3710      	adds	r7, #16
 8010de4:	46bd      	mov	sp, r7
 8010de6:	bd80      	pop	{r7, pc}
 8010de8:	08010b55 	.word	0x08010b55
 8010dec:	20011fc4 	.word	0x20011fc4

08010df0 <_ux_hcd_stm32_least_traffic_list_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_least_traffic_list_get(UX_HCD_STM32 *hcd_stm32)
{
 8010df0:	b480      	push	{r7}
 8010df2:	b089      	sub	sp, #36	@ 0x24
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	6078      	str	r0, [r7, #4]
ULONG               bandwidth_used;
UINT                min_bandwidth_slot;


    /* Set the min bandwidth used to a arbitrary maximum value.  */
    min_bandwidth_used =  0xffffffff;
 8010df8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010dfc:	617b      	str	r3, [r7, #20]

    /* The first ED is the list candidate for now.  */
    min_bandwidth_slot =  0;
 8010dfe:	2300      	movs	r3, #0
 8010e00:	60fb      	str	r3, [r7, #12]

    /* All list will be scanned.  */
    for (list_index = 0; list_index < 32; list_index++)
 8010e02:	2300      	movs	r3, #0
 8010e04:	61bb      	str	r3, [r7, #24]
 8010e06:	e025      	b.n	8010e54 <_ux_hcd_stm32_least_traffic_list_get+0x64>
    {

        /* Reset the bandwidth for this list.  */
        bandwidth_used =  0;
 8010e08:	2300      	movs	r3, #0
 8010e0a:	613b      	str	r3, [r7, #16]

        /* Get the ED of the beginning of the list we parse now.  */
        ed =  hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e10:	61fb      	str	r3, [r7, #28]

        /* Parse the eds in the list.  */
        while (ed != UX_NULL)
 8010e12:	e011      	b.n	8010e38 <_ux_hcd_stm32_least_traffic_list_get+0x48>
        {

            if ((list_index & ed -> ux_stm32_ed_interval_mask) == ed -> ux_stm32_ed_interval_position)
 8010e14:	69fb      	ldr	r3, [r7, #28]
 8010e16:	7b9b      	ldrb	r3, [r3, #14]
 8010e18:	461a      	mov	r2, r3
 8010e1a:	69bb      	ldr	r3, [r7, #24]
 8010e1c:	4013      	ands	r3, r2
 8010e1e:	69fa      	ldr	r2, [r7, #28]
 8010e20:	7bd2      	ldrb	r2, [r2, #15]
 8010e22:	4293      	cmp	r3, r2
 8010e24:	d105      	bne.n	8010e32 <_ux_hcd_stm32_least_traffic_list_get+0x42>
            {

                /* Add to the bandwidth used the max packet size pointed by this ED.  */
                bandwidth_used +=  (ULONG) ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 8010e26:	69fb      	ldr	r3, [r7, #28]
 8010e28:	685b      	ldr	r3, [r3, #4]
 8010e2a:	69db      	ldr	r3, [r3, #28]
 8010e2c:	693a      	ldr	r2, [r7, #16]
 8010e2e:	4413      	add	r3, r2
 8010e30:	613b      	str	r3, [r7, #16]
            }

            /* Move to next ED.  */
            ed =  ed -> ux_stm32_ed_next_ed;
 8010e32:	69fb      	ldr	r3, [r7, #28]
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	61fb      	str	r3, [r7, #28]
        while (ed != UX_NULL)
 8010e38:	69fb      	ldr	r3, [r7, #28]
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d1ea      	bne.n	8010e14 <_ux_hcd_stm32_least_traffic_list_get+0x24>
        }

        /* We have processed a list, check the bandwidth used by this list.
           If this bandwidth is the minimum, we memorize the ED.  */
        if (bandwidth_used < min_bandwidth_used)
 8010e3e:	693a      	ldr	r2, [r7, #16]
 8010e40:	697b      	ldr	r3, [r7, #20]
 8010e42:	429a      	cmp	r2, r3
 8010e44:	d203      	bcs.n	8010e4e <_ux_hcd_stm32_least_traffic_list_get+0x5e>
        {

            /* We have found a better list with a lower used bandwidth, memorize the bandwidth
               for this list.  */
            min_bandwidth_used =  bandwidth_used;
 8010e46:	693b      	ldr	r3, [r7, #16]
 8010e48:	617b      	str	r3, [r7, #20]

            /* Memorize the begin ED for this list.  */
            min_bandwidth_slot =  list_index;
 8010e4a:	69bb      	ldr	r3, [r7, #24]
 8010e4c:	60fb      	str	r3, [r7, #12]
    for (list_index = 0; list_index < 32; list_index++)
 8010e4e:	69bb      	ldr	r3, [r7, #24]
 8010e50:	3301      	adds	r3, #1
 8010e52:	61bb      	str	r3, [r7, #24]
 8010e54:	69bb      	ldr	r3, [r7, #24]
 8010e56:	2b1f      	cmp	r3, #31
 8010e58:	d9d6      	bls.n	8010e08 <_ux_hcd_stm32_least_traffic_list_get+0x18>
        }
    }

    /* Return the ED list with the lowest bandwidth.  */
    return(min_bandwidth_slot);
 8010e5a:	68fb      	ldr	r3, [r7, #12]
}
 8010e5c:	4618      	mov	r0, r3
 8010e5e:	3724      	adds	r7, #36	@ 0x24
 8010e60:	46bd      	mov	sp, r7
 8010e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e66:	4770      	bx	lr

08010e68 <_ux_hcd_stm32_periodic_schedule>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_periodic_schedule(UX_HCD_STM32 *hcd_stm32)
{
 8010e68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e6a:	b08b      	sub	sp, #44	@ 0x2c
 8010e6c:	af04      	add	r7, sp, #16
 8010e6e:	6078      	str	r0, [r7, #4]
ULONG               ep_bmAttributes;
UX_TRANSFER         *transfer_request;


    /* Get the current frame number.  */
    frame_number = HAL_HCD_GetCurrentFrame(hcd_stm32 -> hcd_handle);
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010e74:	4618      	mov	r0, r3
 8010e76:	f7f1 fe77 	bl	8002b68 <HAL_HCD_GetCurrentFrame>
 8010e7a:	6138      	str	r0, [r7, #16]

    /* Get the first ED in the periodic list.  */
    ed =  hcd_stm32 -> ux_hcd_stm32_periodic_ed_head;
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010e80:	617b      	str	r3, [r7, #20]

    /* Search for an entry in the periodic tree.  */
    while (ed != UX_NULL)
 8010e82:	e037      	b.n	8010ef4 <_ux_hcd_stm32_periodic_schedule+0x8c>
    {

        /* Check if the periodic transfer should be scheduled in this frame.  */
        if ((frame_number & ed -> ux_stm32_ed_interval_mask) == ed -> ux_stm32_ed_interval_position)
 8010e84:	697b      	ldr	r3, [r7, #20]
 8010e86:	7b9b      	ldrb	r3, [r3, #14]
 8010e88:	461a      	mov	r2, r3
 8010e8a:	693b      	ldr	r3, [r7, #16]
 8010e8c:	4013      	ands	r3, r2
 8010e8e:	697a      	ldr	r2, [r7, #20]
 8010e90:	7bd2      	ldrb	r2, [r2, #15]
 8010e92:	4293      	cmp	r3, r2
 8010e94:	d12b      	bne.n	8010eee <_ux_hcd_stm32_periodic_schedule+0x86>
        {

            /* Get the transfer request.  */
            transfer_request = ed -> ux_stm32_ed_transfer_request;
 8010e96:	697b      	ldr	r3, [r7, #20]
 8010e98:	689b      	ldr	r3, [r3, #8]
 8010e9a:	60fb      	str	r3, [r7, #12]

            /* Check if there is transfer pending.  */
            if (transfer_request)
 8010e9c:	68fb      	ldr	r3, [r7, #12]
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d025      	beq.n	8010eee <_ux_hcd_stm32_periodic_schedule+0x86>
            {

                /* Get Endpoint bmAttributes */
                ep_bmAttributes = ed -> ux_stm32_ed_endpoint -> ux_endpoint_descriptor.bmAttributes;
 8010ea2:	697b      	ldr	r3, [r7, #20]
 8010ea4:	685b      	ldr	r3, [r3, #4]
 8010ea6:	699b      	ldr	r3, [r3, #24]
 8010ea8:	60bb      	str	r3, [r7, #8]

                /* Call HAL driver to submit the transfer request.  */
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8010eae:	697b      	ldr	r3, [r7, #20]
 8010eb0:	7b59      	ldrb	r1, [r3, #13]
                                         (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 8010eb2:	68fb      	ldr	r3, [r7, #12]
 8010eb4:	695b      	ldr	r3, [r3, #20]
 8010eb6:	09db      	lsrs	r3, r3, #7
 8010eb8:	b2db      	uxtb	r3, r3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8010eba:	f003 0301 	and.w	r3, r3, #1
 8010ebe:	b2dc      	uxtb	r4, r3
                                         (ep_bmAttributes & UX_MASK_ENDPOINT_TYPE) == UX_INTERRUPT_ENDPOINT ? EP_TYPE_INTR : EP_TYPE_ISOC,
 8010ec0:	68bb      	ldr	r3, [r7, #8]
 8010ec2:	f003 0303 	and.w	r3, r3, #3
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8010ec6:	2b03      	cmp	r3, #3
 8010ec8:	d101      	bne.n	8010ece <_ux_hcd_stm32_periodic_schedule+0x66>
 8010eca:	2503      	movs	r5, #3
 8010ecc:	e000      	b.n	8010ed0 <_ux_hcd_stm32_periodic_schedule+0x68>
 8010ece:	2501      	movs	r5, #1
                                         USBH_PID_DATA,
                                         transfer_request -> ux_transfer_request_data_pointer,
 8010ed0:	68fb      	ldr	r3, [r7, #12]
 8010ed2:	689b      	ldr	r3, [r3, #8]
                                         transfer_request -> ux_transfer_request_requested_length, 0);
 8010ed4:	68fa      	ldr	r2, [r7, #12]
 8010ed6:	68d2      	ldr	r2, [r2, #12]
                HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8010ed8:	b292      	uxth	r2, r2
 8010eda:	2600      	movs	r6, #0
 8010edc:	9603      	str	r6, [sp, #12]
 8010ede:	9202      	str	r2, [sp, #8]
 8010ee0:	9301      	str	r3, [sp, #4]
 8010ee2:	2301      	movs	r3, #1
 8010ee4:	9300      	str	r3, [sp, #0]
 8010ee6:	462b      	mov	r3, r5
 8010ee8:	4622      	mov	r2, r4
 8010eea:	f7f1 fb35 	bl	8002558 <HAL_HCD_HC_SubmitRequest>
            }
        }

        /* Point to the next ED in the list.  */
        ed =  ed -> ux_stm32_ed_next_ed;
 8010eee:	697b      	ldr	r3, [r7, #20]
 8010ef0:	681b      	ldr	r3, [r3, #0]
 8010ef2:	617b      	str	r3, [r7, #20]
    while (ed != UX_NULL)
 8010ef4:	697b      	ldr	r3, [r7, #20]
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d1c4      	bne.n	8010e84 <_ux_hcd_stm32_periodic_schedule+0x1c>
    }

    /* Return to caller.  */
    return(UX_FALSE);
 8010efa:	2300      	movs	r3, #0
}
 8010efc:	4618      	mov	r0, r3
 8010efe:	371c      	adds	r7, #28
 8010f00:	46bd      	mov	sp, r7
 8010f02:	bdf0      	pop	{r4, r5, r6, r7, pc}

08010f04 <_ux_hcd_stm32_port_disable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_disable(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010f04:	b480      	push	{r7}
 8010f06:	b083      	sub	sp, #12
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	6078      	str	r0, [r7, #4]
 8010f0c:	6039      	str	r1, [r7, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010f0e:	2300      	movs	r3, #0
}
 8010f10:	4618      	mov	r0, r3
 8010f12:	370c      	adds	r7, #12
 8010f14:	46bd      	mov	sp, r7
 8010f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f1a:	4770      	bx	lr

08010f1c <_ux_hcd_stm32_port_enable>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_enable(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010f1c:	b480      	push	{r7}
 8010f1e:	b083      	sub	sp, #12
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
 8010f24:	6039      	str	r1, [r7, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8010f26:	2300      	movs	r3, #0
}
 8010f28:	4618      	mov	r0, r3
 8010f2a:	370c      	adds	r7, #12
 8010f2c:	46bd      	mov	sp, r7
 8010f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f32:	4770      	bx	lr

08010f34 <_ux_hcd_stm32_port_reset>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_reset(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010f34:	b580      	push	{r7, lr}
 8010f36:	b082      	sub	sp, #8
 8010f38:	af00      	add	r7, sp, #0
 8010f3a:	6078      	str	r0, [r7, #4]
 8010f3c:	6039      	str	r1, [r7, #0]

    /* Check to see if this port is valid on this controller.  On STM32, there is only one. */
    if (port_index != 0)
 8010f3e:	683b      	ldr	r3, [r7, #0]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d006      	beq.n	8010f52 <_ux_hcd_stm32_port_reset+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 8010f44:	2256      	movs	r2, #86	@ 0x56
 8010f46:	2101      	movs	r1, #1
 8010f48:	2002      	movs	r0, #2
 8010f4a:	f7fe f9c9 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8010f4e:	2356      	movs	r3, #86	@ 0x56
 8010f50:	e012      	b.n	8010f78 <_ux_hcd_stm32_port_reset+0x44>
    }

    /* Ensure that the downstream port has a device attached. It is unnatural
       to perform a port reset if there is no device.  */
    if ((hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED) == 0)
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010f56:	f003 0301 	and.w	r3, r3, #1
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d106      	bne.n	8010f6c <_ux_hcd_stm32_port_reset+0x38>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_NO_DEVICE_CONNECTED);
 8010f5e:	225f      	movs	r2, #95	@ 0x5f
 8010f60:	2101      	movs	r1, #1
 8010f62:	2002      	movs	r0, #2
 8010f64:	f7fe f9bc 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_NO_DEVICE_CONNECTED, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_NO_DEVICE_CONNECTED);
 8010f68:	235f      	movs	r3, #95	@ 0x5f
 8010f6a:	e005      	b.n	8010f78 <_ux_hcd_stm32_port_reset+0x44>
    }

    HAL_HCD_ResetPort(hcd_stm32 -> hcd_handle);
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010f70:	4618      	mov	r0, r3
 8010f72:	f7f1 fdd6 	bl	8002b22 <HAL_HCD_ResetPort>

    /* This function should never fail.  */
    return(UX_SUCCESS);
 8010f76:	2300      	movs	r3, #0

}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	3708      	adds	r7, #8
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bd80      	pop	{r7, pc}

08010f80 <_ux_hcd_stm32_port_resume>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_resume(UX_HCD_STM32 *hcd_stm32, UINT port_index)
{
 8010f80:	b480      	push	{r7}
 8010f82:	b083      	sub	sp, #12
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]
 8010f88:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8010f8a:	2354      	movs	r3, #84	@ 0x54
}
 8010f8c:	4618      	mov	r0, r3
 8010f8e:	370c      	adds	r7, #12
 8010f90:	46bd      	mov	sp, r7
 8010f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f96:	4770      	bx	lr

08010f98 <_ux_hcd_stm32_port_status_get>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_hcd_stm32_port_status_get(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b084      	sub	sp, #16
 8010f9c:	af00      	add	r7, sp, #0
 8010f9e:	6078      	str	r0, [r7, #4]
 8010fa0:	6039      	str	r1, [r7, #0]

ULONG       port_status;


    /* Check to see if this port is valid on this controller.  */
    if (UX_HCD_STM32_NB_ROOT_PORTS < port_index)
 8010fa2:	683b      	ldr	r3, [r7, #0]
 8010fa4:	2b01      	cmp	r3, #1
 8010fa6:	d906      	bls.n	8010fb6 <_ux_hcd_stm32_port_status_get+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 8010fa8:	2256      	movs	r2, #86	@ 0x56
 8010faa:	2101      	movs	r1, #1
 8010fac:	2002      	movs	r0, #2
 8010fae:	f7fe f997 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8010fb2:	2356      	movs	r3, #86	@ 0x56
 8010fb4:	e02b      	b.n	801100e <_ux_hcd_stm32_port_status_get+0x76>
    }

    /* The port is valid, build the status mask for this port. This function
       returns a controller agnostic bit field.  */
    port_status =  0;
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	60fb      	str	r3, [r7, #12]

    /* Device Connection Status.  */
    if (hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED)
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010fbe:	f003 0301 	and.w	r3, r3, #1
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	d003      	beq.n	8010fce <_ux_hcd_stm32_port_status_get+0x36>
        port_status |=  UX_PS_CCS;
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	f043 0301 	orr.w	r3, r3, #1
 8010fcc:	60fb      	str	r3, [r7, #12]

    switch (HAL_HCD_GetCurrentSpeed(hcd_stm32 -> hcd_handle))
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010fd2:	4618      	mov	r0, r3
 8010fd4:	f7f1 fdd6 	bl	8002b84 <HAL_HCD_GetCurrentSpeed>
 8010fd8:	4603      	mov	r3, r0
 8010fda:	2b02      	cmp	r3, #2
 8010fdc:	d015      	beq.n	801100a <_ux_hcd_stm32_port_status_get+0x72>
 8010fde:	2b02      	cmp	r3, #2
 8010fe0:	d80e      	bhi.n	8011000 <_ux_hcd_stm32_port_status_get+0x68>
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d002      	beq.n	8010fec <_ux_hcd_stm32_port_status_get+0x54>
 8010fe6:	2b01      	cmp	r3, #1
 8010fe8:	d005      	beq.n	8010ff6 <_ux_hcd_stm32_port_status_get+0x5e>
 8010fea:	e009      	b.n	8011000 <_ux_hcd_stm32_port_status_get+0x68>
    {
    case 0:
        /* High Speed.  */
        port_status |=  UX_PS_DS_HS;
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010ff2:	60fb      	str	r3, [r7, #12]
        break;
 8010ff4:	e00a      	b.n	801100c <_ux_hcd_stm32_port_status_get+0x74>

    case 1:
        /* Full Speed.  */
        port_status |=  UX_PS_DS_FS;
 8010ff6:	68fb      	ldr	r3, [r7, #12]
 8010ff8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ffc:	60fb      	str	r3, [r7, #12]
        break;
 8010ffe:	e005      	b.n	801100c <_ux_hcd_stm32_port_status_get+0x74>
        port_status |=  UX_PS_DS_LS;
        break;

    default:
        /* Full Speed.  */
        port_status |=  UX_PS_DS_FS;
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011006:	60fb      	str	r3, [r7, #12]
        break;
 8011008:	e000      	b.n	801100c <_ux_hcd_stm32_port_status_get+0x74>
        break;
 801100a:	bf00      	nop
    }

    /* Return port status.  */
    return(port_status);
 801100c:	68fb      	ldr	r3, [r7, #12]
}
 801100e:	4618      	mov	r0, r3
 8011010:	3710      	adds	r7, #16
 8011012:	46bd      	mov	sp, r7
 8011014:	bd80      	pop	{r7, pc}

08011016 <_ux_hcd_stm32_port_suspend>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_port_suspend(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8011016:	b480      	push	{r7}
 8011018:	b083      	sub	sp, #12
 801101a:	af00      	add	r7, sp, #0
 801101c:	6078      	str	r0, [r7, #4]
 801101e:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8011020:	2354      	movs	r3, #84	@ 0x54
}
 8011022:	4618      	mov	r0, r3
 8011024:	370c      	adds	r7, #12
 8011026:	46bd      	mov	sp, r7
 8011028:	f85d 7b04 	ldr.w	r7, [sp], #4
 801102c:	4770      	bx	lr

0801102e <_ux_hcd_stm32_power_down_port>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_power_down_port(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 801102e:	b480      	push	{r7}
 8011030:	b083      	sub	sp, #12
 8011032:	af00      	add	r7, sp, #0
 8011034:	6078      	str	r0, [r7, #4]
 8011036:	6039      	str	r1, [r7, #0]

    /* Return error status.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 8011038:	2354      	movs	r3, #84	@ 0x54
}
 801103a:	4618      	mov	r0, r3
 801103c:	370c      	adds	r7, #12
 801103e:	46bd      	mov	sp, r7
 8011040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011044:	4770      	bx	lr

08011046 <_ux_hcd_stm32_power_on_port>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_power_on_port(UX_HCD_STM32 *hcd_stm32, ULONG port_index)
{
 8011046:	b580      	push	{r7, lr}
 8011048:	b082      	sub	sp, #8
 801104a:	af00      	add	r7, sp, #0
 801104c:	6078      	str	r0, [r7, #4]
 801104e:	6039      	str	r1, [r7, #0]

    /* Check to see if this port is valid on this controller.  On STM32, there is only one. */
    if (port_index != 0)
 8011050:	683b      	ldr	r3, [r7, #0]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d006      	beq.n	8011064 <_ux_hcd_stm32_power_on_port+0x1e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_PORT_INDEX_UNKNOWN);
 8011056:	2256      	movs	r2, #86	@ 0x56
 8011058:	2101      	movs	r1, #1
 801105a:	2002      	movs	r0, #2
 801105c:	f7fe f940 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_PORT_INDEX_UNKNOWN, port_index, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_PORT_INDEX_UNKNOWN);
 8011060:	2356      	movs	r3, #86	@ 0x56
 8011062:	e000      	b.n	8011066 <_ux_hcd_stm32_power_on_port+0x20>
    }

    /* This function never fails.  */
    return(UX_SUCCESS);
 8011064:	2300      	movs	r3, #0
}
 8011066:	4618      	mov	r0, r3
 8011068:	3708      	adds	r7, #8
 801106a:	46bd      	mov	sp, r7
 801106c:	bd80      	pop	{r7, pc}

0801106e <_ux_hcd_stm32_request_bulk_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_bulk_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 801106e:	b5b0      	push	{r4, r5, r7, lr}
 8011070:	b08a      	sub	sp, #40	@ 0x28
 8011072:	af04      	add	r7, sp, #16
 8011074:	6078      	str	r0, [r7, #4]
 8011076:	6039      	str	r1, [r7, #0]
UINT                direction;
UINT                length;


    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8011078:	683b      	ldr	r3, [r7, #0]
 801107a:	685b      	ldr	r3, [r3, #4]
 801107c:	613b      	str	r3, [r7, #16]

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 801107e:	693b      	ldr	r3, [r7, #16]
 8011080:	689b      	ldr	r3, [r3, #8]
 8011082:	60fb      	str	r3, [r7, #12]

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 8011084:	68fb      	ldr	r3, [r7, #12]
 8011086:	683a      	ldr	r2, [r7, #0]
 8011088:	609a      	str	r2, [r3, #8]

    /* Direction, 0 : Output / 1 : Input */
    direction = (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0;
 801108a:	683b      	ldr	r3, [r7, #0]
 801108c:	695b      	ldr	r3, [r3, #20]
 801108e:	09db      	lsrs	r3, r3, #7
 8011090:	f003 0301 	and.w	r3, r3, #1
 8011094:	60bb      	str	r3, [r7, #8]

    /* If the direction is OUT, request size is larger than MPS, and DMA is not used, we need to set transfer length to MPS.  */
    if ((direction == 0) && (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 8011096:	68bb      	ldr	r3, [r7, #8]
 8011098:	2b00      	cmp	r3, #0
 801109a:	d10e      	bne.n	80110ba <_ux_hcd_stm32_request_bulk_transfer+0x4c>
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	68da      	ldr	r2, [r3, #12]
 80110a0:	693b      	ldr	r3, [r7, #16]
 80110a2:	69db      	ldr	r3, [r3, #28]
 80110a4:	429a      	cmp	r2, r3
 80110a6:	d908      	bls.n	80110ba <_ux_hcd_stm32_request_bulk_transfer+0x4c>
#ifndef USB_DRD_FS
        && (hcd_stm32 -> hcd_handle -> Init.dma_enable == 0)
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80110ac:	799b      	ldrb	r3, [r3, #6]
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d103      	bne.n	80110ba <_ux_hcd_stm32_request_bulk_transfer+0x4c>
#endif /* USB_DRD_FS */
          )
    {

        /* Set transfer length to MPS.  */
        length = endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 80110b2:	693b      	ldr	r3, [r7, #16]
 80110b4:	69db      	ldr	r3, [r3, #28]
 80110b6:	617b      	str	r3, [r7, #20]
 80110b8:	e002      	b.n	80110c0 <_ux_hcd_stm32_request_bulk_transfer+0x52>
    }
    else
    {

        /* Keep the original transfer length.  */
        length = transfer_request -> ux_transfer_request_requested_length;
 80110ba:	683b      	ldr	r3, [r7, #0]
 80110bc:	68db      	ldr	r3, [r3, #12]
 80110be:	617b      	str	r3, [r7, #20]
    }

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = direction == 0 ? UX_HCD_STM32_ED_STATUS_BULK_OUT : UX_HCD_STM32_ED_STATUS_BULK_IN;
 80110c0:	68bb      	ldr	r3, [r7, #8]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d101      	bne.n	80110ca <_ux_hcd_stm32_request_bulk_transfer+0x5c>
 80110c6:	2209      	movs	r2, #9
 80110c8:	e000      	b.n	80110cc <_ux_hcd_stm32_request_bulk_transfer+0x5e>
 80110ca:	2208      	movs	r2, #8
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	731a      	strb	r2, [r3, #12]

    /* Save the transfer length.  */
    transfer_request -> ux_transfer_request_packet_length = length;
 80110d0:	683b      	ldr	r3, [r7, #0]
 80110d2:	697a      	ldr	r2, [r7, #20]
 80110d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Submit the transfer request.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	7b59      	ldrb	r1, [r3, #13]
 80110de:	68bb      	ldr	r3, [r7, #8]
 80110e0:	b2dc      	uxtb	r4, r3
                             direction,
                             EP_TYPE_BULK, USBH_PID_DATA,
                             transfer_request->ux_transfer_request_data_pointer,
 80110e2:	683b      	ldr	r3, [r7, #0]
 80110e4:	689b      	ldr	r3, [r3, #8]
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 80110e6:	697a      	ldr	r2, [r7, #20]
 80110e8:	b292      	uxth	r2, r2
 80110ea:	2500      	movs	r5, #0
 80110ec:	9503      	str	r5, [sp, #12]
 80110ee:	9202      	str	r2, [sp, #8]
 80110f0:	9301      	str	r3, [sp, #4]
 80110f2:	2301      	movs	r3, #1
 80110f4:	9300      	str	r3, [sp, #0]
 80110f6:	2302      	movs	r3, #2
 80110f8:	4622      	mov	r2, r4
 80110fa:	f7f1 fa2d 	bl	8002558 <HAL_HCD_HC_SubmitRequest>
                             length, 0);

    /* Return successful completion.  */
    return(UX_SUCCESS);
 80110fe:	2300      	movs	r3, #0
}
 8011100:	4618      	mov	r0, r3
 8011102:	3718      	adds	r7, #24
 8011104:	46bd      	mov	sp, r7
 8011106:	bdb0      	pop	{r4, r5, r7, pc}

08011108 <_ux_hcd_stm32_request_control_transfer>:
/*                                            prefixed UX to MS_TO_TICK,  */
/*                                            resulting in version 6.x    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_control_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8011108:	b5b0      	push	{r4, r5, r7, lr}
 801110a:	b090      	sub	sp, #64	@ 0x40
 801110c:	af04      	add	r7, sp, #16
 801110e:	6078      	str	r0, [r7, #4]
 8011110:	6039      	str	r1, [r7, #0]
UINT                    saved_actual_length;
UINT                    saved_request_type;
UCHAR *                 saved_request_data_pointer;

    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8011112:	683b      	ldr	r3, [r7, #0]
 8011114:	685b      	ldr	r3, [r3, #4]
 8011116:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Set device speed.  */
    switch (endpoint -> ux_endpoint_device -> ux_device_speed)
 8011118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801111a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801111c:	691b      	ldr	r3, [r3, #16]
 801111e:	2b02      	cmp	r3, #2
 8011120:	d006      	beq.n	8011130 <_ux_hcd_stm32_request_control_transfer+0x28>
 8011122:	2b02      	cmp	r3, #2
 8011124:	d80d      	bhi.n	8011142 <_ux_hcd_stm32_request_control_transfer+0x3a>
 8011126:	2b00      	cmp	r3, #0
 8011128:	d008      	beq.n	801113c <_ux_hcd_stm32_request_control_transfer+0x34>
 801112a:	2b01      	cmp	r3, #1
 801112c:	d003      	beq.n	8011136 <_ux_hcd_stm32_request_control_transfer+0x2e>
 801112e:	e008      	b.n	8011142 <_ux_hcd_stm32_request_control_transfer+0x3a>
    {
    case UX_HIGH_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_HIGH;
 8011130:	2300      	movs	r3, #0
 8011132:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8011134:	e007      	b.n	8011146 <_ux_hcd_stm32_request_control_transfer+0x3e>
    case UX_FULL_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_FULL;
 8011136:	2301      	movs	r3, #1
 8011138:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 801113a:	e004      	b.n	8011146 <_ux_hcd_stm32_request_control_transfer+0x3e>
    case UX_LOW_SPEED_DEVICE:
        device_speed =  HCD_DEVICE_SPEED_LOW;
 801113c:	2302      	movs	r3, #2
 801113e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8011140:	e001      	b.n	8011146 <_ux_hcd_stm32_request_control_transfer+0x3e>
    default:
        return(UX_ERROR);
 8011142:	23ff      	movs	r3, #255	@ 0xff
 8011144:	e1a1      	b.n	801148a <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 8011146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011148:	689b      	ldr	r3, [r3, #8]
 801114a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 801114c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801114e:	683a      	ldr	r2, [r7, #0]
 8011150:	609a      	str	r2, [r3, #8]

    /* Build the SETUP packet (phase 1 of the control transfer).  */
    setup_request =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_SETUP_SIZE);
 8011152:	2208      	movs	r2, #8
 8011154:	2100      	movs	r1, #0
 8011156:	2000      	movs	r0, #0
 8011158:	f7fe fa1e 	bl	800f598 <_ux_utility_memory_allocate>
 801115c:	6238      	str	r0, [r7, #32]
    if (setup_request == UX_NULL)
 801115e:	6a3b      	ldr	r3, [r7, #32]
 8011160:	2b00      	cmp	r3, #0
 8011162:	d101      	bne.n	8011168 <_ux_hcd_stm32_request_control_transfer+0x60>
        return(UX_MEMORY_INSUFFICIENT);
 8011164:	2312      	movs	r3, #18
 8011166:	e190      	b.n	801148a <_ux_hcd_stm32_request_control_transfer+0x382>

    /* Build the SETUP request.  */
    *setup_request =                            transfer_request -> ux_transfer_request_function;
 8011168:	683b      	ldr	r3, [r7, #0]
 801116a:	699b      	ldr	r3, [r3, #24]
 801116c:	b2da      	uxtb	r2, r3
 801116e:	6a3b      	ldr	r3, [r7, #32]
 8011170:	701a      	strb	r2, [r3, #0]
    *(setup_request + UX_SETUP_REQUEST_TYPE) =  transfer_request -> ux_transfer_request_type;
 8011172:	683b      	ldr	r3, [r7, #0]
 8011174:	695b      	ldr	r3, [r3, #20]
 8011176:	b2da      	uxtb	r2, r3
 8011178:	6a3b      	ldr	r3, [r7, #32]
 801117a:	701a      	strb	r2, [r3, #0]
    *(setup_request + UX_SETUP_REQUEST) =       transfer_request -> ux_transfer_request_function;
 801117c:	683b      	ldr	r3, [r7, #0]
 801117e:	699a      	ldr	r2, [r3, #24]
 8011180:	6a3b      	ldr	r3, [r7, #32]
 8011182:	3301      	adds	r3, #1
 8011184:	b2d2      	uxtb	r2, r2
 8011186:	701a      	strb	r2, [r3, #0]
    _ux_utility_short_put(setup_request + UX_SETUP_VALUE, transfer_request -> ux_transfer_request_value);
 8011188:	6a3b      	ldr	r3, [r7, #32]
 801118a:	1c9a      	adds	r2, r3, #2
 801118c:	683b      	ldr	r3, [r7, #0]
 801118e:	69db      	ldr	r3, [r3, #28]
 8011190:	b29b      	uxth	r3, r3
 8011192:	4619      	mov	r1, r3
 8011194:	4610      	mov	r0, r2
 8011196:	f7fe fd12 	bl	800fbbe <_ux_utility_short_put>
    _ux_utility_short_put(setup_request + UX_SETUP_INDEX, transfer_request -> ux_transfer_request_index);
 801119a:	6a3b      	ldr	r3, [r7, #32]
 801119c:	1d1a      	adds	r2, r3, #4
 801119e:	683b      	ldr	r3, [r7, #0]
 80111a0:	6a1b      	ldr	r3, [r3, #32]
 80111a2:	b29b      	uxth	r3, r3
 80111a4:	4619      	mov	r1, r3
 80111a6:	4610      	mov	r0, r2
 80111a8:	f7fe fd09 	bl	800fbbe <_ux_utility_short_put>
    _ux_utility_short_put(setup_request + UX_SETUP_LENGTH, (USHORT) transfer_request -> ux_transfer_request_requested_length);
 80111ac:	6a3b      	ldr	r3, [r7, #32]
 80111ae:	1d9a      	adds	r2, r3, #6
 80111b0:	683b      	ldr	r3, [r7, #0]
 80111b2:	68db      	ldr	r3, [r3, #12]
 80111b4:	b29b      	uxth	r3, r3
 80111b6:	4619      	mov	r1, r3
 80111b8:	4610      	mov	r0, r2
 80111ba:	f7fe fd00 	bl	800fbbe <_ux_utility_short_put>

    /* Save the original transfer parameter.  */
    saved_requested_length = transfer_request -> ux_transfer_request_requested_length;
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	68db      	ldr	r3, [r3, #12]
 80111c2:	61fb      	str	r3, [r7, #28]
    saved_request_data_pointer = transfer_request -> ux_transfer_request_data_pointer;
 80111c4:	683b      	ldr	r3, [r7, #0]
 80111c6:	689b      	ldr	r3, [r3, #8]
 80111c8:	61bb      	str	r3, [r7, #24]

    /* Reset requested length for SETUP packet.  */
    transfer_request -> ux_transfer_request_requested_length = 0;
 80111ca:	683b      	ldr	r3, [r7, #0]
 80111cc:	2200      	movs	r2, #0
 80111ce:	60da      	str	r2, [r3, #12]

    /* Set the packet length for SETUP packet.  */
    transfer_request -> ux_transfer_request_packet_length = 8;
 80111d0:	683b      	ldr	r3, [r7, #0]
 80111d2:	2208      	movs	r2, #8
 80111d4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change data pointer to setup data buffer.  */
    transfer_request -> ux_transfer_request_data_pointer = setup_request;
 80111d6:	683b      	ldr	r3, [r7, #0]
 80111d8:	6a3a      	ldr	r2, [r7, #32]
 80111da:	609a      	str	r2, [r3, #8]

    /* Set the current status.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_SETUP;
 80111dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111de:	2203      	movs	r2, #3
 80111e0:	731a      	strb	r2, [r3, #12]

    /* Initialize the host channel for SETUP phase.  */
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80111e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111e8:	7b59      	ldrb	r1, [r3, #13]
                    ed -> ux_stm32_ed_channel,
                    0,
                    endpoint -> ux_endpoint_device -> ux_device_address,
 80111ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111ee:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80111f0:	b2dc      	uxtb	r4, r3
 80111f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111f4:	b2db      	uxtb	r3, r3
                    device_speed,
                    EP_TYPE_CTRL,
                    endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 80111f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80111f8:	69d2      	ldr	r2, [r2, #28]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80111fa:	b292      	uxth	r2, r2
 80111fc:	9202      	str	r2, [sp, #8]
 80111fe:	2200      	movs	r2, #0
 8011200:	9201      	str	r2, [sp, #4]
 8011202:	9300      	str	r3, [sp, #0]
 8011204:	4623      	mov	r3, r4
 8011206:	2200      	movs	r2, #0
 8011208:	f7f1 f8cb 	bl	80023a2 <HAL_HCD_HC_Init>

    /* Send the SETUP packet.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel, 0, EP_TYPE_CTRL, USBH_PID_SETUP, setup_request, 8, 0);
 801120c:	687b      	ldr	r3, [r7, #4]
 801120e:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011212:	7b59      	ldrb	r1, [r3, #13]
 8011214:	2300      	movs	r3, #0
 8011216:	9303      	str	r3, [sp, #12]
 8011218:	2308      	movs	r3, #8
 801121a:	9302      	str	r3, [sp, #8]
 801121c:	6a3b      	ldr	r3, [r7, #32]
 801121e:	9301      	str	r3, [sp, #4]
 8011220:	2300      	movs	r3, #0
 8011222:	9300      	str	r3, [sp, #0]
 8011224:	2300      	movs	r3, #0
 8011226:	2200      	movs	r2, #0
 8011228:	f7f1 f996 	bl	8002558 <HAL_HCD_HC_SubmitRequest>

    /* Wait for the completion of the transfer request.  */
    status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 801122c:	683b      	ldr	r3, [r7, #0]
 801122e:	3344      	adds	r3, #68	@ 0x44
 8011230:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8011234:	4618      	mov	r0, r3
 8011236:	f7fe fc4f 	bl	800fad8 <_ux_utility_semaphore_get>
 801123a:	6178      	str	r0, [r7, #20]

    /* Restore original data buffer pointer.  */
    transfer_request -> ux_transfer_request_data_pointer = saved_request_data_pointer;
 801123c:	683b      	ldr	r3, [r7, #0]
 801123e:	69ba      	ldr	r2, [r7, #24]
 8011240:	609a      	str	r2, [r3, #8]

    /* Free the resources.  */
    _ux_utility_memory_free(setup_request);
 8011242:	6a38      	ldr	r0, [r7, #32]
 8011244:	f7fe faee 	bl	800f824 <_ux_utility_memory_free>

    /* If the semaphore did not succeed we probably have a time out.  */
    if (status != UX_SUCCESS)
 8011248:	697b      	ldr	r3, [r7, #20]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d007      	beq.n	801125e <_ux_hcd_stm32_request_control_transfer+0x156>
    {

        /* All transfers pending need to abort. There may have been a partial transfer.  */
        _ux_host_stack_transfer_request_abort(transfer_request);
 801124e:	6838      	ldr	r0, [r7, #0]
 8011250:	f7fe f80c 	bl	800f26c <_ux_host_stack_transfer_request_abort>

        /* There was an error, return to the caller.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 8011254:	683b      	ldr	r3, [r7, #0]
 8011256:	225c      	movs	r2, #92	@ 0x5c
 8011258:	635a      	str	r2, [r3, #52]	@ 0x34

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_TRANSFER_TIMEOUT);
 801125a:	235c      	movs	r3, #92	@ 0x5c
 801125c:	e115      	b.n	801148a <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Check the transfer request completion code.  */
    if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 801125e:	683b      	ldr	r3, [r7, #0]
 8011260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011262:	2b00      	cmp	r3, #0
 8011264:	d002      	beq.n	801126c <_ux_hcd_stm32_request_control_transfer+0x164>
    {

        /* Return completion to caller.  */
        return(transfer_request -> ux_transfer_request_completion_code);
 8011266:	683b      	ldr	r3, [r7, #0]
 8011268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801126a:	e10e      	b.n	801148a <_ux_hcd_stm32_request_control_transfer+0x382>
    }

    /* Check if there is data phase.  */
    if (saved_requested_length)
 801126c:	69fb      	ldr	r3, [r7, #28]
 801126e:	2b00      	cmp	r3, #0
 8011270:	f000 808d 	beq.w	801138e <_ux_hcd_stm32_request_control_transfer+0x286>
    {

        /* Check the direction of the transaction.  */
        if ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 8011274:	683b      	ldr	r3, [r7, #0]
 8011276:	695b      	ldr	r3, [r3, #20]
 8011278:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801127c:	2b00      	cmp	r3, #0
 801127e:	d018      	beq.n	80112b2 <_ux_hcd_stm32_request_control_transfer+0x1aa>
        {

            /* Re-initialize the host channel to IN direction.  */
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011286:	7b59      	ldrb	r1, [r3, #13]
                            ed -> ux_stm32_ed_channel,
                            0x80,
                            endpoint -> ux_endpoint_device -> ux_device_address,
 8011288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801128a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801128c:	68db      	ldr	r3, [r3, #12]
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 801128e:	b2dc      	uxtb	r4, r3
 8011290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011292:	b2db      	uxtb	r3, r3
                            device_speed,
                            EP_TYPE_CTRL,
                            endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 8011294:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011296:	69d2      	ldr	r2, [r2, #28]
            HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 8011298:	b292      	uxth	r2, r2
 801129a:	9202      	str	r2, [sp, #8]
 801129c:	2200      	movs	r2, #0
 801129e:	9201      	str	r2, [sp, #4]
 80112a0:	9300      	str	r3, [sp, #0]
 80112a2:	4623      	mov	r3, r4
 80112a4:	2280      	movs	r2, #128	@ 0x80
 80112a6:	f7f1 f87c 	bl	80023a2 <HAL_HCD_HC_Init>

            /* Set the current status to data IN.  */
            ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_IN;
 80112aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ac:	2204      	movs	r2, #4
 80112ae:	731a      	strb	r2, [r3, #12]
 80112b0:	e002      	b.n	80112b8 <_ux_hcd_stm32_request_control_transfer+0x1b0>
        }
        else
        {

            /* Set the current status to data OUT.  */
            ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_CONTROL_DATA_OUT;
 80112b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b4:	2205      	movs	r2, #5
 80112b6:	731a      	strb	r2, [r3, #12]
        }

        /* Save the pending transfer in the ED.  */
        ed -> ux_stm32_ed_transfer_request = transfer_request;
 80112b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ba:	683a      	ldr	r2, [r7, #0]
 80112bc:	609a      	str	r2, [r3, #8]

        /* Set the transfer to pending.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	2201      	movs	r2, #1
 80112c2:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Restore requested length.  */
        transfer_request -> ux_transfer_request_requested_length = saved_requested_length;
 80112c4:	683b      	ldr	r3, [r7, #0]
 80112c6:	69fa      	ldr	r2, [r7, #28]
 80112c8:	60da      	str	r2, [r3, #12]

        /* If the direction is OUT, request size is larger than MPS, and DMA is not used, we need to set transfer length to MPS.  */
        if (((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_OUT)
 80112ca:	683b      	ldr	r3, [r7, #0]
 80112cc:	695b      	ldr	r3, [r3, #20]
 80112ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80112d2:	2b00      	cmp	r3, #0
 80112d4:	d10f      	bne.n	80112f6 <_ux_hcd_stm32_request_control_transfer+0x1ee>
             && (transfer_request -> ux_transfer_request_requested_length > endpoint -> ux_endpoint_descriptor.wMaxPacketSize)
 80112d6:	683b      	ldr	r3, [r7, #0]
 80112d8:	68da      	ldr	r2, [r3, #12]
 80112da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112dc:	69db      	ldr	r3, [r3, #28]
 80112de:	429a      	cmp	r2, r3
 80112e0:	d909      	bls.n	80112f6 <_ux_hcd_stm32_request_control_transfer+0x1ee>
#ifndef USB_DRD_FS
             && (hcd_stm32 -> hcd_handle -> Init.dma_enable == 0)
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80112e6:	799b      	ldrb	r3, [r3, #6]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d104      	bne.n	80112f6 <_ux_hcd_stm32_request_control_transfer+0x1ee>
#endif /* USB_DRD_FS */
            )
        {
            /* Set transfer length to MPS.  */
            transfer_request -> ux_transfer_request_packet_length = endpoint -> ux_endpoint_descriptor.wMaxPacketSize;
 80112ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112ee:	69da      	ldr	r2, [r3, #28]
 80112f0:	683b      	ldr	r3, [r7, #0]
 80112f2:	639a      	str	r2, [r3, #56]	@ 0x38
 80112f4:	e003      	b.n	80112fe <_ux_hcd_stm32_request_control_transfer+0x1f6>
        }
        else
        {

            /* Keep the original transfer length.  */
            transfer_request -> ux_transfer_request_packet_length = transfer_request -> ux_transfer_request_requested_length;
 80112f6:	683b      	ldr	r3, [r7, #0]
 80112f8:	68da      	ldr	r2, [r3, #12]
 80112fa:	683b      	ldr	r3, [r7, #0]
 80112fc:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        /* Reset actual length.  */
        transfer_request -> ux_transfer_request_actual_length = 0;
 80112fe:	683b      	ldr	r3, [r7, #0]
 8011300:	2200      	movs	r2, #0
 8011302:	611a      	str	r2, [r3, #16]

        /* Submit the transfer request.  */
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801130a:	7b59      	ldrb	r1, [r3, #13]
                                 (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 801130c:	683b      	ldr	r3, [r7, #0]
 801130e:	695b      	ldr	r3, [r3, #20]
 8011310:	09db      	lsrs	r3, r3, #7
 8011312:	b2db      	uxtb	r3, r3
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011314:	f003 0301 	and.w	r3, r3, #1
 8011318:	b2dc      	uxtb	r4, r3
                                 EP_TYPE_CTRL, USBH_PID_DATA,
                                 transfer_request -> ux_transfer_request_data_pointer,
 801131a:	683b      	ldr	r3, [r7, #0]
 801131c:	689b      	ldr	r3, [r3, #8]
                                 transfer_request -> ux_transfer_request_packet_length, 0);
 801131e:	683a      	ldr	r2, [r7, #0]
 8011320:	6b92      	ldr	r2, [r2, #56]	@ 0x38
        HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011322:	b292      	uxth	r2, r2
 8011324:	2500      	movs	r5, #0
 8011326:	9503      	str	r5, [sp, #12]
 8011328:	9202      	str	r2, [sp, #8]
 801132a:	9301      	str	r3, [sp, #4]
 801132c:	2301      	movs	r3, #1
 801132e:	9300      	str	r3, [sp, #0]
 8011330:	2300      	movs	r3, #0
 8011332:	4622      	mov	r2, r4
 8011334:	f7f1 f910 	bl	8002558 <HAL_HCD_HC_SubmitRequest>

        /* Wait for the completion of the transfer request.  */
        status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 8011338:	683b      	ldr	r3, [r7, #0]
 801133a:	3344      	adds	r3, #68	@ 0x44
 801133c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8011340:	4618      	mov	r0, r3
 8011342:	f7fe fbc9 	bl	800fad8 <_ux_utility_semaphore_get>
 8011346:	6178      	str	r0, [r7, #20]

        /* If the semaphore did not succeed we probably have a time out.  */
        if (status != UX_SUCCESS)
 8011348:	697b      	ldr	r3, [r7, #20]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d007      	beq.n	801135e <_ux_hcd_stm32_request_control_transfer+0x256>
        {

            /* All transfers pending need to abort. There may have been a partial transfer.  */
            _ux_host_stack_transfer_request_abort(transfer_request);
 801134e:	6838      	ldr	r0, [r7, #0]
 8011350:	f7fd ff8c 	bl	800f26c <_ux_host_stack_transfer_request_abort>

            /* There was an error, return to the caller.  */
            transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 8011354:	683b      	ldr	r3, [r7, #0]
 8011356:	225c      	movs	r2, #92	@ 0x5c
 8011358:	635a      	str	r2, [r3, #52]	@ 0x34

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

            return(UX_TRANSFER_TIMEOUT);
 801135a:	235c      	movs	r3, #92	@ 0x5c
 801135c:	e095      	b.n	801148a <_ux_hcd_stm32_request_control_transfer+0x382>

        }

        /* Check the transfer request completion code.  */
        if (transfer_request -> ux_transfer_request_completion_code != UX_SUCCESS)
 801135e:	683b      	ldr	r3, [r7, #0]
 8011360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011362:	2b00      	cmp	r3, #0
 8011364:	d002      	beq.n	801136c <_ux_hcd_stm32_request_control_transfer+0x264>
        {

            /* Return completion to caller.  */
            return(transfer_request -> ux_transfer_request_completion_code);
 8011366:	683b      	ldr	r3, [r7, #0]
 8011368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801136a:	e08e      	b.n	801148a <_ux_hcd_stm32_request_control_transfer+0x382>
        }

        if ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN)
 801136c:	683b      	ldr	r3, [r7, #0]
 801136e:	695b      	ldr	r3, [r3, #20]
 8011370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011374:	2b00      	cmp	r3, #0
 8011376:	d00a      	beq.n	801138e <_ux_hcd_stm32_request_control_transfer+0x286>
        {

            /* Get the actual transfer length.  */
            transfer_request -> ux_transfer_request_actual_length = HAL_HCD_HC_GetXferCount(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801137c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801137e:	7b5b      	ldrb	r3, [r3, #13]
 8011380:	4619      	mov	r1, r3
 8011382:	4610      	mov	r0, r2
 8011384:	f7f1 fbdb 	bl	8002b3e <HAL_HCD_HC_GetXferCount>
 8011388:	4602      	mov	r2, r0
 801138a:	683b      	ldr	r3, [r7, #0]
 801138c:	611a      	str	r2, [r3, #16]
        }
    }

    /* Setup status phase direction.  */
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8011392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011394:	7b59      	ldrb	r1, [r3, #13]
                ed -> ux_stm32_ed_channel,
                (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 0 : 0x80,
 8011396:	683b      	ldr	r3, [r7, #0]
 8011398:	695b      	ldr	r3, [r3, #20]
 801139a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d001      	beq.n	80113a6 <_ux_hcd_stm32_request_control_transfer+0x29e>
 80113a2:	2400      	movs	r4, #0
 80113a4:	e000      	b.n	80113a8 <_ux_hcd_stm32_request_control_transfer+0x2a0>
 80113a6:	2480      	movs	r4, #128	@ 0x80
                endpoint -> ux_endpoint_device -> ux_device_address,
 80113a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113ac:	68db      	ldr	r3, [r3, #12]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80113ae:	b2dd      	uxtb	r5, r3
 80113b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80113b2:	b2db      	uxtb	r3, r3
                device_speed,
                EP_TYPE_CTRL,
                endpoint -> ux_endpoint_descriptor.wMaxPacketSize);
 80113b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80113b6:	69d2      	ldr	r2, [r2, #28]
    HAL_HCD_HC_Init(hcd_stm32 -> hcd_handle,
 80113b8:	b292      	uxth	r2, r2
 80113ba:	9202      	str	r2, [sp, #8]
 80113bc:	2200      	movs	r2, #0
 80113be:	9201      	str	r2, [sp, #4]
 80113c0:	9300      	str	r3, [sp, #0]
 80113c2:	462b      	mov	r3, r5
 80113c4:	4622      	mov	r2, r4
 80113c6:	f7f0 ffec 	bl	80023a2 <HAL_HCD_HC_Init>

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 80113ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113cc:	683a      	ldr	r2, [r7, #0]
 80113ce:	609a      	str	r2, [r3, #8]

    /* Set the transfer to pending.  */
    transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_STATUS_PENDING;
 80113d0:	683b      	ldr	r3, [r7, #0]
 80113d2:	2201      	movs	r2, #1
 80113d4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Save the original transfer parameter.  */
    saved_requested_length = transfer_request -> ux_transfer_request_requested_length;
 80113d6:	683b      	ldr	r3, [r7, #0]
 80113d8:	68db      	ldr	r3, [r3, #12]
 80113da:	61fb      	str	r3, [r7, #28]
    transfer_request -> ux_transfer_request_requested_length = 0;
 80113dc:	683b      	ldr	r3, [r7, #0]
 80113de:	2200      	movs	r2, #0
 80113e0:	60da      	str	r2, [r3, #12]
    saved_actual_length = transfer_request -> ux_transfer_request_actual_length;
 80113e2:	683b      	ldr	r3, [r7, #0]
 80113e4:	691b      	ldr	r3, [r3, #16]
 80113e6:	613b      	str	r3, [r7, #16]
    transfer_request -> ux_transfer_request_actual_length = 0;
 80113e8:	683b      	ldr	r3, [r7, #0]
 80113ea:	2200      	movs	r2, #0
 80113ec:	611a      	str	r2, [r3, #16]
    saved_request_type = transfer_request -> ux_transfer_request_type;
 80113ee:	683b      	ldr	r3, [r7, #0]
 80113f0:	695b      	ldr	r3, [r3, #20]
 80113f2:	60fb      	str	r3, [r7, #12]
    transfer_request -> ux_transfer_request_type = (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? UX_REQUEST_OUT : UX_REQUEST_IN;
 80113f4:	683b      	ldr	r3, [r7, #0]
 80113f6:	695b      	ldr	r3, [r3, #20]
 80113f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d001      	beq.n	8011404 <_ux_hcd_stm32_request_control_transfer+0x2fc>
 8011400:	2200      	movs	r2, #0
 8011402:	e000      	b.n	8011406 <_ux_hcd_stm32_request_control_transfer+0x2fe>
 8011404:	2280      	movs	r2, #128	@ 0x80
 8011406:	683b      	ldr	r3, [r7, #0]
 8011408:	615a      	str	r2, [r3, #20]

    /* Reset the packet length.  */
    transfer_request -> ux_transfer_request_packet_length = 0;
 801140a:	683b      	ldr	r3, [r7, #0]
 801140c:	2200      	movs	r2, #0
 801140e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Set the current status to data OUT.  */
    ed -> ux_stm32_ed_status = ((transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN) ?
 8011410:	683b      	ldr	r3, [r7, #0]
 8011412:	695b      	ldr	r3, [r3, #20]
 8011414:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011418:	2b00      	cmp	r3, #0
 801141a:	d001      	beq.n	8011420 <_ux_hcd_stm32_request_control_transfer+0x318>
 801141c:	2206      	movs	r2, #6
 801141e:	e000      	b.n	8011422 <_ux_hcd_stm32_request_control_transfer+0x31a>
 8011420:	2207      	movs	r2, #7
 8011422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011424:	731a      	strb	r2, [r3, #12]
                                UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_IN : UX_HCD_STM32_ED_STATUS_CONTROL_STATUS_OUT;

    /* Submit the request for status phase.  */
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 801142a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801142c:	7b59      	ldrb	r1, [r3, #13]
                             (transfer_request -> ux_transfer_request_type & UX_REQUEST_DIRECTION) == UX_REQUEST_IN ? 1 : 0,
 801142e:	683b      	ldr	r3, [r7, #0]
 8011430:	695b      	ldr	r3, [r3, #20]
 8011432:	09db      	lsrs	r3, r3, #7
 8011434:	b2db      	uxtb	r3, r3
    HAL_HCD_HC_SubmitRequest(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel,
 8011436:	f003 0301 	and.w	r3, r3, #1
 801143a:	b2da      	uxtb	r2, r3
 801143c:	2300      	movs	r3, #0
 801143e:	9303      	str	r3, [sp, #12]
 8011440:	2300      	movs	r3, #0
 8011442:	9302      	str	r3, [sp, #8]
 8011444:	2300      	movs	r3, #0
 8011446:	9301      	str	r3, [sp, #4]
 8011448:	2301      	movs	r3, #1
 801144a:	9300      	str	r3, [sp, #0]
 801144c:	2300      	movs	r3, #0
 801144e:	f7f1 f883 	bl	8002558 <HAL_HCD_HC_SubmitRequest>
                             EP_TYPE_CTRL, USBH_PID_DATA, 0, 0, 0);

    /* Wait for the completion of the transfer request.  */
    status =  _ux_utility_semaphore_get(&transfer_request -> ux_transfer_request_semaphore, UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT));
 8011452:	683b      	ldr	r3, [r7, #0]
 8011454:	3344      	adds	r3, #68	@ 0x44
 8011456:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801145a:	4618      	mov	r0, r3
 801145c:	f7fe fb3c 	bl	800fad8 <_ux_utility_semaphore_get>
 8011460:	6178      	str	r0, [r7, #20]

    /* Restore the original transfer parameter.  */
    transfer_request -> ux_transfer_request_requested_length = saved_requested_length;
 8011462:	683b      	ldr	r3, [r7, #0]
 8011464:	69fa      	ldr	r2, [r7, #28]
 8011466:	60da      	str	r2, [r3, #12]
    transfer_request -> ux_transfer_request_actual_length    = saved_actual_length;
 8011468:	683b      	ldr	r3, [r7, #0]
 801146a:	693a      	ldr	r2, [r7, #16]
 801146c:	611a      	str	r2, [r3, #16]
    transfer_request -> ux_transfer_request_type             = saved_request_type;
 801146e:	683b      	ldr	r3, [r7, #0]
 8011470:	68fa      	ldr	r2, [r7, #12]
 8011472:	615a      	str	r2, [r3, #20]

    /* If the semaphore did not succeed we probably have a time out.  */
    if (status != UX_SUCCESS)
 8011474:	697b      	ldr	r3, [r7, #20]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d005      	beq.n	8011486 <_ux_hcd_stm32_request_control_transfer+0x37e>
    {

        /* All transfers pending need to abort. There may have been a partial transfer.  */
        _ux_host_stack_transfer_request_abort(transfer_request);
 801147a:	6838      	ldr	r0, [r7, #0]
 801147c:	f7fd fef6 	bl	800f26c <_ux_host_stack_transfer_request_abort>

        /* There was an error, return to the caller.  */
        transfer_request -> ux_transfer_request_completion_code =  UX_TRANSFER_TIMEOUT;
 8011480:	683b      	ldr	r3, [r7, #0]
 8011482:	225c      	movs	r2, #92	@ 0x5c
 8011484:	635a      	str	r2, [r3, #52]	@ 0x34
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_TRANSFER_TIMEOUT, transfer_request, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion to caller.  */
    return(transfer_request -> ux_transfer_request_completion_code);
 8011486:	683b      	ldr	r3, [r7, #0]
 8011488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
}
 801148a:	4618      	mov	r0, r3
 801148c:	3730      	adds	r7, #48	@ 0x30
 801148e:	46bd      	mov	sp, r7
 8011490:	bdb0      	pop	{r4, r5, r7, pc}

08011492 <_ux_hcd_stm32_request_periodic_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_periodic_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8011492:	b580      	push	{r7, lr}
 8011494:	b086      	sub	sp, #24
 8011496:	af00      	add	r7, sp, #0
 8011498:	6078      	str	r0, [r7, #4]
 801149a:	6039      	str	r1, [r7, #0]
UX_HCD_STM32_ED         *ed;
UX_INT_SAVE_AREA


    /* Get the pointer to the Endpoint.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 801149c:	683b      	ldr	r3, [r7, #0]
 801149e:	685b      	ldr	r3, [r3, #4]
 80114a0:	617b      	str	r3, [r7, #20]

    /* Now get the physical ED attached to this endpoint.  */
    ed =  endpoint -> ux_endpoint_ed;
 80114a2:	697b      	ldr	r3, [r7, #20]
 80114a4:	689b      	ldr	r3, [r3, #8]
 80114a6:	613b      	str	r3, [r7, #16]

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_PERIODIC_TRANSFER;
 80114a8:	693b      	ldr	r3, [r7, #16]
 80114aa:	220a      	movs	r2, #10
 80114ac:	731a      	strb	r2, [r3, #12]

    /* Disable interrupt.  */
    UX_DISABLE_INTS
 80114ae:	2001      	movs	r0, #1
 80114b0:	f7ee feee 	bl	8000290 <_tx_thread_interrupt_control>
 80114b4:	60f8      	str	r0, [r7, #12]

    /* Save the pending transfer in the ED.  */
    ed -> ux_stm32_ed_transfer_request = transfer_request;
 80114b6:	693b      	ldr	r3, [r7, #16]
 80114b8:	683a      	ldr	r2, [r7, #0]
 80114ba:	609a      	str	r2, [r3, #8]

    /* Restore interrupt.  */
    UX_RESTORE_INTS
 80114bc:	68f8      	ldr	r0, [r7, #12]
 80114be:	f7ee fee7 	bl	8000290 <_tx_thread_interrupt_control>

    /* There is no need to wake up the stm32 controller on this transfer
       since periodic transactions will be picked up when the interrupt
       tree is scanned.  */
    return(UX_SUCCESS);
 80114c2:	2300      	movs	r3, #0
}
 80114c4:	4618      	mov	r0, r3
 80114c6:	3718      	adds	r7, #24
 80114c8:	46bd      	mov	sp, r7
 80114ca:	bd80      	pop	{r7, pc}

080114cc <_ux_hcd_stm32_request_transfer>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_request_transfer(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 80114cc:	b580      	push	{r7, lr}
 80114ce:	b084      	sub	sp, #16
 80114d0:	af00      	add	r7, sp, #0
 80114d2:	6078      	str	r0, [r7, #4]
 80114d4:	6039      	str	r1, [r7, #0]

UX_ENDPOINT     *endpoint;
UINT            status;

    /* Device Connection Status.  */
    if (hcd_stm32 -> ux_hcd_stm32_controller_flag & UX_HCD_STM32_CONTROLLER_FLAG_DEVICE_ATTACHED)
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80114da:	f003 0301 	and.w	r3, r3, #1
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d02b      	beq.n	801153a <_ux_hcd_stm32_request_transfer+0x6e>
    {

        /* Get the pointer to the Endpoint.  */
        endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 80114e2:	683b      	ldr	r3, [r7, #0]
 80114e4:	685b      	ldr	r3, [r3, #4]
 80114e6:	60bb      	str	r3, [r7, #8]

        /* We reset the actual length field of the transfer request as a safety measure.  */
        transfer_request -> ux_transfer_request_actual_length =  0;
 80114e8:	683b      	ldr	r3, [r7, #0]
 80114ea:	2200      	movs	r2, #0
 80114ec:	611a      	str	r2, [r3, #16]

        /* Isolate the endpoint type and route the transfer request.  */
        switch ((endpoint -> ux_endpoint_descriptor.bmAttributes) & UX_MASK_ENDPOINT_TYPE)
 80114ee:	68bb      	ldr	r3, [r7, #8]
 80114f0:	699b      	ldr	r3, [r3, #24]
 80114f2:	f003 0303 	and.w	r3, r3, #3
 80114f6:	2b03      	cmp	r3, #3
 80114f8:	d81c      	bhi.n	8011534 <_ux_hcd_stm32_request_transfer+0x68>
 80114fa:	a201      	add	r2, pc, #4	@ (adr r2, 8011500 <_ux_hcd_stm32_request_transfer+0x34>)
 80114fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011500:	08011511 	.word	0x08011511
 8011504:	08011529 	.word	0x08011529
 8011508:	0801151d 	.word	0x0801151d
 801150c:	08011529 	.word	0x08011529
        {

        case UX_CONTROL_ENDPOINT:

            status =  _ux_hcd_stm32_request_control_transfer(hcd_stm32, transfer_request);
 8011510:	6839      	ldr	r1, [r7, #0]
 8011512:	6878      	ldr	r0, [r7, #4]
 8011514:	f7ff fdf8 	bl	8011108 <_ux_hcd_stm32_request_control_transfer>
 8011518:	60f8      	str	r0, [r7, #12]
            break;
 801151a:	e010      	b.n	801153e <_ux_hcd_stm32_request_transfer+0x72>


        case UX_BULK_ENDPOINT:

            status =  _ux_hcd_stm32_request_bulk_transfer(hcd_stm32, transfer_request);
 801151c:	6839      	ldr	r1, [r7, #0]
 801151e:	6878      	ldr	r0, [r7, #4]
 8011520:	f7ff fda5 	bl	801106e <_ux_hcd_stm32_request_bulk_transfer>
 8011524:	60f8      	str	r0, [r7, #12]
            break;
 8011526:	e00a      	b.n	801153e <_ux_hcd_stm32_request_transfer+0x72>

        case UX_INTERRUPT_ENDPOINT:
        case UX_ISOCHRONOUS_ENDPOINT:

            status =  _ux_hcd_stm32_request_periodic_transfer(hcd_stm32, transfer_request);
 8011528:	6839      	ldr	r1, [r7, #0]
 801152a:	6878      	ldr	r0, [r7, #4]
 801152c:	f7ff ffb1 	bl	8011492 <_ux_hcd_stm32_request_periodic_transfer>
 8011530:	60f8      	str	r0, [r7, #12]
            break;
 8011532:	e004      	b.n	801153e <_ux_hcd_stm32_request_transfer+0x72>

        default:

            status =  UX_ERROR;
 8011534:	23ff      	movs	r3, #255	@ 0xff
 8011536:	60fb      	str	r3, [r7, #12]
 8011538:	e001      	b.n	801153e <_ux_hcd_stm32_request_transfer+0x72>
    }
    else
    {

        /* Error, no device attached.  */
        status = UX_NO_DEVICE_CONNECTED;
 801153a:	235f      	movs	r3, #95	@ 0x5f
 801153c:	60fb      	str	r3, [r7, #12]

    }

    return(status);
 801153e:	68fb      	ldr	r3, [r7, #12]
}
 8011540:	4618      	mov	r0, r3
 8011542:	3710      	adds	r7, #16
 8011544:	46bd      	mov	sp, r7
 8011546:	bd80      	pop	{r7, pc}

08011548 <_ux_hcd_stm32_transfer_abort>:
/*                                                                        */
/*  05-19-2020     Chaoqiong Xiao           Initial Version 6.0           */
/*                                                                        */
/**************************************************************************/
UINT  _ux_hcd_stm32_transfer_abort(UX_HCD_STM32 *hcd_stm32, UX_TRANSFER *transfer_request)
{
 8011548:	b580      	push	{r7, lr}
 801154a:	b084      	sub	sp, #16
 801154c:	af00      	add	r7, sp, #0
 801154e:	6078      	str	r0, [r7, #4]
 8011550:	6039      	str	r1, [r7, #0]
UX_ENDPOINT         *endpoint;
UX_HCD_STM32_ED     *ed;


    /* Get the pointer to the endpoint associated with the transfer request.  */
    endpoint =  (UX_ENDPOINT *) transfer_request -> ux_transfer_request_endpoint;
 8011552:	683b      	ldr	r3, [r7, #0]
 8011554:	685b      	ldr	r3, [r3, #4]
 8011556:	60fb      	str	r3, [r7, #12]

    /* From the endpoint container, get the address of the physical endpoint.  */
    ed =  (UX_HCD_STM32_ED *) endpoint -> ux_endpoint_ed;
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	689b      	ldr	r3, [r3, #8]
 801155c:	60bb      	str	r3, [r7, #8]

    /* Check if this physical endpoint has been initialized properly!  */
    if (ed == UX_NULL)
 801155e:	68bb      	ldr	r3, [r7, #8]
 8011560:	2b00      	cmp	r3, #0
 8011562:	d106      	bne.n	8011572 <_ux_hcd_stm32_transfer_abort+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_HCD, UX_ENDPOINT_HANDLE_UNKNOWN);
 8011564:	2253      	movs	r2, #83	@ 0x53
 8011566:	2101      	movs	r1, #1
 8011568:	2002      	movs	r0, #2
 801156a:	f7fd feb9 	bl	800f2e0 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_ENDPOINT_HANDLE_UNKNOWN, endpoint, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_ENDPOINT_HANDLE_UNKNOWN);
 801156e:	2353      	movs	r3, #83	@ 0x53
 8011570:	e00e      	b.n	8011590 <_ux_hcd_stm32_transfer_abort+0x48>
    }

    /* Save the transfer status in the ED.  */
    ed -> ux_stm32_ed_status = UX_HCD_STM32_ED_STATUS_ABORTED;
 8011572:	68bb      	ldr	r3, [r7, #8]
 8011574:	2202      	movs	r2, #2
 8011576:	731a      	strb	r2, [r3, #12]

    /* Halt the host channel.  */
    HAL_HCD_HC_Halt(hcd_stm32 -> hcd_handle, ed -> ux_stm32_ed_channel);
 8011578:	687b      	ldr	r3, [r7, #4]
 801157a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801157c:	68bb      	ldr	r3, [r7, #8]
 801157e:	7b5b      	ldrb	r3, [r3, #13]
 8011580:	4619      	mov	r1, r3
 8011582:	4610      	mov	r0, r2
 8011584:	f7f0 ffc5 	bl	8002512 <HAL_HCD_HC_Halt>

    /* Wait for the controller to finish the current frame processing.  */
    _ux_utility_delay_ms(1);
 8011588:	2001      	movs	r0, #1
 801158a:	f7fd ff7d 	bl	800f488 <_ux_utility_delay_ms>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801158e:	2300      	movs	r3, #0
}
 8011590:	4618      	mov	r0, r3
 8011592:	3710      	adds	r7, #16
 8011594:	46bd      	mov	sp, r7
 8011596:	bd80      	pop	{r7, pc}

08011598 <MX_USBX_Host_Init>:
  * @brief  Application USBX Host Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_USBX_Host_Init(VOID *memory_ptr)
{
 8011598:	b580      	push	{r7, lr}
 801159a:	b086      	sub	sp, #24
 801159c:	af00      	add	r7, sp, #0
 801159e:	6078      	str	r0, [r7, #4]
  UINT ret = UX_SUCCESS;
 80115a0:	2300      	movs	r3, #0
 80115a2:	617b      	str	r3, [r7, #20]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	613b      	str	r3, [r7, #16]
  /* USER CODE BEGIN MX_USBX_Host_MEM_POOL */
  char *pointer;
  /* USER CODE END MX_USBX_Host_MEM_POOL */

  /* USER CODE BEGIN MX_USBX_Host_Init */
  if (tx_byte_allocate(byte_pool, (VOID **)&pointer,
 80115a8:	f107 010c 	add.w	r1, r7, #12
 80115ac:	2300      	movs	r3, #0
 80115ae:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80115b2:	6938      	ldr	r0, [r7, #16]
 80115b4:	f7fa ff64 	bl	800c480 <_txe_byte_allocate>
 80115b8:	4603      	mov	r3, r0
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d001      	beq.n	80115c2 <MX_USBX_Host_Init+0x2a>
                       USBX_MEMORY_SIZE, TX_NO_WAIT) != TX_SUCCESS)
  {
    return TX_POOL_ERROR;
 80115be:	2302      	movs	r3, #2
 80115c0:	e010      	b.n	80115e4 <MX_USBX_Host_Init+0x4c>
  }
  /* Initialize USBX memory. */
  if (ux_system_initialize(pointer, USBX_MEMORY_SIZE, UX_NULL, 0) != UX_SUCCESS)
 80115c2:	68f8      	ldr	r0, [r7, #12]
 80115c4:	2300      	movs	r3, #0
 80115c6:	2200      	movs	r2, #0
 80115c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80115cc:	f7fd feaa 	bl	800f324 <_ux_system_initialize>
 80115d0:	4603      	mov	r3, r0
 80115d2:	2b00      	cmp	r3, #0
 80115d4:	d001      	beq.n	80115da <MX_USBX_Host_Init+0x42>
  {
    return UX_ERROR;
 80115d6:	23ff      	movs	r3, #255	@ 0xff
 80115d8:	e004      	b.n	80115e4 <MX_USBX_Host_Init+0x4c>
  }

  ret = lgc_interface_printer_init();
 80115da:	f001 fec7 	bl	801336c <lgc_interface_printer_init>
 80115de:	4603      	mov	r3, r0
 80115e0:	617b      	str	r3, [r7, #20]
  /* USER CODE END MX_USBX_Host_Init */

  return ret;
 80115e2:	697b      	ldr	r3, [r7, #20]
}
 80115e4:	4618      	mov	r0, r3
 80115e6:	3718      	adds	r7, #24
 80115e8:	46bd      	mov	sp, r7
 80115ea:	bd80      	pop	{r7, pc}

080115ec <lgc_hmi_task_entry>:
error_t lgc_hmi_send_msg(dwin_evt_t *evt);
//-------------------------------------------------------------------------------
// task definition
//-------------------------------------------------------------------------------
void lgc_hmi_task_entry(void *param)
{
 80115ec:	b580      	push	{r7, lr}
 80115ee:	b086      	sub	sp, #24
 80115f0:	af00      	add	r7, sp, #0
 80115f2:	6078      	str	r0, [r7, #4]
    dwin_evt_t msg = {0};
 80115f4:	f107 0308 	add.w	r3, r7, #8
 80115f8:	2200      	movs	r2, #0
 80115fa:	601a      	str	r2, [r3, #0]
 80115fc:	605a      	str	r2, [r3, #4]
 80115fe:	609a      	str	r2, [r3, #8]
 8011600:	60da      	str	r2, [r3, #12]

    for (;;)
    {
        if (osReceiveFromQueue(&hmi_msg, &msg, INFINITE_DELAY) != TRUE)
 8011602:	f107 0308 	add.w	r3, r7, #8
 8011606:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801160a:	4619      	mov	r1, r3
 801160c:	480a      	ldr	r0, [pc, #40]	@ (8011638 <lgc_hmi_task_entry+0x4c>)
 801160e:	f002 f997 	bl	8013940 <osReceiveFromQueue>
 8011612:	4603      	mov	r3, r0
 8011614:	2b01      	cmp	r3, #1
 8011616:	d10d      	bne.n	8011634 <lgc_hmi_task_entry+0x48>
        {
            continue;
        }

        switch (msg.addr)
 8011618:	897b      	ldrh	r3, [r7, #10]
 801161a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
            break;
        }
        }

        /*release memory*/
        osFreeMem(&msg.data);
 801161e:	f107 0308 	add.w	r3, r7, #8
 8011622:	3308      	adds	r3, #8
 8011624:	4618      	mov	r0, r3
 8011626:	f000 fad3 	bl	8011bd0 <osFreeMem>
        /* code */
        osDelayTask(1000);
 801162a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801162e:	f002 f897 	bl	8013760 <osDelayTask>
 8011632:	e7e6      	b.n	8011602 <lgc_hmi_task_entry+0x16>
            continue;
 8011634:	bf00      	nop
        if (osReceiveFromQueue(&hmi_msg, &msg, INFINITE_DELAY) != TRUE)
 8011636:	e7e4      	b.n	8011602 <lgc_hmi_task_entry+0x16>
 8011638:	20011fcc 	.word	0x20011fcc

0801163c <lgc_dwin_uart_transmit>:
/*---------------------------------------------------------------------------*/
/* Implementacin HAL                                                        */
/*---------------------------------------------------------------------------*/

uint32_t lgc_dwin_uart_transmit(uint8_t *data, uint16_t len)
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b082      	sub	sp, #8
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
 8011644:	460b      	mov	r3, r1
 8011646:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit_DMA(&huart6, (uint8_t *)data, len);
 8011648:	887b      	ldrh	r3, [r7, #2]
 801164a:	461a      	mov	r2, r3
 801164c:	6879      	ldr	r1, [r7, #4]
 801164e:	4809      	ldr	r0, [pc, #36]	@ (8011674 <lgc_dwin_uart_transmit+0x38>)
 8011650:	f7f5 f880 	bl	8006754 <HAL_UART_Transmit_DMA>
    /*wait for transmit finish*/
    if (osWaitForSemaphore(&tx_cplt_flag, INFINITE_DELAY) != TRUE)
 8011654:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8011658:	4807      	ldr	r0, [pc, #28]	@ (8011678 <lgc_dwin_uart_transmit+0x3c>)
 801165a:	f002 f8af 	bl	80137bc <osWaitForSemaphore>
 801165e:	4603      	mov	r3, r0
 8011660:	2b01      	cmp	r3, #1
 8011662:	d001      	beq.n	8011668 <lgc_dwin_uart_transmit+0x2c>
    {
        return 0;
 8011664:	2300      	movs	r3, #0
 8011666:	e000      	b.n	801166a <lgc_dwin_uart_transmit+0x2e>
    }

    return len;
 8011668:	887b      	ldrh	r3, [r7, #2]
}
 801166a:	4618      	mov	r0, r3
 801166c:	3708      	adds	r7, #8
 801166e:	46bd      	mov	sp, r7
 8011670:	bd80      	pop	{r7, pc}
 8011672:	bf00      	nop
 8011674:	200113a8 	.word	0x200113a8
 8011678:	200124fc 	.word	0x200124fc

0801167c <lgc_dwin_get_tick>:

uint32_t lgc_dwin_get_tick(void)
{
 801167c:	b580      	push	{r7, lr}
 801167e:	af00      	add	r7, sp, #0
    return osGetSystemTime();
 8011680:	f002 f986 	bl	8013990 <osGetSystemTime>
 8011684:	4603      	mov	r3, r0
}
 8011686:	4618      	mov	r0, r3
 8011688:	bd80      	pop	{r7, pc}
	...

0801168c <lgc_dwin_lock>:
void lgc_dwin_lock(void)
{
 801168c:	b580      	push	{r7, lr}
 801168e:	af00      	add	r7, sp, #0
    osAcquireMutex(&dwin_mutex);
 8011690:	4802      	ldr	r0, [pc, #8]	@ (801169c <lgc_dwin_lock+0x10>)
 8011692:	f002 f8e1 	bl	8013858 <osAcquireMutex>
}
 8011696:	bf00      	nop
 8011698:	bd80      	pop	{r7, pc}
 801169a:	bf00      	nop
 801169c:	20012490 	.word	0x20012490

080116a0 <lgc_dwin_unlock>:
void lgc_dwin_unlock(void)
{
 80116a0:	b580      	push	{r7, lr}
 80116a2:	af00      	add	r7, sp, #0
    osReleaseMutex(&dwin_mutex);
 80116a4:	4802      	ldr	r0, [pc, #8]	@ (80116b0 <lgc_dwin_unlock+0x10>)
 80116a6:	f002 f8e4 	bl	8013872 <osReleaseMutex>
}
 80116aa:	bf00      	nop
 80116ac:	bd80      	pop	{r7, pc}
 80116ae:	bf00      	nop
 80116b0:	20012490 	.word	0x20012490

080116b4 <lgc_dwin_signal>:

bool lgc_dwin_signal(uint32_t timeout)
{
 80116b4:	b580      	push	{r7, lr}
 80116b6:	b082      	sub	sp, #8
 80116b8:	af00      	add	r7, sp, #0
 80116ba:	6078      	str	r0, [r7, #4]
    return (osWaitForSemaphore(&dwin_response, timeout) == TRUE);
 80116bc:	6879      	ldr	r1, [r7, #4]
 80116be:	4806      	ldr	r0, [pc, #24]	@ (80116d8 <lgc_dwin_signal+0x24>)
 80116c0:	f002 f87c 	bl	80137bc <osWaitForSemaphore>
 80116c4:	4603      	mov	r3, r0
 80116c6:	2b01      	cmp	r3, #1
 80116c8:	bf0c      	ite	eq
 80116ca:	2301      	moveq	r3, #1
 80116cc:	2300      	movne	r3, #0
 80116ce:	b2db      	uxtb	r3, r3
}
 80116d0:	4618      	mov	r0, r3
 80116d2:	3708      	adds	r7, #8
 80116d4:	46bd      	mov	sp, r7
 80116d6:	bd80      	pop	{r7, pc}
 80116d8:	200124c4 	.word	0x200124c4

080116dc <lgc_dwin_signal_set>:

void lgc_dwin_signal_set(void)
{
 80116dc:	b580      	push	{r7, lr}
 80116de:	af00      	add	r7, sp, #0
    osReleaseSemaphore(&dwin_response);
 80116e0:	4802      	ldr	r0, [pc, #8]	@ (80116ec <lgc_dwin_signal_set+0x10>)
 80116e2:	f002 f895 	bl	8013810 <osReleaseSemaphore>
}
 80116e6:	bf00      	nop
 80116e8:	bd80      	pop	{r7, pc}
 80116ea:	bf00      	nop
 80116ec:	200124c4 	.word	0x200124c4

080116f0 <lgc_dwin_new_data_signal>:

/* Semforo para nuevos datos (Consumidor) */
void lgc_dwin_new_data_signal(void)
{
 80116f0:	b580      	push	{r7, lr}
 80116f2:	af00      	add	r7, sp, #0
    // Espera infinita hasta que llegue algo
    osWaitForSemaphore(&dwin_new_data_flag, INFINITE_DELAY);
 80116f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80116f8:	4802      	ldr	r0, [pc, #8]	@ (8011704 <lgc_dwin_new_data_signal+0x14>)
 80116fa:	f002 f85f 	bl	80137bc <osWaitForSemaphore>
}
 80116fe:	bf00      	nop
 8011700:	bd80      	pop	{r7, pc}
 8011702:	bf00      	nop
 8011704:	200124e0 	.word	0x200124e0

08011708 <lgc_dwin_new_data_signal_set>:

/* Semforo para nuevos datos (Productor - ISR) */
void lgc_dwin_new_data_signal_set(void)
{
 8011708:	b580      	push	{r7, lr}
 801170a:	af00      	add	r7, sp, #0
    // IMPORTANTE: Si tu RTOS tiene funciones "FromISR", salas aqu.
    // ThreadX osReleaseSemaphore suele ser seguro en ISR, pero verifica tu port.
    osReleaseSemaphore(&dwin_new_data_flag);
 801170c:	4802      	ldr	r0, [pc, #8]	@ (8011718 <lgc_dwin_new_data_signal_set+0x10>)
 801170e:	f002 f87f 	bl	8013810 <osReleaseSemaphore>
}
 8011712:	bf00      	nop
 8011714:	bd80      	pop	{r7, pc}
 8011716:	bf00      	nop
 8011718:	200124e0 	.word	0x200124e0

0801171c <lgc_dwin_process_task_entry>:

static void lgc_dwin_process_task_entry(void *param)
{
 801171c:	b580      	push	{r7, lr}
 801171e:	b082      	sub	sp, #8
 8011720:	af00      	add	r7, sp, #0
 8011722:	6078      	str	r0, [r7, #4]
    dwin_register_callback(&dwin_hmi, on_dwin_event, NULL);
 8011724:	2200      	movs	r2, #0
 8011726:	4904      	ldr	r1, [pc, #16]	@ (8011738 <lgc_dwin_process_task_entry+0x1c>)
 8011728:	4804      	ldr	r0, [pc, #16]	@ (801173c <lgc_dwin_process_task_entry+0x20>)
 801172a:	f000 fc08 	bl	8011f3e <dwin_register_callback>
    for (;;)
    {
        dwin_process(&dwin_hmi);
 801172e:	4803      	ldr	r0, [pc, #12]	@ (801173c <lgc_dwin_process_task_entry+0x20>)
 8011730:	f000 fc70 	bl	8012014 <dwin_process>
 8011734:	e7fb      	b.n	801172e <lgc_dwin_process_task_entry+0x12>
 8011736:	bf00      	nop
 8011738:	08011741 	.word	0x08011741
 801173c:	20012404 	.word	0x20012404

08011740 <on_dwin_event>:
}
/*---------------------------------------------------------------------------*/
/* hmi callbacks                                                             */
/*---------------------------------------------------------------------------*/
static void on_dwin_event(dwin_evt_t *evt, void *ctx)
{
 8011740:	b580      	push	{r7, lr}
 8011742:	b082      	sub	sp, #8
 8011744:	af00      	add	r7, sp, #0
 8011746:	6078      	str	r0, [r7, #4]
 8011748:	6039      	str	r1, [r7, #0]
    lgc_hmi_send_msg(evt);
 801174a:	6878      	ldr	r0, [r7, #4]
 801174c:	f000 f90c 	bl	8011968 <lgc_hmi_send_msg>
}
 8011750:	bf00      	nop
 8011752:	3708      	adds	r7, #8
 8011754:	46bd      	mov	sp, r7
 8011756:	bd80      	pop	{r7, pc}

08011758 <lgc_dwin_uart_ErrorCallback>:
//-------------------------------------------------------------------------------
// hadrware callback
//-------------------------------------------------------------------------------
static void lgc_dwin_uart_ErrorCallback(UART_HandleTypeDef *huart)

{
 8011758:	b580      	push	{r7, lr}
 801175a:	b082      	sub	sp, #8
 801175c:	af00      	add	r7, sp, #0
 801175e:	6078      	str	r0, [r7, #4]
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 8011760:	2280      	movs	r2, #128	@ 0x80
 8011762:	4904      	ldr	r1, [pc, #16]	@ (8011774 <lgc_dwin_uart_ErrorCallback+0x1c>)
 8011764:	4804      	ldr	r0, [pc, #16]	@ (8011778 <lgc_dwin_uart_ErrorCallback+0x20>)
 8011766:	f7f5 f871 	bl	800684c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 801176a:	bf00      	nop
 801176c:	3708      	adds	r7, #8
 801176e:	46bd      	mov	sp, r7
 8011770:	bd80      	pop	{r7, pc}
 8011772:	bf00      	nop
 8011774:	20012518 	.word	0x20012518
 8011778:	200113a8 	.word	0x200113a8

0801177c <lgc_dwin_uart_RxEventCallback>:

static void lgc_dwin_uart_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Pos)
{
 801177c:	b580      	push	{r7, lr}
 801177e:	b082      	sub	sp, #8
 8011780:	af00      	add	r7, sp, #0
 8011782:	6078      	str	r0, [r7, #4]
 8011784:	460b      	mov	r3, r1
 8011786:	807b      	strh	r3, [r7, #2]
    // push data
    dwin_rx_push_ex(&dwin_hmi, uart_rx, Pos);
 8011788:	887b      	ldrh	r3, [r7, #2]
 801178a:	461a      	mov	r2, r3
 801178c:	4907      	ldr	r1, [pc, #28]	@ (80117ac <lgc_dwin_uart_RxEventCallback+0x30>)
 801178e:	4808      	ldr	r0, [pc, #32]	@ (80117b0 <lgc_dwin_uart_RxEventCallback+0x34>)
 8011790:	f000 fbea 	bl	8011f68 <dwin_rx_push_ex>
    // notify
    dwin_rx_notify(&dwin_hmi);
 8011794:	4806      	ldr	r0, [pc, #24]	@ (80117b0 <lgc_dwin_uart_RxEventCallback+0x34>)
 8011796:	f000 fc04 	bl	8011fa2 <dwin_rx_notify>
    // receive another data
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 801179a:	2280      	movs	r2, #128	@ 0x80
 801179c:	4903      	ldr	r1, [pc, #12]	@ (80117ac <lgc_dwin_uart_RxEventCallback+0x30>)
 801179e:	4805      	ldr	r0, [pc, #20]	@ (80117b4 <lgc_dwin_uart_RxEventCallback+0x38>)
 80117a0:	f7f5 f854 	bl	800684c <HAL_UARTEx_ReceiveToIdle_DMA>
}
 80117a4:	bf00      	nop
 80117a6:	3708      	adds	r7, #8
 80117a8:	46bd      	mov	sp, r7
 80117aa:	bd80      	pop	{r7, pc}
 80117ac:	20012518 	.word	0x20012518
 80117b0:	20012404 	.word	0x20012404
 80117b4:	200113a8 	.word	0x200113a8

080117b8 <lgc_hmi_init>:
//-------------------------------------------------------------------------------
// public functions
//-------------------------------------------------------------------------------
error_t lgc_hmi_init(void)
{
 80117b8:	b590      	push	{r4, r7, lr}
 80117ba:	b085      	sub	sp, #20
 80117bc:	af00      	add	r7, sp, #0
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 80117be:	4b4e      	ldr	r3, [pc, #312]	@ (80118f8 <lgc_hmi_init+0x140>)
 80117c0:	463c      	mov	r4, r7
 80117c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80117c4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    // 1. Inicializar la interfaz
    dwin_hal.uart_transmit = lgc_dwin_uart_transmit;
 80117c8:	4b4c      	ldr	r3, [pc, #304]	@ (80118fc <lgc_hmi_init+0x144>)
 80117ca:	4a4d      	ldr	r2, [pc, #308]	@ (8011900 <lgc_hmi_init+0x148>)
 80117cc:	601a      	str	r2, [r3, #0]
    dwin_hal.get_tick_ms = lgc_dwin_get_tick;
 80117ce:	4b4b      	ldr	r3, [pc, #300]	@ (80118fc <lgc_hmi_init+0x144>)
 80117d0:	4a4c      	ldr	r2, [pc, #304]	@ (8011904 <lgc_hmi_init+0x14c>)
 80117d2:	605a      	str	r2, [r3, #4]
    dwin_hal.lock = lgc_dwin_lock;
 80117d4:	4b49      	ldr	r3, [pc, #292]	@ (80118fc <lgc_hmi_init+0x144>)
 80117d6:	4a4c      	ldr	r2, [pc, #304]	@ (8011908 <lgc_hmi_init+0x150>)
 80117d8:	609a      	str	r2, [r3, #8]
    dwin_hal.unlock = lgc_dwin_unlock;
 80117da:	4b48      	ldr	r3, [pc, #288]	@ (80118fc <lgc_hmi_init+0x144>)
 80117dc:	4a4b      	ldr	r2, [pc, #300]	@ (801190c <lgc_hmi_init+0x154>)
 80117de:	60da      	str	r2, [r3, #12]
    dwin_hal.sem_signal = lgc_dwin_signal_set;
 80117e0:	4b46      	ldr	r3, [pc, #280]	@ (80118fc <lgc_hmi_init+0x144>)
 80117e2:	4a4b      	ldr	r2, [pc, #300]	@ (8011910 <lgc_hmi_init+0x158>)
 80117e4:	615a      	str	r2, [r3, #20]
    dwin_hal.sem_wait = lgc_dwin_signal;
 80117e6:	4b45      	ldr	r3, [pc, #276]	@ (80118fc <lgc_hmi_init+0x144>)
 80117e8:	4a4a      	ldr	r2, [pc, #296]	@ (8011914 <lgc_hmi_init+0x15c>)
 80117ea:	611a      	str	r2, [r3, #16]

    /* Configuracin de bloqueo en RX */
    dwin_hal.sem_new_data_wait = lgc_dwin_new_data_signal;
 80117ec:	4b43      	ldr	r3, [pc, #268]	@ (80118fc <lgc_hmi_init+0x144>)
 80117ee:	4a4a      	ldr	r2, [pc, #296]	@ (8011918 <lgc_hmi_init+0x160>)
 80117f0:	619a      	str	r2, [r3, #24]
    dwin_hal.sem_new_data_signal = lgc_dwin_new_data_signal_set;
 80117f2:	4b42      	ldr	r3, [pc, #264]	@ (80118fc <lgc_hmi_init+0x144>)
 80117f4:	4a49      	ldr	r2, [pc, #292]	@ (801191c <lgc_hmi_init+0x164>)
 80117f6:	61da      	str	r2, [r3, #28]

    if (dwin_init(&dwin_hmi, &dwin_hal, dwin_fifo_mem, DWIN_BUFFER_SIZE) != DWIN_OK)
 80117f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80117fc:	4a48      	ldr	r2, [pc, #288]	@ (8011920 <lgc_hmi_init+0x168>)
 80117fe:	493f      	ldr	r1, [pc, #252]	@ (80118fc <lgc_hmi_init+0x144>)
 8011800:	4848      	ldr	r0, [pc, #288]	@ (8011924 <lgc_hmi_init+0x16c>)
 8011802:	f000 fb69 	bl	8011ed8 <dwin_init>
 8011806:	4603      	mov	r3, r0
 8011808:	2b00      	cmp	r3, #0
 801180a:	d001      	beq.n	8011810 <lgc_hmi_init+0x58>
    {
        return ERROR_FAILURE;
 801180c:	2301      	movs	r3, #1
 801180e:	e06e      	b.n	80118ee <lgc_hmi_init+0x136>
    }

    /* Crear primitivas OS */
    if (osCreateSemaphore(&tx_cplt_flag, 0) != TRUE)
 8011810:	2100      	movs	r1, #0
 8011812:	4845      	ldr	r0, [pc, #276]	@ (8011928 <lgc_hmi_init+0x170>)
 8011814:	f001 ffba 	bl	801378c <osCreateSemaphore>
 8011818:	4603      	mov	r3, r0
 801181a:	2b01      	cmp	r3, #1
 801181c:	d001      	beq.n	8011822 <lgc_hmi_init+0x6a>
    {
        return ERROR_FAILURE;
 801181e:	2301      	movs	r3, #1
 8011820:	e065      	b.n	80118ee <lgc_hmi_init+0x136>
    }
    if (osCreateSemaphore(&dwin_response, 0) != TRUE)
 8011822:	2100      	movs	r1, #0
 8011824:	4841      	ldr	r0, [pc, #260]	@ (801192c <lgc_hmi_init+0x174>)
 8011826:	f001 ffb1 	bl	801378c <osCreateSemaphore>
 801182a:	4603      	mov	r3, r0
 801182c:	2b01      	cmp	r3, #1
 801182e:	d001      	beq.n	8011834 <lgc_hmi_init+0x7c>
    {
        return ERROR_FAILURE;
 8011830:	2301      	movs	r3, #1
 8011832:	e05c      	b.n	80118ee <lgc_hmi_init+0x136>
    }
    if (osCreateMutex(&dwin_mutex) != TRUE)
 8011834:	483e      	ldr	r0, [pc, #248]	@ (8011930 <lgc_hmi_init+0x178>)
 8011836:	f001 fff7 	bl	8013828 <osCreateMutex>
 801183a:	4603      	mov	r3, r0
 801183c:	2b01      	cmp	r3, #1
 801183e:	d001      	beq.n	8011844 <lgc_hmi_init+0x8c>
    {
        return ERROR_FAILURE;
 8011840:	2301      	movs	r3, #1
 8011842:	e054      	b.n	80118ee <lgc_hmi_init+0x136>
    }
    if (osCreateSemaphore(&dwin_new_data_flag, 0) != TRUE)
 8011844:	2100      	movs	r1, #0
 8011846:	483b      	ldr	r0, [pc, #236]	@ (8011934 <lgc_hmi_init+0x17c>)
 8011848:	f001 ffa0 	bl	801378c <osCreateSemaphore>
 801184c:	4603      	mov	r3, r0
 801184e:	2b01      	cmp	r3, #1
 8011850:	d001      	beq.n	8011856 <lgc_hmi_init+0x9e>
    {
        return ERROR_FAILURE;
 8011852:	2301      	movs	r3, #1
 8011854:	e04b      	b.n	80118ee <lgc_hmi_init+0x136>
    }

    if(osCreateQueue(&hmi_msg, "hmi msg", sizeof(dwin_evt_t), 5) != TRUE)
 8011856:	2305      	movs	r3, #5
 8011858:	2210      	movs	r2, #16
 801185a:	4937      	ldr	r1, [pc, #220]	@ (8011938 <lgc_hmi_init+0x180>)
 801185c:	4837      	ldr	r0, [pc, #220]	@ (801193c <lgc_hmi_init+0x184>)
 801185e:	f002 f813 	bl	8013888 <osCreateQueue>
 8011862:	4603      	mov	r3, r0
 8011864:	2b01      	cmp	r3, #1
 8011866:	d001      	beq.n	801186c <lgc_hmi_init+0xb4>
    {
    	return ERROR_FAILURE;
 8011868:	2301      	movs	r3, #1
 801186a:	e040      	b.n	80118ee <lgc_hmi_init+0x136>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 801186c:	4b22      	ldr	r3, [pc, #136]	@ (80118f8 <lgc_hmi_init+0x140>)
 801186e:	463c      	mov	r4, r7
 8011870:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011872:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = DWIN_PROCESS_TASK_PRI;
 8011876:	230b      	movs	r3, #11
 8011878:	60fb      	str	r3, [r7, #12]
    params.stackSize = DWIN_PROCESS_TASK_STACK;
 801187a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801187e:	60bb      	str	r3, [r7, #8]
    dwin_process_task = osCreateTask("DWIN Process", lgc_dwin_process_task_entry, NULL, &params);
 8011880:	463b      	mov	r3, r7
 8011882:	2200      	movs	r2, #0
 8011884:	492e      	ldr	r1, [pc, #184]	@ (8011940 <lgc_hmi_init+0x188>)
 8011886:	482f      	ldr	r0, [pc, #188]	@ (8011944 <lgc_hmi_init+0x18c>)
 8011888:	f001 ff0a 	bl	80136a0 <osCreateTask>
 801188c:	4603      	mov	r3, r0
 801188e:	4a2e      	ldr	r2, [pc, #184]	@ (8011948 <lgc_hmi_init+0x190>)
 8011890:	6013      	str	r3, [r2, #0]

    if (!dwin_process_task)
 8011892:	4b2d      	ldr	r3, [pc, #180]	@ (8011948 <lgc_hmi_init+0x190>)
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	2b00      	cmp	r3, #0
 8011898:	d101      	bne.n	801189e <lgc_hmi_init+0xe6>
    {
        return ERROR_FAILURE;
 801189a:	2301      	movs	r3, #1
 801189c:	e027      	b.n	80118ee <lgc_hmi_init+0x136>
    }

    params = OS_TASK_DEFAULT_PARAMS;
 801189e:	4b16      	ldr	r3, [pc, #88]	@ (80118f8 <lgc_hmi_init+0x140>)
 80118a0:	463c      	mov	r4, r7
 80118a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80118a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    params.priority = LGC_HMI_TASK_PRI;
 80118a8:	230a      	movs	r3, #10
 80118aa:	60fb      	str	r3, [r7, #12]
    params.stackSize = LGC_HMI_TASK_STACK;
 80118ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80118b0:	60bb      	str	r3, [r7, #8]
    lgc_hmi_task = osCreateTask("HMI Task", lgc_hmi_task_entry, NULL, &params);
 80118b2:	463b      	mov	r3, r7
 80118b4:	2200      	movs	r2, #0
 80118b6:	4925      	ldr	r1, [pc, #148]	@ (801194c <lgc_hmi_init+0x194>)
 80118b8:	4825      	ldr	r0, [pc, #148]	@ (8011950 <lgc_hmi_init+0x198>)
 80118ba:	f001 fef1 	bl	80136a0 <osCreateTask>
 80118be:	4603      	mov	r3, r0
 80118c0:	4a24      	ldr	r2, [pc, #144]	@ (8011954 <lgc_hmi_init+0x19c>)
 80118c2:	6013      	str	r3, [r2, #0]

    if (!lgc_hmi_task)
 80118c4:	4b23      	ldr	r3, [pc, #140]	@ (8011954 <lgc_hmi_init+0x19c>)
 80118c6:	681b      	ldr	r3, [r3, #0]
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d101      	bne.n	80118d0 <lgc_hmi_init+0x118>
    {
        return ERROR_FAILURE;
 80118cc:	2301      	movs	r3, #1
 80118ce:	e00e      	b.n	80118ee <lgc_hmi_init+0x136>
    }
    /*uart receive data*/
    HAL_UART_RegisterCallback(&huart6, HAL_UART_ERROR_CB_ID, lgc_dwin_uart_ErrorCallback);
 80118d0:	4a21      	ldr	r2, [pc, #132]	@ (8011958 <lgc_hmi_init+0x1a0>)
 80118d2:	2104      	movs	r1, #4
 80118d4:	4821      	ldr	r0, [pc, #132]	@ (801195c <lgc_hmi_init+0x1a4>)
 80118d6:	f7f4 fd49 	bl	800636c <HAL_UART_RegisterCallback>

    HAL_UART_RegisterRxEventCallback(&huart6, lgc_dwin_uart_RxEventCallback);
 80118da:	4921      	ldr	r1, [pc, #132]	@ (8011960 <lgc_hmi_init+0x1a8>)
 80118dc:	481f      	ldr	r0, [pc, #124]	@ (801195c <lgc_hmi_init+0x1a4>)
 80118de:	f7f4 fddd 	bl	800649c <HAL_UART_RegisterRxEventCallback>

    /*start receive data*/
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_rx, 128);
 80118e2:	2280      	movs	r2, #128	@ 0x80
 80118e4:	491f      	ldr	r1, [pc, #124]	@ (8011964 <lgc_hmi_init+0x1ac>)
 80118e6:	481d      	ldr	r0, [pc, #116]	@ (801195c <lgc_hmi_init+0x1a4>)
 80118e8:	f7f4 ffb0 	bl	800684c <HAL_UARTEx_ReceiveToIdle_DMA>

    return NO_ERROR;
 80118ec:	2300      	movs	r3, #0
}
 80118ee:	4618      	mov	r0, r3
 80118f0:	3714      	adds	r7, #20
 80118f2:	46bd      	mov	sp, r7
 80118f4:	bd90      	pop	{r4, r7, pc}
 80118f6:	bf00      	nop
 80118f8:	08013cc8 	.word	0x08013cc8
 80118fc:	20012598 	.word	0x20012598
 8011900:	0801163d 	.word	0x0801163d
 8011904:	0801167d 	.word	0x0801167d
 8011908:	0801168d 	.word	0x0801168d
 801190c:	080116a1 	.word	0x080116a1
 8011910:	080116dd 	.word	0x080116dd
 8011914:	080116b5 	.word	0x080116b5
 8011918:	080116f1 	.word	0x080116f1
 801191c:	08011709 	.word	0x08011709
 8011920:	20012004 	.word	0x20012004
 8011924:	20012404 	.word	0x20012404
 8011928:	200124fc 	.word	0x200124fc
 801192c:	200124c4 	.word	0x200124c4
 8011930:	20012490 	.word	0x20012490
 8011934:	200124e0 	.word	0x200124e0
 8011938:	08013bd4 	.word	0x08013bd4
 801193c:	20011fcc 	.word	0x20011fcc
 8011940:	0801171d 	.word	0x0801171d
 8011944:	08013bdc 	.word	0x08013bdc
 8011948:	200125b8 	.word	0x200125b8
 801194c:	080115ed 	.word	0x080115ed
 8011950:	08013bec 	.word	0x08013bec
 8011954:	200125bc 	.word	0x200125bc
 8011958:	08011759 	.word	0x08011759
 801195c:	200113a8 	.word	0x200113a8
 8011960:	0801177d 	.word	0x0801177d
 8011964:	20012518 	.word	0x20012518

08011968 <lgc_hmi_send_msg>:

error_t lgc_hmi_send_msg(dwin_evt_t *evt)
{
 8011968:	b580      	push	{r7, lr}
 801196a:	b088      	sub	sp, #32
 801196c:	af00      	add	r7, sp, #0
 801196e:	6078      	str	r0, [r7, #4]
    error_t err = NO_ERROR;
 8011970:	2300      	movs	r3, #0
 8011972:	83fb      	strh	r3, [r7, #30]

    dwin_evt_t msg = {0};
 8011974:	f107 030c 	add.w	r3, r7, #12
 8011978:	2200      	movs	r2, #0
 801197a:	601a      	str	r2, [r3, #0]
 801197c:	605a      	str	r2, [r3, #4]
 801197e:	609a      	str	r2, [r3, #8]
 8011980:	60da      	str	r2, [r3, #12]

    msg.addr = evt->addr;
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	885b      	ldrh	r3, [r3, #2]
 8011986:	81fb      	strh	r3, [r7, #14]
    msg.cmd = evt->cmd;
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	781b      	ldrb	r3, [r3, #0]
 801198c:	733b      	strb	r3, [r7, #12]
    msg.len = evt->len;
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	791b      	ldrb	r3, [r3, #4]
 8011992:	743b      	strb	r3, [r7, #16]
    msg.data_len = evt->data_len;
 8011994:	687b      	ldr	r3, [r7, #4]
 8011996:	899b      	ldrh	r3, [r3, #12]
 8011998:	833b      	strh	r3, [r7, #24]
    /*allocate memory*/
    msg.data = osAllocMem(evt->data_len);
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	899b      	ldrh	r3, [r3, #12]
 801199e:	4618      	mov	r0, r3
 80119a0:	f000 f8f6 	bl	8011b90 <osAllocMem>
 80119a4:	4603      	mov	r3, r0
 80119a6:	617b      	str	r3, [r7, #20]
    if (!msg.data)
 80119a8:	697b      	ldr	r3, [r7, #20]
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d101      	bne.n	80119b2 <lgc_hmi_send_msg+0x4a>
    {
        return ERROR_FAILURE;
 80119ae:	2301      	movs	r3, #1
 80119b0:	e012      	b.n	80119d8 <lgc_hmi_send_msg+0x70>
    }
    memcpy(msg.data, evt->data, evt->data_len);
 80119b2:	6978      	ldr	r0, [r7, #20]
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	6899      	ldr	r1, [r3, #8]
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	899b      	ldrh	r3, [r3, #12]
 80119bc:	461a      	mov	r2, r3
 80119be:	f002 f829 	bl	8013a14 <memcpy>

    // send message
    err = osSendToQueue(&hmi_msg, &msg, 1000);
 80119c2:	f107 030c 	add.w	r3, r7, #12
 80119c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80119ca:	4619      	mov	r1, r3
 80119cc:	4804      	ldr	r0, [pc, #16]	@ (80119e0 <lgc_hmi_send_msg+0x78>)
 80119ce:	f001 ff8f 	bl	80138f0 <osSendToQueue>
 80119d2:	4603      	mov	r3, r0
 80119d4:	83fb      	strh	r3, [r7, #30]

    return err;
 80119d6:	8bfb      	ldrh	r3, [r7, #30]
}
 80119d8:	4618      	mov	r0, r3
 80119da:	3720      	adds	r7, #32
 80119dc:	46bd      	mov	sp, r7
 80119de:	bd80      	pop	{r7, pc}
 80119e0:	20011fcc 	.word	0x20011fcc

080119e4 <lgc_buttons_callback>:

static OsTaskId lgc_main_task = NULL;

/*private functions*/
static void lgc_buttons_callback(uint8_t di, uint32_t evt)
{
 80119e4:	b480      	push	{r7}
 80119e6:	b083      	sub	sp, #12
 80119e8:	af00      	add	r7, sp, #0
 80119ea:	4603      	mov	r3, r0
 80119ec:	6039      	str	r1, [r7, #0]
 80119ee:	71fb      	strb	r3, [r7, #7]
	// Handle button events here
	switch (di)
 80119f0:	79fb      	ldrb	r3, [r7, #7]
 80119f2:	2b03      	cmp	r3, #3
 80119f4:	d80a      	bhi.n	8011a0c <lgc_buttons_callback+0x28>
 80119f6:	a201      	add	r2, pc, #4	@ (adr r2, 80119fc <lgc_buttons_callback+0x18>)
 80119f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80119fc:	08011a0d 	.word	0x08011a0d
 8011a00:	08011a0d 	.word	0x08011a0d
 8011a04:	08011a0d 	.word	0x08011a0d
 8011a08:	08011a0d 	.word	0x08011a0d
		break;
	case LGC_DI_FEEDBACK:
		// Handle FEEDBACK button event
		break;
	default:
		break;
 8011a0c:	bf00      	nop
	}
}
 8011a0e:	bf00      	nop
 8011a10:	370c      	adds	r7, #12
 8011a12:	46bd      	mov	sp, r7
 8011a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a18:	4770      	bx	lr
 8011a1a:	bf00      	nop

08011a1c <lgc_system_init>:
/*public functions*/
error_t lgc_system_init(void *memory)
{
 8011a1c:	b590      	push	{r4, r7, lr}
 8011a1e:	b089      	sub	sp, #36	@ 0x24
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
	error_t ret = NO_ERROR;
 8011a24:	2300      	movs	r3, #0
 8011a26:	83fb      	strh	r3, [r7, #30]
	OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8011a28:	4b23      	ldr	r3, [pc, #140]	@ (8011ab8 <lgc_system_init+0x9c>)
 8011a2a:	f107 040c 	add.w	r4, r7, #12
 8011a2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011a30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// memory pool init
	osPoolInit(memory);
 8011a34:	6878      	ldr	r0, [r7, #4]
 8011a36:	f000 f887 	bl	8011b48 <osPoolInit>

	// init interfaces

	// HMI
	ret = lgc_hmi_init();
 8011a3a:	f7ff febd 	bl	80117b8 <lgc_hmi_init>
 8011a3e:	4603      	mov	r3, r0
 8011a40:	83fb      	strh	r3, [r7, #30]
	if (ret != NO_ERROR)
 8011a42:	8bfb      	ldrh	r3, [r7, #30]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d001      	beq.n	8011a4c <lgc_system_init+0x30>
	{
		return ret;
 8011a48:	8bfb      	ldrh	r3, [r7, #30]
 8011a4a:	e031      	b.n	8011ab0 <lgc_system_init+0x94>
	}
	// PRINTER

	ret = lgc_printer_init();
 8011a4c:	f000 f8e8 	bl	8011c20 <lgc_printer_init>
 8011a50:	4603      	mov	r3, r0
 8011a52:	83fb      	strh	r3, [r7, #30]

	if (ret != NO_ERROR)
 8011a54:	8bfb      	ldrh	r3, [r7, #30]
 8011a56:	2b00      	cmp	r3, #0
 8011a58:	d001      	beq.n	8011a5e <lgc_system_init+0x42>
	{
		return ret;
 8011a5a:	8bfb      	ldrh	r3, [r7, #30]
 8011a5c:	e028      	b.n	8011ab0 <lgc_system_init+0x94>
	}

	// modbus
	ret = lgc_interface_modbus_init();
 8011a5e:	f001 fac7 	bl	8012ff0 <lgc_interface_modbus_init>
 8011a62:	4603      	mov	r3, r0
 8011a64:	83fb      	strh	r3, [r7, #30]

	if (ret != NO_ERROR)
 8011a66:	8bfb      	ldrh	r3, [r7, #30]
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d001      	beq.n	8011a70 <lgc_system_init+0x54>
	{
		return ret;
 8011a6c:	8bfb      	ldrh	r3, [r7, #30]
 8011a6e:	e01f      	b.n	8011ab0 <lgc_system_init+0x94>
	}
	/*inputs*/
	ret = lgc_module_input_init(lgc_buttons_callback);
 8011a70:	4812      	ldr	r0, [pc, #72]	@ (8011abc <lgc_system_init+0xa0>)
 8011a72:	f001 f9d9 	bl	8012e28 <lgc_module_input_init>
 8011a76:	4603      	mov	r3, r0
 8011a78:	83fb      	strh	r3, [r7, #30]
	if (ret != NO_ERROR)
 8011a7a:	8bfb      	ldrh	r3, [r7, #30]
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d001      	beq.n	8011a84 <lgc_system_init+0x68>
	{
		return ret;
 8011a80:	8bfb      	ldrh	r3, [r7, #30]
 8011a82:	e015      	b.n	8011ab0 <lgc_system_init+0x94>
	}
	// main task init
	params.priority = LGC_MAIN_TASK_PRI;
 8011a84:	230a      	movs	r3, #10
 8011a86:	61bb      	str	r3, [r7, #24]
	params.stackSize = LGC_MAIN_TASK_STACK;
 8011a88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011a8c:	617b      	str	r3, [r7, #20]

	lgc_main_task = osCreateTask("main", lgc_main_task_entry, NULL, &params);
 8011a8e:	f107 030c 	add.w	r3, r7, #12
 8011a92:	2200      	movs	r2, #0
 8011a94:	490a      	ldr	r1, [pc, #40]	@ (8011ac0 <lgc_system_init+0xa4>)
 8011a96:	480b      	ldr	r0, [pc, #44]	@ (8011ac4 <lgc_system_init+0xa8>)
 8011a98:	f001 fe02 	bl	80136a0 <osCreateTask>
 8011a9c:	4603      	mov	r3, r0
 8011a9e:	4a0a      	ldr	r2, [pc, #40]	@ (8011ac8 <lgc_system_init+0xac>)
 8011aa0:	6013      	str	r3, [r2, #0]

	if (!lgc_main_task)
 8011aa2:	4b09      	ldr	r3, [pc, #36]	@ (8011ac8 <lgc_system_init+0xac>)
 8011aa4:	681b      	ldr	r3, [r3, #0]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d101      	bne.n	8011aae <lgc_system_init+0x92>
	{
		return ERROR_FAILURE;
 8011aaa:	2301      	movs	r3, #1
 8011aac:	e000      	b.n	8011ab0 <lgc_system_init+0x94>
	}

	return ret;
 8011aae:	8bfb      	ldrh	r3, [r7, #30]
}
 8011ab0:	4618      	mov	r0, r3
 8011ab2:	3724      	adds	r7, #36	@ 0x24
 8011ab4:	46bd      	mov	sp, r7
 8011ab6:	bd90      	pop	{r4, r7, pc}
 8011ab8:	08013cc8 	.word	0x08013cc8
 8011abc:	080119e5 	.word	0x080119e5
 8011ac0:	08011acd 	.word	0x08011acd
 8011ac4:	08013bf8 	.word	0x08013bf8
 8011ac8:	200125c0 	.word	0x200125c0

08011acc <lgc_main_task_entry>:
static void lgc_encoder_callback(void);
//-------------------------------------------------------------------------------
// task definition
//-------------------------------------------------------------------------------
void lgc_main_task_entry(void *param)
{
 8011acc:	b580      	push	{r7, lr}
 8011ace:	b084      	sub	sp, #16
 8011ad0:	af00      	add	r7, sp, #0
 8011ad2:	6078      	str	r0, [r7, #4]
	error_t err = NO_ERROR;
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	81bb      	strh	r3, [r7, #12]


	/*create semaphore*/
	osCreateSemaphore(&encoder_flag, 0);
 8011ad8:	2100      	movs	r1, #0
 8011ada:	4813      	ldr	r0, [pc, #76]	@ (8011b28 <lgc_main_task_entry+0x5c>)
 8011adc:	f001 fe56 	bl	801378c <osCreateSemaphore>
	/*encoder init*/
	lgc_module_encoder_init(lgc_encoder_callback);
 8011ae0:	4812      	ldr	r0, [pc, #72]	@ (8011b2c <lgc_main_task_entry+0x60>)
 8011ae2:	f001 fa5d 	bl	8012fa0 <lgc_module_encoder_init>

    for (;;)
    {
    	/*state machine*/

    	for(uint8_t i = 0; i<LGC_SENSOR_NUMBER; i++)
 8011ae6:	2300      	movs	r3, #0
 8011ae8:	73fb      	strb	r3, [r7, #15]
 8011aea:	e015      	b.n	8011b18 <lgc_main_task_entry+0x4c>
    	{
    		err = lgc_modbus_read_holding_regs(i +1 , 45, &data.sensor[i], 1);
 8011aec:	7bfb      	ldrb	r3, [r7, #15]
 8011aee:	3301      	adds	r3, #1
 8011af0:	b2d8      	uxtb	r0, r3
 8011af2:	7bfb      	ldrb	r3, [r7, #15]
 8011af4:	005b      	lsls	r3, r3, #1
 8011af6:	4a0e      	ldr	r2, [pc, #56]	@ (8011b30 <lgc_main_task_entry+0x64>)
 8011af8:	441a      	add	r2, r3
 8011afa:	2301      	movs	r3, #1
 8011afc:	212d      	movs	r1, #45	@ 0x2d
 8011afe:	f001 fafd 	bl	80130fc <lgc_modbus_read_holding_regs>
 8011b02:	4603      	mov	r3, r0
 8011b04:	81bb      	strh	r3, [r7, #12]

    		if( err!= NO_ERROR)
 8011b06:	89bb      	ldrh	r3, [r7, #12]
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d002      	beq.n	8011b12 <lgc_main_task_entry+0x46>
    		{
    			osDelayTask(50);
 8011b0c:	2032      	movs	r0, #50	@ 0x32
 8011b0e:	f001 fe27 	bl	8013760 <osDelayTask>
    	for(uint8_t i = 0; i<LGC_SENSOR_NUMBER; i++)
 8011b12:	7bfb      	ldrb	r3, [r7, #15]
 8011b14:	3301      	adds	r3, #1
 8011b16:	73fb      	strb	r3, [r7, #15]
 8011b18:	7bfb      	ldrb	r3, [r7, #15]
 8011b1a:	2b0a      	cmp	r3, #10
 8011b1c:	d9e6      	bls.n	8011aec <lgc_main_task_entry+0x20>
    		}
    	}
        /* code */
        osDelayTask(1000);
 8011b1e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8011b22:	f001 fe1d 	bl	8013760 <osDelayTask>
    	for(uint8_t i = 0; i<LGC_SENSOR_NUMBER; i++)
 8011b26:	e7de      	b.n	8011ae6 <lgc_main_task_entry+0x1a>
 8011b28:	200125dc 	.word	0x200125dc
 8011b2c:	08011b35 	.word	0x08011b35
 8011b30:	200125c4 	.word	0x200125c4

08011b34 <lgc_encoder_callback>:
}
//-------------------------------------------------------------------------------
// callbacks
//-------------------------------------------------------------------------------
static void lgc_encoder_callback(void)
{
 8011b34:	b580      	push	{r7, lr}
 8011b36:	af00      	add	r7, sp, #0
	//set flag
	osReleaseSemaphore(&encoder_flag);
 8011b38:	4802      	ldr	r0, [pc, #8]	@ (8011b44 <lgc_encoder_callback+0x10>)
 8011b3a:	f001 fe69 	bl	8013810 <osReleaseSemaphore>
}
 8011b3e:	bf00      	nop
 8011b40:	bd80      	pop	{r7, pc}
 8011b42:	bf00      	nop
 8011b44:	200125dc 	.word	0x200125dc

08011b48 <osPoolInit>:
 * @param[in] pointer Pointer to RTOS memory pool (ThreadX only)
 * @return NO_ERROR on success, error code otherwise
 */
#if defined(USE_THREADX)
uint8_t osPoolInit(void *pointer)
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b082      	sub	sp, #8
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	6078      	str	r0, [r7, #4]
#else
uint8_t osPoolInit(void)
{
#endif

	if(tcs_bsp_mem_init == 1)
 8011b50:	4b0c      	ldr	r3, [pc, #48]	@ (8011b84 <osPoolInit+0x3c>)
 8011b52:	781b      	ldrb	r3, [r3, #0]
 8011b54:	2b01      	cmp	r3, #1
 8011b56:	d101      	bne.n	8011b5c <osPoolInit+0x14>
	{
		return NO_ERROR;
 8011b58:	2300      	movs	r3, #0
 8011b5a:	e00e      	b.n	8011b7a <osPoolInit+0x32>
	}
    if (osCreateMutex(&mutex) != TRUE) {
 8011b5c:	480a      	ldr	r0, [pc, #40]	@ (8011b88 <osPoolInit+0x40>)
 8011b5e:	f001 fe63 	bl	8013828 <osCreateMutex>
 8011b62:	4603      	mov	r3, r0
 8011b64:	2b01      	cmp	r3, #1
 8011b66:	d001      	beq.n	8011b6c <osPoolInit+0x24>
        return TX_MUTEX_ERROR;
 8011b68:	231c      	movs	r3, #28
 8011b6a:	e006      	b.n	8011b7a <osPoolInit+0x32>
    }
#if defined(USE_THREADX)
    app_byte_pool = (TX_BYTE_POOL *)pointer;
 8011b6c:	4a07      	ldr	r2, [pc, #28]	@ (8011b8c <osPoolInit+0x44>)
 8011b6e:	687b      	ldr	r3, [r7, #4]
 8011b70:	6013      	str	r3, [r2, #0]
#endif
    tcs_bsp_mem_init = 1;
 8011b72:	4b04      	ldr	r3, [pc, #16]	@ (8011b84 <osPoolInit+0x3c>)
 8011b74:	2201      	movs	r2, #1
 8011b76:	701a      	strb	r2, [r3, #0]
    return NO_ERROR;
 8011b78:	2300      	movs	r3, #0
}
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	3708      	adds	r7, #8
 8011b7e:	46bd      	mov	sp, r7
 8011b80:	bd80      	pop	{r7, pc}
 8011b82:	bf00      	nop
 8011b84:	20012630 	.word	0x20012630
 8011b88:	200125f8 	.word	0x200125f8
 8011b8c:	2001262c 	.word	0x2001262c

08011b90 <osAllocMem>:
 * @brief Allocate a memory block from the pool (thread-safe).
 * @param[in] size Number of bytes to allocate
 * @return Pointer to allocated memory, or NULL on failure
 */
void *osAllocMem(size_t size)
{
 8011b90:	b580      	push	{r7, lr}
 8011b92:	b084      	sub	sp, #16
 8011b94:	af00      	add	r7, sp, #0
 8011b96:	6078      	str	r0, [r7, #4]
    void *p;
    /* Enter critical section */
    osAcquireMutex(&mutex);
 8011b98:	480b      	ldr	r0, [pc, #44]	@ (8011bc8 <osAllocMem+0x38>)
 8011b9a:	f001 fe5d 	bl	8013858 <osAcquireMutex>
    /* Allocate a memory block */
#if defined(USE_THREADX)
    if (tx_byte_allocate(app_byte_pool, (void **)&p, size, TX_NO_WAIT) != TX_SUCCESS) {
 8011b9e:	4b0b      	ldr	r3, [pc, #44]	@ (8011bcc <osAllocMem+0x3c>)
 8011ba0:	6818      	ldr	r0, [r3, #0]
 8011ba2:	f107 010c 	add.w	r1, r7, #12
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	687a      	ldr	r2, [r7, #4]
 8011baa:	f7fa fc69 	bl	800c480 <_txe_byte_allocate>
 8011bae:	4603      	mov	r3, r0
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d001      	beq.n	8011bb8 <osAllocMem+0x28>
        p = NULL;
 8011bb4:	2300      	movs	r3, #0
 8011bb6:	60fb      	str	r3, [r7, #12]
    }
#else
    /* Add other RTOS or generic allocation here if needed */
#endif
    /* Leave critical section */
    osReleaseMutex(&mutex);
 8011bb8:	4803      	ldr	r0, [pc, #12]	@ (8011bc8 <osAllocMem+0x38>)
 8011bba:	f001 fe5a 	bl	8013872 <osReleaseMutex>
    /* Return a pointer to the newly allocated memory block */
    return p;
 8011bbe:	68fb      	ldr	r3, [r7, #12]
}
 8011bc0:	4618      	mov	r0, r3
 8011bc2:	3710      	adds	r7, #16
 8011bc4:	46bd      	mov	sp, r7
 8011bc6:	bd80      	pop	{r7, pc}
 8011bc8:	200125f8 	.word	0x200125f8
 8011bcc:	2001262c 	.word	0x2001262c

08011bd0 <osFreeMem>:
/**
 * @brief Release a previously allocated memory block.
 * @param[in] p Previously allocated memory block to be freed
 */
void osFreeMem(void *p)
{
 8011bd0:	b580      	push	{r7, lr}
 8011bd2:	b082      	sub	sp, #8
 8011bd4:	af00      	add	r7, sp, #0
 8011bd6:	6078      	str	r0, [r7, #4]
    /* Make sure the pointer is valid */
    if (p != NULL)
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d00d      	beq.n	8011bfa <osFreeMem+0x2a>
    {
        /* Enter critical section */
        osAcquireMutex(&mutex);
 8011bde:	4809      	ldr	r0, [pc, #36]	@ (8011c04 <osFreeMem+0x34>)
 8011be0:	f001 fe3a 	bl	8013858 <osAcquireMutex>
        /* Free memory block */
#if defined(USE_THREADX)
        if (tx_byte_release(p) == TX_SUCCESS) {
 8011be4:	6878      	ldr	r0, [r7, #4]
 8011be6:	f7fa fd5f 	bl	800c6a8 <_txe_byte_release>
 8011bea:	4603      	mov	r3, r0
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d101      	bne.n	8011bf4 <osFreeMem+0x24>
            p = NULL;
 8011bf0:	2300      	movs	r3, #0
 8011bf2:	607b      	str	r3, [r7, #4]
        }
#else
        /* Add other RTOS or generic free here if needed */
#endif
        /* Leave critical section */
        osReleaseMutex(&mutex);
 8011bf4:	4803      	ldr	r0, [pc, #12]	@ (8011c04 <osFreeMem+0x34>)
 8011bf6:	f001 fe3c 	bl	8013872 <osReleaseMutex>
    }
}
 8011bfa:	bf00      	nop
 8011bfc:	3708      	adds	r7, #8
 8011bfe:	46bd      	mov	sp, r7
 8011c00:	bd80      	pop	{r7, pc}
 8011c02:	bf00      	nop
 8011c04:	200125f8 	.word	0x200125f8

08011c08 <printer_delay>:
}
//-------------------------------------------------------------------------------
// private function definition
//-------------------------------------------------------------------------------
static void printer_delay(uint32_t ms)
{
 8011c08:	b580      	push	{r7, lr}
 8011c0a:	b082      	sub	sp, #8
 8011c0c:	af00      	add	r7, sp, #0
 8011c0e:	6078      	str	r0, [r7, #4]
	osDelayTask(ms);
 8011c10:	6878      	ldr	r0, [r7, #4]
 8011c12:	f001 fda5 	bl	8013760 <osDelayTask>
}
 8011c16:	bf00      	nop
 8011c18:	3708      	adds	r7, #8
 8011c1a:	46bd      	mov	sp, r7
 8011c1c:	bd80      	pop	{r7, pc}
	...

08011c20 <lgc_printer_init>:
//-------------------------------------------------------------------------------
// public
//-------------------------------------------------------------------------------
error_t lgc_printer_init(void)
{
 8011c20:	b590      	push	{r4, r7, lr}
 8011c22:	b087      	sub	sp, #28
 8011c24:	af00      	add	r7, sp, #0
	OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8011c26:	4b12      	ldr	r3, [pc, #72]	@ (8011c70 <lgc_printer_init+0x50>)
 8011c28:	1d3c      	adds	r4, r7, #4
 8011c2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8011c2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	error_t err = NO_ERROR;
 8011c30:	2300      	movs	r3, #0
 8011c32:	82fb      	strh	r3, [r7, #22]

	esc_pos_init(&printer, lgc_interface_printer_writeData, printer_delay, PRINTER_80MM);
 8011c34:	2301      	movs	r3, #1
 8011c36:	4a0f      	ldr	r2, [pc, #60]	@ (8011c74 <lgc_printer_init+0x54>)
 8011c38:	490f      	ldr	r1, [pc, #60]	@ (8011c78 <lgc_printer_init+0x58>)
 8011c3a:	4810      	ldr	r0, [pc, #64]	@ (8011c7c <lgc_printer_init+0x5c>)
 8011c3c:	f001 fa84 	bl	8013148 <esc_pos_init>



	params.priority = LGC_PRINTER_TASK_PRI;
 8011c40:	230a      	movs	r3, #10
 8011c42:	613b      	str	r3, [r7, #16]
	params.stackSize = LGC_PRINTER_TASK_STACK;
 8011c44:	2380      	movs	r3, #128	@ 0x80
 8011c46:	60fb      	str	r3, [r7, #12]

	lgc_printer_task = osCreateTask("printer", lgc_printer_task_entry, NULL, &params);
 8011c48:	1d3b      	adds	r3, r7, #4
 8011c4a:	2200      	movs	r2, #0
 8011c4c:	490c      	ldr	r1, [pc, #48]	@ (8011c80 <lgc_printer_init+0x60>)
 8011c4e:	480d      	ldr	r0, [pc, #52]	@ (8011c84 <lgc_printer_init+0x64>)
 8011c50:	f001 fd26 	bl	80136a0 <osCreateTask>
 8011c54:	4603      	mov	r3, r0
 8011c56:	4a0c      	ldr	r2, [pc, #48]	@ (8011c88 <lgc_printer_init+0x68>)
 8011c58:	6013      	str	r3, [r2, #0]

	if(!lgc_printer_task)
 8011c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8011c88 <lgc_printer_init+0x68>)
 8011c5c:	681b      	ldr	r3, [r3, #0]
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d101      	bne.n	8011c66 <lgc_printer_init+0x46>
	{
		err = ERROR_FAILURE;
 8011c62:	2301      	movs	r3, #1
 8011c64:	82fb      	strh	r3, [r7, #22]
	}

	return err;
 8011c66:	8afb      	ldrh	r3, [r7, #22]
}
 8011c68:	4618      	mov	r0, r3
 8011c6a:	371c      	adds	r7, #28
 8011c6c:	46bd      	mov	sp, r7
 8011c6e:	bd90      	pop	{r4, r7, pc}
 8011c70:	08013cc8 	.word	0x08013cc8
 8011c74:	08011c09 	.word	0x08011c09
 8011c78:	080133ed 	.word	0x080133ed
 8011c7c:	20012634 	.word	0x20012634
 8011c80:	08011c8d 	.word	0x08011c8d
 8011c84:	08013c00 	.word	0x08013c00
 8011c88:	20012648 	.word	0x20012648

08011c8c <lgc_printer_task_entry>:


static void lgc_printer_task_entry(void *params)
{
 8011c8c:	b580      	push	{r7, lr}
 8011c8e:	b082      	sub	sp, #8
 8011c90:	af00      	add	r7, sp, #0
 8011c92:	6078      	str	r0, [r7, #4]
	/*wait for printer connected*/
	do
	{
		//delay
		osDelayTask(100);
 8011c94:	2064      	movs	r0, #100	@ 0x64
 8011c96:	f001 fd63 	bl	8013760 <osDelayTask>
		//verify
	}while(lgc_interface_printer_connected() == 0);
 8011c9a:	f001 fbcd 	bl	8013438 <lgc_interface_printer_connected>
 8011c9e:	4603      	mov	r3, r0
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d0f7      	beq.n	8011c94 <lgc_printer_task_entry+0x8>
	//printer is ready
	osDelayTask(50);
 8011ca4:	2032      	movs	r0, #50	@ 0x32
 8011ca6:	f001 fd5b 	bl	8013760 <osDelayTask>

	esc_pos_set_align(&printer, ALIGN_CENTER);
 8011caa:	2101      	movs	r1, #1
 8011cac:	4811      	ldr	r0, [pc, #68]	@ (8011cf4 <lgc_printer_task_entry+0x68>)
 8011cae:	f001 faf5 	bl	801329c <esc_pos_set_align>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO\r\n");
 8011cb2:	4911      	ldr	r1, [pc, #68]	@ (8011cf8 <lgc_printer_task_entry+0x6c>)
 8011cb4:	480f      	ldr	r0, [pc, #60]	@ (8011cf4 <lgc_printer_task_entry+0x68>)
 8011cb6:	f001 fb09 	bl	80132cc <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO1\r\n");
 8011cba:	4910      	ldr	r1, [pc, #64]	@ (8011cfc <lgc_printer_task_entry+0x70>)
 8011cbc:	480d      	ldr	r0, [pc, #52]	@ (8011cf4 <lgc_printer_task_entry+0x68>)
 8011cbe:	f001 fb05 	bl	80132cc <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO2\r\n");
 8011cc2:	490f      	ldr	r1, [pc, #60]	@ (8011d00 <lgc_printer_task_entry+0x74>)
 8011cc4:	480b      	ldr	r0, [pc, #44]	@ (8011cf4 <lgc_printer_task_entry+0x68>)
 8011cc6:	f001 fb01 	bl	80132cc <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO3\r\n");
 8011cca:	490e      	ldr	r1, [pc, #56]	@ (8011d04 <lgc_printer_task_entry+0x78>)
 8011ccc:	4809      	ldr	r0, [pc, #36]	@ (8011cf4 <lgc_printer_task_entry+0x68>)
 8011cce:	f001 fafd 	bl	80132cc <esc_pos_print_text>
	esc_pos_print_text(&printer, (char *)"\rHOL MUNDO4\r\n");
 8011cd2:	490d      	ldr	r1, [pc, #52]	@ (8011d08 <lgc_printer_task_entry+0x7c>)
 8011cd4:	4807      	ldr	r0, [pc, #28]	@ (8011cf4 <lgc_printer_task_entry+0x68>)
 8011cd6:	f001 faf9 	bl	80132cc <esc_pos_print_text>
	esc_pos_set_align(&printer, ALIGN_LEFT);
 8011cda:	2100      	movs	r1, #0
 8011cdc:	4805      	ldr	r0, [pc, #20]	@ (8011cf4 <lgc_printer_task_entry+0x68>)
 8011cde:	f001 fadd 	bl	801329c <esc_pos_set_align>
	esc_pos_cut(&printer, false);
 8011ce2:	2100      	movs	r1, #0
 8011ce4:	4803      	ldr	r0, [pc, #12]	@ (8011cf4 <lgc_printer_task_entry+0x68>)
 8011ce6:	f001 faba 	bl	801325e <esc_pos_cut>

	for(;;)
	{
		osDelayTask(1000);
 8011cea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8011cee:	f001 fd37 	bl	8013760 <osDelayTask>
 8011cf2:	e7fa      	b.n	8011cea <lgc_printer_task_entry+0x5e>
 8011cf4:	20012634 	.word	0x20012634
 8011cf8:	08013c08 	.word	0x08013c08
 8011cfc:	08013c18 	.word	0x08013c18
 8011d00:	08013c28 	.word	0x08013c28
 8011d04:	08013c38 	.word	0x08013c38
 8011d08:	08013c48 	.word	0x08013c48

08011d0c <_dwin_handle_frame>:
    }
    return ret;
}

static void _dwin_handle_frame(dwin_t *hdl, uint8_t *payload, uint8_t len)
{
 8011d0c:	b580      	push	{r7, lr}
 8011d0e:	b092      	sub	sp, #72	@ 0x48
 8011d10:	af00      	add	r7, sp, #0
 8011d12:	60f8      	str	r0, [r7, #12]
 8011d14:	60b9      	str	r1, [r7, #8]
 8011d16:	4613      	mov	r3, r2
 8011d18:	71fb      	strb	r3, [r7, #7]
    if (len < 1)
 8011d1a:	79fb      	ldrb	r3, [r7, #7]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	f000 80cf 	beq.w	8011ec0 <_dwin_handle_frame+0x1b4>
        return;

    uint8_t cmd = payload[0];
 8011d22:	68bb      	ldr	r3, [r7, #8]
 8011d24:	781b      	ldrb	r3, [r3, #0]
 8011d26:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    /* ---------------------------------------------------------------------- */
    /* Special Case: Write Confirmation "OK" (0x82 0x4F 0x4B)                 */
    /* The screen replies with 0x82 0x4F('O') 0x4B('K') if write was success. */
    /* ---------------------------------------------------------------------- */
    if (cmd == DWIN_CMD_WRITE_VP && len == 3 && payload[1] == 0x4F && payload[2] == 0x4B)
 8011d2a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011d2e:	2b82      	cmp	r3, #130	@ 0x82
 8011d30:	d120      	bne.n	8011d74 <_dwin_handle_frame+0x68>
 8011d32:	79fb      	ldrb	r3, [r7, #7]
 8011d34:	2b03      	cmp	r3, #3
 8011d36:	d11d      	bne.n	8011d74 <_dwin_handle_frame+0x68>
 8011d38:	68bb      	ldr	r3, [r7, #8]
 8011d3a:	3301      	adds	r3, #1
 8011d3c:	781b      	ldrb	r3, [r3, #0]
 8011d3e:	2b4f      	cmp	r3, #79	@ 0x4f
 8011d40:	d118      	bne.n	8011d74 <_dwin_handle_frame+0x68>
 8011d42:	68bb      	ldr	r3, [r7, #8]
 8011d44:	3302      	adds	r3, #2
 8011d46:	781b      	ldrb	r3, [r3, #0]
 8011d48:	2b4b      	cmp	r3, #75	@ 0x4b
 8011d4a:	d113      	bne.n	8011d74 <_dwin_handle_frame+0x68>
    {
#if DWIN_WAIT_FOR_WRITE_RESPONSE
        if (hdl->waiting_ack)
 8011d4c:	68fb      	ldr	r3, [r7, #12]
 8011d4e:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8011d52:	b2db      	uxtb	r3, r3
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	f000 80b5 	beq.w	8011ec4 <_dwin_handle_frame+0x1b8>
        {
            hdl->waiting_ack = false;
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	2200      	movs	r2, #0
 8011d5e:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
            if (hdl->iface.sem_signal)
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	695b      	ldr	r3, [r3, #20]
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	f000 80ac 	beq.w	8011ec4 <_dwin_handle_frame+0x1b8>
                hdl->iface.sem_signal();
 8011d6c:	68fb      	ldr	r3, [r7, #12]
 8011d6e:	695b      	ldr	r3, [r3, #20]
 8011d70:	4798      	blx	r3
        }
#endif
        // Do NOT propagate this as a user event; it's internal protocol signaling.
        return;
 8011d72:	e0a7      	b.n	8011ec4 <_dwin_handle_frame+0x1b8>
    }

    /* ---------------------------------------------------------------------- */
    /* Case: Variable Read Response (0x83)                                    */
    /* ---------------------------------------------------------------------- */
    if (cmd == DWIN_CMD_READ_VP)
 8011d74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011d78:	2b83      	cmp	r3, #131	@ 0x83
 8011d7a:	d16a      	bne.n	8011e52 <_dwin_handle_frame+0x146>
    {
        if (len < 3)
 8011d7c:	79fb      	ldrb	r3, [r7, #7]
 8011d7e:	2b02      	cmp	r3, #2
 8011d80:	f240 80a2 	bls.w	8011ec8 <_dwin_handle_frame+0x1bc>
            return;

        uint16_t vp = (payload[1] << 8) | payload[2];
 8011d84:	68bb      	ldr	r3, [r7, #8]
 8011d86:	3301      	adds	r3, #1
 8011d88:	781b      	ldrb	r3, [r3, #0]
 8011d8a:	b21b      	sxth	r3, r3
 8011d8c:	021b      	lsls	r3, r3, #8
 8011d8e:	b21a      	sxth	r2, r3
 8011d90:	68bb      	ldr	r3, [r7, #8]
 8011d92:	3302      	adds	r3, #2
 8011d94:	781b      	ldrb	r3, [r3, #0]
 8011d96:	b21b      	sxth	r3, r3
 8011d98:	4313      	orrs	r3, r2
 8011d9a:	b21b      	sxth	r3, r3
 8011d9c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        uint8_t len_data = payload[3]; // Length in WORDS
 8011da0:	68bb      	ldr	r3, [r7, #8]
 8011da2:	78db      	ldrb	r3, [r3, #3]
 8011da4:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
        uint8_t *raw_data = &payload[4];
 8011da8:	68bb      	ldr	r3, [r7, #8]
 8011daa:	3304      	adds	r3, #4
 8011dac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        uint8_t raw_len_bytes = len - 4;
 8011dae:	79fb      	ldrb	r3, [r7, #7]
 8011db0:	3b04      	subs	r3, #4
 8011db2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        /* 1. Check for synchronous Read Transaction */
        if (hdl->waiting_response && hdl->pending_read_addr == vp)
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8011dbc:	b2db      	uxtb	r3, r3
 8011dbe:	2b00      	cmp	r3, #0
 8011dc0:	d029      	beq.n	8011e16 <_dwin_handle_frame+0x10a>
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 8011dc8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011dcc:	429a      	cmp	r2, r3
 8011dce:	d122      	bne.n	8011e16 <_dwin_handle_frame+0x10a>
        {
            size_t copy_len = (raw_len_bytes < hdl->response_dest_len) ? raw_len_bytes : hdl->response_dest_len;
 8011dd0:	68fb      	ldr	r3, [r7, #12]
 8011dd2:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8011dd6:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8011dda:	4293      	cmp	r3, r2
 8011ddc:	bf28      	it	cs
 8011dde:	4613      	movcs	r3, r2
 8011de0:	b2db      	uxtb	r3, r3
 8011de2:	637b      	str	r3, [r7, #52]	@ 0x34
            if (hdl->response_dest_buf)
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d007      	beq.n	8011dfe <_dwin_handle_frame+0xf2>
            {
                memcpy(hdl->response_dest_buf, raw_data, copy_len);
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011df4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011df6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011df8:	4618      	mov	r0, r3
 8011dfa:	f001 fe0b 	bl	8013a14 <memcpy>
            }
            hdl->waiting_response = false;
 8011dfe:	68fb      	ldr	r3, [r7, #12]
 8011e00:	2200      	movs	r2, #0
 8011e02:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
            if (hdl->iface.sem_signal)
 8011e06:	68fb      	ldr	r3, [r7, #12]
 8011e08:	695b      	ldr	r3, [r3, #20]
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d05e      	beq.n	8011ecc <_dwin_handle_frame+0x1c0>
                hdl->iface.sem_signal();
 8011e0e:	68fb      	ldr	r3, [r7, #12]
 8011e10:	695b      	ldr	r3, [r3, #20]
 8011e12:	4798      	blx	r3
        {
 8011e14:	e05a      	b.n	8011ecc <_dwin_handle_frame+0x1c0>
        }
        /* 2. Dispatch Async Callback (e.g. unsolicited events) */
        else if (hdl->event_callback)
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	6a1b      	ldr	r3, [r3, #32]
 8011e1a:	2b00      	cmp	r3, #0
 8011e1c:	d059      	beq.n	8011ed2 <_dwin_handle_frame+0x1c6>
        {
            dwin_evt_t evt;
            evt.cmd = cmd;
 8011e1e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011e22:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            evt.addr = vp;
 8011e26:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8011e2a:	84fb      	strh	r3, [r7, #38]	@ 0x26
            evt.len = len_data;
 8011e2c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8011e30:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            evt.data = raw_data;
 8011e34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011e36:	62fb      	str	r3, [r7, #44]	@ 0x2c
            evt.data_len = raw_len_bytes;
 8011e38:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8011e3c:	b29b      	uxth	r3, r3
 8011e3e:	863b      	strh	r3, [r7, #48]	@ 0x30
            hdl->event_callback(&evt, hdl->user_ctx);
 8011e40:	68fb      	ldr	r3, [r7, #12]
 8011e42:	6a1b      	ldr	r3, [r3, #32]
 8011e44:	68fa      	ldr	r2, [r7, #12]
 8011e46:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8011e48:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8011e4c:	4610      	mov	r0, r2
 8011e4e:	4798      	blx	r3
 8011e50:	e03f      	b.n	8011ed2 <_dwin_handle_frame+0x1c6>
        }
    }
    /* ---------------------------------------------------------------------- */
    /* Case: Spontaneous Write Notification (0x82)                            */
    /* ---------------------------------------------------------------------- */
    else if (cmd == DWIN_CMD_WRITE_VP)
 8011e52:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011e56:	2b82      	cmp	r3, #130	@ 0x82
 8011e58:	d13b      	bne.n	8011ed2 <_dwin_handle_frame+0x1c6>
    {
        if (len < 3)
 8011e5a:	79fb      	ldrb	r3, [r7, #7]
 8011e5c:	2b02      	cmp	r3, #2
 8011e5e:	d937      	bls.n	8011ed0 <_dwin_handle_frame+0x1c4>
            return;
        uint16_t vp = (payload[1] << 8) | payload[2];
 8011e60:	68bb      	ldr	r3, [r7, #8]
 8011e62:	3301      	adds	r3, #1
 8011e64:	781b      	ldrb	r3, [r3, #0]
 8011e66:	b21b      	sxth	r3, r3
 8011e68:	021b      	lsls	r3, r3, #8
 8011e6a:	b21a      	sxth	r2, r3
 8011e6c:	68bb      	ldr	r3, [r7, #8]
 8011e6e:	3302      	adds	r3, #2
 8011e70:	781b      	ldrb	r3, [r3, #0]
 8011e72:	b21b      	sxth	r3, r3
 8011e74:	4313      	orrs	r3, r2
 8011e76:	b21b      	sxth	r3, r3
 8011e78:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

        if (hdl->event_callback)
 8011e7c:	68fb      	ldr	r3, [r7, #12]
 8011e7e:	6a1b      	ldr	r3, [r3, #32]
 8011e80:	2b00      	cmp	r3, #0
 8011e82:	d026      	beq.n	8011ed2 <_dwin_handle_frame+0x1c6>
        {
            dwin_evt_t evt;
            evt.cmd = cmd;
 8011e84:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8011e88:	753b      	strb	r3, [r7, #20]
            evt.addr = vp;
 8011e8a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8011e8e:	82fb      	strh	r3, [r7, #22]
            evt.len = (len - 3) / 2;
 8011e90:	79fb      	ldrb	r3, [r7, #7]
 8011e92:	3b03      	subs	r3, #3
 8011e94:	0fda      	lsrs	r2, r3, #31
 8011e96:	4413      	add	r3, r2
 8011e98:	105b      	asrs	r3, r3, #1
 8011e9a:	b2db      	uxtb	r3, r3
 8011e9c:	763b      	strb	r3, [r7, #24]
            evt.data = &payload[3];
 8011e9e:	68bb      	ldr	r3, [r7, #8]
 8011ea0:	3303      	adds	r3, #3
 8011ea2:	61fb      	str	r3, [r7, #28]
            evt.data_len = len - 3;
 8011ea4:	79fb      	ldrb	r3, [r7, #7]
 8011ea6:	b29b      	uxth	r3, r3
 8011ea8:	3b03      	subs	r3, #3
 8011eaa:	b29b      	uxth	r3, r3
 8011eac:	843b      	strh	r3, [r7, #32]
            hdl->event_callback(&evt, hdl->user_ctx);
 8011eae:	68fb      	ldr	r3, [r7, #12]
 8011eb0:	6a1b      	ldr	r3, [r3, #32]
 8011eb2:	68fa      	ldr	r2, [r7, #12]
 8011eb4:	6a51      	ldr	r1, [r2, #36]	@ 0x24
 8011eb6:	f107 0214 	add.w	r2, r7, #20
 8011eba:	4610      	mov	r0, r2
 8011ebc:	4798      	blx	r3
 8011ebe:	e008      	b.n	8011ed2 <_dwin_handle_frame+0x1c6>
        return;
 8011ec0:	bf00      	nop
 8011ec2:	e006      	b.n	8011ed2 <_dwin_handle_frame+0x1c6>
        return;
 8011ec4:	bf00      	nop
 8011ec6:	e004      	b.n	8011ed2 <_dwin_handle_frame+0x1c6>
            return;
 8011ec8:	bf00      	nop
 8011eca:	e002      	b.n	8011ed2 <_dwin_handle_frame+0x1c6>
        {
 8011ecc:	bf00      	nop
 8011ece:	e000      	b.n	8011ed2 <_dwin_handle_frame+0x1c6>
            return;
 8011ed0:	bf00      	nop
        }
    }
}
 8011ed2:	3748      	adds	r7, #72	@ 0x48
 8011ed4:	46bd      	mov	sp, r7
 8011ed6:	bd80      	pop	{r7, pc}

08011ed8 <dwin_init>:
/*---------------------------------------------------------------------------*/
/* Core API Implementation                                                   */
/*---------------------------------------------------------------------------*/

dwin_error_t dwin_init(dwin_t *hdl, const dwin_interface_t *iface, uint8_t *buffer, size_t buffer_size)
{
 8011ed8:	b5b0      	push	{r4, r5, r7, lr}
 8011eda:	b084      	sub	sp, #16
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	60f8      	str	r0, [r7, #12]
 8011ee0:	60b9      	str	r1, [r7, #8]
 8011ee2:	607a      	str	r2, [r7, #4]
 8011ee4:	603b      	str	r3, [r7, #0]
    if (!hdl || !iface || !buffer || buffer_size == 0)
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	2b00      	cmp	r3, #0
 8011eea:	d008      	beq.n	8011efe <dwin_init+0x26>
 8011eec:	68bb      	ldr	r3, [r7, #8]
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d005      	beq.n	8011efe <dwin_init+0x26>
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d002      	beq.n	8011efe <dwin_init+0x26>
 8011ef8:	683b      	ldr	r3, [r7, #0]
 8011efa:	2b00      	cmp	r3, #0
 8011efc:	d101      	bne.n	8011f02 <dwin_init+0x2a>
        return DWIN_ERROR_PARAM;
 8011efe:	2303      	movs	r3, #3
 8011f00:	e019      	b.n	8011f36 <dwin_init+0x5e>

    memset(hdl, 0, sizeof(dwin_t));
 8011f02:	228c      	movs	r2, #140	@ 0x8c
 8011f04:	2100      	movs	r1, #0
 8011f06:	68f8      	ldr	r0, [r7, #12]
 8011f08:	f001 fd58 	bl	80139bc <memset>
    hdl->iface = *iface;
 8011f0c:	68fa      	ldr	r2, [r7, #12]
 8011f0e:	68bb      	ldr	r3, [r7, #8]
 8011f10:	4614      	mov	r4, r2
 8011f12:	461d      	mov	r5, r3
 8011f14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011f16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011f18:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8011f1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    hdl->rx_fifo_buf = buffer;
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	687a      	ldr	r2, [r7, #4]
 8011f24:	629a      	str	r2, [r3, #40]	@ 0x28
    hdl->rx_fifo_size = buffer_size;
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	683a      	ldr	r2, [r7, #0]
 8011f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdl->parse_state = DWIN_STATE_WAIT_H;
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	2200      	movs	r2, #0
 8011f30:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    return DWIN_OK;
 8011f34:	2300      	movs	r3, #0
}
 8011f36:	4618      	mov	r0, r3
 8011f38:	3710      	adds	r7, #16
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bdb0      	pop	{r4, r5, r7, pc}

08011f3e <dwin_register_callback>:

void dwin_register_callback(dwin_t *hdl, dwin_event_cb_t cb, void *user_ctx)
{
 8011f3e:	b480      	push	{r7}
 8011f40:	b085      	sub	sp, #20
 8011f42:	af00      	add	r7, sp, #0
 8011f44:	60f8      	str	r0, [r7, #12]
 8011f46:	60b9      	str	r1, [r7, #8]
 8011f48:	607a      	str	r2, [r7, #4]
    if (hdl)
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	d005      	beq.n	8011f5c <dwin_register_callback+0x1e>
    {
        hdl->event_callback = cb;
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	68ba      	ldr	r2, [r7, #8]
 8011f54:	621a      	str	r2, [r3, #32]
        hdl->user_ctx = user_ctx;
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	687a      	ldr	r2, [r7, #4]
 8011f5a:	625a      	str	r2, [r3, #36]	@ 0x24
    }
}
 8011f5c:	bf00      	nop
 8011f5e:	3714      	adds	r7, #20
 8011f60:	46bd      	mov	sp, r7
 8011f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f66:	4770      	bx	lr

08011f68 <dwin_rx_push_ex>:

void dwin_rx_push_ex(dwin_t *hdl, uint8_t *data, size_t len)
{
 8011f68:	b580      	push	{r7, lr}
 8011f6a:	b086      	sub	sp, #24
 8011f6c:	af00      	add	r7, sp, #0
 8011f6e:	60f8      	str	r0, [r7, #12]
 8011f70:	60b9      	str	r1, [r7, #8]
 8011f72:	607a      	str	r2, [r7, #4]
    for (size_t i = 0; i < len; i++)
 8011f74:	2300      	movs	r3, #0
 8011f76:	617b      	str	r3, [r7, #20]
 8011f78:	e00a      	b.n	8011f90 <dwin_rx_push_ex+0x28>
    {
        dwin_rx_push(hdl, data[i]);
 8011f7a:	68ba      	ldr	r2, [r7, #8]
 8011f7c:	697b      	ldr	r3, [r7, #20]
 8011f7e:	4413      	add	r3, r2
 8011f80:	781b      	ldrb	r3, [r3, #0]
 8011f82:	4619      	mov	r1, r3
 8011f84:	68f8      	ldr	r0, [r7, #12]
 8011f86:	f000 f81b 	bl	8011fc0 <dwin_rx_push>
    for (size_t i = 0; i < len; i++)
 8011f8a:	697b      	ldr	r3, [r7, #20]
 8011f8c:	3301      	adds	r3, #1
 8011f8e:	617b      	str	r3, [r7, #20]
 8011f90:	697a      	ldr	r2, [r7, #20]
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	429a      	cmp	r2, r3
 8011f96:	d3f0      	bcc.n	8011f7a <dwin_rx_push_ex+0x12>
    }
}
 8011f98:	bf00      	nop
 8011f9a:	bf00      	nop
 8011f9c:	3718      	adds	r7, #24
 8011f9e:	46bd      	mov	sp, r7
 8011fa0:	bd80      	pop	{r7, pc}

08011fa2 <dwin_rx_notify>:

void dwin_rx_notify(dwin_t *hdl)
{
 8011fa2:	b580      	push	{r7, lr}
 8011fa4:	b082      	sub	sp, #8
 8011fa6:	af00      	add	r7, sp, #0
 8011fa8:	6078      	str	r0, [r7, #4]
    if (hdl->iface.sem_new_data_signal)
 8011faa:	687b      	ldr	r3, [r7, #4]
 8011fac:	69db      	ldr	r3, [r3, #28]
 8011fae:	2b00      	cmp	r3, #0
 8011fb0:	d002      	beq.n	8011fb8 <dwin_rx_notify+0x16>
    {
        hdl->iface.sem_new_data_signal();
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	69db      	ldr	r3, [r3, #28]
 8011fb6:	4798      	blx	r3
    }
}
 8011fb8:	bf00      	nop
 8011fba:	3708      	adds	r7, #8
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd80      	pop	{r7, pc}

08011fc0 <dwin_rx_push>:

void dwin_rx_push(dwin_t *hdl, uint8_t data)
{
 8011fc0:	b480      	push	{r7}
 8011fc2:	b085      	sub	sp, #20
 8011fc4:	af00      	add	r7, sp, #0
 8011fc6:	6078      	str	r0, [r7, #4]
 8011fc8:	460b      	mov	r3, r1
 8011fca:	70fb      	strb	r3, [r7, #3]
    if (!hdl)
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	2b00      	cmp	r3, #0
 8011fd0:	d01a      	beq.n	8012008 <dwin_rx_push+0x48>
        return;

    size_t next_head = (hdl->rx_head + 1) % hdl->rx_fifo_size;
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fd6:	3301      	adds	r3, #1
 8011fd8:	687a      	ldr	r2, [r7, #4]
 8011fda:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8011fdc:	fbb3 f1f2 	udiv	r1, r3, r2
 8011fe0:	fb01 f202 	mul.w	r2, r1, r2
 8011fe4:	1a9b      	subs	r3, r3, r2
 8011fe6:	60fb      	str	r3, [r7, #12]
    if (next_head != hdl->rx_tail)
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011fec:	68fa      	ldr	r2, [r7, #12]
 8011fee:	429a      	cmp	r2, r3
 8011ff0:	d00b      	beq.n	801200a <dwin_rx_push+0x4a>
    {
        hdl->rx_fifo_buf[hdl->rx_head] = data;
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011ffa:	4413      	add	r3, r2
 8011ffc:	78fa      	ldrb	r2, [r7, #3]
 8011ffe:	701a      	strb	r2, [r3, #0]
        hdl->rx_head = next_head;
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	68fa      	ldr	r2, [r7, #12]
 8012004:	631a      	str	r2, [r3, #48]	@ 0x30
 8012006:	e000      	b.n	801200a <dwin_rx_push+0x4a>
        return;
 8012008:	bf00      	nop
    }
}
 801200a:	3714      	adds	r7, #20
 801200c:	46bd      	mov	sp, r7
 801200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012012:	4770      	bx	lr

08012014 <dwin_process>:

void dwin_process(dwin_t *hdl)
{
 8012014:	b580      	push	{r7, lr}
 8012016:	b084      	sub	sp, #16
 8012018:	af00      	add	r7, sp, #0
 801201a:	6078      	str	r0, [r7, #4]
    if (!hdl)
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	2b00      	cmp	r3, #0
 8012020:	f000 8096 	beq.w	8012150 <dwin_process+0x13c>
        return;

    // Block waiting for new data if callback is provided
    if (hdl->rx_tail == hdl->rx_head && hdl->iface.sem_new_data_wait)
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801202c:	429a      	cmp	r2, r3
 801202e:	f040 8087 	bne.w	8012140 <dwin_process+0x12c>
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	699b      	ldr	r3, [r3, #24]
 8012036:	2b00      	cmp	r3, #0
 8012038:	f000 8082 	beq.w	8012140 <dwin_process+0x12c>
    {
        hdl->iface.sem_new_data_wait();
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	699b      	ldr	r3, [r3, #24]
 8012040:	4798      	blx	r3
    }

    while (hdl->rx_tail != hdl->rx_head)
 8012042:	e07d      	b.n	8012140 <dwin_process+0x12c>
    {
        uint8_t byte = hdl->rx_fifo_buf[hdl->rx_tail];
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012048:	687b      	ldr	r3, [r7, #4]
 801204a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801204c:	4413      	add	r3, r2
 801204e:	781b      	ldrb	r3, [r3, #0]
 8012050:	73fb      	strb	r3, [r7, #15]
        hdl->rx_tail = (hdl->rx_tail + 1) % hdl->rx_fifo_size;
 8012052:	687b      	ldr	r3, [r7, #4]
 8012054:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012056:	3301      	adds	r3, #1
 8012058:	687a      	ldr	r2, [r7, #4]
 801205a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 801205c:	fbb3 f1f2 	udiv	r1, r3, r2
 8012060:	fb01 f202 	mul.w	r2, r1, r2
 8012064:	1a9a      	subs	r2, r3, r2
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	635a      	str	r2, [r3, #52]	@ 0x34

        switch (hdl->parse_state)
 801206a:	687b      	ldr	r3, [r7, #4]
 801206c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012070:	2b03      	cmp	r3, #3
 8012072:	d865      	bhi.n	8012140 <dwin_process+0x12c>
 8012074:	a201      	add	r2, pc, #4	@ (adr r2, 801207c <dwin_process+0x68>)
 8012076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801207a:	bf00      	nop
 801207c:	0801208d 	.word	0x0801208d
 8012080:	0801209d 	.word	0x0801209d
 8012084:	080120c3 	.word	0x080120c3
 8012088:	080120f1 	.word	0x080120f1
        {
        case DWIN_STATE_WAIT_H:
            if (byte == DWIN_FRAME_HEADER_H)
 801208c:	7bfb      	ldrb	r3, [r7, #15]
 801208e:	2b5a      	cmp	r3, #90	@ 0x5a
 8012090:	d153      	bne.n	801213a <dwin_process+0x126>
                hdl->parse_state = DWIN_STATE_WAIT_L;
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	2201      	movs	r2, #1
 8012096:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 801209a:	e04e      	b.n	801213a <dwin_process+0x126>
        case DWIN_STATE_WAIT_L:
            if (byte == DWIN_FRAME_HEADER_L)
 801209c:	7bfb      	ldrb	r3, [r7, #15]
 801209e:	2ba5      	cmp	r3, #165	@ 0xa5
 80120a0:	d104      	bne.n	80120ac <dwin_process+0x98>
                hdl->parse_state = DWIN_STATE_LEN;
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	2202      	movs	r2, #2
 80120a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            else
                hdl->parse_state = (byte == DWIN_FRAME_HEADER_H) ? DWIN_STATE_WAIT_L : DWIN_STATE_WAIT_H;
            break;
 80120aa:	e049      	b.n	8012140 <dwin_process+0x12c>
                hdl->parse_state = (byte == DWIN_FRAME_HEADER_H) ? DWIN_STATE_WAIT_L : DWIN_STATE_WAIT_H;
 80120ac:	7bfb      	ldrb	r3, [r7, #15]
 80120ae:	2b5a      	cmp	r3, #90	@ 0x5a
 80120b0:	bf0c      	ite	eq
 80120b2:	2301      	moveq	r3, #1
 80120b4:	2300      	movne	r3, #0
 80120b6:	b2db      	uxtb	r3, r3
 80120b8:	461a      	mov	r2, r3
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 80120c0:	e03e      	b.n	8012140 <dwin_process+0x12c>
        case DWIN_STATE_LEN:
            hdl->rx_expected_len = byte;
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	7bfa      	ldrb	r2, [r7, #15]
 80120c6:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
            hdl->rx_frame_idx = 0;
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	2200      	movs	r2, #0
 80120ce:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
            if (hdl->rx_expected_len > DWIN_MAX_PAYLOAD_LEN)
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80120d8:	2b40      	cmp	r3, #64	@ 0x40
 80120da:	d904      	bls.n	80120e6 <dwin_process+0xd2>
                hdl->parse_state = DWIN_STATE_WAIT_H;
 80120dc:	687b      	ldr	r3, [r7, #4]
 80120de:	2200      	movs	r2, #0
 80120e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            else
                hdl->parse_state = DWIN_STATE_PAYLOAD;
            break;
 80120e4:	e02c      	b.n	8012140 <dwin_process+0x12c>
                hdl->parse_state = DWIN_STATE_PAYLOAD;
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	2203      	movs	r2, #3
 80120ea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            break;
 80120ee:	e027      	b.n	8012140 <dwin_process+0x12c>
        case DWIN_STATE_PAYLOAD:
            hdl->rx_frame_buf[hdl->rx_frame_idx++] = byte;
 80120f0:	687b      	ldr	r3, [r7, #4]
 80120f2:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 80120f6:	1c5a      	adds	r2, r3, #1
 80120f8:	b291      	uxth	r1, r2
 80120fa:	687a      	ldr	r2, [r7, #4]
 80120fc:	f8a2 107a 	strh.w	r1, [r2, #122]	@ 0x7a
 8012100:	461a      	mov	r2, r3
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	4413      	add	r3, r2
 8012106:	7bfa      	ldrb	r2, [r7, #15]
 8012108:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            if (hdl->rx_frame_idx >= hdl->rx_expected_len)
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 8012112:	687a      	ldr	r2, [r7, #4]
 8012114:	f892 207c 	ldrb.w	r2, [r2, #124]	@ 0x7c
 8012118:	4293      	cmp	r3, r2
 801211a:	d310      	bcc.n	801213e <dwin_process+0x12a>
            {
                _dwin_handle_frame(hdl, hdl->rx_frame_buf, hdl->rx_expected_len);
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	f103 0139 	add.w	r1, r3, #57	@ 0x39
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012128:	461a      	mov	r2, r3
 801212a:	6878      	ldr	r0, [r7, #4]
 801212c:	f7ff fdee 	bl	8011d0c <_dwin_handle_frame>
                hdl->parse_state = DWIN_STATE_WAIT_H;
 8012130:	687b      	ldr	r3, [r7, #4]
 8012132:	2200      	movs	r2, #0
 8012134:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            break;
 8012138:	e001      	b.n	801213e <dwin_process+0x12a>
            break;
 801213a:	bf00      	nop
 801213c:	e000      	b.n	8012140 <dwin_process+0x12c>
            break;
 801213e:	bf00      	nop
    while (hdl->rx_tail != hdl->rx_head)
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012148:	429a      	cmp	r2, r3
 801214a:	f47f af7b 	bne.w	8012044 <dwin_process+0x30>
 801214e:	e000      	b.n	8012152 <dwin_process+0x13e>
        return;
 8012150:	bf00      	nop
        }
    }
}
 8012152:	3710      	adds	r7, #16
 8012154:	46bd      	mov	sp, r7
 8012156:	bd80      	pop	{r7, pc}

08012158 <prv_process_btn>:
 * \param[in]       lwobj: LwBTN instance. Set to `NULL` to use default one
 * \param[in]       btn: Button instance to process
 * \param[in]       mstime: Current milliseconds system time
 */
static void
prv_process_btn(lwbtn_t* lwobj, lwbtn_btn_t* btn, lwbtn_time_t mstime) {
 8012158:	b580      	push	{r7, lr}
 801215a:	b086      	sub	sp, #24
 801215c:	af00      	add	r7, sp, #0
 801215e:	60f8      	str	r0, [r7, #12]
 8012160:	60b9      	str	r1, [r7, #8]
 8012162:	607a      	str	r2, [r7, #4]
    uint8_t new_state;

    /* Get button state */
    new_state = LWBTN_BTN_GET_STATE(lwobj, btn);
 8012164:	68fb      	ldr	r3, [r7, #12]
 8012166:	68db      	ldr	r3, [r3, #12]
 8012168:	68b9      	ldr	r1, [r7, #8]
 801216a:	68f8      	ldr	r0, [r7, #12]
 801216c:	4798      	blx	r3
 801216e:	4603      	mov	r3, r0
 8012170:	75fb      	strb	r3, [r7, #23]
     * When user uses manual state set (no callback system),
     * it is up to user to first call "set state" function and set state to inactive
     * 
     * This features is also used for "button reset"
     */
    if (!(btn->flags & LWBTN_FLAG_FIRST_INACTIVE_RCVD)) {
 8012172:	68bb      	ldr	r3, [r7, #8]
 8012174:	881b      	ldrh	r3, [r3, #0]
 8012176:	f003 0304 	and.w	r3, r3, #4
 801217a:	2b00      	cmp	r3, #0
 801217c:	d109      	bne.n	8012192 <prv_process_btn+0x3a>
        if (new_state) {
 801217e:	7dfb      	ldrb	r3, [r7, #23]
 8012180:	2b00      	cmp	r3, #0
 8012182:	f040 80c6 	bne.w	8012312 <prv_process_btn+0x1ba>
            return;
        }

        /* Reset all states */
        btn->last_state = 0;
 8012186:	68bb      	ldr	r3, [r7, #8]
 8012188:	2200      	movs	r2, #0
 801218a:	709a      	strb	r2, [r3, #2]
        btn->flags = LWBTN_FLAG_FIRST_INACTIVE_RCVD;
 801218c:	68bb      	ldr	r3, [r7, #8]
 801218e:	2204      	movs	r2, #4
 8012190:	801a      	strh	r2, [r3, #0]
        btn->flags &= ~LWBTN_FLAG_RESET; /* Start over */
    }
#endif

    /* Button state has just changed */
    if (new_state != btn->last_state) {
 8012192:	68bb      	ldr	r3, [r7, #8]
 8012194:	789b      	ldrb	r3, [r3, #2]
 8012196:	7dfa      	ldrb	r2, [r7, #23]
 8012198:	429a      	cmp	r2, r3
 801219a:	d003      	beq.n	80121a4 <prv_process_btn+0x4c>
        btn->time_state_change = mstime;
 801219c:	68bb      	ldr	r3, [r7, #8]
 801219e:	687a      	ldr	r2, [r7, #4]
 80121a0:	609a      	str	r2, [r3, #8]
 80121a2:	e0b2      	b.n	801230a <prv_process_btn+0x1b2>
    }

    /* Button is still pressed */
    else if (new_state) {
 80121a4:	7dfb      	ldrb	r3, [r7, #23]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d03c      	beq.n	8012224 <prv_process_btn+0xcc>
        /* 
         * Handle debounce and send on-press event
         *
         * This is when we detect valid press
         */
        if (!(btn->flags & LWBTN_FLAG_ONPRESS_SENT)) {
 80121aa:	68bb      	ldr	r3, [r7, #8]
 80121ac:	881b      	ldrh	r3, [r3, #0]
 80121ae:	f003 0301 	and.w	r3, r3, #1
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d12f      	bne.n	8012216 <prv_process_btn+0xbe>
             *
             * - Runtime mode is enabled -> user sets its own config for debounce
             * - Config debounce time for press is more than `0`
             */
#if LWBTN_CFG_TIME_DEBOUNCE_PRESS_DYNAMIC || LWBTN_CFG_TIME_DEBOUNCE_PRESS > 0
            if ((lwbtn_time_t)(mstime - btn->time_state_change) >= LWBTN_TIME_DEBOUNCE_PRESS_GET_MIN(btn))
 80121b6:	68bb      	ldr	r3, [r7, #8]
 80121b8:	689b      	ldr	r3, [r3, #8]
 80121ba:	687a      	ldr	r2, [r7, #4]
 80121bc:	1ad3      	subs	r3, r2, r3
 80121be:	2b13      	cmp	r3, #19
 80121c0:	f240 80a3 	bls.w	801230a <prv_process_btn+0x1b2>
                    btn->click.cnt = 0;
                }
#endif /* !LWBTN_CFG_CLICK_MAX_CONSECUTIVE_SEND_IMMEDIATELY */

                /* Start with new on-press */
                btn->flags |= LWBTN_FLAG_ONPRESS_SENT;
 80121c4:	68bb      	ldr	r3, [r7, #8]
 80121c6:	881b      	ldrh	r3, [r3, #0]
 80121c8:	f043 0301 	orr.w	r3, r3, #1
 80121cc:	b29a      	uxth	r2, r3
 80121ce:	68bb      	ldr	r3, [r7, #8]
 80121d0:	801a      	strh	r2, [r3, #0]
                lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONPRESS);
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	689b      	ldr	r3, [r3, #8]
 80121d6:	2200      	movs	r2, #0
 80121d8:	68b9      	ldr	r1, [r7, #8]
 80121da:	68f8      	ldr	r0, [r7, #12]
 80121dc:	4798      	blx	r3
#if LWBTN_CFG_USE_KEEPALIVE
                /* Set keep alive time */
                btn->keepalive.last_time = mstime;
 80121de:	68bb      	ldr	r3, [r7, #8]
 80121e0:	687a      	ldr	r2, [r7, #4]
 80121e2:	60da      	str	r2, [r3, #12]
                btn->keepalive.cnt = 0;
 80121e4:	68bb      	ldr	r3, [r7, #8]
 80121e6:	2200      	movs	r2, #0
 80121e8:	821a      	strh	r2, [r3, #16]
#endif /* LWBTN_CFG_USE_KEEPALIVE */

                btn->time_change = mstime; /* Button state has now changed */
 80121ea:	68bb      	ldr	r3, [r7, #8]
 80121ec:	687a      	ldr	r2, [r7, #4]
 80121ee:	605a      	str	r2, [r3, #4]
 80121f0:	e08b      	b.n	801230a <prv_process_btn+0x1b2>
             * Handle keep alive, but only if on-press event has been sent
             *
             * Keep alive is sent when valid press is being detected
             */
            while ((lwbtn_time_t)(mstime - btn->keepalive.last_time) >= LWBTN_TIME_KEEPALIVE_PERIOD(btn)) {
                btn->keepalive.last_time += LWBTN_TIME_KEEPALIVE_PERIOD(btn);
 80121f2:	68bb      	ldr	r3, [r7, #8]
 80121f4:	68db      	ldr	r3, [r3, #12]
 80121f6:	f103 0264 	add.w	r2, r3, #100	@ 0x64
 80121fa:	68bb      	ldr	r3, [r7, #8]
 80121fc:	60da      	str	r2, [r3, #12]
                ++btn->keepalive.cnt;
 80121fe:	68bb      	ldr	r3, [r7, #8]
 8012200:	8a1b      	ldrh	r3, [r3, #16]
 8012202:	3301      	adds	r3, #1
 8012204:	b29a      	uxth	r2, r3
 8012206:	68bb      	ldr	r3, [r7, #8]
 8012208:	821a      	strh	r2, [r3, #16]
                lwobj->evt_fn(lwobj, btn, LWBTN_EVT_KEEPALIVE);
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	689b      	ldr	r3, [r3, #8]
 801220e:	2203      	movs	r2, #3
 8012210:	68b9      	ldr	r1, [r7, #8]
 8012212:	68f8      	ldr	r0, [r7, #12]
 8012214:	4798      	blx	r3
            while ((lwbtn_time_t)(mstime - btn->keepalive.last_time) >= LWBTN_TIME_KEEPALIVE_PERIOD(btn)) {
 8012216:	68bb      	ldr	r3, [r7, #8]
 8012218:	68db      	ldr	r3, [r3, #12]
 801221a:	687a      	ldr	r2, [r7, #4]
 801221c:	1ad3      	subs	r3, r2, r3
 801221e:	2b63      	cmp	r3, #99	@ 0x63
 8012220:	d8e7      	bhi.n	80121f2 <prv_process_btn+0x9a>
 8012222:	e072      	b.n	801230a <prv_process_btn+0x1b2>
        /*
         * We only need to react if on-press event has even been started.
         *
         * Do nothing if that was not the case
         */
        if (btn->flags & LWBTN_FLAG_ONPRESS_SENT) {
 8012224:	68bb      	ldr	r3, [r7, #8]
 8012226:	881b      	ldrh	r3, [r3, #0]
 8012228:	f003 0301 	and.w	r3, r3, #1
 801222c:	2b00      	cmp	r3, #0
 801222e:	d058      	beq.n	80122e2 <prv_process_btn+0x18a>
#if LWBTN_CFG_TIME_DEBOUNCE_RELEASE_DYNAMIC || LWBTN_CFG_TIME_DEBOUNCE_RELEASE > 0
            if ((mstime - btn->time_state_change) >= LWBTN_TIME_DEBOUNCE_RELEASE_GET_MIN(btn))
#endif /* LWBTN_CFG_TIME_DEBOUNCE_RELEASE_DYNAMIC || LWBTN_CFG_TIME_DEBOUNCE_RELEASE > 0 */
            {
                /* Handle on-release event */
                btn->flags &= ~LWBTN_FLAG_ONPRESS_SENT;
 8012230:	68bb      	ldr	r3, [r7, #8]
 8012232:	881b      	ldrh	r3, [r3, #0]
 8012234:	f023 0301 	bic.w	r3, r3, #1
 8012238:	b29a      	uxth	r2, r3
 801223a:	68bb      	ldr	r3, [r7, #8]
 801223c:	801a      	strh	r2, [r3, #0]
                lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONRELEASE);
 801223e:	68fb      	ldr	r3, [r7, #12]
 8012240:	689b      	ldr	r3, [r3, #8]
 8012242:	2201      	movs	r2, #1
 8012244:	68b9      	ldr	r1, [r7, #8]
 8012246:	68f8      	ldr	r0, [r7, #12]
 8012248:	4798      	blx	r3

#if LWBTN_CFG_USE_CLICK
                /* Check time validity for click event */
                if ((lwbtn_time_t)(mstime - btn->time_change) >= LWBTN_TIME_CLICK_GET_PRESSED_MIN(btn)
 801224a:	68bb      	ldr	r3, [r7, #8]
 801224c:	685b      	ldr	r3, [r3, #4]
 801224e:	687a      	ldr	r2, [r7, #4]
 8012250:	1ad3      	subs	r3, r2, r3
 8012252:	2b13      	cmp	r3, #19
 8012254:	d92d      	bls.n	80122b2 <prv_process_btn+0x15a>
                    && (lwbtn_time_t)(mstime - btn->time_change) <= LWBTN_TIME_CLICK_GET_PRESSED_MAX(btn)) {
 8012256:	68bb      	ldr	r3, [r7, #8]
 8012258:	685b      	ldr	r3, [r3, #4]
 801225a:	687a      	ldr	r2, [r7, #4]
 801225c:	1ad3      	subs	r3, r2, r3
 801225e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8012262:	d826      	bhi.n	80122b2 <prv_process_btn+0x15a>
                     * Increase consecutive clicks if max not reached yet
                     * and if time between two clicks is not long enough
                     * 
                     * Otherwise we consider click as fresh one
                     */
                    if (btn->click.cnt > 0 && btn->click.cnt < LWBTN_CLICK_MAX_CONSECUTIVE(btn)
 8012264:	68bb      	ldr	r3, [r7, #8]
 8012266:	7e1b      	ldrb	r3, [r3, #24]
 8012268:	2b00      	cmp	r3, #0
 801226a:	d011      	beq.n	8012290 <prv_process_btn+0x138>
 801226c:	68bb      	ldr	r3, [r7, #8]
 801226e:	7e1b      	ldrb	r3, [r3, #24]
 8012270:	2b02      	cmp	r3, #2
 8012272:	d80d      	bhi.n	8012290 <prv_process_btn+0x138>
                        && (lwbtn_time_t)(mstime - btn->click.last_time) < LWBTN_TIME_CLICK_MAX_MULTI(btn)) {
 8012274:	68bb      	ldr	r3, [r7, #8]
 8012276:	695b      	ldr	r3, [r3, #20]
 8012278:	687a      	ldr	r2, [r7, #4]
 801227a:	1ad3      	subs	r3, r2, r3
 801227c:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8012280:	d206      	bcs.n	8012290 <prv_process_btn+0x138>
                        ++btn->click.cnt;
 8012282:	68bb      	ldr	r3, [r7, #8]
 8012284:	7e1b      	ldrb	r3, [r3, #24]
 8012286:	3301      	adds	r3, #1
 8012288:	b2da      	uxtb	r2, r3
 801228a:	68bb      	ldr	r3, [r7, #8]
 801228c:	761a      	strb	r2, [r3, #24]
 801228e:	e00c      	b.n	80122aa <prv_process_btn+0x152>
                         * This can only happen, if onpress started earlier than max consecutive time,
                         * while onrelease happened later than maximum consecutive time.
                         * 
                         * In this case simply report previous state before setting new click.
                         */
                        if (btn->click.cnt > 0) {
 8012290:	68bb      	ldr	r3, [r7, #8]
 8012292:	7e1b      	ldrb	r3, [r3, #24]
 8012294:	2b00      	cmp	r3, #0
 8012296:	d005      	beq.n	80122a4 <prv_process_btn+0x14c>
                            lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONCLICK);
 8012298:	68fb      	ldr	r3, [r7, #12]
 801229a:	689b      	ldr	r3, [r3, #8]
 801229c:	2202      	movs	r2, #2
 801229e:	68b9      	ldr	r1, [r7, #8]
 80122a0:	68f8      	ldr	r0, [r7, #12]
 80122a2:	4798      	blx	r3
                        }
                        btn->click.cnt = 1;
 80122a4:	68bb      	ldr	r3, [r7, #8]
 80122a6:	2201      	movs	r2, #1
 80122a8:	761a      	strb	r2, [r3, #24]
                    }
                    btn->click.last_time = mstime;
 80122aa:	68bb      	ldr	r3, [r7, #8]
 80122ac:	687a      	ldr	r2, [r7, #4]
 80122ae:	615a      	str	r2, [r3, #20]
 80122b0:	e002      	b.n	80122b8 <prv_process_btn+0x160>
                     * There was an on-release event, but timing
                     * for click event detection is outside allowed window.
                     * 
                     * Reset clicks counter -> not valid sequence for click event.
                     */
                    btn->click.cnt = 0;
 80122b2:	68bb      	ldr	r3, [r7, #8]
 80122b4:	2200      	movs	r2, #0
 80122b6:	761a      	strb	r2, [r3, #24]
                /* 
                 * Depending on the configuration,
                 * this part will send on-click event immediately after release event,
                 * if maximum number of consecutive clicks has been reached.
                 */
                if (btn->click.cnt > 0 && btn->click.cnt == LWBTN_CLICK_MAX_CONSECUTIVE(btn)) {
 80122b8:	68bb      	ldr	r3, [r7, #8]
 80122ba:	7e1b      	ldrb	r3, [r3, #24]
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d00c      	beq.n	80122da <prv_process_btn+0x182>
 80122c0:	68bb      	ldr	r3, [r7, #8]
 80122c2:	7e1b      	ldrb	r3, [r3, #24]
 80122c4:	2b03      	cmp	r3, #3
 80122c6:	d108      	bne.n	80122da <prv_process_btn+0x182>
                    lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONCLICK);
 80122c8:	68fb      	ldr	r3, [r7, #12]
 80122ca:	689b      	ldr	r3, [r3, #8]
 80122cc:	2202      	movs	r2, #2
 80122ce:	68b9      	ldr	r1, [r7, #8]
 80122d0:	68f8      	ldr	r0, [r7, #12]
 80122d2:	4798      	blx	r3
                    btn->click.cnt = 0;
 80122d4:	68bb      	ldr	r3, [r7, #8]
 80122d6:	2200      	movs	r2, #0
 80122d8:	761a      	strb	r2, [r3, #24]
                }
#endif /* LWBTN_CFG_CLICK_MAX_CONSECUTIVE_SEND_IMMEDIATELY */
#endif /* LWBTN_CFG_USE_CLICK */

                btn->time_change = mstime; /* Button state has now changed */
 80122da:	68bb      	ldr	r3, [r7, #8]
 80122dc:	687a      	ldr	r2, [r7, #4]
 80122de:	605a      	str	r2, [r3, #4]
 80122e0:	e013      	b.n	801230a <prv_process_btn+0x1b2>
             * 
             * This feature is useful if user prefers multi-click feature
             * that is reported only after last click event happened,
             * including number of clicks made by user
             */
            if (btn->click.cnt > 0) {
 80122e2:	68bb      	ldr	r3, [r7, #8]
 80122e4:	7e1b      	ldrb	r3, [r3, #24]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d00f      	beq.n	801230a <prv_process_btn+0x1b2>
                if ((lwbtn_time_t)(mstime - btn->click.last_time) >= LWBTN_TIME_CLICK_MAX_MULTI(btn)) {
 80122ea:	68bb      	ldr	r3, [r7, #8]
 80122ec:	695b      	ldr	r3, [r3, #20]
 80122ee:	687a      	ldr	r2, [r7, #4]
 80122f0:	1ad3      	subs	r3, r2, r3
 80122f2:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80122f6:	d308      	bcc.n	801230a <prv_process_btn+0x1b2>
                    lwobj->evt_fn(lwobj, btn, LWBTN_EVT_ONCLICK);
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	689b      	ldr	r3, [r3, #8]
 80122fc:	2202      	movs	r2, #2
 80122fe:	68b9      	ldr	r1, [r7, #8]
 8012300:	68f8      	ldr	r0, [r7, #12]
 8012302:	4798      	blx	r3
                    btn->click.cnt = 0;
 8012304:	68bb      	ldr	r3, [r7, #8]
 8012306:	2200      	movs	r2, #0
 8012308:	761a      	strb	r2, [r3, #24]
            }
#endif /* LWBTN_CFG_USE_CLICK */
        }
    }

    btn->last_state = new_state;
 801230a:	68bb      	ldr	r3, [r7, #8]
 801230c:	7dfa      	ldrb	r2, [r7, #23]
 801230e:	709a      	strb	r2, [r3, #2]
 8012310:	e000      	b.n	8012314 <prv_process_btn+0x1bc>
            return;
 8012312:	bf00      	nop
}
 8012314:	3718      	adds	r7, #24
 8012316:	46bd      	mov	sp, r7
 8012318:	bd80      	pop	{r7, pc}
	...

0801231c <lwbtn_init_ex>:
 * \param[in]       evt_fn: Button event function callback
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwbtn_init_ex(lwbtn_t* lwobj, lwbtn_btn_t* btns, uint16_t btns_cnt, lwbtn_get_state_fn get_state_fn,
              lwbtn_evt_fn evt_fn) {
 801231c:	b580      	push	{r7, lr}
 801231e:	b086      	sub	sp, #24
 8012320:	af00      	add	r7, sp, #0
 8012322:	60f8      	str	r0, [r7, #12]
 8012324:	60b9      	str	r1, [r7, #8]
 8012326:	603b      	str	r3, [r7, #0]
 8012328:	4613      	mov	r3, r2
 801232a:	80fb      	strh	r3, [r7, #6]
    lwobj = LWBTN_GET_LWOBJ(lwobj);
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d001      	beq.n	8012336 <lwbtn_init_ex+0x1a>
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	e000      	b.n	8012338 <lwbtn_init_ex+0x1c>
 8012336:	4b18      	ldr	r3, [pc, #96]	@ (8012398 <lwbtn_init_ex+0x7c>)
 8012338:	60fb      	str	r3, [r7, #12]

    if (btns == NULL || btns_cnt == 0 || evt_fn == NULL
 801233a:	68bb      	ldr	r3, [r7, #8]
 801233c:	2b00      	cmp	r3, #0
 801233e:	d008      	beq.n	8012352 <lwbtn_init_ex+0x36>
 8012340:	88fb      	ldrh	r3, [r7, #6]
 8012342:	2b00      	cmp	r3, #0
 8012344:	d005      	beq.n	8012352 <lwbtn_init_ex+0x36>
 8012346:	6a3b      	ldr	r3, [r7, #32]
 8012348:	2b00      	cmp	r3, #0
 801234a:	d002      	beq.n	8012352 <lwbtn_init_ex+0x36>
#if LWBTN_CFG_GET_STATE_MODE == LWBTN_GET_STATE_MODE_CALLBACK
        || get_state_fn == NULL /* Parameter is a must only in callback-only mode */
 801234c:	683b      	ldr	r3, [r7, #0]
 801234e:	2b00      	cmp	r3, #0
 8012350:	d101      	bne.n	8012356 <lwbtn_init_ex+0x3a>
#endif                          /* LWBTN_CFG_GET_STATE_MODE == LWBTN_GET_STATE_MODE_CALLBACK */
    ) {
        return 0;
 8012352:	2300      	movs	r3, #0
 8012354:	e01b      	b.n	801238e <lwbtn_init_ex+0x72>
    }

    LWBTN_MEMSET(lwobj, 0x00, sizeof(*lwobj));
 8012356:	2210      	movs	r2, #16
 8012358:	2100      	movs	r1, #0
 801235a:	68f8      	ldr	r0, [r7, #12]
 801235c:	f001 fb2e 	bl	80139bc <memset>
    lwobj->btns = btns;
 8012360:	68fb      	ldr	r3, [r7, #12]
 8012362:	68ba      	ldr	r2, [r7, #8]
 8012364:	601a      	str	r2, [r3, #0]
    lwobj->btns_cnt = btns_cnt;
 8012366:	68fb      	ldr	r3, [r7, #12]
 8012368:	88fa      	ldrh	r2, [r7, #6]
 801236a:	809a      	strh	r2, [r3, #4]
    lwobj->evt_fn = evt_fn;
 801236c:	68fb      	ldr	r3, [r7, #12]
 801236e:	6a3a      	ldr	r2, [r7, #32]
 8012370:	609a      	str	r2, [r3, #8]
#if LWBTN_CFG_GET_STATE_MODE != LWBTN_GET_STATE_MODE_MANUAL
    lwobj->get_state_fn = get_state_fn;
 8012372:	68fb      	ldr	r3, [r7, #12]
 8012374:	683a      	ldr	r2, [r7, #0]
 8012376:	60da      	str	r2, [r3, #12]
#else
    (void)get_state_fn; /* May be unused */
#endif /* LWBTN_CFG_GET_STATE_MODE != LWBTN_GET_STATE_MODE_MANUAL */

    for (size_t i = 0; i < btns_cnt; ++i) {
 8012378:	2300      	movs	r3, #0
 801237a:	617b      	str	r3, [r7, #20]
 801237c:	e002      	b.n	8012384 <lwbtn_init_ex+0x68>
 801237e:	697b      	ldr	r3, [r7, #20]
 8012380:	3301      	adds	r3, #1
 8012382:	617b      	str	r3, [r7, #20]
 8012384:	88fb      	ldrh	r3, [r7, #6]
 8012386:	697a      	ldr	r2, [r7, #20]
 8012388:	429a      	cmp	r2, r3
 801238a:	d3f8      	bcc.n	801237e <lwbtn_init_ex+0x62>
#if LWBTN_CFG_CLICK_MAX_CONSECUTIVE_DYNAMIC
        btns[i].max_consecutive = LWBTN_CFG_CLICK_MAX_CONSECUTIVE;
#endif /* LWBTN_CFG_CLICK_MAX_CONSECUTIVE_DYNAMIC */
    }

    return 1;
 801238c:	2301      	movs	r3, #1
}
 801238e:	4618      	mov	r0, r3
 8012390:	3718      	adds	r7, #24
 8012392:	46bd      	mov	sp, r7
 8012394:	bd80      	pop	{r7, pc}
 8012396:	bf00      	nop
 8012398:	2001264c 	.word	0x2001264c

0801239c <lwbtn_process_ex>:
 * \param[in]       lwobj: LwBTN instance. Set to `NULL` to use default one
 * \param[in]       mstime: Current system time in milliseconds
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwbtn_process_ex(lwbtn_t* lwobj, lwbtn_time_t mstime) {
 801239c:	b580      	push	{r7, lr}
 801239e:	b084      	sub	sp, #16
 80123a0:	af00      	add	r7, sp, #0
 80123a2:	6078      	str	r0, [r7, #4]
 80123a4:	6039      	str	r1, [r7, #0]
    lwobj = LWBTN_GET_LWOBJ(lwobj);
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d001      	beq.n	80123b0 <lwbtn_process_ex+0x14>
 80123ac:	687b      	ldr	r3, [r7, #4]
 80123ae:	e000      	b.n	80123b2 <lwbtn_process_ex+0x16>
 80123b0:	4b0e      	ldr	r3, [pc, #56]	@ (80123ec <lwbtn_process_ex+0x50>)
 80123b2:	607b      	str	r3, [r7, #4]

    /* Process all buttons */
    for (size_t index = 0; index < lwobj->btns_cnt; ++index) {
 80123b4:	2300      	movs	r3, #0
 80123b6:	60fb      	str	r3, [r7, #12]
 80123b8:	e00c      	b.n	80123d4 <lwbtn_process_ex+0x38>
        prv_process_btn(lwobj, &lwobj->btns[index], mstime);
 80123ba:	687b      	ldr	r3, [r7, #4]
 80123bc:	681a      	ldr	r2, [r3, #0]
 80123be:	68fb      	ldr	r3, [r7, #12]
 80123c0:	015b      	lsls	r3, r3, #5
 80123c2:	4413      	add	r3, r2
 80123c4:	683a      	ldr	r2, [r7, #0]
 80123c6:	4619      	mov	r1, r3
 80123c8:	6878      	ldr	r0, [r7, #4]
 80123ca:	f7ff fec5 	bl	8012158 <prv_process_btn>
    for (size_t index = 0; index < lwobj->btns_cnt; ++index) {
 80123ce:	68fb      	ldr	r3, [r7, #12]
 80123d0:	3301      	adds	r3, #1
 80123d2:	60fb      	str	r3, [r7, #12]
 80123d4:	687b      	ldr	r3, [r7, #4]
 80123d6:	889b      	ldrh	r3, [r3, #4]
 80123d8:	461a      	mov	r2, r3
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	4293      	cmp	r3, r2
 80123de:	d3ec      	bcc.n	80123ba <lwbtn_process_ex+0x1e>
    }
    return 1;
 80123e0:	2301      	movs	r3, #1
}
 80123e2:	4618      	mov	r0, r3
 80123e4:	3710      	adds	r7, #16
 80123e6:	46bd      	mov	sp, r7
 80123e8:	bd80      	pop	{r7, pc}
 80123ea:	bf00      	nop
 80123ec:	2001264c 	.word	0x2001264c

080123f0 <get_1>:
#else
#define NMBS_DEBUG_PRINT(...) (void) (0)
#endif


static uint8_t get_1(nmbs_t* nmbs) {
 80123f0:	b480      	push	{r7}
 80123f2:	b085      	sub	sp, #20
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
    uint8_t result = nmbs->msg.buf[nmbs->msg.buf_idx];
 80123f8:	687b      	ldr	r3, [r7, #4]
 80123fa:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80123fe:	461a      	mov	r2, r3
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	5c9b      	ldrb	r3, [r3, r2]
 8012404:	73fb      	strb	r3, [r7, #15]
    nmbs->msg.buf_idx++;
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801240c:	3301      	adds	r3, #1
 801240e:	b29a      	uxth	r2, r3
 8012410:	687b      	ldr	r3, [r7, #4]
 8012412:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return result;
 8012416:	7bfb      	ldrb	r3, [r7, #15]
}
 8012418:	4618      	mov	r0, r3
 801241a:	3714      	adds	r7, #20
 801241c:	46bd      	mov	sp, r7
 801241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012422:	4770      	bx	lr

08012424 <put_1>:


static void put_1(nmbs_t* nmbs, uint8_t data) {
 8012424:	b480      	push	{r7}
 8012426:	b083      	sub	sp, #12
 8012428:	af00      	add	r7, sp, #0
 801242a:	6078      	str	r0, [r7, #4]
 801242c:	460b      	mov	r3, r1
 801242e:	70fb      	strb	r3, [r7, #3]
    nmbs->msg.buf[nmbs->msg.buf_idx] = data;
 8012430:	687b      	ldr	r3, [r7, #4]
 8012432:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012436:	4619      	mov	r1, r3
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	78fa      	ldrb	r2, [r7, #3]
 801243c:	545a      	strb	r2, [r3, r1]
    nmbs->msg.buf_idx++;
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012444:	3301      	adds	r3, #1
 8012446:	b29a      	uxth	r2, r3
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 801244e:	bf00      	nop
 8012450:	370c      	adds	r7, #12
 8012452:	46bd      	mov	sp, r7
 8012454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012458:	4770      	bx	lr

0801245a <discard_1>:


static void discard_1(nmbs_t* nmbs) {
 801245a:	b480      	push	{r7}
 801245c:	b083      	sub	sp, #12
 801245e:	af00      	add	r7, sp, #0
 8012460:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx++;
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012468:	3301      	adds	r3, #1
 801246a:	b29a      	uxth	r2, r3
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8012472:	bf00      	nop
 8012474:	370c      	adds	r7, #12
 8012476:	46bd      	mov	sp, r7
 8012478:	f85d 7b04 	ldr.w	r7, [sp], #4
 801247c:	4770      	bx	lr

0801247e <get_2>:
}
#endif
#endif


static uint16_t get_2(nmbs_t* nmbs) {
 801247e:	b480      	push	{r7}
 8012480:	b085      	sub	sp, #20
 8012482:	af00      	add	r7, sp, #0
 8012484:	6078      	str	r0, [r7, #4]
    const uint16_t result =
            ((uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx]) << 8 | (uint16_t) nmbs->msg.buf[nmbs->msg.buf_idx + 1];
 8012486:	687b      	ldr	r3, [r7, #4]
 8012488:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801248c:	461a      	mov	r2, r3
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	5c9b      	ldrb	r3, [r3, r2]
 8012492:	b21b      	sxth	r3, r3
 8012494:	021b      	lsls	r3, r3, #8
 8012496:	b21a      	sxth	r2, r3
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 801249e:	3301      	adds	r3, #1
 80124a0:	6879      	ldr	r1, [r7, #4]
 80124a2:	5ccb      	ldrb	r3, [r1, r3]
 80124a4:	b21b      	sxth	r3, r3
 80124a6:	4313      	orrs	r3, r2
 80124a8:	b21b      	sxth	r3, r3
    const uint16_t result =
 80124aa:	81fb      	strh	r3, [r7, #14]
    nmbs->msg.buf_idx += 2;
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80124b2:	3302      	adds	r3, #2
 80124b4:	b29a      	uxth	r2, r3
 80124b6:	687b      	ldr	r3, [r7, #4]
 80124b8:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return result;
 80124bc:	89fb      	ldrh	r3, [r7, #14]
}
 80124be:	4618      	mov	r0, r3
 80124c0:	3714      	adds	r7, #20
 80124c2:	46bd      	mov	sp, r7
 80124c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124c8:	4770      	bx	lr

080124ca <put_2>:


static void put_2(nmbs_t* nmbs, uint16_t data) {
 80124ca:	b480      	push	{r7}
 80124cc:	b083      	sub	sp, #12
 80124ce:	af00      	add	r7, sp, #0
 80124d0:	6078      	str	r0, [r7, #4]
 80124d2:	460b      	mov	r3, r1
 80124d4:	807b      	strh	r3, [r7, #2]
    nmbs->msg.buf[nmbs->msg.buf_idx] = (uint8_t) ((data >> 8) & 0xFFU);
 80124d6:	887b      	ldrh	r3, [r7, #2]
 80124d8:	0a1b      	lsrs	r3, r3, #8
 80124da:	b299      	uxth	r1, r3
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80124e2:	461a      	mov	r2, r3
 80124e4:	b2c9      	uxtb	r1, r1
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	5499      	strb	r1, [r3, r2]
    nmbs->msg.buf[nmbs->msg.buf_idx + 1] = (uint8_t) data;
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 80124f0:	3301      	adds	r3, #1
 80124f2:	887a      	ldrh	r2, [r7, #2]
 80124f4:	b2d1      	uxtb	r1, r2
 80124f6:	687a      	ldr	r2, [r7, #4]
 80124f8:	54d1      	strb	r1, [r2, r3]
    nmbs->msg.buf_idx += 2;
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012500:	3302      	adds	r3, #2
 8012502:	b29a      	uxth	r2, r3
 8012504:	687b      	ldr	r3, [r7, #4]
 8012506:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 801250a:	bf00      	nop
 801250c:	370c      	adds	r7, #12
 801250e:	46bd      	mov	sp, r7
 8012510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012514:	4770      	bx	lr

08012516 <recv>:
        data[n] = (data[n] << 8) | ((data[n] >> 8) & 0xFF);
    }
}


static nmbs_error recv(nmbs_t* nmbs, uint16_t count) {
 8012516:	b590      	push	{r4, r7, lr}
 8012518:	b085      	sub	sp, #20
 801251a:	af00      	add	r7, sp, #0
 801251c:	6078      	str	r0, [r7, #4]
 801251e:	460b      	mov	r3, r1
 8012520:	807b      	strh	r3, [r7, #2]
    if (nmbs->msg.complete) {
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8012528:	2b00      	cmp	r3, #0
 801252a:	d001      	beq.n	8012530 <recv+0x1a>
        return NMBS_ERROR_NONE;
 801252c:	2300      	movs	r3, #0
 801252e:	e025      	b.n	801257c <recv+0x66>
    }

    const int32_t ret =
            nmbs->platform.read(nmbs->msg.buf + nmbs->msg.buf_idx, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	f8d3 4154 	ldr.w	r4, [r3, #340]	@ 0x154
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	687a      	ldr	r2, [r7, #4]
 801253a:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 801253e:	1898      	adds	r0, r3, r2
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 801254c:	8879      	ldrh	r1, [r7, #2]
 801254e:	47a0      	blx	r4
 8012550:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 8012552:	887b      	ldrh	r3, [r7, #2]
 8012554:	68fa      	ldr	r2, [r7, #12]
 8012556:	429a      	cmp	r2, r3
 8012558:	d101      	bne.n	801255e <recv+0x48>
        return NMBS_ERROR_NONE;
 801255a:	2300      	movs	r3, #0
 801255c:	e00e      	b.n	801257c <recv+0x66>

    if (ret < count) {
 801255e:	887b      	ldrh	r3, [r7, #2]
 8012560:	68fa      	ldr	r2, [r7, #12]
 8012562:	429a      	cmp	r2, r3
 8012564:	da08      	bge.n	8012578 <recv+0x62>
        if (ret < 0)
 8012566:	68fb      	ldr	r3, [r7, #12]
 8012568:	2b00      	cmp	r3, #0
 801256a:	da02      	bge.n	8012572 <recv+0x5c>
            return NMBS_ERROR_TRANSPORT;
 801256c:	f06f 0303 	mvn.w	r3, #3
 8012570:	e004      	b.n	801257c <recv+0x66>

        return NMBS_ERROR_TIMEOUT;
 8012572:	f06f 0302 	mvn.w	r3, #2
 8012576:	e001      	b.n	801257c <recv+0x66>
    }

    return NMBS_ERROR_TRANSPORT;
 8012578:	f06f 0303 	mvn.w	r3, #3
}
 801257c:	4618      	mov	r0, r3
 801257e:	3714      	adds	r7, #20
 8012580:	46bd      	mov	sp, r7
 8012582:	bd90      	pop	{r4, r7, pc}

08012584 <send>:


static nmbs_error send(const nmbs_t* nmbs, uint16_t count) {
 8012584:	b590      	push	{r4, r7, lr}
 8012586:	b085      	sub	sp, #20
 8012588:	af00      	add	r7, sp, #0
 801258a:	6078      	str	r0, [r7, #4]
 801258c:	460b      	mov	r3, r1
 801258e:	807b      	strh	r3, [r7, #2]
    const int32_t ret = nmbs->platform.write(nmbs->msg.buf, count, nmbs->byte_timeout_ms, nmbs->platform.arg);
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	f8d3 4158 	ldr.w	r4, [r3, #344]	@ 0x158
 8012596:	6878      	ldr	r0, [r7, #4]
 8012598:	687b      	ldr	r3, [r7, #4]
 801259a:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80125a4:	8879      	ldrh	r1, [r7, #2]
 80125a6:	47a0      	blx	r4
 80125a8:	60f8      	str	r0, [r7, #12]

    if (ret == count)
 80125aa:	887b      	ldrh	r3, [r7, #2]
 80125ac:	68fa      	ldr	r2, [r7, #12]
 80125ae:	429a      	cmp	r2, r3
 80125b0:	d101      	bne.n	80125b6 <send+0x32>
        return NMBS_ERROR_NONE;
 80125b2:	2300      	movs	r3, #0
 80125b4:	e00e      	b.n	80125d4 <send+0x50>

    if (ret < count) {
 80125b6:	887b      	ldrh	r3, [r7, #2]
 80125b8:	68fa      	ldr	r2, [r7, #12]
 80125ba:	429a      	cmp	r2, r3
 80125bc:	da08      	bge.n	80125d0 <send+0x4c>
        if (ret < 0)
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	2b00      	cmp	r3, #0
 80125c2:	da02      	bge.n	80125ca <send+0x46>
            return NMBS_ERROR_TRANSPORT;
 80125c4:	f06f 0303 	mvn.w	r3, #3
 80125c8:	e004      	b.n	80125d4 <send+0x50>

        return NMBS_ERROR_TIMEOUT;
 80125ca:	f06f 0302 	mvn.w	r3, #2
 80125ce:	e001      	b.n	80125d4 <send+0x50>
    }

    return NMBS_ERROR_TRANSPORT;
 80125d0:	f06f 0303 	mvn.w	r3, #3
}
 80125d4:	4618      	mov	r0, r3
 80125d6:	3714      	adds	r7, #20
 80125d8:	46bd      	mov	sp, r7
 80125da:	bd90      	pop	{r4, r7, pc}

080125dc <flush>:


static void flush(nmbs_t* nmbs) {
 80125dc:	b590      	push	{r4, r7, lr}
 80125de:	b083      	sub	sp, #12
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	6078      	str	r0, [r7, #4]
    nmbs->platform.read(nmbs->msg.buf, sizeof(nmbs->msg.buf), 0, nmbs->platform.arg);
 80125e4:	687b      	ldr	r3, [r7, #4]
 80125e6:	f8d3 4154 	ldr.w	r4, [r3, #340]	@ 0x154
 80125ea:	6878      	ldr	r0, [r7, #4]
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80125f2:	2200      	movs	r2, #0
 80125f4:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80125f8:	47a0      	blx	r4
}
 80125fa:	bf00      	nop
 80125fc:	370c      	adds	r7, #12
 80125fe:	46bd      	mov	sp, r7
 8012600:	bd90      	pop	{r4, r7, pc}

08012602 <msg_buf_reset>:


static void msg_buf_reset(nmbs_t* nmbs) {
 8012602:	b480      	push	{r7}
 8012604:	b083      	sub	sp, #12
 8012606:	af00      	add	r7, sp, #0
 8012608:	6078      	str	r0, [r7, #4]
    nmbs->msg.buf_idx = 0;
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	2200      	movs	r2, #0
 801260e:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
}
 8012612:	bf00      	nop
 8012614:	370c      	adds	r7, #12
 8012616:	46bd      	mov	sp, r7
 8012618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801261c:	4770      	bx	lr

0801261e <msg_state_reset>:


static void msg_state_reset(nmbs_t* nmbs) {
 801261e:	b580      	push	{r7, lr}
 8012620:	b082      	sub	sp, #8
 8012622:	af00      	add	r7, sp, #0
 8012624:	6078      	str	r0, [r7, #4]
    msg_buf_reset(nmbs);
 8012626:	6878      	ldr	r0, [r7, #4]
 8012628:	f7ff ffeb 	bl	8012602 <msg_buf_reset>
    nmbs->msg.unit_id = 0;
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	2200      	movs	r2, #0
 8012630:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    nmbs->msg.fc = 0;
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	2200      	movs	r2, #0
 8012638:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    nmbs->msg.transaction_id = 0;
 801263c:	687b      	ldr	r3, [r7, #4]
 801263e:	2200      	movs	r2, #0
 8012640:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    nmbs->msg.broadcast = false;
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	2200      	movs	r2, #0
 8012648:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    nmbs->msg.ignored = false;
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	2200      	movs	r2, #0
 8012650:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    nmbs->msg.complete = false;
 8012654:	687b      	ldr	r3, [r7, #4]
 8012656:	2200      	movs	r2, #0
 8012658:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
}
 801265c:	bf00      	nop
 801265e:	3708      	adds	r7, #8
 8012660:	46bd      	mov	sp, r7
 8012662:	bd80      	pop	{r7, pc}

08012664 <msg_state_req>:


#ifndef NMBS_CLIENT_DISABLED
static void msg_state_req(nmbs_t* nmbs, uint8_t fc) {
 8012664:	b580      	push	{r7, lr}
 8012666:	b082      	sub	sp, #8
 8012668:	af00      	add	r7, sp, #0
 801266a:	6078      	str	r0, [r7, #4]
 801266c:	460b      	mov	r3, r1
 801266e:	70fb      	strb	r3, [r7, #3]
    if (nmbs->current_tid == UINT16_MAX)
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 8012676:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801267a:	4293      	cmp	r3, r2
 801267c:	d104      	bne.n	8012688 <msg_state_req+0x24>
        nmbs->current_tid = 1;
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	2201      	movs	r2, #1
 8012682:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a
 8012686:	e007      	b.n	8012698 <msg_state_req+0x34>
    else
        nmbs->current_tid++;
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	f8b3 316a 	ldrh.w	r3, [r3, #362]	@ 0x16a
 801268e:	3301      	adds	r3, #1
 8012690:	b29a      	uxth	r2, r3
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	f8a3 216a 	strh.w	r2, [r3, #362]	@ 0x16a

    // Flush the remaining data on the line before sending the request
    flush(nmbs);
 8012698:	6878      	ldr	r0, [r7, #4]
 801269a:	f7ff ff9f 	bl	80125dc <flush>

    msg_state_reset(nmbs);
 801269e:	6878      	ldr	r0, [r7, #4]
 80126a0:	f7ff ffbd 	bl	801261e <msg_state_reset>
    nmbs->msg.unit_id = nmbs->dest_address_rtu;
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	f893 2169 	ldrb.w	r2, [r3, #361]	@ 0x169
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    nmbs->msg.fc = fc;
 80126b0:	687b      	ldr	r3, [r7, #4]
 80126b2:	78fa      	ldrb	r2, [r7, #3]
 80126b4:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    nmbs->msg.transaction_id = nmbs->current_tid;
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	f8b3 216a 	ldrh.w	r2, [r3, #362]	@ 0x16a
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
    if (nmbs->msg.unit_id == NMBS_BROADCAST_ADDRESS && nmbs->platform.transport == NMBS_TRANSPORT_RTU)
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 80126ca:	2200      	movs	r2, #0
 80126cc:	4293      	cmp	r3, r2
 80126ce:	d108      	bne.n	80126e2 <msg_state_req+0x7e>
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80126d6:	2b01      	cmp	r3, #1
 80126d8:	d103      	bne.n	80126e2 <msg_state_req+0x7e>
        nmbs->msg.broadcast = true;
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	2201      	movs	r2, #1
 80126de:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
}
 80126e2:	bf00      	nop
 80126e4:	3708      	adds	r7, #8
 80126e6:	46bd      	mov	sp, r7
 80126e8:	bd80      	pop	{r7, pc}
	...

080126ec <nmbs_create>:
#endif


nmbs_error nmbs_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 80126ec:	b5b0      	push	{r4, r5, r7, lr}
 80126ee:	b082      	sub	sp, #8
 80126f0:	af00      	add	r7, sp, #0
 80126f2:	6078      	str	r0, [r7, #4]
 80126f4:	6039      	str	r1, [r7, #0]
    if (!nmbs)
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d102      	bne.n	8012702 <nmbs_create+0x16>
        return NMBS_ERROR_INVALID_ARGUMENT;
 80126fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012700:	e03c      	b.n	801277c <nmbs_create+0x90>

    memset(nmbs, 0, sizeof(nmbs_t));
 8012702:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8012706:	2100      	movs	r1, #0
 8012708:	6878      	ldr	r0, [r7, #4]
 801270a:	f001 f957 	bl	80139bc <memset>

    nmbs->byte_timeout_ms = -1;
 801270e:	687b      	ldr	r3, [r7, #4]
 8012710:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012714:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
    nmbs->read_timeout_ms = -1;
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801271e:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c

    if (!platform_conf || platform_conf->initialized != 0xFFFFDEBE)
 8012722:	683b      	ldr	r3, [r7, #0]
 8012724:	2b00      	cmp	r3, #0
 8012726:	d004      	beq.n	8012732 <nmbs_create+0x46>
 8012728:	683b      	ldr	r3, [r7, #0]
 801272a:	695b      	ldr	r3, [r3, #20]
 801272c:	4a15      	ldr	r2, [pc, #84]	@ (8012784 <nmbs_create+0x98>)
 801272e:	4293      	cmp	r3, r2
 8012730:	d002      	beq.n	8012738 <nmbs_create+0x4c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8012732:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012736:	e021      	b.n	801277c <nmbs_create+0x90>

    if (platform_conf->transport != NMBS_TRANSPORT_RTU && platform_conf->transport != NMBS_TRANSPORT_TCP)
 8012738:	683b      	ldr	r3, [r7, #0]
 801273a:	781b      	ldrb	r3, [r3, #0]
 801273c:	2b01      	cmp	r3, #1
 801273e:	d006      	beq.n	801274e <nmbs_create+0x62>
 8012740:	683b      	ldr	r3, [r7, #0]
 8012742:	781b      	ldrb	r3, [r3, #0]
 8012744:	2b02      	cmp	r3, #2
 8012746:	d002      	beq.n	801274e <nmbs_create+0x62>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8012748:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801274c:	e016      	b.n	801277c <nmbs_create+0x90>

    if (!platform_conf->read || !platform_conf->write)
 801274e:	683b      	ldr	r3, [r7, #0]
 8012750:	685b      	ldr	r3, [r3, #4]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d003      	beq.n	801275e <nmbs_create+0x72>
 8012756:	683b      	ldr	r3, [r7, #0]
 8012758:	689b      	ldr	r3, [r3, #8]
 801275a:	2b00      	cmp	r3, #0
 801275c:	d102      	bne.n	8012764 <nmbs_create+0x78>
        return NMBS_ERROR_INVALID_ARGUMENT;
 801275e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012762:	e00b      	b.n	801277c <nmbs_create+0x90>

    nmbs->platform = *platform_conf;
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	683a      	ldr	r2, [r7, #0]
 8012768:	f503 74a8 	add.w	r4, r3, #336	@ 0x150
 801276c:	4615      	mov	r5, r2
 801276e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012770:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012772:	e895 0003 	ldmia.w	r5, {r0, r1}
 8012776:	e884 0003 	stmia.w	r4, {r0, r1}

    return NMBS_ERROR_NONE;
 801277a:	2300      	movs	r3, #0
}
 801277c:	4618      	mov	r0, r3
 801277e:	3708      	adds	r7, #8
 8012780:	46bd      	mov	sp, r7
 8012782:	bdb0      	pop	{r4, r5, r7, pc}
 8012784:	ffffdebe 	.word	0xffffdebe

08012788 <nmbs_set_read_timeout>:


void nmbs_set_read_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 8012788:	b480      	push	{r7}
 801278a:	b083      	sub	sp, #12
 801278c:	af00      	add	r7, sp, #0
 801278e:	6078      	str	r0, [r7, #4]
 8012790:	6039      	str	r1, [r7, #0]
    nmbs->read_timeout_ms = timeout_ms;
 8012792:	687b      	ldr	r3, [r7, #4]
 8012794:	683a      	ldr	r2, [r7, #0]
 8012796:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
}
 801279a:	bf00      	nop
 801279c:	370c      	adds	r7, #12
 801279e:	46bd      	mov	sp, r7
 80127a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a4:	4770      	bx	lr

080127a6 <nmbs_set_byte_timeout>:


void nmbs_set_byte_timeout(nmbs_t* nmbs, int32_t timeout_ms) {
 80127a6:	b480      	push	{r7}
 80127a8:	b083      	sub	sp, #12
 80127aa:	af00      	add	r7, sp, #0
 80127ac:	6078      	str	r0, [r7, #4]
 80127ae:	6039      	str	r1, [r7, #0]
    nmbs->byte_timeout_ms = timeout_ms;
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	683a      	ldr	r2, [r7, #0]
 80127b4:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
}
 80127b8:	bf00      	nop
 80127ba:	370c      	adds	r7, #12
 80127bc:	46bd      	mov	sp, r7
 80127be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127c2:	4770      	bx	lr

080127c4 <nmbs_platform_conf_create>:


void nmbs_platform_conf_create(nmbs_platform_conf* platform_conf) {
 80127c4:	b580      	push	{r7, lr}
 80127c6:	b082      	sub	sp, #8
 80127c8:	af00      	add	r7, sp, #0
 80127ca:	6078      	str	r0, [r7, #4]
    memset(platform_conf, 0, sizeof(nmbs_platform_conf));
 80127cc:	2218      	movs	r2, #24
 80127ce:	2100      	movs	r1, #0
 80127d0:	6878      	ldr	r0, [r7, #4]
 80127d2:	f001 f8f3 	bl	80139bc <memset>
    platform_conf->crc_calc = nmbs_crc_calc;
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	4a04      	ldr	r2, [pc, #16]	@ (80127ec <nmbs_platform_conf_create+0x28>)
 80127da:	60da      	str	r2, [r3, #12]
    // Workaround for older user code not calling nmbs_platform_conf_create()
    platform_conf->initialized = 0xFFFFDEBE;
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	4a04      	ldr	r2, [pc, #16]	@ (80127f0 <nmbs_platform_conf_create+0x2c>)
 80127e0:	615a      	str	r2, [r3, #20]
}
 80127e2:	bf00      	nop
 80127e4:	3708      	adds	r7, #8
 80127e6:	46bd      	mov	sp, r7
 80127e8:	bd80      	pop	{r7, pc}
 80127ea:	bf00      	nop
 80127ec:	08012815 	.word	0x08012815
 80127f0:	ffffdebe 	.word	0xffffdebe

080127f4 <nmbs_set_destination_rtu_address>:


void nmbs_set_destination_rtu_address(nmbs_t* nmbs, uint8_t address) {
 80127f4:	b480      	push	{r7}
 80127f6:	b083      	sub	sp, #12
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	6078      	str	r0, [r7, #4]
 80127fc:	460b      	mov	r3, r1
 80127fe:	70fb      	strb	r3, [r7, #3]
    nmbs->dest_address_rtu = address;
 8012800:	687b      	ldr	r3, [r7, #4]
 8012802:	78fa      	ldrb	r2, [r7, #3]
 8012804:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
}
 8012808:	bf00      	nop
 801280a:	370c      	adds	r7, #12
 801280c:	46bd      	mov	sp, r7
 801280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012812:	4770      	bx	lr

08012814 <nmbs_crc_calc>:
void nmbs_set_platform_arg(nmbs_t* nmbs, void* arg) {
    nmbs->platform.arg = arg;
}


uint16_t nmbs_crc_calc(const uint8_t* data, uint32_t length, void* arg) {
 8012814:	b480      	push	{r7}
 8012816:	b089      	sub	sp, #36	@ 0x24
 8012818:	af00      	add	r7, sp, #0
 801281a:	60f8      	str	r0, [r7, #12]
 801281c:	60b9      	str	r1, [r7, #8]
 801281e:	607a      	str	r2, [r7, #4]
    NMBS_UNUSED_PARAM(arg);
    uint16_t crc = 0xFFFF;
 8012820:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012824:	83fb      	strh	r3, [r7, #30]
    for (uint32_t i = 0; i < length; i++) {
 8012826:	2300      	movs	r3, #0
 8012828:	61bb      	str	r3, [r7, #24]
 801282a:	e026      	b.n	801287a <nmbs_crc_calc+0x66>
        crc ^= (uint16_t) data[i];
 801282c:	68fa      	ldr	r2, [r7, #12]
 801282e:	69bb      	ldr	r3, [r7, #24]
 8012830:	4413      	add	r3, r2
 8012832:	781b      	ldrb	r3, [r3, #0]
 8012834:	461a      	mov	r2, r3
 8012836:	8bfb      	ldrh	r3, [r7, #30]
 8012838:	4053      	eors	r3, r2
 801283a:	83fb      	strh	r3, [r7, #30]
        for (int j = 8; j != 0; j--) {
 801283c:	2308      	movs	r3, #8
 801283e:	617b      	str	r3, [r7, #20]
 8012840:	e015      	b.n	801286e <nmbs_crc_calc+0x5a>
            if ((crc & 0x0001) != 0) {
 8012842:	8bfb      	ldrh	r3, [r7, #30]
 8012844:	f003 0301 	and.w	r3, r3, #1
 8012848:	2b00      	cmp	r3, #0
 801284a:	d00a      	beq.n	8012862 <nmbs_crc_calc+0x4e>
                crc >>= 1;
 801284c:	8bfb      	ldrh	r3, [r7, #30]
 801284e:	085b      	lsrs	r3, r3, #1
 8012850:	83fb      	strh	r3, [r7, #30]
                crc ^= 0xA001;
 8012852:	8bfb      	ldrh	r3, [r7, #30]
 8012854:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8012858:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 801285c:	43db      	mvns	r3, r3
 801285e:	83fb      	strh	r3, [r7, #30]
 8012860:	e002      	b.n	8012868 <nmbs_crc_calc+0x54>
            }
            else
                crc >>= 1;
 8012862:	8bfb      	ldrh	r3, [r7, #30]
 8012864:	085b      	lsrs	r3, r3, #1
 8012866:	83fb      	strh	r3, [r7, #30]
        for (int j = 8; j != 0; j--) {
 8012868:	697b      	ldr	r3, [r7, #20]
 801286a:	3b01      	subs	r3, #1
 801286c:	617b      	str	r3, [r7, #20]
 801286e:	697b      	ldr	r3, [r7, #20]
 8012870:	2b00      	cmp	r3, #0
 8012872:	d1e6      	bne.n	8012842 <nmbs_crc_calc+0x2e>
    for (uint32_t i = 0; i < length; i++) {
 8012874:	69bb      	ldr	r3, [r7, #24]
 8012876:	3301      	adds	r3, #1
 8012878:	61bb      	str	r3, [r7, #24]
 801287a:	69ba      	ldr	r2, [r7, #24]
 801287c:	68bb      	ldr	r3, [r7, #8]
 801287e:	429a      	cmp	r2, r3
 8012880:	d3d4      	bcc.n	801282c <nmbs_crc_calc+0x18>
        }
    }

    return (uint16_t) (crc << 8) | (uint16_t) (crc >> 8);
 8012882:	8bfb      	ldrh	r3, [r7, #30]
 8012884:	ba5b      	rev16	r3, r3
 8012886:	b29b      	uxth	r3, r3
}
 8012888:	4618      	mov	r0, r3
 801288a:	3724      	adds	r7, #36	@ 0x24
 801288c:	46bd      	mov	sp, r7
 801288e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012892:	4770      	bx	lr

08012894 <recv_msg_footer>:

static nmbs_error recv_msg_footer(nmbs_t* nmbs) {
 8012894:	b580      	push	{r7, lr}
 8012896:	b084      	sub	sp, #16
 8012898:	af00      	add	r7, sp, #0
 801289a:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80128a2:	2b01      	cmp	r3, #1
 80128a4:	d126      	bne.n	80128f4 <recv_msg_footer+0x60>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 80128a6:	687b      	ldr	r3, [r7, #4]
 80128a8:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 80128ac:	6878      	ldr	r0, [r7, #4]
 80128ae:	687a      	ldr	r2, [r7, #4]
 80128b0:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 80128b4:	4611      	mov	r1, r2
 80128b6:	687a      	ldr	r2, [r7, #4]
 80128b8:	f8d2 2160 	ldr.w	r2, [r2, #352]	@ 0x160
 80128bc:	4798      	blx	r3
 80128be:	4603      	mov	r3, r0
 80128c0:	81fb      	strh	r3, [r7, #14]

        const nmbs_error err = recv(nmbs, 2);
 80128c2:	2102      	movs	r1, #2
 80128c4:	6878      	ldr	r0, [r7, #4]
 80128c6:	f7ff fe26 	bl	8012516 <recv>
 80128ca:	4603      	mov	r3, r0
 80128cc:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 80128ce:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d002      	beq.n	80128dc <recv_msg_footer+0x48>
            return err;
 80128d6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80128da:	e00c      	b.n	80128f6 <recv_msg_footer+0x62>

        const uint16_t recv_crc = get_2(nmbs);
 80128dc:	6878      	ldr	r0, [r7, #4]
 80128de:	f7ff fdce 	bl	801247e <get_2>
 80128e2:	4603      	mov	r3, r0
 80128e4:	817b      	strh	r3, [r7, #10]
        if (recv_crc != crc)
 80128e6:	897a      	ldrh	r2, [r7, #10]
 80128e8:	89fb      	ldrh	r3, [r7, #14]
 80128ea:	429a      	cmp	r2, r3
 80128ec:	d002      	beq.n	80128f4 <recv_msg_footer+0x60>
            return NMBS_ERROR_CRC;
 80128ee:	f06f 0304 	mvn.w	r3, #4
 80128f2:	e000      	b.n	80128f6 <recv_msg_footer+0x62>
    }

    return NMBS_ERROR_NONE;
 80128f4:	2300      	movs	r3, #0
}
 80128f6:	4618      	mov	r0, r3
 80128f8:	3710      	adds	r7, #16
 80128fa:	46bd      	mov	sp, r7
 80128fc:	bd80      	pop	{r7, pc}

080128fe <recv_msg_header>:


static nmbs_error recv_msg_header(nmbs_t* nmbs, bool* first_byte_received) {
 80128fe:	b580      	push	{r7, lr}
 8012900:	b086      	sub	sp, #24
 8012902:	af00      	add	r7, sp, #0
 8012904:	6078      	str	r0, [r7, #4]
 8012906:	6039      	str	r1, [r7, #0]
    // We wait for the read timeout here, just for the first message byte
    int32_t old_byte_timeout = nmbs->byte_timeout_ms;
 8012908:	687b      	ldr	r3, [r7, #4]
 801290a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 801290e:	617b      	str	r3, [r7, #20]
    nmbs->byte_timeout_ms = nmbs->read_timeout_ms;
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

    msg_state_reset(nmbs);
 801291c:	6878      	ldr	r0, [r7, #4]
 801291e:	f7ff fe7e 	bl	801261e <msg_state_reset>

    *first_byte_received = false;
 8012922:	683b      	ldr	r3, [r7, #0]
 8012924:	2200      	movs	r2, #0
 8012926:	701a      	strb	r2, [r3, #0]

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 801292e:	2b01      	cmp	r3, #1
 8012930:	d131      	bne.n	8012996 <recv_msg_header+0x98>
        nmbs_error err = recv(nmbs, 1);
 8012932:	2101      	movs	r1, #1
 8012934:	6878      	ldr	r0, [r7, #4]
 8012936:	f7ff fdee 	bl	8012516 <recv>
 801293a:	4603      	mov	r3, r0
 801293c:	737b      	strb	r3, [r7, #13]

        nmbs->byte_timeout_ms = old_byte_timeout;
 801293e:	687b      	ldr	r3, [r7, #4]
 8012940:	697a      	ldr	r2, [r7, #20]
 8012942:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

        if (err != NMBS_ERROR_NONE)
 8012946:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801294a:	2b00      	cmp	r3, #0
 801294c:	d002      	beq.n	8012954 <recv_msg_header+0x56>
            return err;
 801294e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8012952:	e092      	b.n	8012a7a <recv_msg_header+0x17c>

        *first_byte_received = true;
 8012954:	683b      	ldr	r3, [r7, #0]
 8012956:	2201      	movs	r2, #1
 8012958:	701a      	strb	r2, [r3, #0]

        nmbs->msg.unit_id = get_1(nmbs);
 801295a:	6878      	ldr	r0, [r7, #4]
 801295c:	f7ff fd48 	bl	80123f0 <get_1>
 8012960:	4603      	mov	r3, r0
 8012962:	461a      	mov	r2, r3
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106

        err = recv(nmbs, 1);
 801296a:	2101      	movs	r1, #1
 801296c:	6878      	ldr	r0, [r7, #4]
 801296e:	f7ff fdd2 	bl	8012516 <recv>
 8012972:	4603      	mov	r3, r0
 8012974:	737b      	strb	r3, [r7, #13]
        if (err != NMBS_ERROR_NONE)
 8012976:	f997 300d 	ldrsb.w	r3, [r7, #13]
 801297a:	2b00      	cmp	r3, #0
 801297c:	d002      	beq.n	8012984 <recv_msg_header+0x86>
            return err;
 801297e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8012982:	e07a      	b.n	8012a7a <recv_msg_header+0x17c>

        nmbs->msg.fc = get_1(nmbs);
 8012984:	6878      	ldr	r0, [r7, #4]
 8012986:	f7ff fd33 	bl	80123f0 <get_1>
 801298a:	4603      	mov	r3, r0
 801298c:	461a      	mov	r2, r3
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
 8012994:	e070      	b.n	8012a78 <recv_msg_header+0x17a>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 801299c:	2b02      	cmp	r3, #2
 801299e:	d16b      	bne.n	8012a78 <recv_msg_header+0x17a>
        nmbs_error err = recv(nmbs, 1);
 80129a0:	2101      	movs	r1, #1
 80129a2:	6878      	ldr	r0, [r7, #4]
 80129a4:	f7ff fdb7 	bl	8012516 <recv>
 80129a8:	4603      	mov	r3, r0
 80129aa:	74fb      	strb	r3, [r7, #19]

        nmbs->byte_timeout_ms = old_byte_timeout;
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	697a      	ldr	r2, [r7, #20]
 80129b0:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

        if (err != NMBS_ERROR_NONE)
 80129b4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129b8:	2b00      	cmp	r3, #0
 80129ba:	d002      	beq.n	80129c2 <recv_msg_header+0xc4>
            return err;
 80129bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129c0:	e05b      	b.n	8012a7a <recv_msg_header+0x17c>

        *first_byte_received = true;
 80129c2:	683b      	ldr	r3, [r7, #0]
 80129c4:	2201      	movs	r2, #1
 80129c6:	701a      	strb	r2, [r3, #0]

        // Advance buf_idx
        discard_1(nmbs);
 80129c8:	6878      	ldr	r0, [r7, #4]
 80129ca:	f7ff fd46 	bl	801245a <discard_1>

        err = recv(nmbs, 7);
 80129ce:	2107      	movs	r1, #7
 80129d0:	6878      	ldr	r0, [r7, #4]
 80129d2:	f7ff fda0 	bl	8012516 <recv>
 80129d6:	4603      	mov	r3, r0
 80129d8:	74fb      	strb	r3, [r7, #19]
        if (err != NMBS_ERROR_NONE)
 80129da:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d002      	beq.n	80129e8 <recv_msg_header+0xea>
            return err;
 80129e2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80129e6:	e048      	b.n	8012a7a <recv_msg_header+0x17c>

        // Starting over
        msg_buf_reset(nmbs);
 80129e8:	6878      	ldr	r0, [r7, #4]
 80129ea:	f7ff fe0a 	bl	8012602 <msg_buf_reset>

        nmbs->msg.transaction_id = get_2(nmbs);
 80129ee:	6878      	ldr	r0, [r7, #4]
 80129f0:	f7ff fd45 	bl	801247e <get_2>
 80129f4:	4603      	mov	r3, r0
 80129f6:	461a      	mov	r2, r3
 80129f8:	687b      	ldr	r3, [r7, #4]
 80129fa:	f8a3 2108 	strh.w	r2, [r3, #264]	@ 0x108
        const uint16_t protocol_id = get_2(nmbs);
 80129fe:	6878      	ldr	r0, [r7, #4]
 8012a00:	f7ff fd3d 	bl	801247e <get_2>
 8012a04:	4603      	mov	r3, r0
 8012a06:	823b      	strh	r3, [r7, #16]
        const uint16_t length = get_2(nmbs);
 8012a08:	6878      	ldr	r0, [r7, #4]
 8012a0a:	f7ff fd38 	bl	801247e <get_2>
 8012a0e:	4603      	mov	r3, r0
 8012a10:	81fb      	strh	r3, [r7, #14]
        nmbs->msg.unit_id = get_1(nmbs);
 8012a12:	6878      	ldr	r0, [r7, #4]
 8012a14:	f7ff fcec 	bl	80123f0 <get_1>
 8012a18:	4603      	mov	r3, r0
 8012a1a:	461a      	mov	r2, r3
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
        nmbs->msg.fc = get_1(nmbs);
 8012a22:	6878      	ldr	r0, [r7, #4]
 8012a24:	f7ff fce4 	bl	80123f0 <get_1>
 8012a28:	4603      	mov	r3, r0
 8012a2a:	461a      	mov	r2, r3
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107

        if (length < 2 || length > 255)
 8012a32:	89fb      	ldrh	r3, [r7, #14]
 8012a34:	2b01      	cmp	r3, #1
 8012a36:	d902      	bls.n	8012a3e <recv_msg_header+0x140>
 8012a38:	89fb      	ldrh	r3, [r7, #14]
 8012a3a:	2bff      	cmp	r3, #255	@ 0xff
 8012a3c:	d902      	bls.n	8012a44 <recv_msg_header+0x146>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 8012a3e:	f06f 0305 	mvn.w	r3, #5
 8012a42:	e01a      	b.n	8012a7a <recv_msg_header+0x17c>

        // Receive the rest of the message
        err = recv(nmbs, length - 2);
 8012a44:	89fb      	ldrh	r3, [r7, #14]
 8012a46:	3b02      	subs	r3, #2
 8012a48:	b29b      	uxth	r3, r3
 8012a4a:	4619      	mov	r1, r3
 8012a4c:	6878      	ldr	r0, [r7, #4]
 8012a4e:	f7ff fd62 	bl	8012516 <recv>
 8012a52:	4603      	mov	r3, r0
 8012a54:	74fb      	strb	r3, [r7, #19]
        if (err != NMBS_ERROR_NONE)
 8012a56:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d002      	beq.n	8012a64 <recv_msg_header+0x166>
            return err;
 8012a5e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a62:	e00a      	b.n	8012a7a <recv_msg_header+0x17c>

        if (protocol_id != 0)
 8012a64:	8a3b      	ldrh	r3, [r7, #16]
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d002      	beq.n	8012a70 <recv_msg_header+0x172>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 8012a6a:	f06f 0305 	mvn.w	r3, #5
 8012a6e:	e004      	b.n	8012a7a <recv_msg_header+0x17c>

        nmbs->msg.complete = true;
 8012a70:	687b      	ldr	r3, [r7, #4]
 8012a72:	2201      	movs	r2, #1
 8012a74:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    }

    return NMBS_ERROR_NONE;
 8012a78:	2300      	movs	r3, #0
}
 8012a7a:	4618      	mov	r0, r3
 8012a7c:	3718      	adds	r7, #24
 8012a7e:	46bd      	mov	sp, r7
 8012a80:	bd80      	pop	{r7, pc}

08012a82 <put_msg_header>:


static void put_msg_header(nmbs_t* nmbs, uint16_t data_length) {
 8012a82:	b580      	push	{r7, lr}
 8012a84:	b082      	sub	sp, #8
 8012a86:	af00      	add	r7, sp, #0
 8012a88:	6078      	str	r0, [r7, #4]
 8012a8a:	460b      	mov	r3, r1
 8012a8c:	807b      	strh	r3, [r7, #2]
    msg_buf_reset(nmbs);
 8012a8e:	6878      	ldr	r0, [r7, #4]
 8012a90:	f7ff fdb7 	bl	8012602 <msg_buf_reset>

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8012a94:	687b      	ldr	r3, [r7, #4]
 8012a96:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8012a9a:	2b01      	cmp	r3, #1
 8012a9c:	d107      	bne.n	8012aae <put_msg_header+0x2c>
        put_1(nmbs, nmbs->msg.unit_id);
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8012aa4:	4619      	mov	r1, r3
 8012aa6:	6878      	ldr	r0, [r7, #4]
 8012aa8:	f7ff fcbc 	bl	8012424 <put_1>
 8012aac:	e01d      	b.n	8012aea <put_msg_header+0x68>
    }
    else if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8012ab4:	2b02      	cmp	r3, #2
 8012ab6:	d118      	bne.n	8012aea <put_msg_header+0x68>
        put_2(nmbs, nmbs->msg.transaction_id);
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8012abe:	4619      	mov	r1, r3
 8012ac0:	6878      	ldr	r0, [r7, #4]
 8012ac2:	f7ff fd02 	bl	80124ca <put_2>
        put_2(nmbs, 0);
 8012ac6:	2100      	movs	r1, #0
 8012ac8:	6878      	ldr	r0, [r7, #4]
 8012aca:	f7ff fcfe 	bl	80124ca <put_2>
        put_2(nmbs, (uint16_t) (1 + 1 + data_length));
 8012ace:	887b      	ldrh	r3, [r7, #2]
 8012ad0:	3302      	adds	r3, #2
 8012ad2:	b29b      	uxth	r3, r3
 8012ad4:	4619      	mov	r1, r3
 8012ad6:	6878      	ldr	r0, [r7, #4]
 8012ad8:	f7ff fcf7 	bl	80124ca <put_2>
        put_1(nmbs, nmbs->msg.unit_id);
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8012ae2:	4619      	mov	r1, r3
 8012ae4:	6878      	ldr	r0, [r7, #4]
 8012ae6:	f7ff fc9d 	bl	8012424 <put_1>
    }

    put_1(nmbs, nmbs->msg.fc);
 8012aea:	687b      	ldr	r3, [r7, #4]
 8012aec:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8012af0:	4619      	mov	r1, r3
 8012af2:	6878      	ldr	r0, [r7, #4]
 8012af4:	f7ff fc96 	bl	8012424 <put_1>
}
 8012af8:	bf00      	nop
 8012afa:	3708      	adds	r7, #8
 8012afc:	46bd      	mov	sp, r7
 8012afe:	bd80      	pop	{r7, pc}

08012b00 <send_msg>:
}
#endif
#endif


static nmbs_error send_msg(nmbs_t* nmbs) {
 8012b00:	b580      	push	{r7, lr}
 8012b02:	b084      	sub	sp, #16
 8012b04:	af00      	add	r7, sp, #0
 8012b06:	6078      	str	r0, [r7, #4]
    NMBS_DEBUG_PRINT("\n");

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU) {
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8012b0e:	2b01      	cmp	r3, #1
 8012b10:	d112      	bne.n	8012b38 <send_msg+0x38>
        const uint16_t crc = nmbs->platform.crc_calc(nmbs->msg.buf, nmbs->msg.buf_idx, nmbs->platform.arg);
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	f8d3 315c 	ldr.w	r3, [r3, #348]	@ 0x15c
 8012b18:	6878      	ldr	r0, [r7, #4]
 8012b1a:	687a      	ldr	r2, [r7, #4]
 8012b1c:	f8b2 2104 	ldrh.w	r2, [r2, #260]	@ 0x104
 8012b20:	4611      	mov	r1, r2
 8012b22:	687a      	ldr	r2, [r7, #4]
 8012b24:	f8d2 2160 	ldr.w	r2, [r2, #352]	@ 0x160
 8012b28:	4798      	blx	r3
 8012b2a:	4603      	mov	r3, r0
 8012b2c:	81fb      	strh	r3, [r7, #14]
        put_2(nmbs, crc);
 8012b2e:	89fb      	ldrh	r3, [r7, #14]
 8012b30:	4619      	mov	r1, r3
 8012b32:	6878      	ldr	r0, [r7, #4]
 8012b34:	f7ff fcc9 	bl	80124ca <put_2>
    }

    const nmbs_error err = send(nmbs, nmbs->msg.buf_idx);
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8012b3e:	4619      	mov	r1, r3
 8012b40:	6878      	ldr	r0, [r7, #4]
 8012b42:	f7ff fd1f 	bl	8012584 <send>
 8012b46:	4603      	mov	r3, r0
 8012b48:	737b      	strb	r3, [r7, #13]

    return err;
 8012b4a:	f997 300d 	ldrsb.w	r3, [r7, #13]
}
 8012b4e:	4618      	mov	r0, r3
 8012b50:	3710      	adds	r7, #16
 8012b52:	46bd      	mov	sp, r7
 8012b54:	bd80      	pop	{r7, pc}

08012b56 <recv_res_header>:
    return send_msg(nmbs);
}
#endif


static nmbs_error recv_res_header(nmbs_t* nmbs) {
 8012b56:	b580      	push	{r7, lr}
 8012b58:	b084      	sub	sp, #16
 8012b5a:	af00      	add	r7, sp, #0
 8012b5c:	6078      	str	r0, [r7, #4]
    const uint16_t req_transaction_id = nmbs->msg.transaction_id;
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8012b64:	81fb      	strh	r3, [r7, #14]
    const uint8_t req_unit_id = nmbs->msg.unit_id;
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8012b6c:	737b      	strb	r3, [r7, #13]
    const uint8_t req_fc = nmbs->msg.fc;
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8012b74:	733b      	strb	r3, [r7, #12]

    bool first_byte_received = false;
 8012b76:	2300      	movs	r3, #0
 8012b78:	727b      	strb	r3, [r7, #9]
    nmbs_error err = recv_msg_header(nmbs, &first_byte_received);
 8012b7a:	f107 0309 	add.w	r3, r7, #9
 8012b7e:	4619      	mov	r1, r3
 8012b80:	6878      	ldr	r0, [r7, #4]
 8012b82:	f7ff febc 	bl	80128fe <recv_msg_header>
 8012b86:	4603      	mov	r3, r0
 8012b88:	72fb      	strb	r3, [r7, #11]
    if (err != NMBS_ERROR_NONE)
 8012b8a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d002      	beq.n	8012b98 <recv_res_header+0x42>
        return err;
 8012b92:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012b96:	e057      	b.n	8012c48 <recv_res_header+0xf2>

    if (nmbs->platform.transport == NMBS_TRANSPORT_TCP) {
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8012b9e:	2b02      	cmp	r3, #2
 8012ba0:	d108      	bne.n	8012bb4 <recv_res_header+0x5e>
        if (nmbs->msg.transaction_id != req_transaction_id)
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	f8b3 3108 	ldrh.w	r3, [r3, #264]	@ 0x108
 8012ba8:	89fa      	ldrh	r2, [r7, #14]
 8012baa:	429a      	cmp	r2, r3
 8012bac:	d002      	beq.n	8012bb4 <recv_res_header+0x5e>
            return NMBS_ERROR_INVALID_TCP_MBAP;
 8012bae:	f06f 0305 	mvn.w	r3, #5
 8012bb2:	e049      	b.n	8012c48 <recv_res_header+0xf2>
    }

    if (nmbs->platform.transport == NMBS_TRANSPORT_RTU && nmbs->msg.unit_id != req_unit_id)
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8012bba:	2b01      	cmp	r3, #1
 8012bbc:	d108      	bne.n	8012bd0 <recv_res_header+0x7a>
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	f893 3106 	ldrb.w	r3, [r3, #262]	@ 0x106
 8012bc4:	7b7a      	ldrb	r2, [r7, #13]
 8012bc6:	429a      	cmp	r2, r3
 8012bc8:	d002      	beq.n	8012bd0 <recv_res_header+0x7a>
        return NMBS_ERROR_INVALID_UNIT_ID;
 8012bca:	f06f 0306 	mvn.w	r3, #6
 8012bce:	e03b      	b.n	8012c48 <recv_res_header+0xf2>

    if (nmbs->msg.fc != req_fc) {
 8012bd0:	687b      	ldr	r3, [r7, #4]
 8012bd2:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8012bd6:	7b3a      	ldrb	r2, [r7, #12]
 8012bd8:	429a      	cmp	r2, r3
 8012bda:	d034      	beq.n	8012c46 <recv_res_header+0xf0>
        if (nmbs->msg.fc - 0x80 == req_fc) {
 8012bdc:	687b      	ldr	r3, [r7, #4]
 8012bde:	f893 3107 	ldrb.w	r3, [r3, #263]	@ 0x107
 8012be2:	f1a3 0280 	sub.w	r2, r3, #128	@ 0x80
 8012be6:	7b3b      	ldrb	r3, [r7, #12]
 8012be8:	429a      	cmp	r2, r3
 8012bea:	d129      	bne.n	8012c40 <recv_res_header+0xea>
            err = recv(nmbs, 1);
 8012bec:	2101      	movs	r1, #1
 8012bee:	6878      	ldr	r0, [r7, #4]
 8012bf0:	f7ff fc91 	bl	8012516 <recv>
 8012bf4:	4603      	mov	r3, r0
 8012bf6:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 8012bf8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d002      	beq.n	8012c06 <recv_res_header+0xb0>
                return err;
 8012c00:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012c04:	e020      	b.n	8012c48 <recv_res_header+0xf2>

            const uint8_t exception = get_1(nmbs);
 8012c06:	6878      	ldr	r0, [r7, #4]
 8012c08:	f7ff fbf2 	bl	80123f0 <get_1>
 8012c0c:	4603      	mov	r3, r0
 8012c0e:	72bb      	strb	r3, [r7, #10]
            err = recv_msg_footer(nmbs);
 8012c10:	6878      	ldr	r0, [r7, #4]
 8012c12:	f7ff fe3f 	bl	8012894 <recv_msg_footer>
 8012c16:	4603      	mov	r3, r0
 8012c18:	72fb      	strb	r3, [r7, #11]
            if (err != NMBS_ERROR_NONE)
 8012c1a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	d002      	beq.n	8012c28 <recv_res_header+0xd2>
                return err;
 8012c22:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012c26:	e00f      	b.n	8012c48 <recv_res_header+0xf2>

            if (exception < 1 || exception > 4)
 8012c28:	7abb      	ldrb	r3, [r7, #10]
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d002      	beq.n	8012c34 <recv_res_header+0xde>
 8012c2e:	7abb      	ldrb	r3, [r7, #10]
 8012c30:	2b04      	cmp	r3, #4
 8012c32:	d902      	bls.n	8012c3a <recv_res_header+0xe4>
                return NMBS_ERROR_INVALID_RESPONSE;
 8012c34:	f06f 0301 	mvn.w	r3, #1
 8012c38:	e006      	b.n	8012c48 <recv_res_header+0xf2>

            NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\texception %d\n", nmbs->address_rtu, nmbs->msg.unit_id,
                             exception);
            return (nmbs_error) exception;
 8012c3a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8012c3e:	e003      	b.n	8012c48 <recv_res_header+0xf2>
        }

        return NMBS_ERROR_INVALID_RESPONSE;
 8012c40:	f06f 0301 	mvn.w	r3, #1
 8012c44:	e000      	b.n	8012c48 <recv_res_header+0xf2>
    }

    NMBS_DEBUG_PRINT("%d NMBS res <- address_rtu %d\tfc %d\t", nmbs->address_rtu, nmbs->msg.unit_id, nmbs->msg.fc);

    return NMBS_ERROR_NONE;
 8012c46:	2300      	movs	r3, #0
}
 8012c48:	4618      	mov	r0, r3
 8012c4a:	3710      	adds	r7, #16
 8012c4c:	46bd      	mov	sp, r7
 8012c4e:	bd80      	pop	{r7, pc}

08012c50 <put_req_header>:


#ifndef NMBS_CLIENT_DISABLED
static void put_req_header(nmbs_t* nmbs, uint16_t data_length) {
 8012c50:	b580      	push	{r7, lr}
 8012c52:	b082      	sub	sp, #8
 8012c54:	af00      	add	r7, sp, #0
 8012c56:	6078      	str	r0, [r7, #4]
 8012c58:	460b      	mov	r3, r1
 8012c5a:	807b      	strh	r3, [r7, #2]
    put_msg_header(nmbs, data_length);
 8012c5c:	887b      	ldrh	r3, [r7, #2]
 8012c5e:	4619      	mov	r1, r3
 8012c60:	6878      	ldr	r0, [r7, #4]
 8012c62:	f7ff ff0e 	bl	8012a82 <put_msg_header>
            printf("address_rtu %d\t", nmbs->dest_address_rtu);
    }

    printf("fc %d\t", nmbs->msg.fc);
#endif
}
 8012c66:	bf00      	nop
 8012c68:	3708      	adds	r7, #8
 8012c6a:	46bd      	mov	sp, r7
 8012c6c:	bd80      	pop	{r7, pc}

08012c6e <recv_read_registers_res>:


#if !defined(NMBS_CLIENT_DISABLED) ||                                                                                  \
        (!defined(NMBS_SERVER_DISABLED) && (!defined(NMBS_SERVER_READ_HOLDING_REGISTERS_DISABLED) ||                   \
                                            !defined(NMBS_SERVER_READ_INPUT_REGISTERS_DISABLED)))
static nmbs_error recv_read_registers_res(nmbs_t* nmbs, uint16_t quantity, uint16_t* registers) {
 8012c6e:	b580      	push	{r7, lr}
 8012c70:	b086      	sub	sp, #24
 8012c72:	af00      	add	r7, sp, #0
 8012c74:	60f8      	str	r0, [r7, #12]
 8012c76:	460b      	mov	r3, r1
 8012c78:	607a      	str	r2, [r7, #4]
 8012c7a:	817b      	strh	r3, [r7, #10]
    nmbs_error err = recv_res_header(nmbs);
 8012c7c:	68f8      	ldr	r0, [r7, #12]
 8012c7e:	f7ff ff6a 	bl	8012b56 <recv_res_header>
 8012c82:	4603      	mov	r3, r0
 8012c84:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8012c86:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012c8a:	2b00      	cmp	r3, #0
 8012c8c:	d002      	beq.n	8012c94 <recv_read_registers_res+0x26>
        return err;
 8012c8e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012c92:	e056      	b.n	8012d42 <recv_read_registers_res+0xd4>

    err = recv(nmbs, 1);
 8012c94:	2101      	movs	r1, #1
 8012c96:	68f8      	ldr	r0, [r7, #12]
 8012c98:	f7ff fc3d 	bl	8012516 <recv>
 8012c9c:	4603      	mov	r3, r0
 8012c9e:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8012ca0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d002      	beq.n	8012cae <recv_read_registers_res+0x40>
        return err;
 8012ca8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012cac:	e049      	b.n	8012d42 <recv_read_registers_res+0xd4>

    const uint8_t registers_bytes = get_1(nmbs);
 8012cae:	68f8      	ldr	r0, [r7, #12]
 8012cb0:	f7ff fb9e 	bl	80123f0 <get_1>
 8012cb4:	4603      	mov	r3, r0
 8012cb6:	74bb      	strb	r3, [r7, #18]
    NMBS_DEBUG_PRINT("b %d\t", registers_bytes);

    if (registers_bytes > 250)
 8012cb8:	7cbb      	ldrb	r3, [r7, #18]
 8012cba:	2bfa      	cmp	r3, #250	@ 0xfa
 8012cbc:	d902      	bls.n	8012cc4 <recv_read_registers_res+0x56>
        return NMBS_ERROR_INVALID_RESPONSE;
 8012cbe:	f06f 0301 	mvn.w	r3, #1
 8012cc2:	e03e      	b.n	8012d42 <recv_read_registers_res+0xd4>

    err = recv(nmbs, registers_bytes);
 8012cc4:	7cbb      	ldrb	r3, [r7, #18]
 8012cc6:	b29b      	uxth	r3, r3
 8012cc8:	4619      	mov	r1, r3
 8012cca:	68f8      	ldr	r0, [r7, #12]
 8012ccc:	f7ff fc23 	bl	8012516 <recv>
 8012cd0:	4603      	mov	r3, r0
 8012cd2:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8012cd4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d002      	beq.n	8012ce2 <recv_read_registers_res+0x74>
        return err;
 8012cdc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012ce0:	e02f      	b.n	8012d42 <recv_read_registers_res+0xd4>

    NMBS_DEBUG_PRINT("regs ");
    for (int i = 0; i < registers_bytes / 2; i++) {
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	617b      	str	r3, [r7, #20]
 8012ce6:	e010      	b.n	8012d0a <recv_read_registers_res+0x9c>
        uint16_t reg = get_2(nmbs);
 8012ce8:	68f8      	ldr	r0, [r7, #12]
 8012cea:	f7ff fbc8 	bl	801247e <get_2>
 8012cee:	4603      	mov	r3, r0
 8012cf0:	823b      	strh	r3, [r7, #16]
        if (registers)
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d005      	beq.n	8012d04 <recv_read_registers_res+0x96>
            registers[i] = reg;
 8012cf8:	697b      	ldr	r3, [r7, #20]
 8012cfa:	005b      	lsls	r3, r3, #1
 8012cfc:	687a      	ldr	r2, [r7, #4]
 8012cfe:	4413      	add	r3, r2
 8012d00:	8a3a      	ldrh	r2, [r7, #16]
 8012d02:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < registers_bytes / 2; i++) {
 8012d04:	697b      	ldr	r3, [r7, #20]
 8012d06:	3301      	adds	r3, #1
 8012d08:	617b      	str	r3, [r7, #20]
 8012d0a:	7cbb      	ldrb	r3, [r7, #18]
 8012d0c:	085b      	lsrs	r3, r3, #1
 8012d0e:	b2db      	uxtb	r3, r3
 8012d10:	461a      	mov	r2, r3
 8012d12:	697b      	ldr	r3, [r7, #20]
 8012d14:	4293      	cmp	r3, r2
 8012d16:	dbe7      	blt.n	8012ce8 <recv_read_registers_res+0x7a>
        NMBS_DEBUG_PRINT("%d ", reg);
    }

    err = recv_msg_footer(nmbs);
 8012d18:	68f8      	ldr	r0, [r7, #12]
 8012d1a:	f7ff fdbb 	bl	8012894 <recv_msg_footer>
 8012d1e:	4603      	mov	r3, r0
 8012d20:	74fb      	strb	r3, [r7, #19]
    if (err != NMBS_ERROR_NONE)
 8012d22:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012d26:	2b00      	cmp	r3, #0
 8012d28:	d002      	beq.n	8012d30 <recv_read_registers_res+0xc2>
        return err;
 8012d2a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012d2e:	e008      	b.n	8012d42 <recv_read_registers_res+0xd4>

    if (registers_bytes != quantity * 2)
 8012d30:	7cba      	ldrb	r2, [r7, #18]
 8012d32:	897b      	ldrh	r3, [r7, #10]
 8012d34:	005b      	lsls	r3, r3, #1
 8012d36:	429a      	cmp	r2, r3
 8012d38:	d002      	beq.n	8012d40 <recv_read_registers_res+0xd2>
        return NMBS_ERROR_INVALID_RESPONSE;
 8012d3a:	f06f 0301 	mvn.w	r3, #1
 8012d3e:	e000      	b.n	8012d42 <recv_read_registers_res+0xd4>

    return NMBS_ERROR_NONE;
 8012d40:	2300      	movs	r3, #0
}
 8012d42:	4618      	mov	r0, r3
 8012d44:	3718      	adds	r7, #24
 8012d46:	46bd      	mov	sp, r7
 8012d48:	bd80      	pop	{r7, pc}

08012d4a <nmbs_client_create>:
}
#endif


#ifndef NMBS_CLIENT_DISABLED
nmbs_error nmbs_client_create(nmbs_t* nmbs, const nmbs_platform_conf* platform_conf) {
 8012d4a:	b580      	push	{r7, lr}
 8012d4c:	b082      	sub	sp, #8
 8012d4e:	af00      	add	r7, sp, #0
 8012d50:	6078      	str	r0, [r7, #4]
 8012d52:	6039      	str	r1, [r7, #0]
    return nmbs_create(nmbs, platform_conf);
 8012d54:	6839      	ldr	r1, [r7, #0]
 8012d56:	6878      	ldr	r0, [r7, #4]
 8012d58:	f7ff fcc8 	bl	80126ec <nmbs_create>
 8012d5c:	4603      	mov	r3, r0
}
 8012d5e:	4618      	mov	r0, r3
 8012d60:	3708      	adds	r7, #8
 8012d62:	46bd      	mov	sp, r7
 8012d64:	bd80      	pop	{r7, pc}

08012d66 <read_registers>:

nmbs_error nmbs_read_discrete_inputs(nmbs_t* nmbs, uint16_t address, uint16_t quantity, nmbs_bitfield inputs_out) {
    return read_discrete(nmbs, 2, address, quantity, inputs_out);
}

static nmbs_error read_registers(nmbs_t* nmbs, uint8_t fc, uint16_t address, uint16_t quantity, uint16_t* registers) {
 8012d66:	b580      	push	{r7, lr}
 8012d68:	b086      	sub	sp, #24
 8012d6a:	af00      	add	r7, sp, #0
 8012d6c:	60f8      	str	r0, [r7, #12]
 8012d6e:	4608      	mov	r0, r1
 8012d70:	4611      	mov	r1, r2
 8012d72:	461a      	mov	r2, r3
 8012d74:	4603      	mov	r3, r0
 8012d76:	72fb      	strb	r3, [r7, #11]
 8012d78:	460b      	mov	r3, r1
 8012d7a:	813b      	strh	r3, [r7, #8]
 8012d7c:	4613      	mov	r3, r2
 8012d7e:	80fb      	strh	r3, [r7, #6]
    if (quantity < 1 || quantity > 125)
 8012d80:	88fb      	ldrh	r3, [r7, #6]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d002      	beq.n	8012d8c <read_registers+0x26>
 8012d86:	88fb      	ldrh	r3, [r7, #6]
 8012d88:	2b7d      	cmp	r3, #125	@ 0x7d
 8012d8a:	d902      	bls.n	8012d92 <read_registers+0x2c>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8012d8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012d90:	e02e      	b.n	8012df0 <read_registers+0x8a>

    if ((uint32_t) address + (uint32_t) quantity > ((uint32_t) 0xFFFF) + 1)
 8012d92:	893a      	ldrh	r2, [r7, #8]
 8012d94:	88fb      	ldrh	r3, [r7, #6]
 8012d96:	4413      	add	r3, r2
 8012d98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012d9c:	d902      	bls.n	8012da4 <read_registers+0x3e>
        return NMBS_ERROR_INVALID_ARGUMENT;
 8012d9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012da2:	e025      	b.n	8012df0 <read_registers+0x8a>

    msg_state_req(nmbs, fc);
 8012da4:	7afb      	ldrb	r3, [r7, #11]
 8012da6:	4619      	mov	r1, r3
 8012da8:	68f8      	ldr	r0, [r7, #12]
 8012daa:	f7ff fc5b 	bl	8012664 <msg_state_req>
    put_req_header(nmbs, 4);
 8012dae:	2104      	movs	r1, #4
 8012db0:	68f8      	ldr	r0, [r7, #12]
 8012db2:	f7ff ff4d 	bl	8012c50 <put_req_header>

    put_2(nmbs, address);
 8012db6:	893b      	ldrh	r3, [r7, #8]
 8012db8:	4619      	mov	r1, r3
 8012dba:	68f8      	ldr	r0, [r7, #12]
 8012dbc:	f7ff fb85 	bl	80124ca <put_2>
    put_2(nmbs, quantity);
 8012dc0:	88fb      	ldrh	r3, [r7, #6]
 8012dc2:	4619      	mov	r1, r3
 8012dc4:	68f8      	ldr	r0, [r7, #12]
 8012dc6:	f7ff fb80 	bl	80124ca <put_2>

    NMBS_DEBUG_PRINT("a %d\tq %d ", address, quantity);

    const nmbs_error err = send_msg(nmbs);
 8012dca:	68f8      	ldr	r0, [r7, #12]
 8012dcc:	f7ff fe98 	bl	8012b00 <send_msg>
 8012dd0:	4603      	mov	r3, r0
 8012dd2:	75fb      	strb	r3, [r7, #23]
    if (err != NMBS_ERROR_NONE)
 8012dd4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	d002      	beq.n	8012de2 <read_registers+0x7c>
        return err;
 8012ddc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012de0:	e006      	b.n	8012df0 <read_registers+0x8a>

    return recv_read_registers_res(nmbs, quantity, registers);
 8012de2:	88fb      	ldrh	r3, [r7, #6]
 8012de4:	6a3a      	ldr	r2, [r7, #32]
 8012de6:	4619      	mov	r1, r3
 8012de8:	68f8      	ldr	r0, [r7, #12]
 8012dea:	f7ff ff40 	bl	8012c6e <recv_read_registers_res>
 8012dee:	4603      	mov	r3, r0
}
 8012df0:	4618      	mov	r0, r3
 8012df2:	3718      	adds	r7, #24
 8012df4:	46bd      	mov	sp, r7
 8012df6:	bd80      	pop	{r7, pc}

08012df8 <nmbs_read_holding_registers>:


nmbs_error nmbs_read_holding_registers(nmbs_t* nmbs, uint16_t address, uint16_t quantity, uint16_t* registers_out) {
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b086      	sub	sp, #24
 8012dfc:	af02      	add	r7, sp, #8
 8012dfe:	60f8      	str	r0, [r7, #12]
 8012e00:	607b      	str	r3, [r7, #4]
 8012e02:	460b      	mov	r3, r1
 8012e04:	817b      	strh	r3, [r7, #10]
 8012e06:	4613      	mov	r3, r2
 8012e08:	813b      	strh	r3, [r7, #8]
    return read_registers(nmbs, 3, address, quantity, registers_out);
 8012e0a:	8939      	ldrh	r1, [r7, #8]
 8012e0c:	897a      	ldrh	r2, [r7, #10]
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	9300      	str	r3, [sp, #0]
 8012e12:	460b      	mov	r3, r1
 8012e14:	2103      	movs	r1, #3
 8012e16:	68f8      	ldr	r0, [r7, #12]
 8012e18:	f7ff ffa5 	bl	8012d66 <read_registers>
 8012e1c:	4603      	mov	r3, r0
}
 8012e1e:	4618      	mov	r0, r3
 8012e20:	3710      	adds	r7, #16
 8012e22:	46bd      	mov	sp, r7
 8012e24:	bd80      	pop	{r7, pc}
	...

08012e28 <lgc_module_input_init>:
static void lgc_btns_task_entry(void *param);

/*public function*/

error_t lgc_module_input_init(lgc_module_input_callback_cb_t callback)
{
 8012e28:	b590      	push	{r4, r7, lr}
 8012e2a:	b089      	sub	sp, #36	@ 0x24
 8012e2c:	af02      	add	r7, sp, #8
 8012e2e:	6078      	str	r0, [r7, #4]
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8012e30:	4b17      	ldr	r3, [pc, #92]	@ (8012e90 <lgc_module_input_init+0x68>)
 8012e32:	f107 0408 	add.w	r4, r7, #8
 8012e36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8012e38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    if (callback == NULL)
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	2b00      	cmp	r3, #0
 8012e40:	d101      	bne.n	8012e46 <lgc_module_input_init+0x1e>
    {
        return ERROR_INVALID_PARAMETER;
 8012e42:	2302      	movs	r3, #2
 8012e44:	e01f      	b.n	8012e86 <lgc_module_input_init+0x5e>
    }
    /*register callbacks*/
    lgc_module_input_callback = callback;
 8012e46:	4a13      	ldr	r2, [pc, #76]	@ (8012e94 <lgc_module_input_init+0x6c>)
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	6013      	str	r3, [r2, #0]
    /*init lwbtn*/
    lwbtn_init(inputs, LGC_INPUT_MAX, lwbtn_get_state, lwbtn_evt);
 8012e4c:	4b12      	ldr	r3, [pc, #72]	@ (8012e98 <lgc_module_input_init+0x70>)
 8012e4e:	9300      	str	r3, [sp, #0]
 8012e50:	4b12      	ldr	r3, [pc, #72]	@ (8012e9c <lgc_module_input_init+0x74>)
 8012e52:	2204      	movs	r2, #4
 8012e54:	4912      	ldr	r1, [pc, #72]	@ (8012ea0 <lgc_module_input_init+0x78>)
 8012e56:	2000      	movs	r0, #0
 8012e58:	f7ff fa60 	bl	801231c <lwbtn_init_ex>


    /*create task*/
    params.priority = LGC_INPUT_TASK_PRI;
 8012e5c:	2309      	movs	r3, #9
 8012e5e:	617b      	str	r3, [r7, #20]
    params.stackSize = LGC_INPUT_TASK_STACK;
 8012e60:	2380      	movs	r3, #128	@ 0x80
 8012e62:	613b      	str	r3, [r7, #16]
    lgc_btns_task = osCreateTask("LGC BTN", lgc_btns_task_entry, NULL, &params);
 8012e64:	f107 0308 	add.w	r3, r7, #8
 8012e68:	2200      	movs	r2, #0
 8012e6a:	490e      	ldr	r1, [pc, #56]	@ (8012ea4 <lgc_module_input_init+0x7c>)
 8012e6c:	480e      	ldr	r0, [pc, #56]	@ (8012ea8 <lgc_module_input_init+0x80>)
 8012e6e:	f000 fc17 	bl	80136a0 <osCreateTask>
 8012e72:	4603      	mov	r3, r0
 8012e74:	4a0d      	ldr	r2, [pc, #52]	@ (8012eac <lgc_module_input_init+0x84>)
 8012e76:	6013      	str	r3, [r2, #0]

    if (lgc_btns_task == NULL)
 8012e78:	4b0c      	ldr	r3, [pc, #48]	@ (8012eac <lgc_module_input_init+0x84>)
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	d101      	bne.n	8012e84 <lgc_module_input_init+0x5c>
    {
        return ERROR_FAILURE;
 8012e80:	2301      	movs	r3, #1
 8012e82:	e000      	b.n	8012e86 <lgc_module_input_init+0x5e>
    }
    return NO_ERROR;
 8012e84:	2300      	movs	r3, #0
}
 8012e86:	4618      	mov	r0, r3
 8012e88:	371c      	adds	r7, #28
 8012e8a:	46bd      	mov	sp, r7
 8012e8c:	bd90      	pop	{r4, r7, pc}
 8012e8e:	bf00      	nop
 8012e90:	08013cc8 	.word	0x08013cc8
 8012e94:	2001265c 	.word	0x2001265c
 8012e98:	08012f49 	.word	0x08012f49
 8012e9c:	08012eb1 	.word	0x08012eb1
 8012ea0:	2000007c 	.word	0x2000007c
 8012ea4:	08012f81 	.word	0x08012f81
 8012ea8:	08013c58 	.word	0x08013c58
 8012eac:	20012660 	.word	0x20012660

08012eb0 <lwbtn_get_state>:

/*private function*/
static uint8_t lwbtn_get_state(struct lwbtn *lwobj, struct lwbtn_btn *btn)
{
 8012eb0:	b580      	push	{r7, lr}
 8012eb2:	b084      	sub	sp, #16
 8012eb4:	af00      	add	r7, sp, #0
 8012eb6:	6078      	str	r0, [r7, #4]
 8012eb8:	6039      	str	r1, [r7, #0]
    uint8_t state = 0;
 8012eba:	2300      	movs	r3, #0
 8012ebc:	73fb      	strb	r3, [r7, #15]
    uint32_t di = *((uint32_t *)btn->arg);
 8012ebe:	683b      	ldr	r3, [r7, #0]
 8012ec0:	69db      	ldr	r3, [r3, #28]
 8012ec2:	681b      	ldr	r3, [r3, #0]
 8012ec4:	60bb      	str	r3, [r7, #8]
    static uint32_t ticks = 0;

    /*initial ticks*/
    if ((HAL_GetTick() - ticks) < 1000)
 8012ec6:	f7ee fb13 	bl	80014f0 <HAL_GetTick>
 8012eca:	4602      	mov	r2, r0
 8012ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8012f40 <lwbtn_get_state+0x90>)
 8012ece:	681b      	ldr	r3, [r3, #0]
 8012ed0:	1ad3      	subs	r3, r2, r3
 8012ed2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012ed6:	d201      	bcs.n	8012edc <lwbtn_get_state+0x2c>
    {
        return 0;
 8012ed8:	2300      	movs	r3, #0
 8012eda:	e02d      	b.n	8012f38 <lwbtn_get_state+0x88>
    }
    // read input state
    switch (di)
 8012edc:	68bb      	ldr	r3, [r7, #8]
 8012ede:	2b03      	cmp	r3, #3
 8012ee0:	d826      	bhi.n	8012f30 <lwbtn_get_state+0x80>
 8012ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8012ee8 <lwbtn_get_state+0x38>)
 8012ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ee8:	08012ef9 	.word	0x08012ef9
 8012eec:	08012f07 	.word	0x08012f07
 8012ef0:	08012f15 	.word	0x08012f15
 8012ef4:	08012f23 	.word	0x08012f23
    {
    case LGC_DI_START_STOP:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_2_GPIO_Port, DI_2_Pin);
 8012ef8:	2101      	movs	r1, #1
 8012efa:	4812      	ldr	r0, [pc, #72]	@ (8012f44 <lwbtn_get_state+0x94>)
 8012efc:	f7ef f9a0 	bl	8002240 <HAL_GPIO_ReadPin>
 8012f00:	4603      	mov	r3, r0
 8012f02:	73fb      	strb	r3, [r7, #15]
        break;
 8012f04:	e017      	b.n	8012f36 <lwbtn_get_state+0x86>
    case LGC_DI_GUARD:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_3_GPIO_Port, DI_3_Pin);
 8012f06:	2102      	movs	r1, #2
 8012f08:	480e      	ldr	r0, [pc, #56]	@ (8012f44 <lwbtn_get_state+0x94>)
 8012f0a:	f7ef f999 	bl	8002240 <HAL_GPIO_ReadPin>
 8012f0e:	4603      	mov	r3, r0
 8012f10:	73fb      	strb	r3, [r7, #15]
        break;
 8012f12:	e010      	b.n	8012f36 <lwbtn_get_state+0x86>
    case LGC_DI_SPEEDS:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_4_GPIO_Port, DI_4_Pin);
 8012f14:	2104      	movs	r1, #4
 8012f16:	480b      	ldr	r0, [pc, #44]	@ (8012f44 <lwbtn_get_state+0x94>)
 8012f18:	f7ef f992 	bl	8002240 <HAL_GPIO_ReadPin>
 8012f1c:	4603      	mov	r3, r0
 8012f1e:	73fb      	strb	r3, [r7, #15]
        break;
 8012f20:	e009      	b.n	8012f36 <lwbtn_get_state+0x86>
    case LGC_DI_FEEDBACK:
        // read hardware input
        state = HAL_GPIO_ReadPin(DI_5_GPIO_Port, DI_5_Pin);
 8012f22:	2108      	movs	r1, #8
 8012f24:	4807      	ldr	r0, [pc, #28]	@ (8012f44 <lwbtn_get_state+0x94>)
 8012f26:	f7ef f98b 	bl	8002240 <HAL_GPIO_ReadPin>
 8012f2a:	4603      	mov	r3, r0
 8012f2c:	73fb      	strb	r3, [r7, #15]
        break;
 8012f2e:	e002      	b.n	8012f36 <lwbtn_get_state+0x86>
    default:
        state = 0;
 8012f30:	2300      	movs	r3, #0
 8012f32:	73fb      	strb	r3, [r7, #15]
        break;
 8012f34:	bf00      	nop
    }
    return state;
 8012f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f38:	4618      	mov	r0, r3
 8012f3a:	3710      	adds	r7, #16
 8012f3c:	46bd      	mov	sp, r7
 8012f3e:	bd80      	pop	{r7, pc}
 8012f40:	20012664 	.word	0x20012664
 8012f44:	40020800 	.word	0x40020800

08012f48 <lwbtn_evt>:
static void lwbtn_evt(struct lwbtn *lwobj, struct lwbtn_btn *btn, lwbtn_evt_t evt)
{
 8012f48:	b580      	push	{r7, lr}
 8012f4a:	b086      	sub	sp, #24
 8012f4c:	af00      	add	r7, sp, #0
 8012f4e:	60f8      	str	r0, [r7, #12]
 8012f50:	60b9      	str	r1, [r7, #8]
 8012f52:	4613      	mov	r3, r2
 8012f54:	71fb      	strb	r3, [r7, #7]
    uint32_t di = *((uint32_t *)btn->arg);
 8012f56:	68bb      	ldr	r3, [r7, #8]
 8012f58:	69db      	ldr	r3, [r3, #28]
 8012f5a:	681b      	ldr	r3, [r3, #0]
 8012f5c:	617b      	str	r3, [r7, #20]
    if (lgc_module_input_callback != NULL)
 8012f5e:	4b07      	ldr	r3, [pc, #28]	@ (8012f7c <lwbtn_evt+0x34>)
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	d006      	beq.n	8012f74 <lwbtn_evt+0x2c>
    {
        // run callback
        lgc_module_input_callback(di, evt);
 8012f66:	4b05      	ldr	r3, [pc, #20]	@ (8012f7c <lwbtn_evt+0x34>)
 8012f68:	681b      	ldr	r3, [r3, #0]
 8012f6a:	697a      	ldr	r2, [r7, #20]
 8012f6c:	b2d2      	uxtb	r2, r2
 8012f6e:	79f9      	ldrb	r1, [r7, #7]
 8012f70:	4610      	mov	r0, r2
 8012f72:	4798      	blx	r3
    }
}
 8012f74:	bf00      	nop
 8012f76:	3718      	adds	r7, #24
 8012f78:	46bd      	mov	sp, r7
 8012f7a:	bd80      	pop	{r7, pc}
 8012f7c:	2001265c 	.word	0x2001265c

08012f80 <lgc_btns_task_entry>:

static void lgc_btns_task_entry(void *param)
{
 8012f80:	b580      	push	{r7, lr}
 8012f82:	b082      	sub	sp, #8
 8012f84:	af00      	add	r7, sp, #0
 8012f86:	6078      	str	r0, [r7, #4]

    for (;;)
    {
        // process buttons
        lwbtn_process(HAL_GetTick());
 8012f88:	f7ee fab2 	bl	80014f0 <HAL_GetTick>
 8012f8c:	4603      	mov	r3, r0
 8012f8e:	4619      	mov	r1, r3
 8012f90:	2000      	movs	r0, #0
 8012f92:	f7ff fa03 	bl	801239c <lwbtn_process_ex>
        // delay
        osDelayTask(20);
 8012f96:	2014      	movs	r0, #20
 8012f98:	f000 fbe2 	bl	8013760 <osDelayTask>
        lwbtn_process(HAL_GetTick());
 8012f9c:	bf00      	nop
 8012f9e:	e7f3      	b.n	8012f88 <lgc_btns_task_entry+0x8>

08012fa0 <lgc_module_encoder_init>:
#include "lgc_module_encoder.h"

static lgc_module_encoder_callback_cb_t lgc_module_encoder_callback = NULL;

error_t lgc_module_encoder_init(lgc_module_encoder_callback_cb_t callback)
{
 8012fa0:	b480      	push	{r7}
 8012fa2:	b083      	sub	sp, #12
 8012fa4:	af00      	add	r7, sp, #0
 8012fa6:	6078      	str	r0, [r7, #4]
    if (callback == NULL)
 8012fa8:	687b      	ldr	r3, [r7, #4]
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d101      	bne.n	8012fb2 <lgc_module_encoder_init+0x12>
    {
        return ERROR_INVALID_PARAMETER;
 8012fae:	2302      	movs	r3, #2
 8012fb0:	e003      	b.n	8012fba <lgc_module_encoder_init+0x1a>
    }

    /*register callbacks*/
    lgc_module_encoder_callback = callback;
 8012fb2:	4a05      	ldr	r2, [pc, #20]	@ (8012fc8 <lgc_module_encoder_init+0x28>)
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	6013      	str	r3, [r2, #0]

    return NO_ERROR;
 8012fb8:	2300      	movs	r3, #0
}
 8012fba:	4618      	mov	r0, r3
 8012fbc:	370c      	adds	r7, #12
 8012fbe:	46bd      	mov	sp, r7
 8012fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fc4:	4770      	bx	lr
 8012fc6:	bf00      	nop
 8012fc8:	20012668 	.word	0x20012668

08012fcc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8012fcc:	b580      	push	{r7, lr}
 8012fce:	b082      	sub	sp, #8
 8012fd0:	af00      	add	r7, sp, #0
 8012fd2:	4603      	mov	r3, r0
 8012fd4:	80fb      	strh	r3, [r7, #6]
    if (lgc_module_encoder_callback != NULL)
 8012fd6:	4b05      	ldr	r3, [pc, #20]	@ (8012fec <HAL_GPIO_EXTI_Callback+0x20>)
 8012fd8:	681b      	ldr	r3, [r3, #0]
 8012fda:	2b00      	cmp	r3, #0
 8012fdc:	d002      	beq.n	8012fe4 <HAL_GPIO_EXTI_Callback+0x18>
    {
        // run callback
        lgc_module_encoder_callback();
 8012fde:	4b03      	ldr	r3, [pc, #12]	@ (8012fec <HAL_GPIO_EXTI_Callback+0x20>)
 8012fe0:	681b      	ldr	r3, [r3, #0]
 8012fe2:	4798      	blx	r3
    }
}
 8012fe4:	bf00      	nop
 8012fe6:	3708      	adds	r7, #8
 8012fe8:	46bd      	mov	sp, r7
 8012fea:	bd80      	pop	{r7, pc}
 8012fec:	20012668 	.word	0x20012668

08012ff0 <lgc_interface_modbus_init>:
static int32_t lgc_modbus_uart_read(uint8_t *buffer, uint16_t count, int32_t timeout, void *args);
static int32_t lgc_modbus_uart_write(const uint8_t *buffer, uint16_t count, int32_t timeout, void *args);

/*public function definitions*/
error_t lgc_interface_modbus_init(void)
{
 8012ff0:	b580      	push	{r7, lr}
 8012ff2:	b082      	sub	sp, #8
 8012ff4:	af00      	add	r7, sp, #0
	error_t err = NO_ERROR;
 8012ff6:	2300      	movs	r3, #0
 8012ff8:	80fb      	strh	r3, [r7, #6]

	nmbs_platform_conf_create(&platform_conf);
 8012ffa:	4819      	ldr	r0, [pc, #100]	@ (8013060 <lgc_interface_modbus_init+0x70>)
 8012ffc:	f7ff fbe2 	bl	80127c4 <nmbs_platform_conf_create>
	platform_conf.transport = NMBS_TRANSPORT_RTU;
 8013000:	4b17      	ldr	r3, [pc, #92]	@ (8013060 <lgc_interface_modbus_init+0x70>)
 8013002:	2201      	movs	r2, #1
 8013004:	701a      	strb	r2, [r3, #0]
	platform_conf.read = lgc_modbus_uart_read;
 8013006:	4b16      	ldr	r3, [pc, #88]	@ (8013060 <lgc_interface_modbus_init+0x70>)
 8013008:	4a16      	ldr	r2, [pc, #88]	@ (8013064 <lgc_interface_modbus_init+0x74>)
 801300a:	605a      	str	r2, [r3, #4]
	platform_conf.write = lgc_modbus_uart_write;
 801300c:	4b14      	ldr	r3, [pc, #80]	@ (8013060 <lgc_interface_modbus_init+0x70>)
 801300e:	4a16      	ldr	r2, [pc, #88]	@ (8013068 <lgc_interface_modbus_init+0x78>)
 8013010:	609a      	str	r2, [r3, #8]
	platform_conf.arg = NULL;
 8013012:	4b13      	ldr	r3, [pc, #76]	@ (8013060 <lgc_interface_modbus_init+0x70>)
 8013014:	2200      	movs	r2, #0
 8013016:	611a      	str	r2, [r3, #16]

	err = nmbs_client_create(&nmbs, &platform_conf);
 8013018:	4911      	ldr	r1, [pc, #68]	@ (8013060 <lgc_interface_modbus_init+0x70>)
 801301a:	4814      	ldr	r0, [pc, #80]	@ (801306c <lgc_interface_modbus_init+0x7c>)
 801301c:	f7ff fe95 	bl	8012d4a <nmbs_client_create>
 8013020:	4603      	mov	r3, r0
 8013022:	80fb      	strh	r3, [r7, #6]

	nmbs_set_destination_rtu_address(&nmbs, 1); // Set Modbus slave address
 8013024:	2101      	movs	r1, #1
 8013026:	4811      	ldr	r0, [pc, #68]	@ (801306c <lgc_interface_modbus_init+0x7c>)
 8013028:	f7ff fbe4 	bl	80127f4 <nmbs_set_destination_rtu_address>

	//set timeout
	nmbs_set_byte_timeout(&nmbs, NMBS_WRITE_TIMEOUT);
 801302c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8013030:	480e      	ldr	r0, [pc, #56]	@ (801306c <lgc_interface_modbus_init+0x7c>)
 8013032:	f7ff fbb8 	bl	80127a6 <nmbs_set_byte_timeout>
	nmbs_set_read_timeout(&nmbs, NMBS_READ_TIMEOUT);
 8013036:	2164      	movs	r1, #100	@ 0x64
 8013038:	480c      	ldr	r0, [pc, #48]	@ (801306c <lgc_interface_modbus_init+0x7c>)
 801303a:	f7ff fba5 	bl	8012788 <nmbs_set_read_timeout>

	nmbs_set_byte_timeout(&nmbs, NMBS_READ_TIMEOUT);
 801303e:	2164      	movs	r1, #100	@ 0x64
 8013040:	480a      	ldr	r0, [pc, #40]	@ (801306c <lgc_interface_modbus_init+0x7c>)
 8013042:	f7ff fbb0 	bl	80127a6 <nmbs_set_byte_timeout>


	/*init modbus mutex*/
	if(osCreateMutex(&mutex) != TRUE)
 8013046:	480a      	ldr	r0, [pc, #40]	@ (8013070 <lgc_interface_modbus_init+0x80>)
 8013048:	f000 fbee 	bl	8013828 <osCreateMutex>
 801304c:	4603      	mov	r3, r0
 801304e:	2b01      	cmp	r3, #1
 8013050:	d001      	beq.n	8013056 <lgc_interface_modbus_init+0x66>
	{
		return ERROR_FAILURE;
 8013052:	2301      	movs	r3, #1
 8013054:	e000      	b.n	8013058 <lgc_interface_modbus_init+0x68>
	}
	return err;
 8013056:	88fb      	ldrh	r3, [r7, #6]
}
 8013058:	4618      	mov	r0, r3
 801305a:	3708      	adds	r7, #8
 801305c:	46bd      	mov	sp, r7
 801305e:	bd80      	pop	{r7, pc}
 8013060:	2001266c 	.word	0x2001266c
 8013064:	08013075 	.word	0x08013075
 8013068:	080130b9 	.word	0x080130b9
 801306c:	20012684 	.word	0x20012684
 8013070:	200127f0 	.word	0x200127f0

08013074 <lgc_modbus_uart_read>:
/*private function definition*/
static int32_t lgc_modbus_uart_read(uint8_t *buffer, uint16_t count, int32_t timeout, void *args)
{
 8013074:	b580      	push	{r7, lr}
 8013076:	b084      	sub	sp, #16
 8013078:	af00      	add	r7, sp, #0
 801307a:	60f8      	str	r0, [r7, #12]
 801307c:	607a      	str	r2, [r7, #4]
 801307e:	603b      	str	r3, [r7, #0]
 8013080:	460b      	mov	r3, r1
 8013082:	817b      	strh	r3, [r7, #10]
	//Set dir
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_RESET);
 8013084:	2200      	movs	r2, #0
 8013086:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 801308a:	4809      	ldr	r0, [pc, #36]	@ (80130b0 <lgc_modbus_uart_read+0x3c>)
 801308c:	f7ef f8f0 	bl	8002270 <HAL_GPIO_WritePin>
	//read
	if (HAL_UART_Receive(&huart3, buffer, count, timeout) == HAL_OK)
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	897a      	ldrh	r2, [r7, #10]
 8013094:	68f9      	ldr	r1, [r7, #12]
 8013096:	4807      	ldr	r0, [pc, #28]	@ (80130b4 <lgc_modbus_uart_read+0x40>)
 8013098:	f7f3 fac5 	bl	8006626 <HAL_UART_Receive>
 801309c:	4603      	mov	r3, r0
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d101      	bne.n	80130a6 <lgc_modbus_uart_read+0x32>
	{
		return (int32_t)count;
 80130a2:	897b      	ldrh	r3, [r7, #10]
 80130a4:	e000      	b.n	80130a8 <lgc_modbus_uart_read+0x34>
	}

	return 0;
 80130a6:	2300      	movs	r3, #0
}
 80130a8:	4618      	mov	r0, r3
 80130aa:	3710      	adds	r7, #16
 80130ac:	46bd      	mov	sp, r7
 80130ae:	bd80      	pop	{r7, pc}
 80130b0:	40020400 	.word	0x40020400
 80130b4:	20011330 	.word	0x20011330

080130b8 <lgc_modbus_uart_write>:

static int32_t lgc_modbus_uart_write(const uint8_t *buffer, uint16_t count, int32_t timeout, void *args)
{
 80130b8:	b580      	push	{r7, lr}
 80130ba:	b084      	sub	sp, #16
 80130bc:	af00      	add	r7, sp, #0
 80130be:	60f8      	str	r0, [r7, #12]
 80130c0:	607a      	str	r2, [r7, #4]
 80130c2:	603b      	str	r3, [r7, #0]
 80130c4:	460b      	mov	r3, r1
 80130c6:	817b      	strh	r3, [r7, #10]
	//Set dir
	HAL_GPIO_WritePin(DIR_SENSORES_GPIO_Port, DIR_SENSORES_Pin, GPIO_PIN_SET);
 80130c8:	2201      	movs	r2, #1
 80130ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80130ce:	4809      	ldr	r0, [pc, #36]	@ (80130f4 <lgc_modbus_uart_write+0x3c>)
 80130d0:	f7ef f8ce 	bl	8002270 <HAL_GPIO_WritePin>
	//write
	if (HAL_UART_Transmit(&huart3, buffer, count, timeout) == HAL_OK)
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	897a      	ldrh	r2, [r7, #10]
 80130d8:	68f9      	ldr	r1, [r7, #12]
 80130da:	4807      	ldr	r0, [pc, #28]	@ (80130f8 <lgc_modbus_uart_write+0x40>)
 80130dc:	f7f3 fa18 	bl	8006510 <HAL_UART_Transmit>
 80130e0:	4603      	mov	r3, r0
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d101      	bne.n	80130ea <lgc_modbus_uart_write+0x32>
	{
		return (int32_t)count;
 80130e6:	897b      	ldrh	r3, [r7, #10]
 80130e8:	e000      	b.n	80130ec <lgc_modbus_uart_write+0x34>
	}

	return 0;
 80130ea:	2300      	movs	r3, #0
}
 80130ec:	4618      	mov	r0, r3
 80130ee:	3710      	adds	r7, #16
 80130f0:	46bd      	mov	sp, r7
 80130f2:	bd80      	pop	{r7, pc}
 80130f4:	40020400 	.word	0x40020400
 80130f8:	20011330 	.word	0x20011330

080130fc <lgc_modbus_read_holding_regs>:


//public functions
error_t lgc_modbus_read_holding_regs(uint8_t dev, uint16_t address, uint16_t *regs, size_t len)
{
 80130fc:	b580      	push	{r7, lr}
 80130fe:	b086      	sub	sp, #24
 8013100:	af00      	add	r7, sp, #0
 8013102:	60ba      	str	r2, [r7, #8]
 8013104:	607b      	str	r3, [r7, #4]
 8013106:	4603      	mov	r3, r0
 8013108:	73fb      	strb	r3, [r7, #15]
 801310a:	460b      	mov	r3, r1
 801310c:	81bb      	strh	r3, [r7, #12]
	osAcquireMutex(&mutex);
 801310e:	480c      	ldr	r0, [pc, #48]	@ (8013140 <lgc_modbus_read_holding_regs+0x44>)
 8013110:	f000 fba2 	bl	8013858 <osAcquireMutex>

	nmbs_set_destination_rtu_address(&nmbs, dev);
 8013114:	7bfb      	ldrb	r3, [r7, #15]
 8013116:	4619      	mov	r1, r3
 8013118:	480a      	ldr	r0, [pc, #40]	@ (8013144 <lgc_modbus_read_holding_regs+0x48>)
 801311a:	f7ff fb6b 	bl	80127f4 <nmbs_set_destination_rtu_address>

	error_t err = nmbs_read_holding_registers(&nmbs, address, len, regs);
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	b29a      	uxth	r2, r3
 8013122:	89b9      	ldrh	r1, [r7, #12]
 8013124:	68bb      	ldr	r3, [r7, #8]
 8013126:	4807      	ldr	r0, [pc, #28]	@ (8013144 <lgc_modbus_read_holding_regs+0x48>)
 8013128:	f7ff fe66 	bl	8012df8 <nmbs_read_holding_registers>
 801312c:	4603      	mov	r3, r0
 801312e:	82fb      	strh	r3, [r7, #22]

	osReleaseMutex(&mutex);
 8013130:	4803      	ldr	r0, [pc, #12]	@ (8013140 <lgc_modbus_read_holding_regs+0x44>)
 8013132:	f000 fb9e 	bl	8013872 <osReleaseMutex>

	return err;
 8013136:	8afb      	ldrh	r3, [r7, #22]
}
 8013138:	4618      	mov	r0, r3
 801313a:	3718      	adds	r7, #24
 801313c:	46bd      	mov	sp, r7
 801313e:	bd80      	pop	{r7, pc}
 8013140:	200127f0 	.word	0x200127f0
 8013144:	20012684 	.word	0x20012684

08013148 <esc_pos_init>:
static uint8_t send_command(esc_pos_printer_t *printer, const uint8_t *data, uint16_t len);
/* Public Functions Implementation */

void esc_pos_init(esc_pos_printer_t *printer, printer_write_fn write_fn,
                 printer_delay_fn delay_fn, printer_width_t printer_type)
{
 8013148:	b580      	push	{r7, lr}
 801314a:	b084      	sub	sp, #16
 801314c:	af00      	add	r7, sp, #0
 801314e:	60f8      	str	r0, [r7, #12]
 8013150:	60b9      	str	r1, [r7, #8]
 8013152:	607a      	str	r2, [r7, #4]
 8013154:	70fb      	strb	r3, [r7, #3]
    if (printer && write_fn) {
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d047      	beq.n	80131ec <esc_pos_init+0xa4>
 801315c:	68bb      	ldr	r3, [r7, #8]
 801315e:	2b00      	cmp	r3, #0
 8013160:	d044      	beq.n	80131ec <esc_pos_init+0xa4>
        printer->write_fn = write_fn;
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	68ba      	ldr	r2, [r7, #8]
 8013166:	601a      	str	r2, [r3, #0]
        printer->delay_fn = delay_fn;
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	687a      	ldr	r2, [r7, #4]
 801316c:	605a      	str	r2, [r3, #4]
        printer->printer_type = printer_type;
 801316e:	68fb      	ldr	r3, [r7, #12]
 8013170:	78fa      	ldrb	r2, [r7, #3]
 8013172:	739a      	strb	r2, [r3, #14]

        // Configurar segn tipo de impresora
        switch (printer_type) {
 8013174:	78fb      	ldrb	r3, [r7, #3]
 8013176:	2b02      	cmp	r3, #2
 8013178:	d016      	beq.n	80131a8 <esc_pos_init+0x60>
 801317a:	2b02      	cmp	r3, #2
 801317c:	dc1c      	bgt.n	80131b8 <esc_pos_init+0x70>
 801317e:	2b00      	cmp	r3, #0
 8013180:	d002      	beq.n	8013188 <esc_pos_init+0x40>
 8013182:	2b01      	cmp	r3, #1
 8013184:	d008      	beq.n	8013198 <esc_pos_init+0x50>
 8013186:	e017      	b.n	80131b8 <esc_pos_init+0x70>
            case PRINTER_57MM:
                printer->dots_width = 384;
 8013188:	68fb      	ldr	r3, [r7, #12]
 801318a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 801318e:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 32;
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	2220      	movs	r2, #32
 8013194:	725a      	strb	r2, [r3, #9]
                break;
 8013196:	e017      	b.n	80131c8 <esc_pos_init+0x80>
            case PRINTER_80MM:
                printer->dots_width = 576;
 8013198:	68fb      	ldr	r3, [r7, #12]
 801319a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 801319e:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 48;
 80131a0:	68fb      	ldr	r3, [r7, #12]
 80131a2:	2230      	movs	r2, #48	@ 0x30
 80131a4:	725a      	strb	r2, [r3, #9]
                break;
 80131a6:	e00f      	b.n	80131c8 <esc_pos_init+0x80>
            case PRINTER_112MM:
                printer->dots_width = 832;
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	f44f 7250 	mov.w	r2, #832	@ 0x340
 80131ae:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 64;
 80131b0:	68fb      	ldr	r3, [r7, #12]
 80131b2:	2240      	movs	r2, #64	@ 0x40
 80131b4:	725a      	strb	r2, [r3, #9]
                break;
 80131b6:	e007      	b.n	80131c8 <esc_pos_init+0x80>
            default:
                printer->dots_width = 384;
 80131b8:	68fb      	ldr	r3, [r7, #12]
 80131ba:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80131be:	821a      	strh	r2, [r3, #16]
                printer->status.max_column = 32;
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	2220      	movs	r2, #32
 80131c4:	725a      	strb	r2, [r3, #9]
                break;
 80131c6:	bf00      	nop
        }

        // Inicializar resto de parmetros
        printer->status.column = 0;
 80131c8:	68fb      	ldr	r3, [r7, #12]
 80131ca:	2200      	movs	r2, #0
 80131cc:	721a      	strb	r2, [r3, #8]
        printer->status.char_height = 24;
 80131ce:	68fb      	ldr	r3, [r7, #12]
 80131d0:	2218      	movs	r2, #24
 80131d2:	729a      	strb	r2, [r3, #10]
        printer->status.line_spacing = 6;
 80131d4:	68fb      	ldr	r3, [r7, #12]
 80131d6:	2206      	movs	r2, #6
 80131d8:	72da      	strb	r2, [r3, #11]
        printer->status.barcode_height = 50;
 80131da:	68fb      	ldr	r3, [r7, #12]
 80131dc:	2232      	movs	r2, #50	@ 0x32
 80131de:	731a      	strb	r2, [r3, #12]
        printer->status.is_online = true;
 80131e0:	68fb      	ldr	r3, [r7, #12]
 80131e2:	2201      	movs	r2, #1
 80131e4:	735a      	strb	r2, [r3, #13]

        // Resetear impresora a estado conocido
        esc_pos_reset(printer);
 80131e6:	68f8      	ldr	r0, [r7, #12]
 80131e8:	f000 f823 	bl	8013232 <esc_pos_reset>
    }
}
 80131ec:	bf00      	nop
 80131ee:	3710      	adds	r7, #16
 80131f0:	46bd      	mov	sp, r7
 80131f2:	bd80      	pop	{r7, pc}

080131f4 <send_command>:

static uint8_t send_command(esc_pos_printer_t *printer, const uint8_t *data, uint16_t len)
{
 80131f4:	b580      	push	{r7, lr}
 80131f6:	b084      	sub	sp, #16
 80131f8:	af00      	add	r7, sp, #0
 80131fa:	60f8      	str	r0, [r7, #12]
 80131fc:	60b9      	str	r1, [r7, #8]
 80131fe:	4613      	mov	r3, r2
 8013200:	80fb      	strh	r3, [r7, #6]
    if (printer && printer->write_fn && printer->status.is_online) {
 8013202:	68fb      	ldr	r3, [r7, #12]
 8013204:	2b00      	cmp	r3, #0
 8013206:	d00f      	beq.n	8013228 <send_command+0x34>
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	2b00      	cmp	r3, #0
 801320e:	d00b      	beq.n	8013228 <send_command+0x34>
 8013210:	68fb      	ldr	r3, [r7, #12]
 8013212:	7b5b      	ldrb	r3, [r3, #13]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d007      	beq.n	8013228 <send_command+0x34>
        return printer->write_fn((uint8_t*)data, len);
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	88fa      	ldrh	r2, [r7, #6]
 801321e:	4611      	mov	r1, r2
 8013220:	68b8      	ldr	r0, [r7, #8]
 8013222:	4798      	blx	r3
 8013224:	4603      	mov	r3, r0
 8013226:	e000      	b.n	801322a <send_command+0x36>
    }
    return 1; // Error
 8013228:	2301      	movs	r3, #1
}
 801322a:	4618      	mov	r0, r3
 801322c:	3710      	adds	r7, #16
 801322e:	46bd      	mov	sp, r7
 8013230:	bd80      	pop	{r7, pc}

08013232 <esc_pos_reset>:
    return status;
}


uint8_t esc_pos_reset(esc_pos_printer_t *printer)
{
 8013232:	b580      	push	{r7, lr}
 8013234:	b084      	sub	sp, #16
 8013236:	af00      	add	r7, sp, #0
 8013238:	6078      	str	r0, [r7, #4]
    uint8_t cmd[] = {ASCII_ESC, '@'};
 801323a:	f244 031b 	movw	r3, #16411	@ 0x401b
 801323e:	81bb      	strh	r3, [r7, #12]
    printer->status.column = 0;
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	2200      	movs	r2, #0
 8013244:	721a      	strb	r2, [r3, #8]
    return send_command(printer, cmd, sizeof(cmd));
 8013246:	f107 030c 	add.w	r3, r7, #12
 801324a:	2202      	movs	r2, #2
 801324c:	4619      	mov	r1, r3
 801324e:	6878      	ldr	r0, [r7, #4]
 8013250:	f7ff ffd0 	bl	80131f4 <send_command>
 8013254:	4603      	mov	r3, r0
}
 8013256:	4618      	mov	r0, r3
 8013258:	3710      	adds	r7, #16
 801325a:	46bd      	mov	sp, r7
 801325c:	bd80      	pop	{r7, pc}

0801325e <esc_pos_cut>:
    printer->status.column = 0;
    return send_command(printer, cmd, sizeof(cmd));
}

uint8_t esc_pos_cut(esc_pos_printer_t *printer, bool partial)
{
 801325e:	b580      	push	{r7, lr}
 8013260:	b084      	sub	sp, #16
 8013262:	af00      	add	r7, sp, #0
 8013264:	6078      	str	r0, [r7, #4]
 8013266:	460b      	mov	r3, r1
 8013268:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd[] = {ASCII_GS, 'V', partial ? 65 : 66, 0};
 801326a:	231d      	movs	r3, #29
 801326c:	733b      	strb	r3, [r7, #12]
 801326e:	2356      	movs	r3, #86	@ 0x56
 8013270:	737b      	strb	r3, [r7, #13]
 8013272:	78fb      	ldrb	r3, [r7, #3]
 8013274:	2b00      	cmp	r3, #0
 8013276:	d001      	beq.n	801327c <esc_pos_cut+0x1e>
 8013278:	2341      	movs	r3, #65	@ 0x41
 801327a:	e000      	b.n	801327e <esc_pos_cut+0x20>
 801327c:	2342      	movs	r3, #66	@ 0x42
 801327e:	73bb      	strb	r3, [r7, #14]
 8013280:	2300      	movs	r3, #0
 8013282:	73fb      	strb	r3, [r7, #15]
    return send_command(printer, cmd, sizeof(cmd));
 8013284:	f107 030c 	add.w	r3, r7, #12
 8013288:	2204      	movs	r2, #4
 801328a:	4619      	mov	r1, r3
 801328c:	6878      	ldr	r0, [r7, #4]
 801328e:	f7ff ffb1 	bl	80131f4 <send_command>
 8013292:	4603      	mov	r3, r0
}
 8013294:	4618      	mov	r0, r3
 8013296:	3710      	adds	r7, #16
 8013298:	46bd      	mov	sp, r7
 801329a:	bd80      	pop	{r7, pc}

0801329c <esc_pos_set_align>:
}

/* Text Formatting Functions */

uint8_t esc_pos_set_align(esc_pos_printer_t *printer, align_t align)
{
 801329c:	b580      	push	{r7, lr}
 801329e:	b084      	sub	sp, #16
 80132a0:	af00      	add	r7, sp, #0
 80132a2:	6078      	str	r0, [r7, #4]
 80132a4:	460b      	mov	r3, r1
 80132a6:	70fb      	strb	r3, [r7, #3]
    uint8_t cmd[] = {ASCII_ESC, 'a', (uint8_t)align};
 80132a8:	231b      	movs	r3, #27
 80132aa:	733b      	strb	r3, [r7, #12]
 80132ac:	2361      	movs	r3, #97	@ 0x61
 80132ae:	737b      	strb	r3, [r7, #13]
 80132b0:	78fb      	ldrb	r3, [r7, #3]
 80132b2:	73bb      	strb	r3, [r7, #14]
    return send_command(printer, cmd, sizeof(cmd));
 80132b4:	f107 030c 	add.w	r3, r7, #12
 80132b8:	2203      	movs	r2, #3
 80132ba:	4619      	mov	r1, r3
 80132bc:	6878      	ldr	r0, [r7, #4]
 80132be:	f7ff ff99 	bl	80131f4 <send_command>
 80132c2:	4603      	mov	r3, r0
}
 80132c4:	4618      	mov	r0, r3
 80132c6:	3710      	adds	r7, #16
 80132c8:	46bd      	mov	sp, r7
 80132ca:	bd80      	pop	{r7, pc}

080132cc <esc_pos_print_text>:
}

/* Utility Functions */

uint8_t esc_pos_print_text(esc_pos_printer_t *printer, const char *text)
{
 80132cc:	b580      	push	{r7, lr}
 80132ce:	b086      	sub	sp, #24
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	6078      	str	r0, [r7, #4]
 80132d4:	6039      	str	r1, [r7, #0]
    size_t len = strlen(text);
 80132d6:	6838      	ldr	r0, [r7, #0]
 80132d8:	f7ed f8be 	bl	8000458 <strlen>
 80132dc:	6138      	str	r0, [r7, #16]
    uint8_t status = send_command(printer, (uint8_t*)text, len);
 80132de:	693b      	ldr	r3, [r7, #16]
 80132e0:	b29b      	uxth	r3, r3
 80132e2:	461a      	mov	r2, r3
 80132e4:	6839      	ldr	r1, [r7, #0]
 80132e6:	6878      	ldr	r0, [r7, #4]
 80132e8:	f7ff ff84 	bl	80131f4 <send_command>
 80132ec:	4603      	mov	r3, r0
 80132ee:	73fb      	strb	r3, [r7, #15]

    // Update column position
    for (size_t i = 0; i < len; i++) {
 80132f0:	2300      	movs	r3, #0
 80132f2:	617b      	str	r3, [r7, #20]
 80132f4:	e031      	b.n	801335a <esc_pos_print_text+0x8e>
        if (text[i] == '\n' || text[i] == '\r') {
 80132f6:	683a      	ldr	r2, [r7, #0]
 80132f8:	697b      	ldr	r3, [r7, #20]
 80132fa:	4413      	add	r3, r2
 80132fc:	781b      	ldrb	r3, [r3, #0]
 80132fe:	2b0a      	cmp	r3, #10
 8013300:	d005      	beq.n	801330e <esc_pos_print_text+0x42>
 8013302:	683a      	ldr	r2, [r7, #0]
 8013304:	697b      	ldr	r3, [r7, #20]
 8013306:	4413      	add	r3, r2
 8013308:	781b      	ldrb	r3, [r3, #0]
 801330a:	2b0d      	cmp	r3, #13
 801330c:	d103      	bne.n	8013316 <esc_pos_print_text+0x4a>
            printer->status.column = 0;
 801330e:	687b      	ldr	r3, [r7, #4]
 8013310:	2200      	movs	r2, #0
 8013312:	721a      	strb	r2, [r3, #8]
 8013314:	e01e      	b.n	8013354 <esc_pos_print_text+0x88>
        } else if (text[i] == '\t') {
 8013316:	683a      	ldr	r2, [r7, #0]
 8013318:	697b      	ldr	r3, [r7, #20]
 801331a:	4413      	add	r3, r2
 801331c:	781b      	ldrb	r3, [r3, #0]
 801331e:	2b09      	cmp	r3, #9
 8013320:	d109      	bne.n	8013336 <esc_pos_print_text+0x6a>
            printer->status.column = (printer->status.column + 4) & 0xFC;
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	7a1b      	ldrb	r3, [r3, #8]
 8013326:	3304      	adds	r3, #4
 8013328:	b2db      	uxtb	r3, r3
 801332a:	f023 0303 	bic.w	r3, r3, #3
 801332e:	b2da      	uxtb	r2, r3
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	721a      	strb	r2, [r3, #8]
 8013334:	e00e      	b.n	8013354 <esc_pos_print_text+0x88>
        } else {
            printer->status.column++;
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	7a1b      	ldrb	r3, [r3, #8]
 801333a:	3301      	adds	r3, #1
 801333c:	b2da      	uxtb	r2, r3
 801333e:	687b      	ldr	r3, [r7, #4]
 8013340:	721a      	strb	r2, [r3, #8]
            if (printer->status.column >= printer->status.max_column) {
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	7a1a      	ldrb	r2, [r3, #8]
 8013346:	687b      	ldr	r3, [r7, #4]
 8013348:	7a5b      	ldrb	r3, [r3, #9]
 801334a:	429a      	cmp	r2, r3
 801334c:	d302      	bcc.n	8013354 <esc_pos_print_text+0x88>
                printer->status.column = 0;
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	2200      	movs	r2, #0
 8013352:	721a      	strb	r2, [r3, #8]
    for (size_t i = 0; i < len; i++) {
 8013354:	697b      	ldr	r3, [r7, #20]
 8013356:	3301      	adds	r3, #1
 8013358:	617b      	str	r3, [r7, #20]
 801335a:	697a      	ldr	r2, [r7, #20]
 801335c:	693b      	ldr	r3, [r7, #16]
 801335e:	429a      	cmp	r2, r3
 8013360:	d3c9      	bcc.n	80132f6 <esc_pos_print_text+0x2a>
            }
        }
    }

    return status;
 8013362:	7bfb      	ldrb	r3, [r7, #15]
}
 8013364:	4618      	mov	r0, r3
 8013366:	3718      	adds	r7, #24
 8013368:	46bd      	mov	sp, r7
 801336a:	bd80      	pop	{r7, pc}

0801336c <lgc_interface_printer_init>:
//-------------------------------------------------------------------
// public function
//-------------------------------------------------------------------

uint8_t lgc_interface_printer_init(void )
{
 801336c:	b590      	push	{r4, r7, lr}
 801336e:	b087      	sub	sp, #28
 8013370:	af00      	add	r7, sp, #0
    OsTaskParameters params = OS_TASK_DEFAULT_PARAMS;
 8013372:	4b17      	ldr	r3, [pc, #92]	@ (80133d0 <lgc_interface_printer_init+0x64>)
 8013374:	1d3c      	adds	r4, r7, #4
 8013376:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8013378:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint8_t ret = UX_SUCCESS;
 801337c:	2300      	movs	r3, #0
 801337e:	75fb      	strb	r3, [r7, #23]

    /* register a callback error function */
    _ux_utility_error_callback_register(&ux_host_error_callback);
 8013380:	4814      	ldr	r0, [pc, #80]	@ (80133d4 <lgc_interface_printer_init+0x68>)
 8013382:	f7fc f8d3 	bl	800f52c <_ux_utility_error_callback_register>

    /// queu create
    if (osCreateQueue(&MsgQueue, "ux queue", sizeof(ux_app_devInfotypeDef), APP_QUEUE_SIZE) != TRUE)
 8013386:	2303      	movs	r3, #3
 8013388:	2202      	movs	r2, #2
 801338a:	4913      	ldr	r1, [pc, #76]	@ (80133d8 <lgc_interface_printer_init+0x6c>)
 801338c:	4813      	ldr	r0, [pc, #76]	@ (80133dc <lgc_interface_printer_init+0x70>)
 801338e:	f000 fa7b 	bl	8013888 <osCreateQueue>
 8013392:	4603      	mov	r3, r0
 8013394:	2b01      	cmp	r3, #1
 8013396:	d001      	beq.n	801339c <lgc_interface_printer_init+0x30>
    {
        STM32_LOGE(TAG, "Error ux app queue");

        return UX_ERROR;
 8013398:	23ff      	movs	r3, #255	@ 0xff
 801339a:	e014      	b.n	80133c6 <lgc_interface_printer_init+0x5a>
    }
    /*create task*/

    params.stackSize = USBX_APP_STACK_SIZE / 4;
 801339c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80133a0:	60fb      	str	r3, [r7, #12]
    params.priority = 10;
 80133a2:	230a      	movs	r3, #10
 80133a4:	613b      	str	r3, [r7, #16]
    ux_app_task = osCreateTask("ux app", usbx_app_thread_entry, 0, &params);
 80133a6:	1d3b      	adds	r3, r7, #4
 80133a8:	2200      	movs	r2, #0
 80133aa:	490d      	ldr	r1, [pc, #52]	@ (80133e0 <lgc_interface_printer_init+0x74>)
 80133ac:	480d      	ldr	r0, [pc, #52]	@ (80133e4 <lgc_interface_printer_init+0x78>)
 80133ae:	f000 f977 	bl	80136a0 <osCreateTask>
 80133b2:	4603      	mov	r3, r0
 80133b4:	4a0c      	ldr	r2, [pc, #48]	@ (80133e8 <lgc_interface_printer_init+0x7c>)
 80133b6:	6013      	str	r3, [r2, #0]
    if (ux_app_task == NULL)
 80133b8:	4b0b      	ldr	r3, [pc, #44]	@ (80133e8 <lgc_interface_printer_init+0x7c>)
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d101      	bne.n	80133c4 <lgc_interface_printer_init+0x58>
    {
        STM32_LOGE(TAG, "Error create ux app");
        ret = UX_ERROR;
 80133c0:	23ff      	movs	r3, #255	@ 0xff
 80133c2:	75fb      	strb	r3, [r7, #23]
    }

    return ret;
 80133c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80133c6:	4618      	mov	r0, r3
 80133c8:	371c      	adds	r7, #28
 80133ca:	46bd      	mov	sp, r7
 80133cc:	bd90      	pop	{r4, r7, pc}
 80133ce:	bf00      	nop
 80133d0:	08013cc8 	.word	0x08013cc8
 80133d4:	080134c1 	.word	0x080134c1
 80133d8:	08013c70 	.word	0x08013c70
 80133dc:	20012824 	.word	0x20012824
 80133e0:	08013451 	.word	0x08013451
 80133e4:	08013c7c 	.word	0x08013c7c
 80133e8:	20012860 	.word	0x20012860

080133ec <lgc_interface_printer_writeData>:


uint8_t lgc_interface_printer_writeData(uint8_t *d, uint16_t len)
{
 80133ec:	b580      	push	{r7, lr}
 80133ee:	b084      	sub	sp, #16
 80133f0:	af00      	add	r7, sp, #0
 80133f2:	6078      	str	r0, [r7, #4]
 80133f4:	460b      	mov	r3, r1
 80133f6:	807b      	strh	r3, [r7, #2]
    ULONG actual_length;
    UINT status;
    if (printer == NULL)
 80133f8:	4b0e      	ldr	r3, [pc, #56]	@ (8013434 <lgc_interface_printer_writeData+0x48>)
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	d101      	bne.n	8013404 <lgc_interface_printer_writeData+0x18>
    {
        STM32_LOGE(TAG, "Error Write Data");

        return UX_ERROR;
 8013400:	23ff      	movs	r3, #255	@ 0xff
 8013402:	e012      	b.n	801342a <lgc_interface_printer_writeData+0x3e>
    }
    status = ux_host_class_printer_write(printer, d, len, &actual_length);
 8013404:	4b0b      	ldr	r3, [pc, #44]	@ (8013434 <lgc_interface_printer_writeData+0x48>)
 8013406:	6818      	ldr	r0, [r3, #0]
 8013408:	887a      	ldrh	r2, [r7, #2]
 801340a:	f107 0308 	add.w	r3, r7, #8
 801340e:	6879      	ldr	r1, [r7, #4]
 8013410:	f7fc ffdf 	bl	80103d2 <_ux_host_class_printer_write>
 8013414:	60f8      	str	r0, [r7, #12]
    if (status == UX_SUCCESS && actual_length == len)
 8013416:	68fb      	ldr	r3, [r7, #12]
 8013418:	2b00      	cmp	r3, #0
 801341a:	d105      	bne.n	8013428 <lgc_interface_printer_writeData+0x3c>
 801341c:	887a      	ldrh	r2, [r7, #2]
 801341e:	68bb      	ldr	r3, [r7, #8]
 8013420:	429a      	cmp	r2, r3
 8013422:	d101      	bne.n	8013428 <lgc_interface_printer_writeData+0x3c>
    {
        return UX_SUCCESS;
 8013424:	2300      	movs	r3, #0
 8013426:	e000      	b.n	801342a <lgc_interface_printer_writeData+0x3e>
    }
    return UX_ERROR;
 8013428:	23ff      	movs	r3, #255	@ 0xff
}
 801342a:	4618      	mov	r0, r3
 801342c:	3710      	adds	r7, #16
 801342e:	46bd      	mov	sp, r7
 8013430:	bd80      	pop	{r7, pc}
 8013432:	bf00      	nop
 8013434:	2001285c 	.word	0x2001285c

08013438 <lgc_interface_printer_connected>:

uint8_t lgc_interface_printer_connected(void)
{
 8013438:	b480      	push	{r7}
 801343a:	af00      	add	r7, sp, #0
	return lgc_printer_status;
 801343c:	4b03      	ldr	r3, [pc, #12]	@ (801344c <lgc_interface_printer_connected+0x14>)
 801343e:	781b      	ldrb	r3, [r3, #0]
}
 8013440:	4618      	mov	r0, r3
 8013442:	46bd      	mov	sp, r7
 8013444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013448:	4770      	bx	lr
 801344a:	bf00      	nop
 801344c:	20012864 	.word	0x20012864

08013450 <usbx_app_thread_entry>:
//-------------------------------------------------------------------
// private function definition
//-------------------------------------------------------------------
static void usbx_app_thread_entry(void *arg)
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b086      	sub	sp, #24
 8013454:	af00      	add	r7, sp, #0
 8013456:	6078      	str	r0, [r7, #4]
    ULONG status;
    ux_app_devInfotypeDef ux_dev_info;
    ULONG printer_status;
    /* Initialize USBX_Host */
    MX_USB_Host_Init();
 8013458:	f000 f858 	bl	801350c <MX_USB_Host_Init>
    STM32_LOGI(TAG, "Starting PRINTER Application");
    STM32_LOGI(TAG, "Connect your PRINTER Device");

    for (;;)
    {
        if (osReceiveFromQueue(&MsgQueue, &ux_dev_info, INFINITE_DELAY) != TRUE)
 801345c:	f107 0310 	add.w	r3, r7, #16
 8013460:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013464:	4619      	mov	r1, r3
 8013466:	4813      	ldr	r0, [pc, #76]	@ (80134b4 <usbx_app_thread_entry+0x64>)
 8013468:	f000 fa6a 	bl	8013940 <osReceiveFromQueue>
 801346c:	4603      	mov	r3, r0
 801346e:	2b01      	cmp	r3, #1
 8013470:	d11d      	bne.n	80134ae <usbx_app_thread_entry+0x5e>
            STM32_LOGE(TAG, "Error receive MsQueue");

            continue;
        }

        if (ux_dev_info.Dev_state == Device_connected)
 8013472:	7c7b      	ldrb	r3, [r7, #17]
 8013474:	2b02      	cmp	r3, #2
 8013476:	d116      	bne.n	80134a6 <usbx_app_thread_entry+0x56>
        {
            switch (ux_dev_info.Device_Type)
 8013478:	7c3b      	ldrb	r3, [r7, #16]
 801347a:	2b03      	cmp	r3, #3
 801347c:	d002      	beq.n	8013484 <usbx_app_thread_entry+0x34>
 801347e:	2b04      	cmp	r3, #4
 8013480:	d00d      	beq.n	801349e <usbx_app_thread_entry+0x4e>
                STM32_LOGI(TAG, "Unsupported USB device");
                lgc_printer_status = 0;
                break;

            default:
                break;
 8013482:	e015      	b.n	80134b0 <usbx_app_thread_entry+0x60>
                status = ux_host_class_printer_status_get(printer, &printer_status);
 8013484:	4b0c      	ldr	r3, [pc, #48]	@ (80134b8 <usbx_app_thread_entry+0x68>)
 8013486:	681b      	ldr	r3, [r3, #0]
 8013488:	f107 020c 	add.w	r2, r7, #12
 801348c:	4611      	mov	r1, r2
 801348e:	4618      	mov	r0, r3
 8013490:	f7fc fef8 	bl	8010284 <_ux_host_class_printer_status_get>
 8013494:	6178      	str	r0, [r7, #20]
                lgc_printer_status = 1;
 8013496:	4b09      	ldr	r3, [pc, #36]	@ (80134bc <usbx_app_thread_entry+0x6c>)
 8013498:	2201      	movs	r2, #1
 801349a:	701a      	strb	r2, [r3, #0]
                break;
 801349c:	e008      	b.n	80134b0 <usbx_app_thread_entry+0x60>
                lgc_printer_status = 0;
 801349e:	4b07      	ldr	r3, [pc, #28]	@ (80134bc <usbx_app_thread_entry+0x6c>)
 80134a0:	2200      	movs	r2, #0
 80134a2:	701a      	strb	r2, [r3, #0]
                break;
 80134a4:	e004      	b.n	80134b0 <usbx_app_thread_entry+0x60>
            }
        }
        else
        {
            /* clear hid_client local instance */
            printer = NULL;
 80134a6:	4b04      	ldr	r3, [pc, #16]	@ (80134b8 <usbx_app_thread_entry+0x68>)
 80134a8:	2200      	movs	r2, #0
 80134aa:	601a      	str	r2, [r3, #0]
 80134ac:	e7d6      	b.n	801345c <usbx_app_thread_entry+0xc>
            continue;
 80134ae:	bf00      	nop
        if (osReceiveFromQueue(&MsgQueue, &ux_dev_info, INFINITE_DELAY) != TRUE)
 80134b0:	e7d4      	b.n	801345c <usbx_app_thread_entry+0xc>
 80134b2:	bf00      	nop
 80134b4:	20012824 	.word	0x20012824
 80134b8:	2001285c 	.word	0x2001285c
 80134bc:	20012864 	.word	0x20012864

080134c0 <ux_host_error_callback>:
        }
    }
}

static VOID ux_host_error_callback(UINT system_level, UINT system_context, UINT error_code)
{
 80134c0:	b580      	push	{r7, lr}
 80134c2:	b086      	sub	sp, #24
 80134c4:	af00      	add	r7, sp, #0
 80134c6:	60f8      	str	r0, [r7, #12]
 80134c8:	60b9      	str	r1, [r7, #8]
 80134ca:	607a      	str	r2, [r7, #4]
    ux_app_devInfotypeDef msg;
    switch (error_code)
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	2b44      	cmp	r3, #68	@ 0x44
 80134d0:	d003      	beq.n	80134da <ux_host_error_callback+0x1a>
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	2b5f      	cmp	r3, #95	@ 0x5f
 80134d6:	d00c      	beq.n	80134f2 <ux_host_error_callback+0x32>
        STM32_LOGI(TAG, "USB Device disconnected");
        lgc_printer_status = 0;
        break;

    default:
        break;
 80134d8:	e00f      	b.n	80134fa <ux_host_error_callback+0x3a>
        msg.Device_Type = Unknown_Device;
 80134da:	2304      	movs	r3, #4
 80134dc:	753b      	strb	r3, [r7, #20]
        msg.Dev_state = Device_connected;
 80134de:	2302      	movs	r3, #2
 80134e0:	757b      	strb	r3, [r7, #21]
        osSendToQueue(&MsgQueue, &msg, 0);
 80134e2:	f107 0314 	add.w	r3, r7, #20
 80134e6:	2200      	movs	r2, #0
 80134e8:	4619      	mov	r1, r3
 80134ea:	4806      	ldr	r0, [pc, #24]	@ (8013504 <ux_host_error_callback+0x44>)
 80134ec:	f000 fa00 	bl	80138f0 <osSendToQueue>
        break;
 80134f0:	e003      	b.n	80134fa <ux_host_error_callback+0x3a>
        lgc_printer_status = 0;
 80134f2:	4b05      	ldr	r3, [pc, #20]	@ (8013508 <ux_host_error_callback+0x48>)
 80134f4:	2200      	movs	r2, #0
 80134f6:	701a      	strb	r2, [r3, #0]
        break;
 80134f8:	bf00      	nop
    }
}
 80134fa:	bf00      	nop
 80134fc:	3718      	adds	r7, #24
 80134fe:	46bd      	mov	sp, r7
 8013500:	bd80      	pop	{r7, pc}
 8013502:	bf00      	nop
 8013504:	20012824 	.word	0x20012824
 8013508:	20012864 	.word	0x20012864

0801350c <MX_USB_Host_Init>:

static UINT MX_USB_Host_Init(void)
{
 801350c:	b580      	push	{r7, lr}
 801350e:	b082      	sub	sp, #8
 8013510:	af00      	add	r7, sp, #0
    UINT ret = UX_SUCCESS;
 8013512:	2300      	movs	r3, #0
 8013514:	607b      	str	r3, [r7, #4]

    /* The code below is required for installing the host portion of USBX. */
    if (ux_host_stack_initialize(ux_host_event_callback) != UX_SUCCESS)
 8013516:	4815      	ldr	r0, [pc, #84]	@ (801356c <MX_USB_Host_Init+0x60>)
 8013518:	f7fb f854 	bl	800e5c4 <_ux_host_stack_initialize>
 801351c:	4603      	mov	r3, r0
 801351e:	2b00      	cmp	r3, #0
 8013520:	d001      	beq.n	8013526 <MX_USB_Host_Init+0x1a>
    {
        return UX_ERROR;
 8013522:	23ff      	movs	r3, #255	@ 0xff
 8013524:	e01d      	b.n	8013562 <MX_USB_Host_Init+0x56>
    }
    /* Register printer class. */
    if (ux_host_stack_class_register(_ux_system_host_class_printer_name,
 8013526:	4912      	ldr	r1, [pc, #72]	@ (8013570 <MX_USB_Host_Init+0x64>)
 8013528:	4812      	ldr	r0, [pc, #72]	@ (8013574 <MX_USB_Host_Init+0x68>)
 801352a:	f7fa fa21 	bl	800d970 <_ux_host_stack_class_register>
 801352e:	4603      	mov	r3, r0
 8013530:	2b00      	cmp	r3, #0
 8013532:	d001      	beq.n	8013538 <MX_USB_Host_Init+0x2c>
                                     _ux_host_class_printer_entry) != UX_SUCCESS)
    {
        return UX_ERROR;
 8013534:	23ff      	movs	r3, #255	@ 0xff
 8013536:	e014      	b.n	8013562 <MX_USB_Host_Init+0x56>
    }
    /* Get an instance of the printer class. */

    /* Initialize the LL driver */
    MX_USB_OTG_FS_HCD_Init();
 8013538:	f7ed fed6 	bl	80012e8 <MX_USB_OTG_FS_HCD_Init>
    /* Register all the USB host controllers available in this system.  */
    if (ux_host_stack_hcd_register(_ux_system_host_hcd_stm32_name,
 801353c:	4b0e      	ldr	r3, [pc, #56]	@ (8013578 <MX_USB_Host_Init+0x6c>)
 801353e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8013542:	490e      	ldr	r1, [pc, #56]	@ (801357c <MX_USB_Host_Init+0x70>)
 8013544:	480e      	ldr	r0, [pc, #56]	@ (8013580 <MX_USB_Host_Init+0x74>)
 8013546:	f7fa ffc1 	bl	800e4cc <_ux_host_stack_hcd_register>
 801354a:	4603      	mov	r3, r0
 801354c:	2b00      	cmp	r3, #0
 801354e:	d001      	beq.n	8013554 <MX_USB_Host_Init+0x48>
                                   _ux_hcd_stm32_initialize, USB_OTG_FS_PERIPH_BASE,
                                   (ULONG)&hhcd_USB_OTG_FS) != UX_SUCCESS)
    {
        return UX_ERROR;
 8013550:	23ff      	movs	r3, #255	@ 0xff
 8013552:	e006      	b.n	8013562 <MX_USB_Host_Init+0x56>
    }

    /* Drive vbus */
    USBH_DriverVBUS(USB_VBUS_TRUE);
 8013554:	2001      	movs	r0, #1
 8013556:	f000 f815 	bl	8013584 <USBH_DriverVBUS>

    /* Enable USB Global Interrupt*/
    HAL_HCD_Start(&hhcd_USB_OTG_FS);
 801355a:	4807      	ldr	r0, [pc, #28]	@ (8013578 <MX_USB_Host_Init+0x6c>)
 801355c:	f7ef fabe 	bl	8002adc <HAL_HCD_Start>
    return ret;
 8013560:	687b      	ldr	r3, [r7, #4]
}
 8013562:	4618      	mov	r0, r3
 8013564:	3708      	adds	r7, #8
 8013566:	46bd      	mov	sp, r7
 8013568:	bd80      	pop	{r7, pc}
 801356a:	bf00      	nop
 801356c:	0801359d 	.word	0x0801359d
 8013570:	0801009f 	.word	0x0801009f
 8013574:	20000010 	.word	0x20000010
 8013578:	200115a0 	.word	0x200115a0
 801357c:	08010d19 	.word	0x08010d19
 8013580:	20000028 	.word	0x20000028

08013584 <USBH_DriverVBUS>:
static void USBH_DriverVBUS(uint8_t state)
{
 8013584:	b580      	push	{r7, lr}
 8013586:	b082      	sub	sp, #8
 8013588:	af00      	add	r7, sp, #0
 801358a:	4603      	mov	r3, r0
 801358c:	71fb      	strb	r3, [r7, #7]
    }
    else
    {
    }

    HAL_Delay(200);
 801358e:	20c8      	movs	r0, #200	@ 0xc8
 8013590:	f7ed ffba 	bl	8001508 <HAL_Delay>
}
 8013594:	bf00      	nop
 8013596:	3708      	adds	r7, #8
 8013598:	46bd      	mov	sp, r7
 801359a:	bd80      	pop	{r7, pc}

0801359c <ux_host_event_callback>:
static UINT ux_host_event_callback(ULONG event, UX_HOST_CLASS *Current_class, VOID *Current_instance)
{
 801359c:	b590      	push	{r4, r7, lr}
 801359e:	b089      	sub	sp, #36	@ 0x24
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	60f8      	str	r0, [r7, #12]
 80135a4:	60b9      	str	r1, [r7, #8]
 80135a6:	607a      	str	r2, [r7, #4]
    UINT status;
    UX_HOST_CLASS *printer_class;
    ux_app_devInfotypeDef msg;
    switch (event)
 80135a8:	68fb      	ldr	r3, [r7, #12]
 80135aa:	2b81      	cmp	r3, #129	@ 0x81
 80135ac:	d061      	beq.n	8013672 <ux_host_event_callback+0xd6>
 80135ae:	68fb      	ldr	r3, [r7, #12]
 80135b0:	2b81      	cmp	r3, #129	@ 0x81
 80135b2:	d860      	bhi.n	8013676 <ux_host_event_callback+0xda>
 80135b4:	68fb      	ldr	r3, [r7, #12]
 80135b6:	2b5f      	cmp	r3, #95	@ 0x5f
 80135b8:	d05f      	beq.n	801367a <ux_host_event_callback+0xde>
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	2b5f      	cmp	r3, #95	@ 0x5f
 80135be:	d85a      	bhi.n	8013676 <ux_host_event_callback+0xda>
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	2b01      	cmp	r3, #1
 80135c4:	d003      	beq.n	80135ce <ux_host_event_callback+0x32>
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	2b02      	cmp	r3, #2
 80135ca:	d046      	beq.n	801365a <ux_host_event_callback+0xbe>
        break;
    case UX_NO_DEVICE_CONNECTED:
        STM32_LOGI(TAG, "Printer disconnected");
        break;
    default:
        break;
 80135cc:	e053      	b.n	8013676 <ux_host_event_callback+0xda>
        status = ux_host_stack_class_get(_ux_system_host_class_printer_name, &printer_class);
 80135ce:	f107 0318 	add.w	r3, r7, #24
 80135d2:	4619      	mov	r1, r3
 80135d4:	482e      	ldr	r0, [pc, #184]	@ (8013690 <ux_host_event_callback+0xf4>)
 80135d6:	f7fa f917 	bl	800d808 <_ux_host_stack_class_get>
 80135da:	61f8      	str	r0, [r7, #28]
        if (status == UX_SUCCESS)
 80135dc:	69fb      	ldr	r3, [r7, #28]
 80135de:	2b00      	cmp	r3, #0
 80135e0:	d14d      	bne.n	801367e <ux_host_event_callback+0xe2>
            if ((printer_class == Current_class) && (printer == NULL))
 80135e2:	69bb      	ldr	r3, [r7, #24]
 80135e4:	68ba      	ldr	r2, [r7, #8]
 80135e6:	429a      	cmp	r2, r3
 80135e8:	d149      	bne.n	801367e <ux_host_event_callback+0xe2>
 80135ea:	4b2a      	ldr	r3, [pc, #168]	@ (8013694 <ux_host_event_callback+0xf8>)
 80135ec:	681b      	ldr	r3, [r3, #0]
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	d145      	bne.n	801367e <ux_host_event_callback+0xe2>
                printer = Current_instance;
 80135f2:	4a28      	ldr	r2, [pc, #160]	@ (8013694 <ux_host_event_callback+0xf8>)
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	6013      	str	r3, [r2, #0]
                if (printer->ux_host_class_printer_class->ux_host_class_status != (ULONG)UX_HOST_CLASS_INSTANCE_LIVE)
 80135f8:	4b26      	ldr	r3, [pc, #152]	@ (8013694 <ux_host_event_callback+0xf8>)
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	685b      	ldr	r3, [r3, #4]
 80135fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8013600:	2b01      	cmp	r3, #1
 8013602:	d002      	beq.n	801360a <ux_host_event_callback+0x6e>
                    msg.Device_Type = Unknown_Device;
 8013604:	2304      	movs	r3, #4
 8013606:	753b      	strb	r3, [r7, #20]
        break;
 8013608:	e039      	b.n	801367e <ux_host_event_callback+0xe2>
                else if (ux_utility_memory_compare(printer->ux_host_class_printer_class->ux_host_class_name,
 801360a:	4b22      	ldr	r3, [pc, #136]	@ (8013694 <ux_host_event_callback+0xf8>)
 801360c:	681b      	ldr	r3, [r3, #0]
 801360e:	685b      	ldr	r3, [r3, #4]
 8013610:	461c      	mov	r4, r3
 8013612:	481f      	ldr	r0, [pc, #124]	@ (8013690 <ux_host_event_callback+0xf4>)
 8013614:	f7fc fb18 	bl	800fc48 <_ux_utility_string_length_get>
 8013618:	4603      	mov	r3, r0
 801361a:	461a      	mov	r2, r3
 801361c:	491c      	ldr	r1, [pc, #112]	@ (8013690 <ux_host_event_callback+0xf4>)
 801361e:	4620      	mov	r0, r4
 8013620:	f7fc f8be 	bl	800f7a0 <_ux_utility_memory_compare>
 8013624:	4603      	mov	r3, r0
 8013626:	2b00      	cmp	r3, #0
 8013628:	d10b      	bne.n	8013642 <ux_host_event_callback+0xa6>
                    msg.Device_Type = Printer_Device;
 801362a:	2303      	movs	r3, #3
 801362c:	753b      	strb	r3, [r7, #20]
                    msg.Dev_state = Device_connected;
 801362e:	2302      	movs	r3, #2
 8013630:	757b      	strb	r3, [r7, #21]
                    osSendToQueue(&MsgQueue, &msg, 0);
 8013632:	f107 0314 	add.w	r3, r7, #20
 8013636:	2200      	movs	r2, #0
 8013638:	4619      	mov	r1, r3
 801363a:	4817      	ldr	r0, [pc, #92]	@ (8013698 <ux_host_event_callback+0xfc>)
 801363c:	f000 f958 	bl	80138f0 <osSendToQueue>
        break;
 8013640:	e01d      	b.n	801367e <ux_host_event_callback+0xe2>
                    msg.Device_Type = Unknown_Device;
 8013642:	2304      	movs	r3, #4
 8013644:	753b      	strb	r3, [r7, #20]
                    msg.Dev_state = Device_connected;
 8013646:	2302      	movs	r3, #2
 8013648:	757b      	strb	r3, [r7, #21]
                    osSendToQueue(&MsgQueue, &msg, 0);
 801364a:	f107 0314 	add.w	r3, r7, #20
 801364e:	2200      	movs	r2, #0
 8013650:	4619      	mov	r1, r3
 8013652:	4811      	ldr	r0, [pc, #68]	@ (8013698 <ux_host_event_callback+0xfc>)
 8013654:	f000 f94c 	bl	80138f0 <osSendToQueue>
        break;
 8013658:	e011      	b.n	801367e <ux_host_event_callback+0xe2>
        if (Current_instance == printer)
 801365a:	4b0e      	ldr	r3, [pc, #56]	@ (8013694 <ux_host_event_callback+0xf8>)
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	687a      	ldr	r2, [r7, #4]
 8013660:	429a      	cmp	r2, r3
 8013662:	d10e      	bne.n	8013682 <ux_host_event_callback+0xe6>
            printer = NULL;
 8013664:	4b0b      	ldr	r3, [pc, #44]	@ (8013694 <ux_host_event_callback+0xf8>)
 8013666:	2200      	movs	r2, #0
 8013668:	601a      	str	r2, [r3, #0]
            lgc_printer_status = 0;
 801366a:	4b0c      	ldr	r3, [pc, #48]	@ (801369c <ux_host_event_callback+0x100>)
 801366c:	2200      	movs	r2, #0
 801366e:	701a      	strb	r2, [r3, #0]
        break;
 8013670:	e007      	b.n	8013682 <ux_host_event_callback+0xe6>
        break;
 8013672:	bf00      	nop
 8013674:	e006      	b.n	8013684 <ux_host_event_callback+0xe8>
        break;
 8013676:	bf00      	nop
 8013678:	e004      	b.n	8013684 <ux_host_event_callback+0xe8>
        break;
 801367a:	bf00      	nop
 801367c:	e002      	b.n	8013684 <ux_host_event_callback+0xe8>
        break;
 801367e:	bf00      	nop
 8013680:	e000      	b.n	8013684 <ux_host_event_callback+0xe8>
        break;
 8013682:	bf00      	nop
    }

    return (UINT)UX_SUCCESS;
 8013684:	2300      	movs	r3, #0
}
 8013686:	4618      	mov	r0, r3
 8013688:	3724      	adds	r7, #36	@ 0x24
 801368a:	46bd      	mov	sp, r7
 801368c:	bd90      	pop	{r4, r7, pc}
 801368e:	bf00      	nop
 8013690:	20000010 	.word	0x20000010
 8013694:	2001285c 	.word	0x2001285c
 8013698:	20012824 	.word	0x20012824
 801369c:	20012864 	.word	0x20012864

080136a0 <osCreateTask>:
 * @return Task identifier referencing the newly created task
 **/

OsTaskId osCreateTask(const char_t *name, OsTaskCode taskCode, void *arg,
		OsTaskParameters *params)
{
 80136a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80136a2:	b08f      	sub	sp, #60	@ 0x3c
 80136a4:	af08      	add	r7, sp, #32
 80136a6:	60f8      	str	r0, [r7, #12]
 80136a8:	60b9      	str	r1, [r7, #8]
 80136aa:	607a      	str	r2, [r7, #4]
 80136ac:	603b      	str	r3, [r7, #0]
	UINT status;
	OsTaskId taskId;

    if (!params || !taskCode || params->stackSize == 0)
 80136ae:	683b      	ldr	r3, [r7, #0]
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d006      	beq.n	80136c2 <osCreateTask+0x22>
 80136b4:	68bb      	ldr	r3, [r7, #8]
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d003      	beq.n	80136c2 <osCreateTask+0x22>
 80136ba:	683b      	ldr	r3, [r7, #0]
 80136bc:	689b      	ldr	r3, [r3, #8]
 80136be:	2b00      	cmp	r3, #0
 80136c0:	d101      	bne.n	80136c6 <osCreateTask+0x26>
    {
        return OS_INVALID_TASK_ID;
 80136c2:	2300      	movs	r3, #0
 80136c4:	e048      	b.n	8013758 <osCreateTask+0xb8>
    }

	//allocate memory
	if(params->tcb == NULL){
 80136c6:	683b      	ldr	r3, [r7, #0]
 80136c8:	681b      	ldr	r3, [r3, #0]
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d105      	bne.n	80136da <osCreateTask+0x3a>
		params->tcb  = (TX_THREAD *)osAllocMem(sizeof(TX_THREAD));
 80136ce:	20b0      	movs	r0, #176	@ 0xb0
 80136d0:	f7fe fa5e 	bl	8011b90 <osAllocMem>
 80136d4:	4602      	mov	r2, r0
 80136d6:	683b      	ldr	r3, [r7, #0]
 80136d8:	601a      	str	r2, [r3, #0]
	}
	if(params->stack == NULL){
 80136da:	683b      	ldr	r3, [r7, #0]
 80136dc:	685b      	ldr	r3, [r3, #4]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d108      	bne.n	80136f4 <osCreateTask+0x54>
		params->stack = (uint32_t *)osAllocMem( params->stackSize * sizeof(uint32_t));
 80136e2:	683b      	ldr	r3, [r7, #0]
 80136e4:	689b      	ldr	r3, [r3, #8]
 80136e6:	009b      	lsls	r3, r3, #2
 80136e8:	4618      	mov	r0, r3
 80136ea:	f7fe fa51 	bl	8011b90 <osAllocMem>
 80136ee:	4602      	mov	r2, r0
 80136f0:	683b      	ldr	r3, [r7, #0]
 80136f2:	605a      	str	r2, [r3, #4]
	}
	//Check parameters
	if(params->tcb != NULL && params->stack != NULL)
 80136f4:	683b      	ldr	r3, [r7, #0]
 80136f6:	681b      	ldr	r3, [r3, #0]
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d02a      	beq.n	8013752 <osCreateTask+0xb2>
 80136fc:	683b      	ldr	r3, [r7, #0]
 80136fe:	685b      	ldr	r3, [r3, #4]
 8013700:	2b00      	cmp	r3, #0
 8013702:	d026      	beq.n	8013752 <osCreateTask+0xb2>
	{
		//Create a new task
		status = tx_thread_create(params->tcb, (CHAR *) name,
 8013704:	683b      	ldr	r3, [r7, #0]
 8013706:	681c      	ldr	r4, [r3, #0]
 8013708:	687d      	ldr	r5, [r7, #4]
 801370a:	683b      	ldr	r3, [r7, #0]
 801370c:	685b      	ldr	r3, [r3, #4]
 801370e:	683a      	ldr	r2, [r7, #0]
 8013710:	6892      	ldr	r2, [r2, #8]
 8013712:	0092      	lsls	r2, r2, #2
 8013714:	6839      	ldr	r1, [r7, #0]
 8013716:	68c9      	ldr	r1, [r1, #12]
 8013718:	6838      	ldr	r0, [r7, #0]
 801371a:	68c0      	ldr	r0, [r0, #12]
 801371c:	26b0      	movs	r6, #176	@ 0xb0
 801371e:	9606      	str	r6, [sp, #24]
 8013720:	2601      	movs	r6, #1
 8013722:	9605      	str	r6, [sp, #20]
 8013724:	2601      	movs	r6, #1
 8013726:	9604      	str	r6, [sp, #16]
 8013728:	9003      	str	r0, [sp, #12]
 801372a:	9102      	str	r1, [sp, #8]
 801372c:	9201      	str	r2, [sp, #4]
 801372e:	9300      	str	r3, [sp, #0]
 8013730:	462b      	mov	r3, r5
 8013732:	68ba      	ldr	r2, [r7, #8]
 8013734:	68f9      	ldr	r1, [r7, #12]
 8013736:	4620      	mov	r0, r4
 8013738:	f7f9 fb9c 	bl	800ce74 <_txe_thread_create>
 801373c:	6138      	str	r0, [r7, #16]
				(OsTaskFunction) taskCode, (ULONG) arg, params->stack,
				params->stackSize * sizeof(uint32_t), params->priority,
				params->priority, 1, TX_AUTO_START);

		//Check whether the task was successfully created
		if(status == TX_SUCCESS)
 801373e:	693b      	ldr	r3, [r7, #16]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d103      	bne.n	801374c <osCreateTask+0xac>
		{
			taskId = (OsTaskId) params->tcb;
 8013744:	683b      	ldr	r3, [r7, #0]
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	617b      	str	r3, [r7, #20]
		if(status == TX_SUCCESS)
 801374a:	e004      	b.n	8013756 <osCreateTask+0xb6>
		}
		else
		{
			taskId = OS_INVALID_TASK_ID;
 801374c:	2300      	movs	r3, #0
 801374e:	617b      	str	r3, [r7, #20]
		if(status == TX_SUCCESS)
 8013750:	e001      	b.n	8013756 <osCreateTask+0xb6>
		}
	}
	else
	{
		//Invalid parameters
		taskId = OS_INVALID_TASK_ID;
 8013752:	2300      	movs	r3, #0
 8013754:	617b      	str	r3, [r7, #20]
	}

	//Return the handle referencing the newly created thread
	return taskId;
 8013756:	697b      	ldr	r3, [r7, #20]
}
 8013758:	4618      	mov	r0, r3
 801375a:	371c      	adds	r7, #28
 801375c:	46bd      	mov	sp, r7
 801375e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013760 <osDelayTask>:
 * @brief Delay routine
 * @param[in] delay Amount of time for which the calling task should block
 **/

void osDelayTask(systime_t delay)
{
 8013760:	b580      	push	{r7, lr}
 8013762:	b082      	sub	sp, #8
 8013764:	af00      	add	r7, sp, #0
 8013766:	6078      	str	r0, [r7, #4]
	//Delay the task for the specified duration
	tx_thread_sleep(OS_MS_TO_SYSTICKS(delay));
 8013768:	687b      	ldr	r3, [r7, #4]
 801376a:	2264      	movs	r2, #100	@ 0x64
 801376c:	fb02 f303 	mul.w	r3, r2, r3
 8013770:	4a05      	ldr	r2, [pc, #20]	@ (8013788 <osDelayTask+0x28>)
 8013772:	fba2 2303 	umull	r2, r3, r2, r3
 8013776:	099b      	lsrs	r3, r3, #6
 8013778:	4618      	mov	r0, r3
 801377a:	f7f7 ff4d 	bl	800b618 <_tx_thread_sleep>
}
 801377e:	bf00      	nop
 8013780:	3708      	adds	r7, #8
 8013782:	46bd      	mov	sp, r7
 8013784:	bd80      	pop	{r7, pc}
 8013786:	bf00      	nop
 8013788:	10624dd3 	.word	0x10624dd3

0801378c <osCreateSemaphore>:
 * @return The function returns TRUE if the semaphore was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateSemaphore(OsSemaphore *semaphore, uint_t count)
{
 801378c:	b580      	push	{r7, lr}
 801378e:	b084      	sub	sp, #16
 8013790:	af00      	add	r7, sp, #0
 8013792:	6078      	str	r0, [r7, #4]
 8013794:	6039      	str	r1, [r7, #0]
	UINT status;

	//Create a semaphore object
	status = tx_semaphore_create(semaphore, "SEMAPHORE", count);
 8013796:	231c      	movs	r3, #28
 8013798:	683a      	ldr	r2, [r7, #0]
 801379a:	4907      	ldr	r1, [pc, #28]	@ (80137b8 <osCreateSemaphore+0x2c>)
 801379c:	6878      	ldr	r0, [r7, #4]
 801379e:	f7f9 fa35 	bl	800cc0c <_txe_semaphore_create>
 80137a2:	60f8      	str	r0, [r7, #12]

	//Check whether the semaphore was successfully created
	if(status == TX_SUCCESS)
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	2b00      	cmp	r3, #0
 80137a8:	d101      	bne.n	80137ae <osCreateSemaphore+0x22>
	{
		return TRUE;
 80137aa:	2301      	movs	r3, #1
 80137ac:	e000      	b.n	80137b0 <osCreateSemaphore+0x24>
	}
	else
	{
		return FALSE;
 80137ae:	2300      	movs	r3, #0
	}
}
 80137b0:	4618      	mov	r0, r3
 80137b2:	3710      	adds	r7, #16
 80137b4:	46bd      	mov	sp, r7
 80137b6:	bd80      	pop	{r7, pc}
 80137b8:	08013c8c 	.word	0x08013c8c

080137bc <osWaitForSemaphore>:
 * @return The function returns TRUE if the semaphore is available. FALSE is
 *   returned if the timeout interval elapsed
 **/

bool_t osWaitForSemaphore(OsSemaphore *semaphore, systime_t timeout)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b084      	sub	sp, #16
 80137c0:	af00      	add	r7, sp, #0
 80137c2:	6078      	str	r0, [r7, #4]
 80137c4:	6039      	str	r1, [r7, #0]
	UINT status;

	//Wait until the semaphore is available or the timeout interval elapses
	if(timeout == INFINITE_DELAY)
 80137c6:	683b      	ldr	r3, [r7, #0]
 80137c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80137cc:	d106      	bne.n	80137dc <osWaitForSemaphore+0x20>
	{
		//Infinite timeout period
		status = tx_semaphore_get(semaphore, TX_WAIT_FOREVER);
 80137ce:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80137d2:	6878      	ldr	r0, [r7, #4]
 80137d4:	f7f9 faee 	bl	800cdb4 <_txe_semaphore_get>
 80137d8:	60f8      	str	r0, [r7, #12]
 80137da:	e00c      	b.n	80137f6 <osWaitForSemaphore+0x3a>
	}
	else
	{
		//Wait until the specified semaphore becomes available
		status = tx_semaphore_get(semaphore, OS_MS_TO_SYSTICKS(timeout));
 80137dc:	683b      	ldr	r3, [r7, #0]
 80137de:	2264      	movs	r2, #100	@ 0x64
 80137e0:	fb02 f303 	mul.w	r3, r2, r3
 80137e4:	4a09      	ldr	r2, [pc, #36]	@ (801380c <osWaitForSemaphore+0x50>)
 80137e6:	fba2 2303 	umull	r2, r3, r2, r3
 80137ea:	099b      	lsrs	r3, r3, #6
 80137ec:	4619      	mov	r1, r3
 80137ee:	6878      	ldr	r0, [r7, #4]
 80137f0:	f7f9 fae0 	bl	800cdb4 <_txe_semaphore_get>
 80137f4:	60f8      	str	r0, [r7, #12]
	}

	//Check whether the specified semaphore is available
	if(status == TX_SUCCESS)
 80137f6:	68fb      	ldr	r3, [r7, #12]
 80137f8:	2b00      	cmp	r3, #0
 80137fa:	d101      	bne.n	8013800 <osWaitForSemaphore+0x44>
	{
		return TRUE;
 80137fc:	2301      	movs	r3, #1
 80137fe:	e000      	b.n	8013802 <osWaitForSemaphore+0x46>
	}
	else
	{
		return FALSE;
 8013800:	2300      	movs	r3, #0
	}
}
 8013802:	4618      	mov	r0, r3
 8013804:	3710      	adds	r7, #16
 8013806:	46bd      	mov	sp, r7
 8013808:	bd80      	pop	{r7, pc}
 801380a:	bf00      	nop
 801380c:	10624dd3 	.word	0x10624dd3

08013810 <osReleaseSemaphore>:
 * @brief Release the specified semaphore object
 * @param[in] semaphore Pointer to the semaphore object
 **/

void osReleaseSemaphore(OsSemaphore *semaphore)
{
 8013810:	b580      	push	{r7, lr}
 8013812:	b082      	sub	sp, #8
 8013814:	af00      	add	r7, sp, #0
 8013816:	6078      	str	r0, [r7, #4]
	//Release the semaphore
	tx_semaphore_put(semaphore);
 8013818:	6878      	ldr	r0, [r7, #4]
 801381a:	f7f9 fb0d 	bl	800ce38 <_txe_semaphore_put>
}
 801381e:	bf00      	nop
 8013820:	3708      	adds	r7, #8
 8013822:	46bd      	mov	sp, r7
 8013824:	bd80      	pop	{r7, pc}
	...

08013828 <osCreateMutex>:
 * @return The function returns TRUE if the mutex was successfully
 *   created. Otherwise, FALSE is returned
 **/

bool_t osCreateMutex(OsMutex *mutex)
{
 8013828:	b580      	push	{r7, lr}
 801382a:	b084      	sub	sp, #16
 801382c:	af00      	add	r7, sp, #0
 801382e:	6078      	str	r0, [r7, #4]
	UINT status;

	//Create a mutex object
	status = tx_mutex_create(mutex, "MUTEX", TX_NO_INHERIT);
 8013830:	2334      	movs	r3, #52	@ 0x34
 8013832:	2200      	movs	r2, #0
 8013834:	4907      	ldr	r1, [pc, #28]	@ (8013854 <osCreateMutex+0x2c>)
 8013836:	6878      	ldr	r0, [r7, #4]
 8013838:	f7f8 ff72 	bl	800c720 <_txe_mutex_create>
 801383c:	60f8      	str	r0, [r7, #12]

	//Check whether the mutex was successfully created
	if(status == TX_SUCCESS)
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	2b00      	cmp	r3, #0
 8013842:	d101      	bne.n	8013848 <osCreateMutex+0x20>
	{
		return TRUE;
 8013844:	2301      	movs	r3, #1
 8013846:	e000      	b.n	801384a <osCreateMutex+0x22>
	}
	else
	{
		return FALSE;
 8013848:	2300      	movs	r3, #0
	}
}
 801384a:	4618      	mov	r0, r3
 801384c:	3710      	adds	r7, #16
 801384e:	46bd      	mov	sp, r7
 8013850:	bd80      	pop	{r7, pc}
 8013852:	bf00      	nop
 8013854:	08013c98 	.word	0x08013c98

08013858 <osAcquireMutex>:
 * @brief Acquire ownership of the specified mutex object
 * @param[in] mutex Pointer to the mutex object
 **/

void osAcquireMutex(OsMutex *mutex)
{
 8013858:	b580      	push	{r7, lr}
 801385a:	b082      	sub	sp, #8
 801385c:	af00      	add	r7, sp, #0
 801385e:	6078      	str	r0, [r7, #4]
	//Obtain ownership of the mutex object
	tx_mutex_get(mutex, TX_WAIT_FOREVER);
 8013860:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8013864:	6878      	ldr	r0, [r7, #4]
 8013866:	f7f8 fff9 	bl	800c85c <_txe_mutex_get>
}
 801386a:	bf00      	nop
 801386c:	3708      	adds	r7, #8
 801386e:	46bd      	mov	sp, r7
 8013870:	bd80      	pop	{r7, pc}

08013872 <osReleaseMutex>:
 * @brief Release ownership of the specified mutex object
 * @param[in] mutex Pointer to the mutex object
 **/

void osReleaseMutex(OsMutex *mutex)
{
 8013872:	b580      	push	{r7, lr}
 8013874:	b082      	sub	sp, #8
 8013876:	af00      	add	r7, sp, #0
 8013878:	6078      	str	r0, [r7, #4]
	//Release ownership of the mutex object
	tx_mutex_put(mutex);
 801387a:	6878      	ldr	r0, [r7, #4]
 801387c:	f7f9 f848 	bl	800c910 <_txe_mutex_put>
}
 8013880:	bf00      	nop
 8013882:	3708      	adds	r7, #8
 8013884:	46bd      	mov	sp, r7
 8013886:	bd80      	pop	{r7, pc}

08013888 <osCreateQueue>:
 * Queue Management
 ******************************************************************************/

bool_t osCreateQueue(OsQueue *queue, const char *name, size_t msgSize,
                     size_t queueSize)
{
 8013888:	b580      	push	{r7, lr}
 801388a:	b088      	sub	sp, #32
 801388c:	af02      	add	r7, sp, #8
 801388e:	60f8      	str	r0, [r7, #12]
 8013890:	60b9      	str	r1, [r7, #8]
 8013892:	607a      	str	r2, [r7, #4]
 8013894:	603b      	str	r3, [r7, #0]
    // ThreadX message size is in 32-bit words.
    UINT msg_size_words = (msgSize + sizeof(ULONG) - 1) / sizeof(ULONG);
 8013896:	687b      	ldr	r3, [r7, #4]
 8013898:	3303      	adds	r3, #3
 801389a:	089b      	lsrs	r3, r3, #2
 801389c:	617b      	str	r3, [r7, #20]
    CHAR *queueStorage;
    if (msg_size_words == 0)
 801389e:	697b      	ldr	r3, [r7, #20]
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d101      	bne.n	80138a8 <osCreateQueue+0x20>
    {
        return FALSE;
 80138a4:	2300      	movs	r3, #0
 80138a6:	e01f      	b.n	80138e8 <osCreateQueue+0x60>
    }
    /*reserve memory*/
    queueStorage = osAllocMem(msgSize * queueSize);
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	683a      	ldr	r2, [r7, #0]
 80138ac:	fb02 f303 	mul.w	r3, r2, r3
 80138b0:	4618      	mov	r0, r3
 80138b2:	f7fe f96d 	bl	8011b90 <osAllocMem>
 80138b6:	6138      	str	r0, [r7, #16]

    if(queueStorage == NULL)
 80138b8:	693b      	ldr	r3, [r7, #16]
 80138ba:	2b00      	cmp	r3, #0
 80138bc:	d101      	bne.n	80138c2 <osCreateQueue+0x3a>
    {
    	return FALSE;
 80138be:	2300      	movs	r3, #0
 80138c0:	e012      	b.n	80138e8 <osCreateQueue+0x60>
    }
    return (tx_queue_create(queue, (CHAR *)name, msg_size_words,
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	683a      	ldr	r2, [r7, #0]
 80138c6:	fb02 f303 	mul.w	r3, r2, r3
 80138ca:	2238      	movs	r2, #56	@ 0x38
 80138cc:	9201      	str	r2, [sp, #4]
 80138ce:	9300      	str	r3, [sp, #0]
 80138d0:	693b      	ldr	r3, [r7, #16]
 80138d2:	697a      	ldr	r2, [r7, #20]
 80138d4:	68b9      	ldr	r1, [r7, #8]
 80138d6:	68f8      	ldr	r0, [r7, #12]
 80138d8:	f7f9 f854 	bl	800c984 <_txe_queue_create>
 80138dc:	4603      	mov	r3, r0
                            queueStorage, msgSize * queueSize) == TX_SUCCESS);
 80138de:	2b00      	cmp	r3, #0
 80138e0:	bf0c      	ite	eq
 80138e2:	2301      	moveq	r3, #1
 80138e4:	2300      	movne	r3, #0
 80138e6:	b2db      	uxtb	r3, r3
}
 80138e8:	4618      	mov	r0, r3
 80138ea:	3718      	adds	r7, #24
 80138ec:	46bd      	mov	sp, r7
 80138ee:	bd80      	pop	{r7, pc}

080138f0 <osSendToQueue>:

    return (tx_queue_delete(queue) == TX_SUCCESS);
}

bool_t osSendToQueue(OsQueue *queue, const void *msg, systime_t timeout)
{
 80138f0:	b580      	push	{r7, lr}
 80138f2:	b086      	sub	sp, #24
 80138f4:	af00      	add	r7, sp, #0
 80138f6:	60f8      	str	r0, [r7, #12]
 80138f8:	60b9      	str	r1, [r7, #8]
 80138fa:	607a      	str	r2, [r7, #4]
    ULONG wait_option = (timeout == INFINITE_DELAY) ? TX_WAIT_FOREVER : OS_MS_TO_SYSTICKS(timeout);
 80138fc:	687b      	ldr	r3, [r7, #4]
 80138fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013902:	d008      	beq.n	8013916 <osSendToQueue+0x26>
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	2264      	movs	r2, #100	@ 0x64
 8013908:	fb02 f303 	mul.w	r3, r2, r3
 801390c:	4a0b      	ldr	r2, [pc, #44]	@ (801393c <osSendToQueue+0x4c>)
 801390e:	fba2 2303 	umull	r2, r3, r2, r3
 8013912:	099b      	lsrs	r3, r3, #6
 8013914:	e001      	b.n	801391a <osSendToQueue+0x2a>
 8013916:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801391a:	617b      	str	r3, [r7, #20]
    return (tx_queue_send(queue, (void *)msg, wait_option) == TX_SUCCESS);
 801391c:	697a      	ldr	r2, [r7, #20]
 801391e:	68b9      	ldr	r1, [r7, #8]
 8013920:	68f8      	ldr	r0, [r7, #12]
 8013922:	f7f9 f929 	bl	800cb78 <_txe_queue_send>
 8013926:	4603      	mov	r3, r0
 8013928:	2b00      	cmp	r3, #0
 801392a:	bf0c      	ite	eq
 801392c:	2301      	moveq	r3, #1
 801392e:	2300      	movne	r3, #0
 8013930:	b2db      	uxtb	r3, r3
}
 8013932:	4618      	mov	r0, r3
 8013934:	3718      	adds	r7, #24
 8013936:	46bd      	mov	sp, r7
 8013938:	bd80      	pop	{r7, pc}
 801393a:	bf00      	nop
 801393c:	10624dd3 	.word	0x10624dd3

08013940 <osReceiveFromQueue>:

bool_t osReceiveFromQueue(OsQueue *queue, void *msg, systime_t timeout)
{
 8013940:	b580      	push	{r7, lr}
 8013942:	b086      	sub	sp, #24
 8013944:	af00      	add	r7, sp, #0
 8013946:	60f8      	str	r0, [r7, #12]
 8013948:	60b9      	str	r1, [r7, #8]
 801394a:	607a      	str	r2, [r7, #4]
    ULONG wait_option = (timeout == INFINITE_DELAY) ? TX_WAIT_FOREVER : OS_MS_TO_SYSTICKS(timeout);
 801394c:	687b      	ldr	r3, [r7, #4]
 801394e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8013952:	d008      	beq.n	8013966 <osReceiveFromQueue+0x26>
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	2264      	movs	r2, #100	@ 0x64
 8013958:	fb02 f303 	mul.w	r3, r2, r3
 801395c:	4a0b      	ldr	r2, [pc, #44]	@ (801398c <osReceiveFromQueue+0x4c>)
 801395e:	fba2 2303 	umull	r2, r3, r2, r3
 8013962:	099b      	lsrs	r3, r3, #6
 8013964:	e001      	b.n	801396a <osReceiveFromQueue+0x2a>
 8013966:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801396a:	617b      	str	r3, [r7, #20]
    return (tx_queue_receive(queue, msg, wait_option) == TX_SUCCESS);
 801396c:	697a      	ldr	r2, [r7, #20]
 801396e:	68b9      	ldr	r1, [r7, #8]
 8013970:	68f8      	ldr	r0, [r7, #12]
 8013972:	f7f9 f8b7 	bl	800cae4 <_txe_queue_receive>
 8013976:	4603      	mov	r3, r0
 8013978:	2b00      	cmp	r3, #0
 801397a:	bf0c      	ite	eq
 801397c:	2301      	moveq	r3, #1
 801397e:	2300      	movne	r3, #0
 8013980:	b2db      	uxtb	r3, r3
}
 8013982:	4618      	mov	r0, r3
 8013984:	3718      	adds	r7, #24
 8013986:	46bd      	mov	sp, r7
 8013988:	bd80      	pop	{r7, pc}
 801398a:	bf00      	nop
 801398c:	10624dd3 	.word	0x10624dd3

08013990 <osGetSystemTime>:
 * @brief Retrieve system time
 * @return Number of milliseconds elapsed since the system was last started
 **/

systime_t osGetSystemTime(void)
{
 8013990:	b580      	push	{r7, lr}
 8013992:	b082      	sub	sp, #8
 8013994:	af00      	add	r7, sp, #0
	systime_t time;

	//Get current tick count
	time = tx_time_get();
 8013996:	f7f8 fb1f 	bl	800bfd8 <_tx_time_get>
 801399a:	6078      	str	r0, [r7, #4]

	//Convert system ticks to milliseconds
	return OS_SYSTICKS_TO_MS(time);
 801399c:	687b      	ldr	r3, [r7, #4]
 801399e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80139a2:	fb02 f303 	mul.w	r3, r2, r3
 80139a6:	4a04      	ldr	r2, [pc, #16]	@ (80139b8 <osGetSystemTime+0x28>)
 80139a8:	fba2 2303 	umull	r2, r3, r2, r3
 80139ac:	095b      	lsrs	r3, r3, #5
}
 80139ae:	4618      	mov	r0, r3
 80139b0:	3708      	adds	r7, #8
 80139b2:	46bd      	mov	sp, r7
 80139b4:	bd80      	pop	{r7, pc}
 80139b6:	bf00      	nop
 80139b8:	51eb851f 	.word	0x51eb851f

080139bc <memset>:
 80139bc:	4402      	add	r2, r0
 80139be:	4603      	mov	r3, r0
 80139c0:	4293      	cmp	r3, r2
 80139c2:	d100      	bne.n	80139c6 <memset+0xa>
 80139c4:	4770      	bx	lr
 80139c6:	f803 1b01 	strb.w	r1, [r3], #1
 80139ca:	e7f9      	b.n	80139c0 <memset+0x4>

080139cc <__libc_init_array>:
 80139cc:	b570      	push	{r4, r5, r6, lr}
 80139ce:	4d0d      	ldr	r5, [pc, #52]	@ (8013a04 <__libc_init_array+0x38>)
 80139d0:	4c0d      	ldr	r4, [pc, #52]	@ (8013a08 <__libc_init_array+0x3c>)
 80139d2:	1b64      	subs	r4, r4, r5
 80139d4:	10a4      	asrs	r4, r4, #2
 80139d6:	2600      	movs	r6, #0
 80139d8:	42a6      	cmp	r6, r4
 80139da:	d109      	bne.n	80139f0 <__libc_init_array+0x24>
 80139dc:	4d0b      	ldr	r5, [pc, #44]	@ (8013a0c <__libc_init_array+0x40>)
 80139de:	4c0c      	ldr	r4, [pc, #48]	@ (8013a10 <__libc_init_array+0x44>)
 80139e0:	f000 f826 	bl	8013a30 <_init>
 80139e4:	1b64      	subs	r4, r4, r5
 80139e6:	10a4      	asrs	r4, r4, #2
 80139e8:	2600      	movs	r6, #0
 80139ea:	42a6      	cmp	r6, r4
 80139ec:	d105      	bne.n	80139fa <__libc_init_array+0x2e>
 80139ee:	bd70      	pop	{r4, r5, r6, pc}
 80139f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80139f4:	4798      	blx	r3
 80139f6:	3601      	adds	r6, #1
 80139f8:	e7ee      	b.n	80139d8 <__libc_init_array+0xc>
 80139fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80139fe:	4798      	blx	r3
 8013a00:	3601      	adds	r6, #1
 8013a02:	e7f2      	b.n	80139ea <__libc_init_array+0x1e>
 8013a04:	08013ce0 	.word	0x08013ce0
 8013a08:	08013ce0 	.word	0x08013ce0
 8013a0c:	08013ce0 	.word	0x08013ce0
 8013a10:	08013ce4 	.word	0x08013ce4

08013a14 <memcpy>:
 8013a14:	440a      	add	r2, r1
 8013a16:	4291      	cmp	r1, r2
 8013a18:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8013a1c:	d100      	bne.n	8013a20 <memcpy+0xc>
 8013a1e:	4770      	bx	lr
 8013a20:	b510      	push	{r4, lr}
 8013a22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013a26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013a2a:	4291      	cmp	r1, r2
 8013a2c:	d1f9      	bne.n	8013a22 <memcpy+0xe>
 8013a2e:	bd10      	pop	{r4, pc}

08013a30 <_init>:
 8013a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a32:	bf00      	nop
 8013a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013a36:	bc08      	pop	{r3}
 8013a38:	469e      	mov	lr, r3
 8013a3a:	4770      	bx	lr

08013a3c <_fini>:
 8013a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a3e:	bf00      	nop
 8013a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013a42:	bc08      	pop	{r3}
 8013a44:	469e      	mov	lr, r3
 8013a46:	4770      	bx	lr
