

================================================================
== Vitis HLS Report for 'makeSuperPoint_alignedToLine7'
================================================================
* Date:           Tue Jul 30 23:06:32 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mSP_findStartIndex_fu_268  |mSP_findStartIndex  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_mSP_findLRBounds_fu_276    |mSP_findLRBounds    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- makeSuperPoint_alignedToLine_rowListSet_loop                                                   |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter  |       32|       32|         2|          1|          1|     32|       yes|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      643|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     0|      489|     1011|    -|
|Memory               |        1|     -|       64|       65|    -|
|Multiplexer          |        -|     -|        -|      204|    -|
|Register             |        -|     -|      294|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      847|     1923|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |            Instance           |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |grp_mSP_findLRBounds_fu_276    |mSP_findLRBounds     |        0|   0|  225|  409|    0|
    |grp_mSP_findStartIndex_fu_268  |mSP_findStartIndex   |        0|   0|  264|  579|    0|
    |mul_35ns_33s_64_1_1_U20        |mul_35ns_33s_64_1_1  |        0|   0|    0|   23|    0|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                          |                     |        0|   0|  489| 1011|    0|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |                         Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_list_V_U         |makeSuperPoint_alignedToLine7_row_list_V               |        1|   0|   0|    0|   256|   32|     1|         8192|
    |radiiDivisionList_U  |straightLineProjectorFromLayerIJtoK_radiiDivisionList  |        0|  64|  65|    0|    36|   35|     1|         1260|
    +---------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                                                       |        1|  64|  65|    0|   292|   67|     2|         9452|
    +---------------------+-------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1528_1_fu_369_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln1528_fu_354_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln1531_fu_315_p2       |         +|   0|  0|  13|           6|           3|
    |add_ln1610_fu_450_p2       |         +|   0|  0|  39|          32|           2|
    |add_ln1625_fu_497_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln1646_fu_512_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln1671_1_fu_569_p2     |         +|   0|  0|  13|          11|          11|
    |add_ln1671_2_fu_525_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln1671_fu_537_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1677_fu_602_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1682_1_fu_574_p2     |         +|   0|  0|  13|          11|          11|
    |add_ln1682_2_fu_625_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln1682_3_fu_591_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln1682_fu_611_p2       |         +|   0|  0|  15|           8|           8|
    |projectionToRow_fu_435_p2  |         +|   0|  0|  40|          33|          25|
    |ret_fu_401_p2              |         +|   0|  0|  40|          33|          26|
    |start_index_1_fu_474_p2    |         +|   0|  0|  39|          32|           1|
    |sub_ln1531_fu_309_p2       |         -|   0|  0|  13|           6|           6|
    |sub_ln1625_fu_488_p2       |         -|   0|  0|  39|          32|          32|
    |and_ln1610_fu_468_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1526_1_fu_360_p2    |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln1526_fu_344_p2      |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln1610_fu_456_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1615_fu_462_p2      |      icmp|   0|  0|  29|          64|           5|
    |icmp_ln1625_fu_502_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1671_fu_531_p2      |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln1677_fu_543_p2      |      icmp|   0|  0|   8|           2|           3|
    |or_ln1528_fu_382_p2        |        or|   0|  0|  12|          12|           1|
    |select_ln1671_1_fu_557_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1671_fu_549_p3    |    select|   0|  0|   2|           1|           1|
    |start_index_2_fu_480_p3    |    select|   0|  0|  32|           1|          32|
    |temp_start_fu_517_p3       |    select|   0|  0|  11|           1|          11|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 643|         544|         330|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |GDarrayDecoded_address0                 |  14|          3|   12|         36|
    |ap_NS_fsm                               |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter1                 |  14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                 |  14|          3|    1|          3|
    |ap_phi_mux_j_1_phi_fu_250_p4            |   9|          2|    5|         10|
    |ap_phi_mux_row_list_size_phi_fu_215_p4  |   9|          2|   31|         62|
    |indvar_flatten_reg_235                  |   9|          2|    6|         12|
    |j_1_reg_246                             |   9|          2|    5|         10|
    |row_list_V_address0                     |  20|          4|    8|         32|
    |row_list_V_ce0                          |  20|          4|    1|          4|
    |row_list_size_0_lcssa_reg_223           |   9|          2|   32|         64|
    |row_list_size_reg_211                   |   9|          2|   31|         62|
    |z_reg_257                               |   9|          2|    2|          4|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 204|         42|  136|        313|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |GDn_points_load_reg_676                     |  32|   0|   32|          0|
    |add_ln1528_reg_690                          |  31|   0|   31|          0|
    |ap_CS_fsm                                   |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                     |   1|   0|    1|          0|
    |grp_mSP_findLRBounds_fu_276_ap_start_reg    |   1|   0|    1|          0|
    |grp_mSP_findStartIndex_fu_268_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1526_1_reg_695                       |   1|   0|    1|          0|
    |icmp_ln1526_reg_681                         |   1|   0|    1|          0|
    |icmp_ln1671_reg_729                         |   1|   0|    1|          0|
    |indvar_flatten_reg_235                      |   6|   0|    6|          0|
    |j_1_reg_246                                 |   5|   0|    5|          0|
    |projectionToRow_reg_704                     |  33|   0|   33|          0|
    |radiiDivisionList_addr_reg_660              |   5|   0|    6|          1|
    |row_list_size_0_lcssa_reg_223               |  32|   0|   32|          0|
    |row_list_size_reg_211                       |  31|   0|   31|          0|
    |select_ln1671_1_reg_738                     |   5|   0|    5|          0|
    |select_ln1671_reg_733                       |   2|   0|    2|          0|
    |sub_ln1625_reg_709                          |  32|   0|   32|          0|
    |temp_start_reg_719                          |  11|   0|   11|          0|
    |tmp_7_reg_670                               |   3|   0|   11|          8|
    |trunc_ln1526_reg_685                        |  31|   0|   31|          0|
    |trunc_ln1625_reg_714                        |  11|   0|   11|          0|
    |z_reg_257                                   |   2|   0|    2|          0|
    |zext_ln1528_reg_665                         |   3|   0|    8|          5|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 294|   0|  308|         14|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine7|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine7|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine7|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine7|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine7|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  makeSuperPoint_alignedToLine7|  return value|
|GDn_points_address0      |  out|    3|   ap_memory|                     GDn_points|         array|
|GDn_points_ce0           |  out|    1|   ap_memory|                     GDn_points|         array|
|GDn_points_q0            |   in|   32|   ap_memory|                     GDn_points|         array|
|i                        |   in|    3|     ap_none|                              i|        scalar|
|z_top                    |   in|   32|     ap_none|                          z_top|        scalar|
|original_ppl             |   in|   32|     ap_none|                   original_ppl|        scalar|
|init_patch_address0      |  out|    8|   ap_memory|                     init_patch|         array|
|init_patch_ce0           |  out|    1|   ap_memory|                     init_patch|         array|
|init_patch_we0           |  out|    1|   ap_memory|                     init_patch|         array|
|init_patch_d0            |  out|   32|   ap_memory|                     init_patch|         array|
|GDarrayDecoded_address0  |  out|   12|   ap_memory|                 GDarrayDecoded|         array|
|GDarrayDecoded_ce0       |  out|    1|   ap_memory|                 GDarrayDecoded|         array|
|GDarrayDecoded_q0        |   in|   32|   ap_memory|                 GDarrayDecoded|         array|
+-------------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.19>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 13 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.19ns)   --->   "%row_list_V = alloca i64 1" [patchMaker.cpp:1522]   --->   Operation 14 'alloca' 'row_list_V' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%idxprom = zext i3 %i_read"   --->   Operation 15 'zext' 'idxprom' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %idxprom"   --->   Operation 16 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 17 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl"   --->   Operation 18 'read' 'original_ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 19 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty, i32 0, i32 0, void @empty_21, i32 4294967295, i32 0, void @empty_21, void @empty_21, void @empty_21, i32 0, i32 0, i32 0, i32 0, void @empty_21, void @empty_21"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %i_read, i3 0" [patchMaker.cpp:1531]   --->   Operation 21 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_read, i1 0" [patchMaker.cpp:1531]   --->   Operation 22 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln1531_1 = zext i4 %tmp_5" [patchMaker.cpp:1531]   --->   Operation 23 'zext' 'zext_ln1531_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1531 = sub i6 %tmp, i6 %zext_ln1531_1" [patchMaker.cpp:1531]   --->   Operation 24 'sub' 'sub_ln1531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 25 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln1531 = add i6 %sub_ln1531, i6 4" [patchMaker.cpp:1531]   --->   Operation 25 'add' 'add_ln1531' <Predicate = true> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1531_2 = zext i6 %add_ln1531" [patchMaker.cpp:1531]   --->   Operation 26 'zext' 'zext_ln1531_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%radiiDivisionList_addr = getelementptr i35 %radiiDivisionList, i64 0, i64 %zext_ln1531_2" [patchMaker.cpp:1531]   --->   Operation 27 'getelementptr' 'radiiDivisionList_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i_read, i4 0" [patchMaker.cpp:1682]   --->   Operation 28 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1528 = zext i7 %tmp_6" [patchMaker.cpp:1528]   --->   Operation 29 'zext' 'zext_ln1528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %i_read, i8 0" [patchMaker.cpp:1528]   --->   Operation 30 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 31 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%icmp_ln1526 = icmp_sgt  i32 %GDn_points_load, i32 0" [patchMaker.cpp:1526]   --->   Operation 32 'icmp' 'icmp_ln1526' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln1526 = br i1 %icmp_ln1526, void %._crit_edge, void %.lr.ph" [patchMaker.cpp:1526]   --->   Operation 33 'br' 'br_ln1526' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln1526 = trunc i32 %GDn_points_load" [patchMaker.cpp:1526]   --->   Operation 34 'trunc' 'trunc_ln1526' <Predicate = (icmp_ln1526)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln1526 = br void" [patchMaker.cpp:1526]   --->   Operation 35 'br' 'br_ln1526' <Predicate = (icmp_ln1526)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%row_list_size = phi i31 %add_ln1528, void %.split5, i31 0, void %.lr.ph" [patchMaker.cpp:1528]   --->   Operation 36 'phi' 'row_list_size' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.87ns)   --->   "%add_ln1528 = add i31 %row_list_size, i31 1" [patchMaker.cpp:1528]   --->   Operation 37 'add' 'add_ln1528' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.84ns)   --->   "%icmp_ln1526_1 = icmp_eq  i31 %row_list_size, i31 %trunc_ln1526" [patchMaker.cpp:1526]   --->   Operation 39 'icmp' 'icmp_ln1526_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1526 = br i1 %icmp_ln1526_1, void %.split5, void %._crit_edge.loopexit" [patchMaker.cpp:1526]   --->   Operation 41 'br' 'br_ln1526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1528 = trunc i31 %row_list_size" [patchMaker.cpp:1528]   --->   Operation 42 'trunc' 'trunc_ln1528' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.73ns)   --->   "%add_ln1528_1 = add i11 %tmp_7, i11 %trunc_ln1528" [patchMaker.cpp:1528]   --->   Operation 43 'add' 'add_ln1528_1' <Predicate = (!icmp_ln1526_1)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1528_1, i1 0" [patchMaker.cpp:1528]   --->   Operation 44 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln1528 = or i12 %tmp_9_cast, i12 1" [patchMaker.cpp:1528]   --->   Operation 45 'or' 'or_ln1528' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1528_1 = zext i12 %or_ln1528" [patchMaker.cpp:1528]   --->   Operation 46 'zext' 'zext_ln1528_1' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1528_1" [patchMaker.cpp:1528]   --->   Operation 47 'getelementptr' 'GDarrayDecoded_addr' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.64ns)   --->   "%GDarrayDecoded_load = load i12 %GDarrayDecoded_addr" [patchMaker.cpp:1528]   --->   Operation 48 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln1526_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>

State 4 <SV = 3> <Delay = 2.84>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%row_list_size_cast = zext i31 %row_list_size" [patchMaker.cpp:1528]   --->   Operation 49 'zext' 'row_list_size_cast' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln1523 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [patchMaker.cpp:1523]   --->   Operation 50 'specloopname' 'specloopname_ln1523' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%row_list_V_addr = getelementptr i32 %row_list_V, i64 0, i64 %row_list_size_cast" [patchMaker.cpp:1528]   --->   Operation 51 'getelementptr' 'row_list_V_addr' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (1.64ns)   --->   "%GDarrayDecoded_load = load i12 %GDarrayDecoded_addr" [patchMaker.cpp:1528]   --->   Operation 52 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln1526_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_4 : Operation 53 [1/1] (1.19ns)   --->   "%store_ln1528 = store i32 %GDarrayDecoded_load, i8 %row_list_V_addr" [patchMaker.cpp:1528]   --->   Operation 53 'store' 'store_ln1528' <Predicate = (!icmp_ln1526_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 54 'br' 'br_ln0' <Predicate = (!icmp_ln1526_1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.71>
ST_5 : Operation 55 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 55 'br' 'br_ln0' <Predicate = (icmp_ln1526)> <Delay = 0.38>
ST_5 : Operation 56 [2/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:1531]   --->   Operation 56 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>

State 6 <SV = 4> <Delay = 4.85>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%row_list_size_0_lcssa = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge.loopexit"   --->   Operation 57 'phi' 'row_list_size_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %z_top_read"   --->   Operation 58 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.88ns)   --->   "%ret = add i33 %sext_ln215, i33 8567934492"   --->   Operation 59 'add' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i33 %ret"   --->   Operation 60 'sext' 'sext_ln534' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:1531]   --->   Operation 61 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1531 = zext i35 %radiiDivisionList_load" [patchMaker.cpp:1531]   --->   Operation 62 'zext' 'zext_ln1531' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (3.09ns)   --->   "%mul_ln1531 = mul i64 %zext_ln1531, i64 %sext_ln534" [patchMaker.cpp:1531]   --->   Operation 63 'mul' 'mul_ln1531' <Predicate = true> <Delay = 3.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.09> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%i_op_assign = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mul_ln1531, i32 32, i32 63" [patchMaker.cpp:1531]   --->   Operation 64 'partselect' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1465 = sext i32 %i_op_assign"   --->   Operation 65 'sext' 'sext_ln1465' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.88ns)   --->   "%projectionToRow = add i33 %sext_ln1465, i33 22000100"   --->   Operation 66 'add' 'projectionToRow' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [2/2] (0.00ns)   --->   "%call_ret5 = call i96 @mSP_findStartIndex, i32 %row_list_V, i32 %row_list_size_0_lcssa, i33 %projectionToRow" [patchMaker.cpp:1534]   --->   Operation 67 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 2.61>
ST_7 : Operation 68 [1/2] (0.00ns)   --->   "%call_ret5 = call i96 @mSP_findStartIndex, i32 %row_list_V, i32 %row_list_size_0_lcssa, i33 %projectionToRow" [patchMaker.cpp:1534]   --->   Operation 68 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%start_index = extractvalue i96 %call_ret5" [patchMaker.cpp:1534]   --->   Operation 69 'extractvalue' 'start_index' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1615)   --->   "%start_value = extractvalue i96 %call_ret5" [patchMaker.cpp:1534]   --->   Operation 70 'extractvalue' 'start_value' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.88ns)   --->   "%add_ln1610 = add i32 %row_list_size_0_lcssa, i32 4294967295" [patchMaker.cpp:1610]   --->   Operation 71 'add' 'add_ln1610' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.85ns)   --->   "%icmp_ln1610 = icmp_ne  i32 %start_index, i32 %add_ln1610" [patchMaker.cpp:1610]   --->   Operation 72 'icmp' 'icmp_ln1610' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (1.06ns) (out node of the LUT)   --->   "%icmp_ln1615 = icmp_slt  i64 %start_value, i64 18446744073709551606" [patchMaker.cpp:1615]   --->   Operation 73 'icmp' 'icmp_ln1615' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1625)   --->   "%and_ln1610 = and i1 %icmp_ln1610, i1 %icmp_ln1615" [patchMaker.cpp:1610]   --->   Operation 74 'and' 'and_ln1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.88ns)   --->   "%start_index_1 = add i32 %start_index, i32 1" [patchMaker.cpp:1617]   --->   Operation 75 'add' 'start_index_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1625)   --->   "%start_index_2 = select i1 %and_ln1610, i32 %start_index_1, i32 %start_index" [patchMaker.cpp:1610]   --->   Operation 76 'select' 'start_index_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln1625 = sub i32 %start_index_2, i32 %original_ppl_read" [patchMaker.cpp:1625]   --->   Operation 77 'sub' 'sub_ln1625' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1625 = trunc i32 %sub_ln1625" [patchMaker.cpp:1625]   --->   Operation 78 'trunc' 'trunc_ln1625' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.69>
ST_8 : Operation 79 [2/2] (0.69ns)   --->   "%left_bound = call i32 @mSP_findLRBounds, i3 %i_read, i32 %row_list_V, i32 %row_list_size_0_lcssa, i26 %trapezoid_edges_V" [patchMaker.cpp:1538]   --->   Operation 79 'call' 'left_bound' <Predicate = true> <Delay = 0.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 2.04>
ST_9 : Operation 80 [1/2] (0.00ns)   --->   "%left_bound = call i32 @mSP_findLRBounds, i3 %i_read, i32 %row_list_V, i32 %row_list_size_0_lcssa, i26 %trapezoid_edges_V" [patchMaker.cpp:1538]   --->   Operation 80 'call' 'left_bound' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 81 [1/1] (0.88ns)   --->   "%add_ln1625 = add i32 %sub_ln1625, i32 1" [patchMaker.cpp:1625]   --->   Operation 81 'add' 'add_ln1625' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.85ns)   --->   "%icmp_ln1625 = icmp_slt  i32 %add_ln1625, i32 %left_bound" [patchMaker.cpp:1625]   --->   Operation 82 'icmp' 'icmp_ln1625' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1646 = trunc i32 %left_bound" [patchMaker.cpp:1646]   --->   Operation 83 'trunc' 'trunc_ln1646' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.73ns)   --->   "%add_ln1646 = add i11 %trunc_ln1625, i11 1" [patchMaker.cpp:1646]   --->   Operation 84 'add' 'add_ln1646' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.30ns)   --->   "%temp_start = select i1 %icmp_ln1625, i11 %trunc_ln1646, i11 %add_ln1646" [patchMaker.cpp:1646]   --->   Operation 85 'select' 'temp_start' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln1671 = br void" [patchMaker.cpp:1671]   --->   Operation 86 'br' 'br_ln1671' <Predicate = true> <Delay = 0.38>

State 10 <SV = 8> <Delay = 4.15>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void %._crit_edge, i6 %add_ln1671_2, void %.split3" [patchMaker.cpp:1671]   --->   Operation 87 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%j_1 = phi i5 0, void %._crit_edge, i5 %select_ln1671_1, void %.split3" [patchMaker.cpp:1671]   --->   Operation 88 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%z = phi i2 0, void %._crit_edge, i2 %add_ln1677, void %.split3" [patchMaker.cpp:1677]   --->   Operation 89 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln1671_2 = add i6 %indvar_flatten, i6 1" [patchMaker.cpp:1671]   --->   Operation 90 'add' 'add_ln1671_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.61ns)   --->   "%icmp_ln1671 = icmp_eq  i6 %indvar_flatten, i6 32" [patchMaker.cpp:1671]   --->   Operation 92 'icmp' 'icmp_ln1671' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln1671 = br i1 %icmp_ln1671, void %.split3, void" [patchMaker.cpp:1671]   --->   Operation 93 'br' 'br_ln1671' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.70ns)   --->   "%add_ln1671 = add i5 %j_1, i5 1" [patchMaker.cpp:1671]   --->   Operation 94 'add' 'add_ln1671' <Predicate = (!icmp_ln1671)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.34ns)   --->   "%icmp_ln1677 = icmp_eq  i2 %z, i2 2" [patchMaker.cpp:1677]   --->   Operation 95 'icmp' 'icmp_ln1677' <Predicate = (!icmp_ln1671)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.27ns)   --->   "%select_ln1671 = select i1 %icmp_ln1677, i2 0, i2 %z" [patchMaker.cpp:1671]   --->   Operation 96 'select' 'select_ln1671' <Predicate = (!icmp_ln1671)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.27ns)   --->   "%select_ln1671_1 = select i1 %icmp_ln1677, i5 %add_ln1671, i5 %j_1" [patchMaker.cpp:1671]   --->   Operation 97 'select' 'select_ln1671_1' <Predicate = (!icmp_ln1671)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1671 = zext i5 %select_ln1671_1" [patchMaker.cpp:1671]   --->   Operation 98 'zext' 'zext_ln1671' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1671_1 = add i11 %zext_ln1671, i11 %temp_start" [patchMaker.cpp:1671]   --->   Operation 99 'add' 'add_ln1671_1' <Predicate = (!icmp_ln1671)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 100 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1682_1 = add i11 %tmp_7, i11 %add_ln1671_1" [patchMaker.cpp:1682]   --->   Operation 100 'add' 'add_ln1682_1' <Predicate = (!icmp_ln1671)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln1682_1, i1 0" [patchMaker.cpp:1682]   --->   Operation 101 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1682_1 = zext i2 %select_ln1671" [patchMaker.cpp:1682]   --->   Operation 102 'zext' 'zext_ln1682_1' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.74ns)   --->   "%add_ln1682_3 = add i12 %tmp_13_cast, i12 %zext_ln1682_1" [patchMaker.cpp:1682]   --->   Operation 103 'add' 'add_ln1682_3' <Predicate = (!icmp_ln1671)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln1682_4 = zext i12 %add_ln1682_3" [patchMaker.cpp:1682]   --->   Operation 104 'zext' 'zext_ln1682_4' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_1 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1682_4" [patchMaker.cpp:1682]   --->   Operation 105 'getelementptr' 'GDarrayDecoded_addr_1' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (1.64ns)   --->   "%GDarrayDecoded_load_1 = load i12 %GDarrayDecoded_addr_1" [patchMaker.cpp:1682]   --->   Operation 106 'load' 'GDarrayDecoded_load_1' <Predicate = (!icmp_ln1671)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_10 : Operation 107 [1/1] (0.43ns)   --->   "%add_ln1677 = add i2 %select_ln1671, i2 1" [patchMaker.cpp:1677]   --->   Operation 107 'add' 'add_ln1677' <Predicate = (!icmp_ln1671)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.84>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 109 'speclooptripcount' 'empty_33' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1682 = zext i5 %select_ln1671_1" [patchMaker.cpp:1682]   --->   Operation 110 'zext' 'zext_ln1682' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.70ns)   --->   "%add_ln1682 = add i8 %zext_ln1528, i8 %zext_ln1682" [patchMaker.cpp:1682]   --->   Operation 111 'add' 'add_ln1682' <Predicate = (!icmp_ln1671)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln1682_2)   --->   "%shl_ln1671 = shl i8 %add_ln1682, i8 1" [patchMaker.cpp:1671]   --->   Operation 112 'shl' 'shl_ln1671' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln1682_2)   --->   "%zext_ln1682_2 = zext i2 %select_ln1671" [patchMaker.cpp:1682]   --->   Operation 114 'zext' 'zext_ln1682_2' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1682_2 = add i8 %shl_ln1671, i8 %zext_ln1682_2" [patchMaker.cpp:1682]   --->   Operation 115 'add' 'add_ln1682_2' <Predicate = (!icmp_ln1671)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1682_3 = zext i8 %add_ln1682_2" [patchMaker.cpp:1682]   --->   Operation 116 'zext' 'zext_ln1682_3' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%init_patch_addr = getelementptr i32 %init_patch, i64 0, i64 %zext_ln1682_3" [patchMaker.cpp:1682]   --->   Operation 117 'getelementptr' 'init_patch_addr' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln1677 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [patchMaker.cpp:1677]   --->   Operation 118 'specloopname' 'specloopname_ln1677' <Predicate = (!icmp_ln1671)> <Delay = 0.00>
ST_11 : Operation 119 [1/2] (1.64ns)   --->   "%GDarrayDecoded_load_1 = load i12 %GDarrayDecoded_addr_1" [patchMaker.cpp:1682]   --->   Operation 119 'load' 'GDarrayDecoded_load_1' <Predicate = (!icmp_ln1671)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_11 : Operation 120 [1/1] (1.19ns)   --->   "%store_ln1682 = store i32 %GDarrayDecoded_load_1, i8 %init_patch_addr" [patchMaker.cpp:1682]   --->   Operation 120 'store' 'store_ln1682' <Predicate = (!icmp_ln1671)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!icmp_ln1671)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 122 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ GDn_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_top]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ original_ppl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_patch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ GDarrayDecoded]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ trapezoid_edges_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                 (read             ) [ 0011111111000]
row_list_V             (alloca           ) [ 0011111111000]
idxprom                (zext             ) [ 0000000000000]
GDn_points_addr        (getelementptr    ) [ 0010000000000]
original_ppl_read      (read             ) [ 0001111100000]
z_top_read             (read             ) [ 0001111000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000]
tmp_5                  (bitconcatenate   ) [ 0000000000000]
zext_ln1531_1          (zext             ) [ 0000000000000]
sub_ln1531             (sub              ) [ 0000000000000]
add_ln1531             (add              ) [ 0000000000000]
zext_ln1531_2          (zext             ) [ 0000000000000]
radiiDivisionList_addr (getelementptr    ) [ 0001111000000]
tmp_6                  (bitconcatenate   ) [ 0000000000000]
zext_ln1528            (zext             ) [ 0001111111110]
tmp_7                  (bitconcatenate   ) [ 0001111111110]
GDn_points_load        (load             ) [ 0011111000000]
icmp_ln1526            (icmp             ) [ 0011110000000]
br_ln1526              (br               ) [ 0011111000000]
trunc_ln1526           (trunc            ) [ 0001100000000]
br_ln1526              (br               ) [ 0011100000000]
row_list_size          (phi              ) [ 0001100000000]
add_ln1528             (add              ) [ 0011100000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000]
icmp_ln1526_1          (icmp             ) [ 0001100000000]
empty                  (speclooptripcount) [ 0000000000000]
br_ln1526              (br               ) [ 0000000000000]
trunc_ln1528           (trunc            ) [ 0000000000000]
add_ln1528_1           (add              ) [ 0000000000000]
tmp_9_cast             (bitconcatenate   ) [ 0000000000000]
or_ln1528              (or               ) [ 0000000000000]
zext_ln1528_1          (zext             ) [ 0000000000000]
GDarrayDecoded_addr    (getelementptr    ) [ 0001100000000]
row_list_size_cast     (zext             ) [ 0000000000000]
specloopname_ln1523    (specloopname     ) [ 0000000000000]
row_list_V_addr        (getelementptr    ) [ 0000000000000]
GDarrayDecoded_load    (load             ) [ 0000000000000]
store_ln1528           (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0011100000000]
br_ln0                 (br               ) [ 0010011000000]
row_list_size_0_lcssa  (phi              ) [ 0000001111000]
sext_ln215             (sext             ) [ 0000000000000]
ret                    (add              ) [ 0000000000000]
sext_ln534             (sext             ) [ 0000000000000]
radiiDivisionList_load (load             ) [ 0000000000000]
zext_ln1531            (zext             ) [ 0000000000000]
mul_ln1531             (mul              ) [ 0000000000000]
i_op_assign            (partselect       ) [ 0000000000000]
sext_ln1465            (sext             ) [ 0000000000000]
projectionToRow        (add              ) [ 0000000100000]
call_ret5              (call             ) [ 0000000000000]
start_index            (extractvalue     ) [ 0000000000000]
start_value            (extractvalue     ) [ 0000000000000]
add_ln1610             (add              ) [ 0000000000000]
icmp_ln1610            (icmp             ) [ 0000000000000]
icmp_ln1615            (icmp             ) [ 0000000000000]
and_ln1610             (and              ) [ 0000000000000]
start_index_1          (add              ) [ 0000000000000]
start_index_2          (select           ) [ 0000000000000]
sub_ln1625             (sub              ) [ 0000000011000]
trunc_ln1625           (trunc            ) [ 0000000011000]
left_bound             (call             ) [ 0000000000000]
add_ln1625             (add              ) [ 0000000000000]
icmp_ln1625            (icmp             ) [ 0000000000000]
trunc_ln1646           (trunc            ) [ 0000000000000]
add_ln1646             (add              ) [ 0000000000000]
temp_start             (select           ) [ 0000000000110]
br_ln1671              (br               ) [ 0000000001110]
indvar_flatten         (phi              ) [ 0000000000100]
j_1                    (phi              ) [ 0000000000100]
z                      (phi              ) [ 0000000000100]
add_ln1671_2           (add              ) [ 0000000001110]
specpipeline_ln0       (specpipeline     ) [ 0000000000000]
icmp_ln1671            (icmp             ) [ 0000000000110]
br_ln1671              (br               ) [ 0000000000000]
add_ln1671             (add              ) [ 0000000000000]
icmp_ln1677            (icmp             ) [ 0000000000000]
select_ln1671          (select           ) [ 0000000000110]
select_ln1671_1        (select           ) [ 0000000001110]
zext_ln1671            (zext             ) [ 0000000000000]
add_ln1671_1           (add              ) [ 0000000000000]
add_ln1682_1           (add              ) [ 0000000000000]
tmp_13_cast            (bitconcatenate   ) [ 0000000000000]
zext_ln1682_1          (zext             ) [ 0000000000000]
add_ln1682_3           (add              ) [ 0000000000000]
zext_ln1682_4          (zext             ) [ 0000000000000]
GDarrayDecoded_addr_1  (getelementptr    ) [ 0000000000110]
add_ln1677             (add              ) [ 0000000001110]
specloopname_ln0       (specloopname     ) [ 0000000000000]
empty_33               (speclooptripcount) [ 0000000000000]
zext_ln1682            (zext             ) [ 0000000000000]
add_ln1682             (add              ) [ 0000000000000]
shl_ln1671             (shl              ) [ 0000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000]
zext_ln1682_2          (zext             ) [ 0000000000000]
add_ln1682_2           (add              ) [ 0000000000000]
zext_ln1682_3          (zext             ) [ 0000000000000]
init_patch_addr        (getelementptr    ) [ 0000000000000]
specloopname_ln1677    (specloopname     ) [ 0000000000000]
GDarrayDecoded_load_1  (load             ) [ 0000000000000]
store_ln1682           (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000001110]
ret_ln0                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="GDn_points">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDn_points"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="z_top">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_top"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="original_ppl">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="original_ppl"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="init_patch">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_patch"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="GDarrayDecoded">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GDarrayDecoded"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="trapezoid_edges_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trapezoid_edges_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mSP_findStartIndex"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mSP_findLRBounds"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="row_list_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_list_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="0" index="1" bw="3" slack="0"/>
<pin id="123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="original_ppl_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="original_ppl_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="z_top_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_top_read/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="GDn_points_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDn_points_addr/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="GDn_points_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="radiiDivisionList_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="35" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="radiiDivisionList_addr/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="GDarrayDecoded_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="12" slack="0"/>
<pin id="162" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDarrayDecoded_addr/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="12" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="GDarrayDecoded_load/3 GDarrayDecoded_load_1/10 "/>
</bind>
</comp>

<comp id="171" class="1004" name="row_list_V_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="31" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_list_V_addr/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln1528_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1528/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="2"/>
<pin id="186" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="radiiDivisionList_load/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="GDarrayDecoded_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="12" slack="0"/>
<pin id="193" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="GDarrayDecoded_addr_1/10 "/>
</bind>
</comp>

<comp id="197" class="1004" name="init_patch_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_patch_addr/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln1682_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1682/11 "/>
</bind>
</comp>

<comp id="211" class="1005" name="row_list_size_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="31" slack="1"/>
<pin id="213" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="row_list_size (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="row_list_size_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="0"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="1" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_list_size/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="row_list_size_0_lcssa_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="row_list_size_0_lcssa (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="row_list_size_0_lcssa_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="3"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="32" slack="3"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_list_size_0_lcssa/6 "/>
</bind>
</comp>

<comp id="235" class="1005" name="indvar_flatten_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="indvar_flatten_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/10 "/>
</bind>
</comp>

<comp id="246" class="1005" name="j_1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="j_1_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="5" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="257" class="1005" name="z_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="1"/>
<pin id="259" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="z (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="z_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="2" slack="0"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_mSP_findStartIndex_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="96" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="0" index="3" bw="33" slack="0"/>
<pin id="273" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_mSP_findLRBounds_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="3" slack="6"/>
<pin id="279" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="3" bw="32" slack="2"/>
<pin id="281" dir="0" index="4" bw="26" slack="0"/>
<pin id="282" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="left_bound/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="idxprom_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="1"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="1"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln1531_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1531_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln1531_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="4" slack="0"/>
<pin id="312" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1531/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln1531_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1531/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln1531_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1531_2/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="1"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln1528_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1528/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_7_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="3" slack="1"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln1526_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1526/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln1526_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1526/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln1528_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="31" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1528/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln1526_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="31" slack="0"/>
<pin id="362" dir="0" index="1" bw="31" slack="1"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1526_1/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln1528_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="31" slack="0"/>
<pin id="367" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1528/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln1528_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="1"/>
<pin id="371" dir="0" index="1" bw="11" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1528_1/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_9_cast_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="0" index="1" bw="11" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="or_ln1528_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="0" index="1" bw="12" slack="0"/>
<pin id="385" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1528/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln1528_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1528_1/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="row_list_size_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_list_size_cast/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sext_ln215_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="3"/>
<pin id="400" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln215/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="ret_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="26" slack="0"/>
<pin id="404" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sext_ln534_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="33" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln534/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln1531_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="35" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1531/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="mul_ln1531_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="35" slack="0"/>
<pin id="417" dir="0" index="1" bw="33" slack="0"/>
<pin id="418" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1531/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="i_op_assign_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i_op_assign/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln1465_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1465/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="projectionToRow_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="26" slack="0"/>
<pin id="438" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="projectionToRow/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="start_index_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="96" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="start_index/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="start_value_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="96" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="start_value/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln1610_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1610/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln1610_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1610/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln1615_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1615/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="and_ln1610_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1610/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="start_index_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="start_index_1/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="start_index_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="0" index="2" bw="32" slack="0"/>
<pin id="484" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="start_index_2/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sub_ln1625_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="4"/>
<pin id="491" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1625/7 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln1625_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1625/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln1625_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1625/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln1625_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1625/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln1646_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1646/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln1646_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="2"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1646/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="temp_start_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="0" index="2" bw="11" slack="0"/>
<pin id="521" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_start/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln1671_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1671_2/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln1671_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="6" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1671/10 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln1671_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1671/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln1677_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="2" slack="0"/>
<pin id="545" dir="0" index="1" bw="2" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1677/10 "/>
</bind>
</comp>

<comp id="549" class="1004" name="select_ln1671_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="2" slack="0"/>
<pin id="552" dir="0" index="2" bw="2" slack="0"/>
<pin id="553" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1671/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln1671_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="5" slack="0"/>
<pin id="560" dir="0" index="2" bw="5" slack="0"/>
<pin id="561" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1671_1/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln1671_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1671/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln1671_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="11" slack="1"/>
<pin id="572" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1671_1/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln1682_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="11" slack="7"/>
<pin id="576" dir="0" index="1" bw="11" slack="0"/>
<pin id="577" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1682_1/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_13_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="0"/>
<pin id="581" dir="0" index="1" bw="11" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln1682_1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="2" slack="0"/>
<pin id="589" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1682_1/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln1682_3_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="0"/>
<pin id="593" dir="0" index="1" bw="2" slack="0"/>
<pin id="594" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1682_3/10 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln1682_4_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="12" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1682_4/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln1677_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="1" slack="0"/>
<pin id="605" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1677/10 "/>
</bind>
</comp>

<comp id="608" class="1004" name="zext_ln1682_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="1"/>
<pin id="610" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1682/11 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln1682_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="8"/>
<pin id="613" dir="0" index="1" bw="5" slack="0"/>
<pin id="614" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1682/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="shl_ln1671_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1671/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln1682_2_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="2" slack="1"/>
<pin id="624" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1682_2/11 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln1682_2_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="2" slack="0"/>
<pin id="628" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1682_2/11 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln1682_3_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1682_3/11 "/>
</bind>
</comp>

<comp id="636" class="1005" name="i_read_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="3" slack="1"/>
<pin id="638" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_read "/>
</bind>
</comp>

<comp id="645" class="1005" name="GDn_points_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="GDn_points_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="original_ppl_read_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="4"/>
<pin id="652" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="original_ppl_read "/>
</bind>
</comp>

<comp id="655" class="1005" name="z_top_read_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="3"/>
<pin id="657" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="z_top_read "/>
</bind>
</comp>

<comp id="660" class="1005" name="radiiDivisionList_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="2"/>
<pin id="662" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="radiiDivisionList_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="zext_ln1528_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="8"/>
<pin id="667" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="zext_ln1528 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_7_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="1"/>
<pin id="672" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="676" class="1005" name="GDn_points_load_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="3"/>
<pin id="678" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="GDn_points_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="icmp_ln1526_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="1"/>
<pin id="683" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1526 "/>
</bind>
</comp>

<comp id="685" class="1005" name="trunc_ln1526_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="31" slack="1"/>
<pin id="687" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1526 "/>
</bind>
</comp>

<comp id="690" class="1005" name="add_ln1528_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="31" slack="0"/>
<pin id="692" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1528 "/>
</bind>
</comp>

<comp id="695" class="1005" name="icmp_ln1526_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1526_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="GDarrayDecoded_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="12" slack="1"/>
<pin id="701" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="GDarrayDecoded_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="projectionToRow_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="33" slack="1"/>
<pin id="706" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="projectionToRow "/>
</bind>
</comp>

<comp id="709" class="1005" name="sub_ln1625_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="2"/>
<pin id="711" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln1625 "/>
</bind>
</comp>

<comp id="714" class="1005" name="trunc_ln1625_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="2"/>
<pin id="716" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1625 "/>
</bind>
</comp>

<comp id="719" class="1005" name="temp_start_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="1"/>
<pin id="721" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="temp_start "/>
</bind>
</comp>

<comp id="724" class="1005" name="add_ln1671_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="6" slack="0"/>
<pin id="726" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1671_2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="icmp_ln1671_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="1"/>
<pin id="731" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1671 "/>
</bind>
</comp>

<comp id="733" class="1005" name="select_ln1671_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="1"/>
<pin id="735" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1671 "/>
</bind>
</comp>

<comp id="738" class="1005" name="select_ln1671_1_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="5" slack="0"/>
<pin id="740" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln1671_1 "/>
</bind>
</comp>

<comp id="744" class="1005" name="GDarrayDecoded_addr_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="1"/>
<pin id="746" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="GDarrayDecoded_addr_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="add_ln1677_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="0"/>
<pin id="751" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1677 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="165" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="165" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="52" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="227" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="238"><net_src comp="92" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="94" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="96" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="274"><net_src comp="84" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="227" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="283"><net_src comp="88" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="223" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="276" pin=4"/></net>

<net id="289"><net_src comp="120" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="38" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="298" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="291" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="331"><net_src comp="44" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="326" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="48" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="145" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="145" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="215" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="215" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="215" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="396"><net_src comp="211" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="405"><net_src comp="398" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="74" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="184" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="407" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="76" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="78" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="80" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="434"><net_src comp="421" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="82" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="435" pin="2"/><net_sink comp="268" pin=3"/></net>

<net id="445"><net_src comp="268" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="268" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="223" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="32" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="442" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="446" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="86" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="456" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="442" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="58" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="485"><net_src comp="468" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="442" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="276" pin="5"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="276" pin="5"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="90" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="502" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="508" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="239" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="98" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="239" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="100" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="250" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="102" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="261" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="104" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="96" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="261" pin="4"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="543" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="537" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="250" pin="4"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="66" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="574" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="40" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="549" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="579" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="606"><net_src comp="549" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="106" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="615"><net_src comp="608" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="112" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="629"><net_src comp="616" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="639"><net_src comp="120" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="648"><net_src comp="138" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="653"><net_src comp="126" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="658"><net_src comp="132" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="663"><net_src comp="151" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="668"><net_src comp="333" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="673"><net_src comp="337" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="679"><net_src comp="145" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="684"><net_src comp="344" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="350" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="693"><net_src comp="354" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="698"><net_src comp="360" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="158" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="707"><net_src comp="435" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="712"><net_src comp="488" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="717"><net_src comp="493" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="722"><net_src comp="517" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="727"><net_src comp="525" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="732"><net_src comp="531" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="549" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="741"><net_src comp="557" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="747"><net_src comp="189" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="752"><net_src comp="602" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="261" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: GDn_points | {}
	Port: init_patch | {11 }
	Port: GDarrayDecoded | {}
	Port: radiiDivisionList | {}
	Port: trapezoid_edges_V | {}
 - Input state : 
	Port: makeSuperPoint_alignedToLine7 : GDn_points | {1 2 }
	Port: makeSuperPoint_alignedToLine7 : i | {1 }
	Port: makeSuperPoint_alignedToLine7 : z_top | {2 }
	Port: makeSuperPoint_alignedToLine7 : original_ppl | {2 }
	Port: makeSuperPoint_alignedToLine7 : GDarrayDecoded | {3 4 10 11 }
	Port: makeSuperPoint_alignedToLine7 : radiiDivisionList | {5 6 }
	Port: makeSuperPoint_alignedToLine7 : trapezoid_edges_V | {8 9 }
  - Chain level:
	State 1
		GDn_points_addr : 1
		GDn_points_load : 2
	State 2
		zext_ln1531_1 : 1
		sub_ln1531 : 2
		add_ln1531 : 3
		zext_ln1531_2 : 4
		radiiDivisionList_addr : 5
		zext_ln1528 : 1
		icmp_ln1526 : 1
		br_ln1526 : 2
		trunc_ln1526 : 1
	State 3
		add_ln1528 : 1
		icmp_ln1526_1 : 1
		br_ln1526 : 2
		trunc_ln1528 : 1
		add_ln1528_1 : 2
		tmp_9_cast : 3
		or_ln1528 : 4
		zext_ln1528_1 : 4
		GDarrayDecoded_addr : 5
		GDarrayDecoded_load : 6
	State 4
		row_list_V_addr : 1
		store_ln1528 : 2
	State 5
	State 6
		ret : 1
		sext_ln534 : 2
		zext_ln1531 : 1
		mul_ln1531 : 3
		i_op_assign : 4
		sext_ln1465 : 5
		projectionToRow : 6
		call_ret5 : 7
	State 7
		start_index : 1
		start_value : 1
		icmp_ln1610 : 2
		icmp_ln1615 : 2
		and_ln1610 : 3
		start_index_1 : 2
		start_index_2 : 3
		sub_ln1625 : 4
		trunc_ln1625 : 5
	State 8
	State 9
		icmp_ln1625 : 1
		trunc_ln1646 : 1
		temp_start : 2
	State 10
		add_ln1671_2 : 1
		icmp_ln1671 : 1
		br_ln1671 : 2
		add_ln1671 : 1
		icmp_ln1677 : 1
		select_ln1671 : 2
		select_ln1671_1 : 2
		zext_ln1671 : 3
		add_ln1671_1 : 4
		add_ln1682_1 : 5
		tmp_13_cast : 6
		zext_ln1682_1 : 3
		add_ln1682_3 : 7
		zext_ln1682_4 : 8
		GDarrayDecoded_addr_1 : 9
		GDarrayDecoded_load_1 : 10
		add_ln1677 : 3
	State 11
		add_ln1682 : 1
		shl_ln1671 : 2
		add_ln1682_2 : 2
		zext_ln1682_3 : 3
		init_patch_addr : 4
		store_ln1682 : 5
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_mSP_findStartIndex_fu_268 |    0    |  1.935  |   459   |   540   |
|          |  grp_mSP_findLRBounds_fu_276  |    0    |  1.935  |   333   |   340   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       add_ln1531_fu_315       |    0    |    0    |    0    |    13   |
|          |       add_ln1528_fu_354       |    0    |    0    |    0    |    38   |
|          |      add_ln1528_1_fu_369      |    0    |    0    |    0    |    18   |
|          |           ret_fu_401          |    0    |    0    |    0    |    39   |
|          |     projectionToRow_fu_435    |    0    |    0    |    0    |    39   |
|          |       add_ln1610_fu_450       |    0    |    0    |    0    |    39   |
|          |      start_index_1_fu_474     |    0    |    0    |    0    |    39   |
|          |       add_ln1625_fu_497       |    0    |    0    |    0    |    39   |
|    add   |       add_ln1646_fu_512       |    0    |    0    |    0    |    18   |
|          |      add_ln1671_2_fu_525      |    0    |    0    |    0    |    13   |
|          |       add_ln1671_fu_537       |    0    |    0    |    0    |    12   |
|          |      add_ln1671_1_fu_569      |    0    |    0    |    0    |    13   |
|          |      add_ln1682_1_fu_574      |    0    |    0    |    0    |    13   |
|          |      add_ln1682_3_fu_591      |    0    |    0    |    0    |    19   |
|          |       add_ln1677_fu_602       |    0    |    0    |    0    |    9    |
|          |       add_ln1682_fu_611       |    0    |    0    |    0    |    14   |
|          |      add_ln1682_2_fu_625      |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       icmp_ln1526_fu_344      |    0    |    0    |    0    |    20   |
|          |      icmp_ln1526_1_fu_360     |    0    |    0    |    0    |    19   |
|          |       icmp_ln1610_fu_456      |    0    |    0    |    0    |    20   |
|   icmp   |       icmp_ln1615_fu_462      |    0    |    0    |    0    |    29   |
|          |       icmp_ln1625_fu_502      |    0    |    0    |    0    |    20   |
|          |       icmp_ln1671_fu_531      |    0    |    0    |    0    |    10   |
|          |       icmp_ln1677_fu_543      |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|    sub   |       sub_ln1531_fu_309       |    0    |    0    |    0    |    13   |
|          |       sub_ln1625_fu_488       |    0    |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |      start_index_2_fu_480     |    0    |    0    |    0    |    32   |
|  select  |       temp_start_fu_517       |    0    |    0    |    0    |    11   |
|          |      select_ln1671_fu_549     |    0    |    0    |    0    |    2    |
|          |     select_ln1671_1_fu_557    |    0    |    0    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|---------|
|    mul   |       mul_ln1531_fu_415       |    0    |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |       and_ln1610_fu_468       |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       i_read_read_fu_120      |    0    |    0    |    0    |    0    |
|   read   | original_ppl_read_read_fu_126 |    0    |    0    |    0    |    0    |
|          |     z_top_read_read_fu_132    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |         idxprom_fu_286        |    0    |    0    |    0    |    0    |
|          |      zext_ln1531_1_fu_305     |    0    |    0    |    0    |    0    |
|          |      zext_ln1531_2_fu_321     |    0    |    0    |    0    |    0    |
|          |       zext_ln1528_fu_333      |    0    |    0    |    0    |    0    |
|          |      zext_ln1528_1_fu_388     |    0    |    0    |    0    |    0    |
|          |   row_list_size_cast_fu_393   |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln1531_fu_411      |    0    |    0    |    0    |    0    |
|          |       zext_ln1671_fu_565      |    0    |    0    |    0    |    0    |
|          |      zext_ln1682_1_fu_587     |    0    |    0    |    0    |    0    |
|          |      zext_ln1682_4_fu_597     |    0    |    0    |    0    |    0    |
|          |       zext_ln1682_fu_608      |    0    |    0    |    0    |    0    |
|          |      zext_ln1682_2_fu_622     |    0    |    0    |    0    |    0    |
|          |      zext_ln1682_3_fu_631     |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           tmp_fu_291          |    0    |    0    |    0    |    0    |
|          |          tmp_5_fu_298         |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_6_fu_326         |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_337         |    0    |    0    |    0    |    0    |
|          |       tmp_9_cast_fu_374       |    0    |    0    |    0    |    0    |
|          |       tmp_13_cast_fu_579      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |      trunc_ln1526_fu_350      |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln1528_fu_365      |    0    |    0    |    0    |    0    |
|          |      trunc_ln1625_fu_493      |    0    |    0    |    0    |    0    |
|          |      trunc_ln1646_fu_508      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |        or_ln1528_fu_382       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       sext_ln215_fu_398       |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln534_fu_407       |    0    |    0    |    0    |    0    |
|          |       sext_ln1465_fu_431      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|       i_op_assign_fu_421      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|extractvalue|       start_index_fu_442      |    0    |    0    |    0    |    0    |
|          |       start_value_fu_446      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|    shl   |       shl_ln1671_fu_616       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    0    |   3.87  |   792   |   1523  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|row_list_V|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| GDarrayDecoded_addr_1_reg_744|   12   |
|  GDarrayDecoded_addr_reg_699 |   12   |
|    GDn_points_addr_reg_645   |    3   |
|    GDn_points_load_reg_676   |   32   |
|      add_ln1528_reg_690      |   31   |
|     add_ln1671_2_reg_724     |    6   |
|      add_ln1677_reg_749      |    2   |
|        i_read_reg_636        |    3   |
|     icmp_ln1526_1_reg_695    |    1   |
|      icmp_ln1526_reg_681     |    1   |
|      icmp_ln1671_reg_729     |    1   |
|    indvar_flatten_reg_235    |    6   |
|          j_1_reg_246         |    5   |
|   original_ppl_read_reg_650  |   32   |
|    projectionToRow_reg_704   |   33   |
|radiiDivisionList_addr_reg_660|    6   |
| row_list_size_0_lcssa_reg_223|   32   |
|     row_list_size_reg_211    |   31   |
|    select_ln1671_1_reg_738   |    5   |
|     select_ln1671_reg_733    |    2   |
|      sub_ln1625_reg_709      |   32   |
|      temp_start_reg_719      |   11   |
|         tmp_7_reg_670        |   11   |
|     trunc_ln1526_reg_685     |   31   |
|     trunc_ln1625_reg_714     |   11   |
|           z_reg_257          |    2   |
|      z_top_read_reg_655      |   32   |
|      zext_ln1528_reg_665     |    8   |
+------------------------------+--------+
|             Total            |   394  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_145       |  p0  |   2  |   3  |    6   ||    9    |
|       grp_access_fu_165       |  p0  |   4  |  12  |   48   ||    20   |
|     row_list_size_reg_211     |  p0  |   2  |  31  |   62   ||    9    |
| row_list_size_0_lcssa_reg_223 |  p0  |   2  |  32  |   64   ||    9    |
| grp_mSP_findStartIndex_fu_268 |  p3  |   2  |  33  |   66   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   246  || 2.00071 ||    56   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    3   |   792  |  1523  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   56   |
|  Register |    -   |    -   |    -   |   394  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    5   |  1186  |  1579  |
+-----------+--------+--------+--------+--------+--------+
