Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  9 15:30:47 2020
| Host         : LAPTOP-8T04MTTM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file my_DSP_Hardware_wrapper_timing_summary_routed.rpt -pb my_DSP_Hardware_wrapper_timing_summary_routed.pb -rpx my_DSP_Hardware_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : my_DSP_Hardware_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.010       -3.365                      2                  131       -3.360      -85.712                     26                  131        1.845        0.000                       0                    87  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               2.169        0.000                      0                   56       -3.360      -85.712                     26                   56        2.000        0.000                       0                    31  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.415        0.000                      0                   45        0.183        0.000                      0                   45        3.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dac_clk_out   dac_2clk_out       -2.010       -2.010                      1                    1        0.172        0.000                      0                    1  
dac_clk_out   dac_2ph_out        -1.356       -1.356                      1                    1        0.105        0.000                      0                    1  
adc_clk       dac_clk_out         4.721        0.000                      0                   28        0.134        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.169ns,  Total Violation        0.000ns
Hold  :           26  Failing Endpoints,  Worst Slack       -3.360ns,  Total Violation      -85.712ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 adc_dat_b_i[15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.048ns  (logic 7.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  adc_dat_b_i[15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_b_i[15]
    Y18                  IBUF (Prop_ibuf_I_O)         0.983     4.383 r  adc_dat_b_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.000     4.383    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[15]
    ILOGIC_X0Y16         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.448 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[15]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.448    my_DSP_Hardware_i/my_AD_Converter_0/inst/OPT_ZHD_N_adc_dat_b_reg[15]
    ILOGIC_X0Y16         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.550    12.462    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y16         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[15]/C
                         clock pessimism              0.000    12.462    
                         clock uncertainty           -0.035    12.427    
    ILOGIC_X0Y16         FDRE (Setup_fdre_C_D)        0.191    12.618    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[15]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 adc_dat_a_i[15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 7.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_a_i[15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[15]
    V16                  IBUF (Prop_ibuf_I_O)         0.956     4.356 r  adc_dat_a_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.000     4.356    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[15]
    ILOGIC_X0Y14         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.421 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.421    my_DSP_Hardware_i/my_AD_Converter_0/inst/OPT_ZHD_N_adc_dat_a_reg[15]
    ILOGIC_X0Y14         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.551    12.463    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    ILOGIC_X0Y14         FDRE (Setup_fdre_C_D)        0.191    12.619    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.517ns (15.361%)  route 2.849ns (84.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.777     4.939    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y0          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y0          FDRE (Prop_fdre_C_Q)         0.517     5.456 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[8]/Q
                         net (fo=1, routed)           2.849     8.304    my_DSP_Hardware_i/my_DSP_0/inst/A_IN[17]
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.580    12.492    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.741    
                         clock uncertainty           -0.035    12.706    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.418    12.288    my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.517ns (16.830%)  route 2.555ns (83.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.762     4.924    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y29         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.517     5.441 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/Q
                         net (fo=2, routed)           2.555     7.995    my_DSP_Hardware_i/my_DSP_0/inst/B_IN[7]
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.580    12.492    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.741    
                         clock uncertainty           -0.035    12.706    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.506    12.200    my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.517ns (16.913%)  route 2.540ns (83.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/Q
                         net (fo=2, routed)           2.540     7.988    my_DSP_Hardware_i/my_DSP_0/inst/B_IN[5]
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.580    12.492    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.741    
                         clock uncertainty           -0.035    12.706    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.506    12.200    my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.517ns (17.143%)  route 2.499ns (82.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.939ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.777     4.939    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y1          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y1          FDRE (Prop_fdre_C_Q)         0.517     5.456 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[3]/Q
                         net (fo=1, routed)           2.499     7.954    my_DSP_Hardware_i/my_DSP_0/inst/A_IN[12]
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.580    12.492    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.741    
                         clock uncertainty           -0.035    12.706    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.418    12.288    my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.517ns (17.699%)  route 2.404ns (82.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/Q
                         net (fo=2, routed)           2.404     7.853    my_DSP_Hardware_i/my_DSP_0/inst/B_IN[17]
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.580    12.492    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.741    
                         clock uncertainty           -0.035    12.706    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.506    12.200    my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.200    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.517ns (17.216%)  route 2.486ns (82.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.774     4.936    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y6          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[14]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          FDRE (Prop_fdre_C_Q)         0.517     5.453 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[14]/Q
                         net (fo=1, routed)           2.486     7.939    my_DSP_Hardware_i/my_DSP_0/inst/A_IN[23]
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.580    12.492    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.741    
                         clock uncertainty           -0.035    12.706    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -0.418    12.288    my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.517ns (17.767%)  route 2.393ns (82.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.776     4.938    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y3          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y3          FDRE (Prop_fdre_C_Q)         0.517     5.455 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[4]/Q
                         net (fo=1, routed)           2.393     7.847    my_DSP_Hardware_i/my_DSP_0/inst/A_IN[13]
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.580    12.492    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.741    
                         clock uncertainty           -0.035    12.706    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.418    12.288    my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -7.847    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.517ns (18.066%)  route 2.345ns (81.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 12.492 - 8.000 ) 
    Source Clock Delay      (SCD):    4.936ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.774     4.936    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y5          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y5          FDRE (Prop_fdre_C_Q)         0.517     5.453 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[12]/Q
                         net (fo=1, routed)           2.345     7.797    my_DSP_Hardware_i/my_DSP_0/inst/A_IN[21]
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.580    12.492    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.741    
                         clock uncertainty           -0.035    12.706    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -0.418    12.288    my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  4.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.360ns  (arrival time - required time)
  Source:                 adc_dat_b_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.805ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P16                                               0.000     1.000 f  adc_dat_b_i[3] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[3]
    P16                  IBUF (Prop_ibuf_I_O)         0.805     1.805 f  adc_dat_b_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     1.805    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[3]
    ILOGIC_X0Y1          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[3]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.777     4.939    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y1          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[3]/C
                         clock pessimism              0.000     4.939    
                         clock uncertainty            0.035     4.974    
    ILOGIC_X0Y1          FDRE (Hold_fdre_C_D)         0.191     5.165    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.165    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                 -3.360    

Slack (VIOLATED) :        -3.350ns  (arrival time - required time)
  Source:                 adc_dat_b_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.811ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    R18                                               0.000     1.000 f  adc_dat_b_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.811     1.811 f  adc_dat_b_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     1.811    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[2]
    ILOGIC_X0Y9          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[2]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.773     4.935    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y9          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[2]/C
                         clock pessimism              0.000     4.935    
                         clock uncertainty            0.035     4.970    
    ILOGIC_X0Y9          FDRE (Hold_fdre_C_D)         0.191     5.161    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.161    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                 -3.350    

Slack (VIOLATED) :        -3.348ns  (arrival time - required time)
  Source:                 adc_dat_b_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.816ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    T19                                               0.000     1.000 f  adc_dat_b_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[8]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     1.816 f  adc_dat_b_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     1.816    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[8]
    ILOGIC_X0Y0          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[8]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.777     4.939    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y0          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[8]/C
                         clock pessimism              0.000     4.939    
                         clock uncertainty            0.035     4.974    
    ILOGIC_X0Y0          FDRE (Hold_fdre_C_D)         0.191     5.165    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.165    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                 -3.348    

Slack (VIOLATED) :        -3.339ns  (arrival time - required time)
  Source:                 adc_dat_b_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.823ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    W19                                               0.000     1.000 f  adc_dat_b_i[12] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[12]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     1.823 f  adc_dat_b_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     1.823    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[12]
    ILOGIC_X0Y5          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[12]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.774     4.936    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y5          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[12]/C
                         clock pessimism              0.000     4.936    
                         clock uncertainty            0.035     4.971    
    ILOGIC_X0Y5          FDRE (Hold_fdre_C_D)         0.191     5.162    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                 -3.339    

Slack (VIOLATED) :        -3.337ns  (arrival time - required time)
  Source:                 adc_dat_b_i[14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.824ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    W18                                               0.000     1.000 f  adc_dat_b_i[14] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[14]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     1.824 f  adc_dat_b_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     1.824    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[14]
    ILOGIC_X0Y6          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[14]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.774     4.936    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y6          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[14]/C
                         clock pessimism              0.000     4.936    
                         clock uncertainty            0.035     4.971    
    ILOGIC_X0Y6          FDRE (Hold_fdre_C_D)         0.191     5.162    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                 -3.337    

Slack (VIOLATED) :        -3.330ns  (arrival time - required time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    W16                                               0.000     1.000 f  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     1.828 f  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     1.828    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[3]
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
                         clock pessimism              0.000     4.932    
                         clock uncertainty            0.035     4.967    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.191     5.158    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.325ns  (arrival time - required time)
  Source:                 adc_dat_b_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.838ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    P18                                               0.000     1.000 f  adc_dat_b_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.838     1.838 f  adc_dat_b_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     1.838    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[4]
    ILOGIC_X0Y3          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[4]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.776     4.938    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y3          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[4]/C
                         clock pessimism              0.000     4.938    
                         clock uncertainty            0.035     4.973    
    ILOGIC_X0Y3          FDRE (Hold_fdre_C_D)         0.191     5.164    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.164    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (VIOLATED) :        -3.320ns  (arrival time - required time)
  Source:                 adc_dat_b_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.830ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    U20                                               0.000     1.000 f  adc_dat_b_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[9]
    U20                  IBUF (Prop_ibuf_I_O)         0.830     1.830 f  adc_dat_b_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     1.830    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[9]
    ILOGIC_X0Y19         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[9]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.762     4.924    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y19         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[9]/C
                         clock pessimism              0.000     4.924    
                         clock uncertainty            0.035     4.959    
    ILOGIC_X0Y19         FDRE (Hold_fdre_C_D)         0.191     5.150    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.150    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                 -3.320    

Slack (VIOLATED) :        -3.317ns  (arrival time - required time)
  Source:                 adc_dat_b_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.847ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    N17                                               0.000     1.000 f  adc_dat_b_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[5]
    N17                  IBUF (Prop_ibuf_I_O)         0.847     1.847 f  adc_dat_b_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     1.847    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[5]
    ILOGIC_X0Y4          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[5]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.776     4.938    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y4          FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[5]/C
                         clock pessimism              0.000     4.938    
                         clock uncertainty            0.035     4.973    
    ILOGIC_X0Y4          FDRE (Hold_fdre_C_D)         0.191     5.164    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.164    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                 -3.317    

Slack (VIOLATED) :        -3.316ns  (arrival time - required time)
  Source:                 adc_dat_b_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.849ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    R19                                               0.000     1.000 f  adc_dat_b_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_b_i[6]
    R19                  IBUF (Prop_ibuf_I_O)         0.849     1.849 f  adc_dat_b_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     1.849    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_i[6]
    ILOGIC_X0Y49         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[6]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.777     4.939    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y49         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[6]/C
                         clock pessimism              0.000     4.939    
                         clock uncertainty            0.035     4.974    
    ILOGIC_X0Y49         FDRE (Hold_fdre_C_D)         0.191     5.165    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.165    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                 -3.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/I
Min Period        n/a     DSP48E1/CLK       n/a            2.154         8.000       5.846      DSP48_X1Y20     my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y43    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y40    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y39    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/C
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y30    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/C
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y32    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/C
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y14    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y35    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y13    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.456ns (17.307%)  route 2.179ns (82.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.179     7.529    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y79         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.456ns (18.285%)  route 2.038ns (81.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.038     7.388    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y80         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.456ns (19.134%)  route 1.927ns (80.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.927     7.277    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.538     8.450    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y82         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.277    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.456ns (19.461%)  route 1.887ns (80.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.887     7.237    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.538     8.450    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y81         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.419ns (20.011%)  route 1.675ns (79.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.740     4.901    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.419     5.320 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/Q
                         net (fo=1, routed)           1.675     6.995    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[15]
    OLOGIC_X0Y92         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y92         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_D2)      -1.009     7.742    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.742    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_rst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.456ns (20.091%)  route 1.814ns (79.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.814     7.164    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y58         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_rst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y58         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_rst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y58         ODDR (Setup_oddr_C_D2)      -0.834     7.917    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_rst
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.456ns (22.417%)  route 1.578ns (77.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.900ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.739     4.900    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y62         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.456     5.356 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[14]/Q
                         net (fo=1, routed)           1.578     6.934    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[14]
    OLOGIC_X0Y91         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y91         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.834     7.917    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.456ns (23.108%)  route 1.517ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.743     4.904    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y54         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.456     5.360 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/Q
                         net (fo=1, routed)           1.517     6.877    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[3]
    OLOGIC_X0Y85         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y85         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_D2)      -0.834     7.913    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.913    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.456ns (22.610%)  route 1.561ns (77.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.561     6.911    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y92         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -6.911    
  -------------------------------------------------------------------
                         slack                                  1.042    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.760%)  route 1.548ns (77.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.548     6.898    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y85         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.898    
  -------------------------------------------------------------------
                         slack                                  1.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_7/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.356%)  route 0.552ns (79.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.552     2.331    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y65         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_7/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.148    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_7
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.141ns (19.945%)  route 0.566ns (80.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.566     2.345    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y70         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.144    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.900%)  route 0.605ns (81.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.605     2.384    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y91         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.150    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_6/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.899%)  route 0.605ns (81.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.605     2.384    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y66         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_6/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y66         ODDR (Hold_oddr_C_R)         0.476     2.148    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.141ns (17.718%)  route 0.655ns (82.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.655     2.434    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y92         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.150    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.369%)  route 0.671ns (82.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.671     2.450    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y69         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y69         ODDR (Hold_oddr_C_R)         0.476     2.144    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_8/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.068%)  route 0.685ns (82.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.685     2.464    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y64         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_8/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y64         ODDR (Hold_oddr_C_R)         0.476     2.148    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_8
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.965%)  route 0.690ns (83.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.690     2.469    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y63         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.148    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.141ns (16.779%)  route 0.699ns (83.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.699     2.479    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y86         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.148    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.258%)  route 0.726ns (83.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.726     2.506    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y57         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.150    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y61    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y54    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y61    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y54    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y54    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y54    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[9]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y61    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y61    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y60    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y61    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y61    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y72    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y72    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_2clk_out

Setup :            1  Failing Endpoint ,  Worst Slack       -2.010ns,  Total Violation       -2.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.010ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R
                            (falling edge-triggered cell ODDR clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_2clk_out fall@2.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.659ns  (logic 0.456ns (17.150%)  route 2.203ns (82.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 6.451 - 2.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.203     7.553    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y84         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     2.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     2.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     4.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     4.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     6.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     3.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     4.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2_buf/O
                         net (fo=1, routed)           1.539     6.451    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2clk_buf
    OLOGIC_X0Y84         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/C
                         clock pessimism              0.079     6.530    
                         clock uncertainty           -0.189     6.341    
    OLOGIC_X0Y84         ODDR (Setup_oddr_C_R)       -0.798     5.543    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt
  -------------------------------------------------------------------
                         required time                          5.543    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                 -2.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R
                            (rising edge-triggered cell ODDR clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.141ns (12.209%)  route 1.014ns (87.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.014     2.793    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y84         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2_buf/O
                         net (fo=1, routed)           0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2clk_buf
    OLOGIC_X0Y84         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/C
                         clock pessimism             -0.040     1.957    
                         clock uncertainty            0.189     2.146    
    OLOGIC_X0Y84         ODDR (Hold_oddr_C_R)         0.476     2.622    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_2ph_out

Setup :            1  Failing Endpoint ,  Worst Slack       -1.356ns,  Total Violation       -1.356ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.356ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R
                            (falling edge-triggered cell ODDR clocked by dac_2ph_out  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_2ph_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (dac_2ph_out fall@1.500ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.456ns (30.297%)  route 1.049ns (69.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 5.951 - 1.500 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.049     6.399    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y83         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2ph_out fall edge)
                                                      1.500     1.500 f  
    U18                                               0.000     1.500 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     1.500    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     2.440 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     4.320    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     4.412 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509     5.921    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     2.727 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2
                         net (fo=1, routed)           1.594     4.321    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2ph_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.412 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2ph_buf/O
                         net (fo=1, routed)           1.539     5.951    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2ph_buf
    OLOGIC_X0Y83         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/C
                         clock pessimism              0.079     6.030    
                         clock uncertainty           -0.189     5.841    
    OLOGIC_X0Y83         ODDR (Setup_oddr_C_R)       -0.798     5.043    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk
  -------------------------------------------------------------------
                         required time                          5.043    
                         arrival time                          -6.399    
  -------------------------------------------------------------------
                         slack                                 -1.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R
                            (rising edge-triggered cell ODDR clocked by dac_2ph_out  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_2ph_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (dac_2ph_out rise@7.500ns - dac_clk_out rise@8.000ns)
  Data Path Delay:        0.588ns  (logic 0.141ns (23.975%)  route 0.447ns (76.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.497 - 7.500 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 9.638 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     9.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     9.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.551     9.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     8.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     9.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     9.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     9.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.447    10.226    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y83         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2ph_out rise edge)
                                                      7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     7.500    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     7.933 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     8.616    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     8.646 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     9.463    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     8.073 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2
                         net (fo=1, routed)           0.544     8.617    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2ph_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     8.646 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2ph_buf/O
                         net (fo=1, routed)           0.851     9.497    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2ph_buf
    OLOGIC_X0Y83         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/C
                         clock pessimism             -0.040     9.457    
                         clock uncertainty            0.189     9.646    
    OLOGIC_X0Y83         ODDR (Hold_oddr_C_R)         0.476    10.122    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk
  -------------------------------------------------------------------
                         required time                        -10.122    
                         arrival time                          10.226    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        4.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.697ns (23.710%)  route 2.243ns (76.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 12.478 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/Q
                         net (fo=2, routed)           2.243     7.691    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[1]
    SLICE_X43Y54         LUT1 (Prop_lut1_I0_O)        0.180     7.871 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     7.871    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[3]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.566    12.478    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y54         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/C
                         clock pessimism              0.249    12.727    
                         clock uncertainty           -0.166    12.561    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.031    12.592    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.895ns  (logic 0.697ns (24.073%)  route 2.198ns (75.927%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 12.474 - 8.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.766     4.928    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y32         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y32         FDRE (Prop_fdre_C_Q)         0.517     5.445 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/Q
                         net (fo=2, routed)           2.198     7.643    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[12]
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.180     7.823 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[14]_i_1/O
                         net (fo=1, routed)           0.000     7.823    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[14]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.562    12.474    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y62         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[14]/C
                         clock pessimism              0.249    12.723    
                         clock uncertainty           -0.166    12.557    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.031    12.588    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[14]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.681ns  (logic 0.697ns (25.997%)  route 1.984ns (74.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.762     4.924    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y29         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.517     5.441 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/Q
                         net (fo=2, routed)           1.984     7.425    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[3]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.180     7.605 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000     7.605    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[5]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.564    12.476    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y60         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/C
                         clock pessimism              0.249    12.725    
                         clock uncertainty           -0.166    12.559    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.031    12.590    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.517ns (21.101%)  route 1.933ns (78.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.475ns = ( 12.475 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/Q
                         net (fo=2, routed)           1.933     7.382    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[13]
    SLICE_X43Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.563    12.475    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/C
                         clock pessimism              0.249    12.724    
                         clock uncertainty           -0.166    12.558    
    SLICE_X43Y61         FDRE (Setup_fdre_C_D)       -0.103    12.455    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.560ns  (logic 0.697ns (27.226%)  route 1.863ns (72.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 12.474 - 8.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.773     4.935    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y40         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y40         FDRE (Prop_fdre_C_Q)         0.517     5.452 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]/Q
                         net (fo=2, routed)           1.863     7.315    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[9]
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.180     7.495 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000     7.495    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[11]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.562    12.474    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y62         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[11]/C
                         clock pessimism              0.249    12.723    
                         clock uncertainty           -0.166    12.557    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.029    12.586    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.484ns  (logic 0.697ns (28.057%)  route 1.787ns (71.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y36         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/Q
                         net (fo=2, routed)           1.787     7.236    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[2]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.180     7.416 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     7.416    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[4]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.564    12.476    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y60         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[4]/C
                         clock pessimism              0.249    12.725    
                         clock uncertainty           -0.166    12.559    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.029    12.588    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.697ns (28.262%)  route 1.769ns (71.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.769     4.931    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y34         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.517     5.448 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[6]/Q
                         net (fo=2, routed)           1.769     7.217    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[4]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.180     7.397 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     7.397    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[6]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.564    12.476    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y60         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/C
                         clock pessimism              0.249    12.725    
                         clock uncertainty           -0.166    12.559    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.031    12.590    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.399ns  (logic 0.697ns (29.059%)  route 1.702ns (70.941%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 12.474 - 8.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.773     4.935    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y39         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.517     5.452 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/Q
                         net (fo=2, routed)           1.702     7.153    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[10]
    SLICE_X43Y62         LUT1 (Prop_lut1_I0_O)        0.180     7.333 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[12]_i_1/O
                         net (fo=1, routed)           0.000     7.333    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[12]_i_1_n_0
    SLICE_X43Y62         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.562    12.474    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y62         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[12]/C
                         clock pessimism              0.249    12.723    
                         clock uncertainty           -0.166    12.557    
    SLICE_X43Y62         FDRE (Setup_fdre_C_D)        0.031    12.588    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.558ns (22.836%)  route 1.885ns (77.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 12.464 - 8.000 ) 
    Source Clock Delay      (SCD):    4.915ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.754     4.915    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[40])
                                                      0.434     5.349 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[40]
                         net (fo=1, routed)           1.885     7.234    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[12]
    SLICE_X42Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.358 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[14]_i_1/O
                         net (fo=1, routed)           0.000     7.358    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[14]
    SLICE_X42Y72         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.552    12.464    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X42Y72         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[14]/C
                         clock pessimism              0.249    12.713    
                         clock uncertainty           -0.166    12.547    
    SLICE_X42Y72         FDRE (Setup_fdre_C_D)        0.077    12.624    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[14]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 0.697ns (29.187%)  route 1.691ns (70.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.476ns = ( 12.476 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.769     4.931    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y33         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.517     5.448 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[7]/Q
                         net (fo=2, routed)           1.691     7.139    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[5]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.180     7.319 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000     7.319    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[7]_i_1_n_0
    SLICE_X43Y60         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.564    12.476    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y60         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]/C
                         clock pessimism              0.249    12.725    
                         clock uncertainty           -0.166    12.559    
    SLICE_X43Y60         FDRE (Setup_fdre_C_D)        0.032    12.591    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  5.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.171ns (27.289%)  route 0.456ns (72.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.651     1.707    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[38])
                                                      0.126     1.833 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[38]
                         net (fo=1, routed)           0.456     2.288    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[10]
    SLICE_X42Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.333 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           0.000     2.333    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[12]
    SLICE_X42Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.858     2.004    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X42Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[12]/C
                         clock pessimism             -0.090     1.914    
                         clock uncertainty            0.166     2.079    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.120     2.199    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.171ns (26.527%)  route 0.474ns (73.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.651     1.707    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[35])
                                                      0.126     1.833 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[35]
                         net (fo=1, routed)           0.474     2.306    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[7]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.351 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[9]_i_1/O
                         net (fo=1, routed)           0.000     2.351    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[9]
    SLICE_X42Y56         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.860     2.006    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X42Y56         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[9]/C
                         clock pessimism             -0.090     1.916    
                         clock uncertainty            0.166     2.081    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.121     2.202    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.171ns (26.353%)  route 0.478ns (73.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.651     1.707    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      0.126     1.833 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[34]
                         net (fo=1, routed)           0.478     2.311    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[6]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.356 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[8]_i_1/O
                         net (fo=1, routed)           0.000     2.356    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[8]
    SLICE_X42Y56         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.860     2.006    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X42Y56         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[8]/C
                         clock pessimism             -0.090     1.916    
                         clock uncertainty            0.166     2.081    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.121     2.202    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.171ns (24.186%)  route 0.536ns (75.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.651     1.707    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[37])
                                                      0.126     1.833 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[37]
                         net (fo=1, routed)           0.536     2.369    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[9]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.414 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[11]_i_1/O
                         net (fo=1, routed)           0.000     2.414    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[11]
    SLICE_X42Y56         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.860     2.006    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X42Y56         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[11]/C
                         clock pessimism             -0.090     1.916    
                         clock uncertainty            0.166     2.081    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.121     2.202    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.171ns (24.091%)  route 0.539ns (75.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.651     1.707    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.126     1.833 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[36]
                         net (fo=1, routed)           0.539     2.372    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[8]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.045     2.417 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.417    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[10]
    SLICE_X42Y56         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.860     2.006    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X42Y56         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[10]/C
                         clock pessimism             -0.090     1.916    
                         clock uncertainty            0.166     2.081    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.120     2.201    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.171ns (23.721%)  route 0.550ns (76.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.651     1.707    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[30])
                                                      0.126     1.833 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[30]
                         net (fo=1, routed)           0.550     2.383    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[2]
    SLICE_X42Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.428 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     2.428    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[4]
    SLICE_X42Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.858     2.004    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X42Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[4]/C
                         clock pessimism             -0.090     1.914    
                         clock uncertainty            0.166     2.079    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     2.200    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.171ns (22.154%)  route 0.601ns (77.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.651     1.707    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.126     1.833 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[31]
                         net (fo=1, routed)           0.601     2.434    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[3]
    SLICE_X42Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.479 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000     2.479    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[5]
    SLICE_X42Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.858     2.004    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X42Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[5]/C
                         clock pessimism             -0.090     1.914    
                         clock uncertainty            0.166     2.079    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     2.200    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.171ns (21.405%)  route 0.628ns (78.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.651     1.707    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.126     1.833 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[29]
                         net (fo=1, routed)           0.628     2.461    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[1]
    SLICE_X42Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.506 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.506    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[3]
    SLICE_X42Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.858     2.004    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X42Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[3]/C
                         clock pessimism             -0.090     1.914    
                         clock uncertainty            0.166     2.079    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     2.200    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.171ns (21.656%)  route 0.619ns (78.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.651     1.707    my_DSP_Hardware_i/my_DSP_0/inst/CLK
    DSP48_X1Y20          DSP48E1                                      r  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.126     1.833 f  my_DSP_Hardware_i/my_DSP_0/inst/DSP48E1_inst/P[39]
                         net (fo=1, routed)           0.619     2.451    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[11]
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.045     2.496 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[13]_i_1/O
                         net (fo=1, routed)           0.000     2.496    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[13]
    SLICE_X43Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.858     2.004    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[13]/C
                         clock pessimism             -0.090     1.914    
                         clock uncertainty            0.166     2.079    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.092     2.171    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.250ns (28.859%)  route 0.616ns (71.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.582     1.637    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y43         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y43         FDRE (Prop_fdre_C_Q)         0.180     1.817 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]/Q
                         net (fo=2, routed)           0.616     2.433    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[8]
    SLICE_X43Y61         LUT1 (Prop_lut1_I0_O)        0.070     2.503 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000     2.503    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[10]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=30, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.858     2.004    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y61         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]/C
                         clock pessimism             -0.090     1.914    
                         clock uncertainty            0.166     2.079    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.091     2.170    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.333    





