Synthesizing design: neural_network_sram.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK {flex_counter.sv avalon_controller.sv avalon_interface.sv multiplier.sv result_registers.sv main_controller.sv neural_network_sram.sv}
Running PRESTO HDLC
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/avalon_controller.sv
Compiling source file ./source/avalon_interface.sv
Compiling source file ./source/multiplier.sv
Compiling source file ./source/result_registers.sv
Compiling source file ./source/main_controller.sv
Compiling source file ./source/neural_network_sram.sv
Warning:  ./source/neural_network_sram.sv:95: the undeclared symbol 'writeresponsevalid' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate neural_network_sram -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'neural_network_sram'.
Information: Building the design 'avalon_interface'. (HDL-193)

Inferred memory devices in process
	in routine avalon_interface line 144 in file
		'./source/avalon_interface.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     status_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     control_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'multiplier'. (HDL-193)
Warning:  ./source/multiplier.sv:154: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/multiplier.sv:155: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 83 in file
	'./source/multiplier.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            92            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 129 in file
	'./source/multiplier.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           140            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine multiplier line 66 in file
		'./source/multiplier.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  write_enable_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     result_reg      | Flip-flop |  33   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'main_controller'. (HDL-193)

Statistics for case statements in always block at line 36 in file
	'./source/main_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            43            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine main_controller line 24 in file
		'./source/main_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'result_registers'. (HDL-193)

Inferred memory devices in process
	in routine result_registers line 23 in file
		'./source/result_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      regs_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      regs_reg       | Flip-flop |  320  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'avalon_controller'. (HDL-193)

Statistics for case statements in always block at line 65 in file
	'./source/avalon_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            68            |     no/auto      |
===============================================

Statistics for case statements in always block at line 143 in file
	'./source/avalon_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           153            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine avalon_controller line 48 in file
		'./source/avalon_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      w_ena_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| output_address_reg  | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rollover_reg     | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'multiplier' with
	the parameters "NUM_CNT_BITS=10". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS10 line 23 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rollover_flag_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    count_out_reg    | Flip-flop |  10   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
uniquify
Information: Uniquified 2 instances of design 'flex_counter_NUM_CNT_BITS10'. (OPT-1056)
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk" -name "clk" -period 2
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 67 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'result_registers'
  Processing 'main_controller'
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'flex_counter_NUM_CNT_BITS10_1'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS10_1'. (DDB-72)
  Processing 'multiplier'
  Processing 'avalon_controller'
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
  Processing 'avalon_interface'
Information: The register 'status_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'status_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'neural_network_sram'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'multiplier_DW01_add_0'
  Processing 'avalon_interface_DW01_add_0'
  Mapping 'avalon_interface_DW_cmp_0'
  Mapping 'avalon_interface_DW_cmp_1'
  Mapping 'avalon_interface_DW_cmp_2'
  Processing 'avalon_controller_DW01_inc_0'
  Processing 'avalon_controller_DW01_inc_1'
  Mapping 'avalon_controller_DW_cmp_0'
  Processing 'avalon_controller_DW01_add_0'
  Mapping 'avalon_controller_DW_cmp_1'
  Processing 'flex_counter_NUM_CNT_BITS10_1_DW01_inc_0'
  Mapping 'flex_counter_NUM_CNT_BITS10_1_DW_mult_uns_0'
  Processing 'flex_counter_NUM_CNT_BITS10_0_DW01_inc_0'
  Mapping 'flex_counter_NUM_CNT_BITS10_0_DW_mult_uns_0'
  Mapping 'multiplier_DW_mult_uns_0'
  Mapping 'multiplier_DW_mult_tc_0'
  Mapping 'multiplier_DW_mult_tc_1'
  Processing 'multiplier_DW01_add_1'
  Processing 'multiplier_DW01_add_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'avalon_interface'. (DDB-72)
Information: Added key list 'DesignWare' to design 'avalon_controller'. (DDB-72)
Information: Added key list 'DesignWare' to design 'multiplier'. (DDB-72)
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:11 1911744.0      7.13     947.1       0.0                          
    0:00:11 1911744.0      7.13     947.1       0.0                          
    0:00:11 1911744.0      7.13     947.1       0.0                          
    0:00:11 1911744.0      7.13     947.1       0.0                          
    0:00:11 1911744.0      7.13     947.1       0.0                          
    0:00:11 1855872.0      7.17    1040.6       0.0                          
    0:00:12 1854936.0      7.17    1044.9       0.0                          
    0:00:12 1854936.0      7.17    1044.9       0.0                          
    0:00:12 1854936.0      7.17    1044.9       0.0                          
    0:00:12 1854936.0      7.17    1044.9       0.0                          
    0:00:12 1854936.0      7.17    1044.9       0.0                          
    0:00:12 1854936.0      7.17    1044.9       0.0                          
    0:00:12 1854936.0      7.17    1044.9       0.0                          
    0:00:12 1854936.0      7.17    1044.9       0.0                          
    0:00:12 1855584.0      7.07    1040.3       0.0                          
    0:00:12 1856880.0      7.01    1038.9       0.0                          
    0:00:12 1857600.0      6.96    1037.8       0.0                          
    0:00:12 1858464.0      6.94    1037.6       0.0                          
    0:00:12 1858968.0      6.93    1037.4       0.0                          
    0:00:12 1859544.0      6.91    1037.4       0.0                          
    0:00:12 1860768.0      6.87    1036.1       0.0                          
    0:00:13 1861848.0      6.85    1035.9       0.0                          
    0:00:13 1862352.0      6.85    1035.8       0.0                          
    0:00:13 1862856.0      6.85    1036.1       0.0                          
    0:00:13 1863216.0      6.82    1035.8       0.0                          
    0:00:13 1863504.0      6.82    1035.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13 1863504.0      6.82    1035.7       0.0                          
    0:00:13 1865304.0      6.82    1035.7       0.0 multiplier_inst/result_reg[31]/D
    0:00:13 1865952.0      6.80    1035.3       0.0 multiplier_inst/result_reg[31]/D
    0:00:13 1866384.0      6.80    1035.2       0.0 multiplier_inst/result_reg[32]/D
    0:00:13 1869840.0      6.78    1034.7       0.0 multiplier_inst/result_reg[31]/D
    0:00:13 1871145.0      6.77    1034.1       0.0 multiplier_inst/result_reg[22]/D
    0:00:13 1873881.0      6.75    1033.8       0.0 multiplier_inst/result_reg[31]/D
    0:00:13 1874025.0      6.75    1033.8       0.0 multiplier_inst/result_reg[31]/D
    0:00:13 1877841.0      6.73    1033.7       0.0 multiplier_inst/result_reg[31]/D
    0:00:14 1878273.0      6.72    1033.8       0.0 multiplier_inst/result_reg[31]/D
    0:00:14 1880505.0      6.67    1033.5       0.0 multiplier_inst/result_reg[31]/D
    0:00:14 1881081.0      6.65    1033.2       0.0 multiplier_inst/result_reg[31]/D
    0:00:14 1883061.0      6.64    1033.3       0.0 multiplier_inst/result_reg[31]/D
    0:00:14 1887057.0      6.63    1033.3       0.0 multiplier_inst/result_reg[31]/D
    0:00:14 1887345.0      6.61    1033.2       0.0 multiplier_inst/result_reg[32]/D
    0:00:14 1890045.0      6.60    1032.3       0.0 multiplier_inst/result_reg[31]/D
    0:00:14 1891665.0      6.59    1032.2       0.0 multiplier_inst/result_reg[31]/D
    0:00:14 1896417.0      6.57    1032.2       0.0 multiplier_inst/result_reg[31]/D
    0:00:15 1898361.0      6.56    1032.2       0.0 multiplier_inst/result_reg[31]/D
    0:00:15 1898361.0      6.56    1032.2       0.0 multiplier_inst/result_reg[31]/D
    0:00:15 1898640.0      6.56    1031.7       0.0 multiplier_inst/result_reg[31]/D
    0:00:15 1898964.0      6.55    1031.6       0.0 multiplier_inst/result_reg[31]/D
    0:00:15 1899108.0      6.55    1031.3       0.0 multiplier_inst/result_reg[31]/D
    0:00:15 1899108.0      6.55    1031.2       0.0 multiplier_inst/result_reg[31]/D
    0:00:15 1901016.0      6.49    1030.4       0.0 multiplier_inst/result_reg[32]/D
    0:00:15 1903320.0      6.45    1029.5       0.0 multiplier_inst/result_reg[31]/D
    0:00:15 1905048.0      6.41    1028.7       0.0 multiplier_inst/result_reg[31]/D
    0:00:15 1906623.0      6.40    1028.4       0.0 multiplier_inst/result_reg[32]/D
    0:00:16 1906839.0      6.39    1028.3       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1907883.0      6.38    1028.2       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1909143.0      6.37    1027.9       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1910439.0      6.36    1027.8       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1910583.0      6.35    1027.7       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1911303.0      6.34    1027.4       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1912743.0      6.33    1027.7       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1913103.0      6.33    1027.6       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1914291.0      6.31    1027.2       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1914291.0      6.31    1027.1       0.0 multiplier_inst/result_reg[27]/D
    0:00:16 1915002.0      6.30    1026.5       0.0 multiplier_inst/result_reg[27]/D
    0:00:17 1915074.0      6.30    1026.4       0.0 multiplier_inst/result_reg[27]/D
    0:00:17 1915650.0      6.29    1026.3       0.0 multiplier_inst/result_reg[27]/D
    0:00:17 1916154.0      6.28    1026.3       0.0 multiplier_inst/result_reg[27]/D
    0:00:17 1916442.0      6.28    1026.2       0.0 multiplier_inst/result_reg[27]/D
    0:00:17 1917162.0      6.28    1025.9       0.0 multiplier_inst/result_reg[27]/D
    0:00:17 1917810.0      6.27    1025.9       0.0 multiplier_inst/result_reg[32]/D
    0:00:17 1918026.0      6.26    1025.9       0.0 multiplier_inst/result_reg[29]/D
    0:00:17 1918314.0      6.25    1025.9       0.0 multiplier_inst/result_reg[32]/D
    0:00:17 1919250.0      6.25    1025.5       0.0 multiplier_inst/result_reg[30]/D
    0:00:17 1919538.0      6.24    1025.5       0.0 multiplier_inst/result_reg[29]/D
    0:00:17 1919961.0      6.24    1025.5       0.0 multiplier_inst/result_reg[29]/D
    0:00:18 1921077.0      6.22    1025.2       0.0 multiplier_inst/result_reg[29]/D
    0:00:18 1920861.0      6.21    1025.2       0.0                          
    0:00:18 1920861.0      6.21    1025.2       0.0                          
    0:00:18 1920501.0      6.21    1025.2       0.0                          
    0:00:18 1920501.0      6.21    1025.0       0.0                          
    0:00:18 1920789.0      6.21    1024.9       0.0                          
    0:00:19 1921005.0      6.21    1024.7       0.0                          
    0:00:19 1921293.0      6.21    1024.5       0.0                          
    0:00:19 1921797.0      6.21    1024.1       0.0                          
    0:00:19 1922589.0      6.21    1023.9       0.0                          
    0:00:19 1922733.0      6.21    1023.9       0.0                          
    0:00:19 1922589.0      6.21    1023.9       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19 1922589.0      6.21    1023.9       0.0                          
    0:00:19 1922589.0      6.21    1023.9       0.0                          
    0:00:19 1900557.0      6.22     997.3       0.0                          
    0:00:19 1897317.0      6.22     997.3       0.0                          
    0:00:19 1896453.0      6.22     997.3       0.0                          
    0:00:19 1895733.0      6.22     997.1       0.0                          
    0:00:19 1895445.0      6.22     997.0       0.0                          
    0:00:19 1895445.0      6.22     997.0       0.0                          
    0:00:19 1895445.0      6.22     997.0       0.0                          
    0:00:19 1894149.0      6.22     997.0       0.0                          
    0:00:19 1894149.0      6.22     997.0       0.0                          
    0:00:19 1894149.0      6.22     997.0       0.0                          
    0:00:19 1894149.0      6.22     997.0       0.0                          
    0:00:19 1894149.0      6.22     997.0       0.0                          
    0:00:19 1894149.0      6.22     997.0       0.0                          
    0:00:20 1894149.0      6.20     996.5       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1894149.0      6.20     996.5       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1896021.0      6.20     997.3       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1897353.0      6.19     996.7       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1897353.0      6.19     996.7       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1899009.0      6.19     996.6       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1900665.0      6.19     996.5       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1900449.0      6.18     996.3       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1901349.0      6.18     996.3       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1901349.0      6.18     996.3       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1901349.0      6.18     996.3       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1901637.0      6.18     996.2       0.0 multiplier_inst/result_reg[26]/D
    0:00:20 1901781.0      6.18     996.2       0.0 multiplier_inst/result_reg[26]/D
    0:00:21 1902573.0      6.17     996.0       0.0 multiplier_inst/result_reg[26]/D
    0:00:21 1902861.0      6.17     995.9       0.0 multiplier_inst/result_reg[26]/D
    0:00:21 1902645.0      6.17     995.9       0.0                          
    0:00:21 1902285.0      6.17     995.8       0.0                          
    0:00:21 1900701.0      6.17     995.8       0.0                          
    0:00:21 1898757.0      6.17     995.8       0.0                          
    0:00:22 1898901.0      6.17     995.7       0.0                          
    0:00:22 1898901.0      6.17     995.7       0.0                          
    0:00:22 1898973.0      6.17     995.6       0.0                          
    0:00:22 1899261.0      6.17     995.4       0.0                          
    0:00:22 1899981.0      6.17     995.4       0.0                          
    0:00:22 1900557.0      6.17     995.4       0.0                          
    0:00:22 1902213.0      6.17     995.2       0.0                          
    0:00:22 1903725.0      6.17     995.1       0.0                          
    0:00:22 1903941.0      6.17     995.0       0.0                          
    0:00:22 1904085.0      6.17     995.0       0.0                          
    0:00:22 1904085.0      6.17     994.9       0.0                          
    0:00:22 1904301.0      6.17     994.8       0.0                          
    0:00:22 1904733.0      6.17     994.7       0.0                          
    0:00:22 1904940.0      6.16     994.5       0.0 multiplier_inst/result_reg[30]/D
    0:00:22 1905012.0      6.16     994.5       0.0 multiplier_inst/result_reg[32]/D
    0:00:22 1905012.0      6.15     994.5       0.0 multiplier_inst/result_reg[32]/D
    0:00:23 1905084.0      6.15     994.5       0.0 multiplier_inst/result_reg[32]/D
    0:00:23 1905660.0      6.14     994.4       0.0 multiplier_inst/result_reg[32]/D
    0:00:23 1906020.0      6.13     994.4       0.0 multiplier_inst/result_reg[32]/D
    0:00:23 1906452.0      6.13     994.5       0.0 multiplier_inst/result_reg[32]/D
    0:00:23 1907604.0      6.12     994.3       0.0 multiplier_inst/result_reg[23]/D
    0:00:23 1908180.0      6.11     994.3       0.0 multiplier_inst/result_reg[32]/D
    0:00:23 1908792.0      6.11     994.2       0.0 multiplier_inst/result_reg[32]/D
    0:00:23 1909224.0      6.10     994.2       0.0 multiplier_inst/result_reg[23]/D
    0:00:23 1909368.0      6.10     994.2       0.0 multiplier_inst/result_reg[32]/D
    0:00:24 1910016.0      6.10     994.2       0.0 multiplier_inst/result_reg[32]/D
    0:00:24 1910016.0      6.10     994.2       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/neural_network_sram.rep
report_area >> reports/neural_network_sram.rep
report_power -hier >> reports/neural_network_sram.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/neural_network_sram.v"
Writing verilog file '/home/ecegrid/a/mg113/ece337/project/mapped/neural_network_sram.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 4 nets to module neural_network_sram using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Mon Dec 12 17:34:39 2016
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     76
    Unconnected ports (LINT-28)                                    53
    Feedthrough (LINT-29)                                           3
    Shorted outputs (LINT-31)                                      14
    Constant outputs (LINT-52)                                      6

Cells                                                              34
    Connected to power or ground (LINT-32)                         26
    Nets connected to multiple pins on same cell (LINT-33)          8
--------------------------------------------------------------------------------

Warning: In design 'avalon_controller', port 'writedata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'writedata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller', port 'done_calc' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_0', port 'A[2]' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_0', port 'A[1]' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_0', port 'A[0]' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_0', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_0', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller_DW01_add_0', port 'B[12]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller_DW01_add_0', port 'B[11]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller_DW01_add_0', port 'B[10]' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller_DW01_add_0', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'avalon_controller_DW01_add_0', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW_mult_tc_4', port 'a[8]' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_7', port 'A[32]' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_7', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_7', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW_mult_tc_9', port 'a[8]' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_12', port 'B[32]' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_12', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_12', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'multiplier_DW01_add_0', input port 'B[2]' is connected directly to output port 'SUM[2]'. (LINT-29)
Warning: In design 'multiplier_DW01_add_0', input port 'B[1]' is connected directly to output port 'SUM[1]'. (LINT-29)
Warning: In design 'multiplier_DW01_add_0', input port 'B[0]' is connected directly to output port 'SUM[0]'. (LINT-29)
Warning: In design 'neural_network_sram', output port 'pixel_address1[9]' is connected directly to output port 'pixel_address2[9]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[9]' is connected directly to output port 'pixel_address2[9]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[8]' is connected directly to output port 'pixel_address2[8]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[7]' is connected directly to output port 'pixel_address2[7]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[6]' is connected directly to output port 'pixel_address2[6]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[5]' is connected directly to output port 'pixel_address2[5]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[4]' is connected directly to output port 'pixel_address2[4]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[3]' is connected directly to output port 'pixel_address2[3]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[2]' is connected directly to output port 'pixel_address2[2]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[1]' is connected directly to output port 'pixel_address2[1]'. (LINT-31)
Warning: In design 'avalon_interface', output port 'pixel_address1[0]' is connected directly to output port 'pixel_address2[0]'. (LINT-31)
Warning: In design 'avalon_controller', output port 'response[1]' is connected directly to output port 'response[0]'. (LINT-31)
Warning: In design 'multiplier_DW_mult_tc_4', output port 'product[24]' is connected directly to output port 'product[23]'. (LINT-31)
Warning: In design 'multiplier_DW_mult_tc_9', output port 'product[24]' is connected directly to output port 'product[23]'. (LINT-31)
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[9]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[8]' is connected to logic 1. 
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[7]' is connected to logic 1. 
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[6]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[5]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[4]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'counter' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_161_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_161_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_161_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_161_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_161_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_161_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'mult_154' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[8]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_0_root_add_0_root_add_157_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[32]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_0_root_add_0_root_add_157_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'mult_155' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'a[8]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_1_root_add_0_root_add_157_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[32]' is connected to logic 0. 
Warning: In design 'multiplier', a pin on submodule 'add_1_root_add_0_root_add_157_2' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'avalon_controller', a pin on submodule 'add_85' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[12]' is connected to logic 0. 
Warning: In design 'avalon_controller', a pin on submodule 'add_85' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[11]' is connected to logic 0. 
Warning: In design 'avalon_controller', a pin on submodule 'add_85' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[10]' is connected to logic 0. 
Warning: In design 'avalon_controller', a pin on submodule 'add_85' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'multiplier', the same net is connected to more than one pin on submodule 'counter'. (LINT-33)
   Net 'n221' is connected to pins 'rollover_val[9]', 'rollover_val[6]'', 'rollover_val[5]', 'rollover_val[4]', 'rollover_val[2]', 'rollover_val[1]', 'rollover_val[0]'.
Warning: In design 'multiplier', the same net is connected to more than one pin on submodule 'counter'. (LINT-33)
   Net 'n222' is connected to pins 'rollover_val[8]', 'rollover_val[7]'', 'rollover_val[3]'.
Warning: In design 'multiplier', the same net is connected to more than one pin on submodule 'add_161_2'. (LINT-33)
   Net 'N35' is connected to pins 'A[7]', 'A[3]''.
Warning: In design 'multiplier', the same net is connected to more than one pin on submodule 'add_161_2'. (LINT-33)
   Net 'n1' is connected to pins 'B[11]', 'B[10]'', 'CI'.
Warning: In design 'multiplier', the same net is connected to more than one pin on submodule 'add_0_root_add_0_root_add_157_2'. (LINT-33)
   Net 'N90' is connected to pins 'A[31]', 'A[30]'', 'A[29]', 'A[28]', 'A[27]', 'A[26]', 'A[25]', 'A[24]'.
Warning: In design 'multiplier', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_157_2'. (LINT-33)
   Net 'n52' is connected to pins 'B[31]', 'B[30]'', 'B[29]', 'B[28]'.
Warning: In design 'multiplier', the same net is connected to more than one pin on submodule 'add_1_root_add_0_root_add_157_2'. (LINT-33)
   Net 'N65' is connected to pins 'B[27]', 'B[26]'', 'B[25]', 'B[24]'.
Warning: In design 'avalon_controller', the same net is connected to more than one pin on submodule 'add_85'. (LINT-33)
   Net 'n2' is connected to pins 'B[12]', 'B[11]'', 'B[10]', 'CI'.
Warning: In design 'neural_network_sram', output port 'pixel_address1[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'neural_network_sram', output port 'pixel_address2[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'avalon_interface', output port 'pixel_address1[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'avalon_interface', output port 'pixel_address1[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'avalon_interface', output port 'pixel_address2[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'avalon_interface', output port 'pixel_address2[8]' is connected directly to 'logic 0'. (LINT-52)
quit

Thank you...
Done


