
Loading design for application trce from file forthcpu_debuggertests.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sun Dec 17 17:44:26 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_debuggerTests.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_debuggerTests.ncd ForthCPU_debuggerTests.prf 
Design file:     forthcpu_debuggertests.ncd
Preference file: forthcpu_debuggertests.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 1.786ns (weighted slack = -3.572ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              43.303ns  (40.6% logic, 59.4% route), 40 logic levels.

 Constraint Details:

     43.303ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.786ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.678     R16C24B.F1 to     R16C25A.C0 coreInst/N_391
CTOF_DEL    ---     0.452     R16C25A.C0 to     R16C25A.F0 coreInst/SLICE_1062
ROUTE         1     0.839     R16C25A.F0 to     R15C24C.D1 coreInst/opxMultiplexerInst/ALUB_m10_i_N_2L1
CTOF_DEL    ---     0.452     R15C24C.D1 to     R15C24C.F1 coreInst/SLICE_776
ROUTE        22     1.024     R15C24C.F1 to     R17C23D.C1 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R17C23D.C1 to     R17C23D.F1 coreInst/SLICE_833
ROUTE        12     1.346     R17C23D.F1 to     R15C17A.A1 coreInst/N_67
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 coreInst/SLICE_798
ROUTE        75     1.386     R15C17A.F1 to     R15C22B.B1 coreInst/ALUB_DATA[2]
C1TOFCO_DE  ---     0.786     R15C22B.B1 to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_171
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R15C23C.FCI to     R15C23C.F1 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.839     R15C23C.F1 to     R15C25D.D0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S1
CTOF_DEL    ---     0.452     R15C25D.D0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R15C14D.FCI to    R15C14D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R15C15A.FCI to    R15C15A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF1_DE  ---     0.569    R15C15B.FCI to     R15C15B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.671     R15C15B.F1 to     R14C15D.C0 coreInst/programCounterInst/SUM[10]
CTOF_DEL    ---     0.452     R14C15D.C0 to     R14C15D.F0 coreInst/programCounterInst/SLICE_1068
ROUTE         1     1.180     R14C15D.F0 to     R16C16B.B0 coreInst/programCounterInst/N_1148
C0TOFCO_DE  ---     0.905     R16C16B.B0 to    R16C16B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R16C16C.FCI to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R16C16D.FCI to     R16C16D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F1 to    R16C16D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   43.303   (40.6% logic, 59.4% route), 40 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.768ns (weighted slack = -3.536ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              43.285ns  (40.5% logic, 59.5% route), 40 logic levels.

 Constraint Details:

     43.285ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.768ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.678     R16C24B.F1 to     R16C25A.C0 coreInst/N_391
CTOF_DEL    ---     0.452     R16C25A.C0 to     R16C25A.F0 coreInst/SLICE_1062
ROUTE         1     0.839     R16C25A.F0 to     R15C24C.D1 coreInst/opxMultiplexerInst/ALUB_m10_i_N_2L1
CTOF_DEL    ---     0.452     R15C24C.D1 to     R15C24C.F1 coreInst/SLICE_776
ROUTE        22     1.024     R15C24C.F1 to     R17C23D.C1 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R17C23D.C1 to     R17C23D.F1 coreInst/SLICE_833
ROUTE        12     1.346     R17C23D.F1 to     R15C17A.A1 coreInst/N_67
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 coreInst/SLICE_798
ROUTE        75     1.386     R15C17A.F1 to     R15C22B.B1 coreInst/ALUB_DATA[2]
C1TOFCO_DE  ---     0.786     R15C22B.B1 to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_171
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R15C23C.FCI to     R15C23C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.873     R15C23C.F0 to     R15C25D.A0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R15C25D.A0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R15C14D.FCI to    R15C14D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R15C15A.FCI to    R15C15A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF1_DE  ---     0.569    R15C15B.FCI to     R15C15B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.671     R15C15B.F1 to     R14C15D.C0 coreInst/programCounterInst/SUM[10]
CTOF_DEL    ---     0.452     R14C15D.C0 to     R14C15D.F0 coreInst/programCounterInst/SLICE_1068
ROUTE         1     1.180     R14C15D.F0 to     R16C16B.B0 coreInst/programCounterInst/N_1148
C0TOFCO_DE  ---     0.905     R16C16B.B0 to    R16C16B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R16C16C.FCI to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R16C16D.FCI to     R16C16D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F1 to    R16C16D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   43.285   (40.5% logic, 59.5% route), 40 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.734ns (weighted slack = -3.468ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[14]  (to PIN_CLK_X1_c +)

   Delay:              43.251ns  (40.5% logic, 59.5% route), 40 logic levels.

 Constraint Details:

     43.251ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.734ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.678     R16C24B.F1 to     R16C25A.C0 coreInst/N_391
CTOF_DEL    ---     0.452     R16C25A.C0 to     R16C25A.F0 coreInst/SLICE_1062
ROUTE         1     0.839     R16C25A.F0 to     R15C24C.D1 coreInst/opxMultiplexerInst/ALUB_m10_i_N_2L1
CTOF_DEL    ---     0.452     R15C24C.D1 to     R15C24C.F1 coreInst/SLICE_776
ROUTE        22     1.024     R15C24C.F1 to     R17C23D.C1 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R17C23D.C1 to     R17C23D.F1 coreInst/SLICE_833
ROUTE        12     1.346     R17C23D.F1 to     R15C17A.A1 coreInst/N_67
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 coreInst/SLICE_798
ROUTE        75     1.386     R15C17A.F1 to     R15C22B.B1 coreInst/ALUB_DATA[2]
C1TOFCO_DE  ---     0.786     R15C22B.B1 to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_171
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R15C23C.FCI to     R15C23C.F1 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.839     R15C23C.F1 to     R15C25D.D0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S1
CTOF_DEL    ---     0.452     R15C25D.D0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R15C14D.FCI to    R15C14D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R15C15A.FCI to    R15C15A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF1_DE  ---     0.569    R15C15B.FCI to     R15C15B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.671     R15C15B.F1 to     R14C15D.C0 coreInst/programCounterInst/SUM[10]
CTOF_DEL    ---     0.452     R14C15D.C0 to     R14C15D.F0 coreInst/programCounterInst/SLICE_1068
ROUTE         1     1.180     R14C15D.F0 to     R16C16B.B0 coreInst/programCounterInst/N_1148
C0TOFCO_DE  ---     0.905     R16C16B.B0 to    R16C16B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R16C16C.FCI to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF0_DE  ---     0.517    R16C16D.FCI to     R16C16D.F0 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F0 to    R16C16D.DI0 coreInst/programCounterInst/un2_HERE_cry_14_0_S0 (to PIN_CLK_X1_c)
                  --------
                   43.251   (40.5% logic, 59.5% route), 40 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.716ns (weighted slack = -3.432ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[14]  (to PIN_CLK_X1_c +)

   Delay:              43.233ns  (40.4% logic, 59.6% route), 40 logic levels.

 Constraint Details:

     43.233ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.716ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.678     R16C24B.F1 to     R16C25A.C0 coreInst/N_391
CTOF_DEL    ---     0.452     R16C25A.C0 to     R16C25A.F0 coreInst/SLICE_1062
ROUTE         1     0.839     R16C25A.F0 to     R15C24C.D1 coreInst/opxMultiplexerInst/ALUB_m10_i_N_2L1
CTOF_DEL    ---     0.452     R15C24C.D1 to     R15C24C.F1 coreInst/SLICE_776
ROUTE        22     1.024     R15C24C.F1 to     R17C23D.C1 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R17C23D.C1 to     R17C23D.F1 coreInst/SLICE_833
ROUTE        12     1.346     R17C23D.F1 to     R15C17A.A1 coreInst/N_67
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 coreInst/SLICE_798
ROUTE        75     1.386     R15C17A.F1 to     R15C22B.B1 coreInst/ALUB_DATA[2]
C1TOFCO_DE  ---     0.786     R15C22B.B1 to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_171
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R15C23C.FCI to     R15C23C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.873     R15C23C.F0 to     R15C25D.A0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R15C25D.A0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R15C14D.FCI to    R15C14D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R15C15A.FCI to    R15C15A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF1_DE  ---     0.569    R15C15B.FCI to     R15C15B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.671     R15C15B.F1 to     R14C15D.C0 coreInst/programCounterInst/SUM[10]
CTOF_DEL    ---     0.452     R14C15D.C0 to     R14C15D.F0 coreInst/programCounterInst/SLICE_1068
ROUTE         1     1.180     R14C15D.F0 to     R16C16B.B0 coreInst/programCounterInst/N_1148
C0TOFCO_DE  ---     0.905     R16C16B.B0 to    R16C16B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R16C16C.FCI to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF0_DE  ---     0.517    R16C16D.FCI to     R16C16D.F0 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F0 to    R16C16D.DI0 coreInst/programCounterInst/un2_HERE_cry_14_0_S0 (to PIN_CLK_X1_c)
                  --------
                   43.233   (40.4% logic, 59.6% route), 40 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.711ns (weighted slack = -3.422ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              43.228ns  (40.6% logic, 59.4% route), 41 logic levels.

 Constraint Details:

     43.228ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.711ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.678     R16C24B.F1 to     R16C25A.C0 coreInst/N_391
CTOF_DEL    ---     0.452     R16C25A.C0 to     R16C25A.F0 coreInst/SLICE_1062
ROUTE         1     0.839     R16C25A.F0 to     R15C24C.D1 coreInst/opxMultiplexerInst/ALUB_m10_i_N_2L1
CTOF_DEL    ---     0.452     R15C24C.D1 to     R15C24C.F1 coreInst/SLICE_776
ROUTE        22     1.024     R15C24C.F1 to     R17C23D.C1 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R17C23D.C1 to     R17C23D.F1 coreInst/SLICE_833
ROUTE        12     1.346     R17C23D.F1 to     R15C17A.A1 coreInst/N_67
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 coreInst/SLICE_798
ROUTE        75     1.386     R15C17A.F1 to     R15C22B.B1 coreInst/ALUB_DATA[2]
C1TOFCO_DE  ---     0.786     R15C22B.B1 to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_171
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R15C23C.FCI to     R15C23C.F1 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.839     R15C23C.F1 to     R15C25D.D0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S1
CTOF_DEL    ---     0.452     R15C25D.D0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R15C14D.FCI to    R15C14D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R15C15A.FCI to    R15C15A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOFCO_D  ---     0.146    R15C15B.FCI to    R15C15B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI coreInst/programCounterInst/SUM_cry_10
FCITOFCO_D  ---     0.146    R15C15C.FCI to    R15C15C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI coreInst/programCounterInst/SUM_cry_12
FCITOF0_DE  ---     0.517    R15C15D.FCI to     R15C15D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         4     0.578     R15C15D.F0 to     R15C16D.D1 coreInst/programCounterInst/SUM[13]
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 coreInst/programCounterInst/SLICE_1069
ROUTE         1     1.223     R15C16D.F1 to     R16C16C.A1 coreInst/programCounterInst/N_1139
C1TOFCO_DE  ---     0.786     R16C16C.A1 to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R16C16D.FCI to     R16C16D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F1 to    R16C16D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   43.228   (40.6% logic, 59.4% route), 41 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.701ns (weighted slack = -3.402ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              43.218ns  (40.6% logic, 59.4% route), 41 logic levels.

 Constraint Details:

     43.218ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.701ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.678     R16C24B.F1 to     R16C25A.C0 coreInst/N_391
CTOF_DEL    ---     0.452     R16C25A.C0 to     R16C25A.F0 coreInst/SLICE_1062
ROUTE         1     0.839     R16C25A.F0 to     R15C24C.D1 coreInst/opxMultiplexerInst/ALUB_m10_i_N_2L1
CTOF_DEL    ---     0.452     R15C24C.D1 to     R15C24C.F1 coreInst/SLICE_776
ROUTE        22     1.024     R15C24C.F1 to     R17C23D.C1 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R17C23D.C1 to     R17C23D.F1 coreInst/SLICE_833
ROUTE        12     1.346     R17C23D.F1 to     R15C17A.A1 coreInst/N_67
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 coreInst/SLICE_798
ROUTE        75     1.386     R15C17A.F1 to     R15C22B.B1 coreInst/ALUB_DATA[2]
C1TOFCO_DE  ---     0.786     R15C22B.B1 to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_171
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R15C23C.FCI to     R15C23C.F1 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.839     R15C23C.F1 to     R15C25D.D0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S1
CTOF_DEL    ---     0.452     R15C25D.D0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOF0_DE  ---     0.517    R15C14D.FCI to     R15C14D.F0 coreInst/programCounterInst/SLICE_69
ROUTE         4     0.918     R15C14D.F0 to     R14C15A.D1 coreInst/programCounterInst/SUM[5]
CTOF_DEL    ---     0.452     R14C15A.D1 to     R14C15A.F1 coreInst/programCounterInst/SLICE_1065
ROUTE         1     0.873     R14C15A.F1 to     R16C15C.A1 coreInst/programCounterInst/N_1121
C1TOFCO_DE  ---     0.786     R16C15C.A1 to    R16C15C.FCO coreInst/programCounterInst/SLICE_78
ROUTE         1     0.000    R16C15C.FCO to    R16C15D.FCI coreInst/programCounterInst/un2_HERE_cry_5
FCITOFCO_D  ---     0.146    R16C15D.FCI to    R16C15D.FCO coreInst/programCounterInst/SLICE_77
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI coreInst/programCounterInst/un2_HERE_cry_7
FCITOFCO_D  ---     0.146    R16C16A.FCI to    R16C16A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R16C16B.FCI to    R16C16B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R16C16C.FCI to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R16C16D.FCI to     R16C16D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F1 to    R16C16D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   43.218   (40.6% logic, 59.4% route), 41 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.693ns (weighted slack = -3.386ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              43.210ns  (40.5% logic, 59.5% route), 41 logic levels.

 Constraint Details:

     43.210ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.693ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.678     R16C24B.F1 to     R16C25A.C0 coreInst/N_391
CTOF_DEL    ---     0.452     R16C25A.C0 to     R16C25A.F0 coreInst/SLICE_1062
ROUTE         1     0.839     R16C25A.F0 to     R15C24C.D1 coreInst/opxMultiplexerInst/ALUB_m10_i_N_2L1
CTOF_DEL    ---     0.452     R15C24C.D1 to     R15C24C.F1 coreInst/SLICE_776
ROUTE        22     1.024     R15C24C.F1 to     R17C23D.C1 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R17C23D.C1 to     R17C23D.F1 coreInst/SLICE_833
ROUTE        12     1.346     R17C23D.F1 to     R15C17A.A1 coreInst/N_67
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 coreInst/SLICE_798
ROUTE        75     1.386     R15C17A.F1 to     R15C22B.B1 coreInst/ALUB_DATA[2]
C1TOFCO_DE  ---     0.786     R15C22B.B1 to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_171
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R15C23C.FCI to     R15C23C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.873     R15C23C.F0 to     R15C25D.A0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R15C25D.A0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R15C14D.FCI to    R15C14D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R15C15A.FCI to    R15C15A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOFCO_D  ---     0.146    R15C15B.FCI to    R15C15B.FCO coreInst/programCounterInst/SLICE_67
ROUTE         1     0.000    R15C15B.FCO to    R15C15C.FCI coreInst/programCounterInst/SUM_cry_10
FCITOFCO_D  ---     0.146    R15C15C.FCI to    R15C15C.FCO coreInst/programCounterInst/SLICE_66
ROUTE         1     0.000    R15C15C.FCO to    R15C15D.FCI coreInst/programCounterInst/SUM_cry_12
FCITOF0_DE  ---     0.517    R15C15D.FCI to     R15C15D.F0 coreInst/programCounterInst/SLICE_65
ROUTE         4     0.578     R15C15D.F0 to     R15C16D.D1 coreInst/programCounterInst/SUM[13]
CTOF_DEL    ---     0.452     R15C16D.D1 to     R15C16D.F1 coreInst/programCounterInst/SLICE_1069
ROUTE         1     1.223     R15C16D.F1 to     R16C16C.A1 coreInst/programCounterInst/N_1139
C1TOFCO_DE  ---     0.786     R16C16C.A1 to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R16C16D.FCI to     R16C16D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F1 to    R16C16D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   43.210   (40.5% logic, 59.5% route), 41 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.693ns (weighted slack = -3.386ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              43.210ns  (40.6% logic, 59.4% route), 39 logic levels.

 Constraint Details:

     43.210ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.693ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.874     R16C24B.F1 to     R17C25D.D1 coreInst/N_391
CTOF_DEL    ---     0.452     R17C25D.D1 to     R17C25D.F1 coreInst/SLICE_683
ROUTE         1     0.544     R17C25D.F1 to     R17C25D.D0 coreInst/opxMultiplexerInst/ALUB_SRCX_N_4L5
CTOF_DEL    ---     0.452     R17C25D.D0 to     R17C25D.F0 coreInst/SLICE_683
ROUTE        35     1.420     R17C25D.F0 to      R9C25A.A1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452      R9C25A.A1 to      R9C25A.F1 coreInst/SLICE_832
ROUTE         8     0.700      R9C25A.F1 to      R9C23A.C0 coreInst/N_68
CTOF_DEL    ---     0.452      R9C23A.C0 to      R9C23A.F0 coreInst/fullALUInst/SLICE_699
ROUTE        73     1.669      R9C23A.F0 to     R15C22C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C22C.A0 to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF1_DE  ---     0.569    R15C23C.FCI to     R15C23C.F1 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.839     R15C23C.F1 to     R15C25D.D0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S1
CTOF_DEL    ---     0.452     R15C25D.D0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R15C14D.FCI to    R15C14D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R15C15A.FCI to    R15C15A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF1_DE  ---     0.569    R15C15B.FCI to     R15C15B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.671     R15C15B.F1 to     R14C15D.C0 coreInst/programCounterInst/SUM[10]
CTOF_DEL    ---     0.452     R14C15D.C0 to     R14C15D.F0 coreInst/programCounterInst/SLICE_1068
ROUTE         1     1.180     R14C15D.F0 to     R16C16B.B0 coreInst/programCounterInst/N_1148
C0TOFCO_DE  ---     0.905     R16C16B.B0 to    R16C16B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R16C16C.FCI to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R16C16D.FCI to     R16C16D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F1 to    R16C16D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   43.210   (40.6% logic, 59.4% route), 39 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.683ns (weighted slack = -3.366ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              43.200ns  (40.5% logic, 59.5% route), 41 logic levels.

 Constraint Details:

     43.200ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.683ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.678     R16C24B.F1 to     R16C25A.C0 coreInst/N_391
CTOF_DEL    ---     0.452     R16C25A.C0 to     R16C25A.F0 coreInst/SLICE_1062
ROUTE         1     0.839     R16C25A.F0 to     R15C24C.D1 coreInst/opxMultiplexerInst/ALUB_m10_i_N_2L1
CTOF_DEL    ---     0.452     R15C24C.D1 to     R15C24C.F1 coreInst/SLICE_776
ROUTE        22     1.024     R15C24C.F1 to     R17C23D.C1 coreInst/ALUB_N_14
CTOF_DEL    ---     0.452     R17C23D.C1 to     R17C23D.F1 coreInst/SLICE_833
ROUTE        12     1.346     R17C23D.F1 to     R15C17A.A1 coreInst/N_67
CTOF_DEL    ---     0.452     R15C17A.A1 to     R15C17A.F1 coreInst/SLICE_798
ROUTE        75     1.386     R15C17A.F1 to     R15C22B.B1 coreInst/ALUB_DATA[2]
C1TOFCO_DE  ---     0.786     R15C22B.B1 to    R15C22B.FCO coreInst/fullALUInst/aluInst/SLICE_171
ROUTE         1     0.000    R15C22B.FCO to    R15C22C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_2
FCITOFCO_D  ---     0.146    R15C22C.FCI to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R15C23C.FCI to     R15C23C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.873     R15C23C.F0 to     R15C25D.A0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R15C25D.A0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOF0_DE  ---     0.517    R15C14D.FCI to     R15C14D.F0 coreInst/programCounterInst/SLICE_69
ROUTE         4     0.918     R15C14D.F0 to     R14C15A.D1 coreInst/programCounterInst/SUM[5]
CTOF_DEL    ---     0.452     R14C15A.D1 to     R14C15A.F1 coreInst/programCounterInst/SLICE_1065
ROUTE         1     0.873     R14C15A.F1 to     R16C15C.A1 coreInst/programCounterInst/N_1121
C1TOFCO_DE  ---     0.786     R16C15C.A1 to    R16C15C.FCO coreInst/programCounterInst/SLICE_78
ROUTE         1     0.000    R16C15C.FCO to    R16C15D.FCI coreInst/programCounterInst/un2_HERE_cry_5
FCITOFCO_D  ---     0.146    R16C15D.FCI to    R16C15D.FCO coreInst/programCounterInst/SLICE_77
ROUTE         1     0.000    R16C15D.FCO to    R16C16A.FCI coreInst/programCounterInst/un2_HERE_cry_7
FCITOFCO_D  ---     0.146    R16C16A.FCI to    R16C16A.FCO coreInst/programCounterInst/SLICE_76
ROUTE         1     0.000    R16C16A.FCO to    R16C16B.FCI coreInst/programCounterInst/un2_HERE_cry_9
FCITOFCO_D  ---     0.146    R16C16B.FCI to    R16C16B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R16C16C.FCI to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R16C16D.FCI to     R16C16D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F1 to    R16C16D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   43.200   (40.5% logic, 59.5% route), 41 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 1.675ns (weighted slack = -3.350ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionLatchInst/DEBUG_OP_I_fast[0]  (from PIN_CLK_X1_c -)
   Destination:    FF         Data in        coreInst/programCounterInst/HERE[15]  (to PIN_CLK_X1_c +)

   Delay:              43.192ns  (40.5% logic, 59.5% route), 39 logic levels.

 Constraint Details:

     43.192ns physical path delay coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73 exceeds
     41.667ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 41.517ns) by 1.675ns

 Physical Path Details:

      Data path coreInst/SLICE_964 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R16C21A.CLK to     R16C21A.Q1 coreInst/SLICE_964 (from PIN_CLK_X1_c)
ROUTE        14     0.691     R16C21A.Q1 to     R16C23A.C1 coreInst/DEBUG_OP_I_fast[0]
CTOF_DEL    ---     0.452     R16C23A.C1 to     R16C23A.F1 coreInst/SLICE_785
ROUTE         2     0.618     R16C23A.F1 to     R16C23A.B0 coreInst/N_1505
CTOF_DEL    ---     0.452     R16C23A.B0 to     R16C23A.F0 coreInst/SLICE_785
ROUTE         7     0.699     R16C23A.F0 to     R16C24C.C0 coreInst/CC_REGX[1]
CTOF_DEL    ---     0.452     R16C24C.C0 to     R16C24C.F0 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         1     0.544     R16C24C.F0 to     R16C24C.D1 coreInst/fullALUInst/ccRegs/m11_1
CTOF_DEL    ---     0.452     R16C24C.D1 to     R16C24C.F1 coreInst/fullALUInst/ccRegs/SLICE_696
ROUTE         3     0.674     R16C24C.F1 to     R16C24B.C1 coreInst/CC_CARRY
CTOF_DEL    ---     0.452     R16C24B.C1 to     R16C24B.F1 coreInst/SLICE_767
ROUTE         5     0.874     R16C24B.F1 to     R17C25D.D1 coreInst/N_391
CTOF_DEL    ---     0.452     R17C25D.D1 to     R17C25D.F1 coreInst/SLICE_683
ROUTE         1     0.544     R17C25D.F1 to     R17C25D.D0 coreInst/opxMultiplexerInst/ALUB_SRCX_N_4L5
CTOF_DEL    ---     0.452     R17C25D.D0 to     R17C25D.F0 coreInst/SLICE_683
ROUTE        35     1.420     R17C25D.F0 to      R9C25A.A1 coreInst/ALUB_SRCX[1]
CTOF_DEL    ---     0.452      R9C25A.A1 to      R9C25A.F1 coreInst/SLICE_832
ROUTE         8     0.700      R9C25A.F1 to      R9C23A.C0 coreInst/N_68
CTOF_DEL    ---     0.452      R9C23A.C0 to      R9C23A.F0 coreInst/fullALUInst/SLICE_699
ROUTE        73     1.669      R9C23A.F0 to     R15C22C.A0 coreInst/fullALUInst/ALUB_DATA[3]
C0TOFCO_DE  ---     0.905     R15C22C.A0 to    R15C22C.FCO coreInst/fullALUInst/aluInst/SLICE_170
ROUTE         1     0.000    R15C22C.FCO to    R15C22D.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_4
FCITOFCO_D  ---     0.146    R15C22D.FCI to    R15C22D.FCO coreInst/fullALUInst/aluInst/SLICE_169
ROUTE         1     0.000    R15C22D.FCO to    R15C23A.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_6
FCITOFCO_D  ---     0.146    R15C23A.FCI to    R15C23A.FCO coreInst/fullALUInst/aluInst/SLICE_168
ROUTE         1     0.000    R15C23A.FCO to    R15C23B.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_8
FCITOFCO_D  ---     0.146    R15C23B.FCI to    R15C23B.FCO coreInst/fullALUInst/aluInst/SLICE_167
ROUTE         1     0.000    R15C23B.FCO to    R15C23C.FCI coreInst/fullALUInst/aluInst/un47_RESULT_cry_10
FCITOF0_DE  ---     0.517    R15C23C.FCI to     R15C23C.F0 coreInst/fullALUInst/aluInst/SLICE_166
ROUTE         1     0.873     R15C23C.F0 to     R15C25D.A0 coreInst/fullALUInst/aluInst/un47_RESULT_cry_11_0_S0
CTOF_DEL    ---     0.452     R15C25D.A0 to     R15C25D.F0 SLICE_479
ROUTE         1     0.541     R15C25D.F0 to     R15C24D.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_4
CTOF_DEL    ---     0.452     R15C24D.D1 to     R15C24D.F1 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.384     R15C24D.F1 to     R15C24D.C0 coreInst/fullALUInst/aluInst/OVER_i_1_a2_8
CTOF_DEL    ---     0.452     R15C24D.C0 to     R15C24D.F0 coreInst/fullALUInst/aluInst/SLICE_963
ROUTE         1     0.563     R15C24D.F0 to     R15C26B.D1 coreInst/fullALUInst/aluInst/OVER_i_1_a2_10
CTOF_DEL    ---     0.452     R15C26B.D1 to     R15C26B.F1 coreInst/fullALUInst/aluInst/SLICE_883
ROUTE        16     1.325     R15C26B.F1 to     R14C29C.D0 coreInst/fullALUInst/aluInst/OVER_i
CTOF_DEL    ---     0.452     R14C29C.D0 to     R14C29C.F0 coreInst/fullALUInst/aluInst/SLICE_919
ROUTE         1     0.908     R14C29C.F0 to     R12C29D.D1 coreInst/fullALUInst/aluInst/un53_RESULT[8]
CTOOFX_DEL  ---     0.661     R12C29D.D1 to   R12C29D.OFX0 coreInst/fullALUInst/aluInst/RESULT_11[8]/SLICE_583
ROUTE         2     0.570   R12C29D.OFX0 to     R12C30A.D0 coreInst/N_259
CTOF_DEL    ---     0.452     R12C30A.D0 to     R12C30A.F0 coreInst/SLICE_826
ROUTE         1     0.269     R12C30A.F0 to     R12C30B.D0 coreInst/busControllerInst/ADDR_BUF_i_i_3_RNO_0[8]
CTOF_DEL    ---     0.452     R12C30B.D0 to     R12C30B.F0 coreInst/SLICE_820
ROUTE         1     1.585     R12C30B.F0 to     R18C22A.C1 coreInst/busControllerInst/d_N_6_3
CTOF_DEL    ---     0.452     R18C22A.C1 to     R18C22A.F1 SLICE_752
ROUTE        27     0.875     R18C22A.F1 to     R19C24D.D1 N_274_i
CTOF_DEL    ---     0.452     R19C24D.D1 to     R19C24D.F1 mcuResourcesInst/memoryMapperInst/SLICE_675
ROUTE         3     0.957     R19C24D.F1 to     R17C22A.D0 mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a2_2
CTOF_DEL    ---     0.452     R17C22A.D0 to     R17C22A.F0 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.579     R17C22A.F0 to     R17C22A.A1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1
CTOF_DEL    ---     0.452     R17C22A.A1 to     R17C22A.F1 mcuResourcesInst/memoryMapperInst/SLICE_751
ROUTE         1     0.839     R17C22A.F1 to     R19C21A.D1 mcuResourcesInst/memoryMapperInst/UART_MAP_0_a2_1_0
CTOF_DEL    ---     0.452     R19C21A.D1 to     R19C21A.F1 mcuResourcesInst/SLICE_735
ROUTE        17     0.563     R19C21A.F1 to     R19C20B.D0 mcuResourcesInst.memoryMapperInst.UART_MAP
CTOF_DEL    ---     0.452     R19C20B.D0 to     R19C20B.F0 mcuResourcesInst/memoryMapperInst/SLICE_1059
ROUTE        16     1.408     R19C20B.F0 to     R21C26B.M0 mcuResourcesInst/memoryMapperInst/CPU_DIN_sn_N_4_i_li
MTOOFX_DEL  ---     0.345     R21C26B.M0 to   R21C26B.OFX0 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]/SLICE_524
ROUTE         1     0.904   R21C26B.OFX0 to     R21C28C.B1 mcuResourcesInst/memoryMapperInst/CPU_DIN_1_1[3]
CTOF_DEL    ---     0.452     R21C28C.B1 to     R21C28C.F1 SLICE_319
ROUTE         4     2.256     R21C28C.F1 to     R15C14C.A0 CPU_DIN[3]
C0TOFCO_DE  ---     0.905     R15C14C.A0 to    R15C14C.FCO coreInst/programCounterInst/SLICE_70
ROUTE         1     0.000    R15C14C.FCO to    R15C14D.FCI coreInst/programCounterInst/SUM_cry_4
FCITOFCO_D  ---     0.146    R15C14D.FCI to    R15C14D.FCO coreInst/programCounterInst/SLICE_69
ROUTE         1     0.000    R15C14D.FCO to    R15C15A.FCI coreInst/programCounterInst/SUM_cry_6
FCITOFCO_D  ---     0.146    R15C15A.FCI to    R15C15A.FCO coreInst/programCounterInst/SLICE_68
ROUTE         1     0.000    R15C15A.FCO to    R15C15B.FCI coreInst/programCounterInst/SUM_cry_8
FCITOF1_DE  ---     0.569    R15C15B.FCI to     R15C15B.F1 coreInst/programCounterInst/SLICE_67
ROUTE         4     0.671     R15C15B.F1 to     R14C15D.C0 coreInst/programCounterInst/SUM[10]
CTOF_DEL    ---     0.452     R14C15D.C0 to     R14C15D.F0 coreInst/programCounterInst/SLICE_1068
ROUTE         1     1.180     R14C15D.F0 to     R16C16B.B0 coreInst/programCounterInst/N_1148
C0TOFCO_DE  ---     0.905     R16C16B.B0 to    R16C16B.FCO coreInst/programCounterInst/SLICE_75
ROUTE         1     0.000    R16C16B.FCO to    R16C16C.FCI coreInst/programCounterInst/un2_HERE_cry_11
FCITOFCO_D  ---     0.146    R16C16C.FCI to    R16C16C.FCO coreInst/programCounterInst/SLICE_74
ROUTE         1     0.000    R16C16C.FCO to    R16C16D.FCI coreInst/programCounterInst/un2_HERE_cry_13
FCITOF1_DE  ---     0.569    R16C16D.FCI to     R16C16D.F1 coreInst/programCounterInst/SLICE_73
ROUTE         1     0.000     R16C16D.F1 to    R16C16D.DI1 coreInst/programCounterInst/un2_HERE_cry_14_0_S1 (to PIN_CLK_X1_c)
                  --------
                   43.192   (40.5% logic, 59.5% route), 39 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_964:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C21A.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/programCounterInst/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     2.351       C8.PADDI to    R16C16D.CLK PIN_CLK_X1_c
                  --------
                    2.351   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  11.507MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |   12.000 MHz|   11.507 MHz|  40 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_6                                  |       1|    3963|     96.75%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_8                                  |       1|    3963|     96.75%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_10                                 |       1|    3963|     96.75%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i_1_a2|        |        |
_4                                      |       1|    3963|     96.75%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i_1_a2|        |        |
_8                                      |       1|    3963|     96.75%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i_1_a2|        |        |
_10                                     |       1|    3963|     96.75%
                                        |        |        |
coreInst/fullALUInst/aluInst/OVER_i     |      16|    3963|     96.75%
                                        |        |        |
coreInst/N_1505                         |       2|    3953|     96.51%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_4                                  |       1|    3923|     95.78%
                                        |        |        |
coreInst/fullALUInst/aluInst/un53_RESULT|        |        |
[8]                                     |       1|    3699|     90.31%
                                        |        |        |
coreInst/N_259                          |       2|    3699|     90.31%
                                        |        |        |
coreInst/busControllerInst/ADDR_BUF_i_i_|        |        |
3_RNO_0[8]                              |       1|    3699|     90.31%
                                        |        |        |
coreInst/busControllerInst/d_N_6_3      |       1|    3699|     90.31%
                                        |        |        |
N_274_i                                 |      27|    3699|     90.31%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/UART_M|        |        |
AP_0_a2_1_0                             |       1|    3690|     90.09%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/UART_M|        |        |
AP_0_a2_1                               |       1|    3690|     90.09%
                                        |        |        |
mcuResourcesInst.memoryMapperInst.UART_M|        |        |
AP                                      |      17|    3690|     90.09%
                                        |        |        |
mcuResourcesInst/un3_GPIO_MAPlto15_8_i_a|        |        |
2_2                                     |       3|    3690|     90.09%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/CPU_DI|        |        |
N_sn_N_4_i_li                           |      16|    3433|     83.81%
                                        |        |        |
coreInst/N_391                          |       5|    3286|     80.22%
                                        |        |        |
coreInst/CC_REGX[1]                     |       7|    3267|     79.76%
                                        |        |        |
CPU_DIN[3]                              |       4|    3264|     79.69%
                                        |        |        |
mcuResourcesInst/memoryMapperInst/CPU_DI|        |        |
N_1_1[3]                                |       1|    3261|     79.61%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_4   |       1|    3178|     77.59%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_11                                     |       1|    2977|     72.68%
                                        |        |        |
coreInst/CC_CARRY                       |       3|    2866|     69.97%
                                        |        |        |
coreInst/fullALUInst/ccRegs/m11_1       |       1|    2786|     68.02%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_13                                     |       1|    2709|     66.14%
                                        |        |        |
coreInst/DEBUG_OP_I_fast[0]             |      14|    2636|     64.36%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_6   |       1|    2449|     59.79%
                                        |        |        |
coreInst/ALUB_SRCX[1]                   |      35|    2256|     55.08%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_9                                      |       1|    2088|     50.98%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_11_0_S1                            |       1|    2058|     50.24%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_8   |       1|    1956|     47.75%
                                        |        |        |
coreInst/opxMultiplexerInst/ALUB_SRCX_N_|        |        |
4L5                                     |       1|    1913|     46.70%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_7                                      |       1|    1911|     46.66%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_11_0_S0                            |       1|    1905|     46.51%
                                        |        |        |
coreInst/ALUB_N_14                      |      22|    1840|     44.92%
                                        |        |        |
coreInst/opxMultiplexerInst/ALUB_m10_i_N|        |        |
_2L1                                    |       1|    1840|     44.92%
                                        |        |        |
coreInst/fullALUInst/aluInst/un47_RESULT|        |        |
_cry_2                                  |       1|    1564|     38.18%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_14_0_S1                                |       1|    1551|     37.87%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_5                                      |       1|    1438|     35.11%
                                        |        |        |
coreInst/ALUB_DATA[2]                   |      75|    1427|     34.84%
                                        |        |        |
coreInst/fullALUInst/ALUB_DATA[3]       |      73|    1390|     33.94%
                                        |        |        |
coreInst/N_67                           |      12|    1327|     32.40%
                                        |        |        |
coreInst/DEBUG_OP_I_fast[2]             |      14|    1317|     32.15%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_14_0_S0                                |       1|    1194|     29.15%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_10  |       1|    1079|     26.34%
                                        |        |        |
coreInst/N_68                           |       8|    1028|     25.10%
                                        |        |        |
coreInst/CC_REGX[0]                     |       9|     829|     20.24%
                                        |        |        |
coreInst/fullALUInst/ALUB_DATA[4]       |      35|     777|     18.97%
                                        |        |        |
coreInst/programCounterInst/N_1148      |       1|     727|     17.75%
                                        |        |        |
coreInst/programCounterInst/SUM[10]     |       4|     727|     17.75%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_2   |       1|     721|     17.60%
                                        |        |        |
coreInst/programCounterInst/N_1355      |       1|     719|     17.55%
                                        |        |        |
CPU_DIN[1]                              |       4|     719|     17.55%
                                        |        |        |
coreInst/N_1573                         |       7|     705|     17.21%
                                        |        |        |
coreInst/programCounterInst/N_1121      |       1|     630|     15.38%
                                        |        |        |
coreInst/programCounterInst/SUM[5]      |       4|     630|     15.38%
                                        |        |        |
coreInst/N_37                           |       5|     597|     14.58%
                                        |        |        |
coreInst/N_27                           |       2|     567|     13.84%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_12_0_S1                                |       1|     553|     13.50%
                                        |        |        |
mcuResourcesInst.memoryMapperInst.CPU_DI|        |        |
N_sn_N_8                                |      20|     515|     12.57%
                                        |        |        |
coreInst/programCounterInst/SUM_cry_12  |       1|     456|     11.13%
                                        |        |        |
coreInst/programCounterInst/N_1124      |       1|     448|     10.94%
                                        |        |        |
coreInst/programCounterInst/SUM[4]      |       4|     448|     10.94%
                                        |        |        |
coreInst/programCounterInst/N_1145      |       1|     421|     10.28%
                                        |        |        |
coreInst/programCounterInst/un2_HERE_cry|        |        |
_12_0_S0                                |       1|     421|     10.28%
                                        |        |        |
coreInst/programCounterInst/SUM[11]     |       4|     421|     10.28%
                                        |        |        |
coreInst/fullALUInst/ccRegs/m23_1       |       1|     420|     10.25%
                                        |        |        |
coreInst/programCounterInst/N_1139      |       1|     420|     10.25%
                                        |        |        |
coreInst/programCounterInst/SUM[13]     |       4|     420|     10.25%
                                        |        |        |
coreInst/CC_PARITY                      |       3|     420|     10.25%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_477.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 257
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_477.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Setup):
---------------

Timing errors: 4096  Score: 8505128
Cumulative negative slack: 4252564

Constraints cover 2147483647 paths, 1 nets, and 7798 connections (95.61% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sun Dec 17 17:44:26 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_debuggerTests.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_debuggerTests.ncd ForthCPU_debuggerTests.prf 
Design file:     forthcpu_debuggertests.ncd
Preference file: forthcpu_debuggertests.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/requestGen/modeReqReg/Q_PHI0[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/requestGen/modeReqReg/Q[0]  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/SLICE_921 to coreInst/SLICE_921 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/SLICE_921 to coreInst/SLICE_921:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C21D.CLK to     R12C21D.Q1 coreInst/SLICE_921 (from PIN_CLK_X1_c)
ROUTE         1     0.152     R12C21D.Q1 to     R12C21D.M0 coreInst/debugger/requestGen/modeReqReg/Q_PHI0[0] (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_921:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R12C21D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_921:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R12C21D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/addrH/PL_PHI0  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/addrH/PL  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/debugger/SLICE_1088 to coreInst/debugger/SLICE_1088 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/debugger/SLICE_1088 to coreInst/debugger/SLICE_1088:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C18D.CLK to     R14C18D.Q1 coreInst/debugger/SLICE_1088 (from PIN_CLK_X1_c)
ROUTE         1     0.152     R14C18D.Q1 to     R14C18D.M0 coreInst/debugger/addrH/PL_PHI0 (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/debugger/SLICE_1088:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R14C18D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/debugger/SLICE_1088:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R14C18D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/debugger/requestGen/dhReqReg/Q[0]  (to PIN_CLK_X1_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay coreInst/SLICE_1051 to coreInst/SLICE_1051 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path coreInst/SLICE_1051 to coreInst/SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C21D.CLK to      R9C21D.Q1 coreInst/SLICE_1051 (from PIN_CLK_X1_c)
ROUTE         1     0.152      R9C21D.Q1 to      R9C21D.M0 coreInst/debugger/requestGen/dhReqReg/Q_PHI0[0] (to PIN_CLK_X1_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C21D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_1051:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to     R9C21D.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_R[8]  (to PIN_CLK_X1_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay coreInst/SLICE_413 to coreInst/SLICE_413 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path coreInst/SLICE_413 to coreInst/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C21B.CLK to     R19C21B.Q0 coreInst/SLICE_413 (from PIN_CLK_X1_c)
ROUTE         3     0.154     R19C21B.Q0 to     R19C21B.M1 coreInst/instructionPhaseDecoderInst/PHASE_R[7] (to PIN_CLK_X1_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R19C21B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/SLICE_413:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R19C21B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              coreInst/instructionPhaseDecoderInst/PHASE_R[2]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        coreInst/instructionPhaseDecoderInst/PHASE_R[3]  (to PIN_CLK_X1_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay coreInst/instructionPhaseDecoderInst/SLICE_410 to coreInst/instructionPhaseDecoderInst/SLICE_410 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path coreInst/instructionPhaseDecoderInst/SLICE_410 to coreInst/instructionPhaseDecoderInst/SLICE_410:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C21B.CLK to     R18C21B.Q0 coreInst/instructionPhaseDecoderInst/SLICE_410 (from PIN_CLK_X1_c)
ROUTE         4     0.154     R18C21B.Q0 to     R18C21B.M1 coreInst/instructionPhaseDecoderInst/PHASE_R[2] (to PIN_CLK_X1_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_410:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R18C21B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to coreInst/instructionPhaseDecoderInst/SLICE_410:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.907       C8.PADDI to    R18C21B.CLK PIN_CLK_X1_c
                  --------
                    0.907   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C13B.CLK to     R25C13B.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_13 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C13B.Q0 to     R25C13B.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[9]
CTOF_DEL    ---     0.101     R25C13B.A0 to     R25C13B.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_13
ROUTE         1     0.000     R25C13B.F0 to    R25C13B.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[9] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C13B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C13B.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C13D.CLK to     R25C13D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C13D.Q0 to     R25C13D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[13]
CTOF_DEL    ---     0.101     R25C13D.A0 to     R25C13D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_11
ROUTE         1     0.000     R25C13D.F0 to    R25C13D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[13] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C13D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C13D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C12D.CLK to     R25C12D.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_15 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C12D.Q0 to     R25C12D.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[5]
CTOF_DEL    ---     0.101     R25C12D.A0 to     R25C12D.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_15
ROUTE         1     0.000     R25C12D.F0 to    R25C12D.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[5] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C12D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C12D.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C13C.CLK to     R25C13C.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C13C.Q0 to     R25C13C.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[11]
CTOF_DEL    ---     0.101     R25C13C.A0 to     R25C13C.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_12
ROUTE         1     0.000     R25C13C.F0 to    R25C13C.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[11] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C13C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C13C.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (from PIN_CLK_X1_c +)
   Destination:    FF         Data in        mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]  (to PIN_CLK_X1_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay mcuResourcesInst/UARTInst/uartTxInst/SLICE_14 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path mcuResourcesInst/UARTInst/uartTxInst/SLICE_14 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R25C13A.CLK to     R25C13A.Q0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_14 (from PIN_CLK_X1_c)
ROUTE         2     0.132     R25C13A.Q0 to     R25C13A.A0 mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count[7]
CTOF_DEL    ---     0.101     R25C13A.A0 to     R25C13A.F0 mcuResourcesInst/UARTInst/uartTxInst/SLICE_14
ROUTE         1     0.000     R25C13A.F0 to    R25C13A.DI0 mcuResourcesInst/UARTInst/uartTxInst/un1_r_Clock_Count[7] (to PIN_CLK_X1_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C13A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PIN_CLK_X1 to mcuResourcesInst/UARTInst/uartTxInst/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       257     0.888       C8.PADDI to    R25C13A.CLK PIN_CLK_X1_c
                  --------
                    0.888   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "PIN_CLK_X1" 12.000000   |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_477.F0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD   Loads: 20
   No transfer within this clock domain is found

Clock Domain: PIN_CLK_X1_c   Source: PIN_CLK_X1.PAD   Loads: 257
   Covered under: FREQUENCY PORT "PIN_CLK_X1" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk   Source: SLICE_477.F0
      Not reported because source and destination domains are unrelated.

   Clock Domain: PIN_DEBUG_WRN_c   Source: PIN_DEBUG_WRN.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7798 connections (95.61% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4096 (setup), 0 (hold)
Score: 8505128 (setup), 0 (hold)
Cumulative negative slack: 4252564 (4252564+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

