
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ac  00800100  000021b0  00002244  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000021b0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000313  008001ac  008001ac  000022f0  2**0
                  ALLOC
  3 .stab         00000750  00000000  00000000  000022f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000000e7  00000000  00000000  00002a40  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000240  00000000  00000000  00002b28  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003b8d  00000000  00000000  00002d68  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e7c  00000000  00000000  000068f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000170f  00000000  00000000  00007771  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000009e8  00000000  00000000  00008e80  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000010d9  00000000  00000000  00009868  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000217d  00000000  00000000  0000a941  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000c0  00000000  00000000  0000cabe  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 34 02 	jmp	0x468	; 0x468 <__vector_5>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 da 01 	jmp	0x3b4	; 0x3b4 <__vector_9>
      28:	0c 94 90 01 	jmp	0x320	; 0x320 <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 ff 01 	jmp	0x3fe	; 0x3fe <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	e0 eb       	ldi	r30, 0xB0	; 176
      78:	f1 e2       	ldi	r31, 0x21	; 33
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	ac 3a       	cpi	r26, 0xAC	; 172
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	14 e0       	ldi	r17, 0x04	; 4
      88:	ac ea       	ldi	r26, 0xAC	; 172
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	af 3b       	cpi	r26, 0xBF	; 191
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 3e 02 	call	0x47c	; 0x47c <main>
      9a:	0c 94 d6 10 	jmp	0x21ac	; 0x21ac <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(uint8_t mux_select, uint8_t channel) {
	
	DATA_BUS = channel;
      c8:	62 b9       	out	0x02, r22	; 2
	POT_MUX &= ~(1<<mux_select);
      ca:	ea ed       	ldi	r30, 0xDA	; 218
      cc:	f0 e0       	ldi	r31, 0x00	; 0
      ce:	40 81       	ld	r20, Z
      d0:	21 e0       	ldi	r18, 0x01	; 1
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	b9 01       	movw	r22, r18
      d6:	02 c0       	rjmp	.+4      	; 0xdc <read_pot+0x14>
      d8:	66 0f       	add	r22, r22
      da:	77 1f       	adc	r23, r23
      dc:	8a 95       	dec	r24
      de:	e2 f7       	brpl	.-8      	; 0xd8 <read_pot+0x10>
      e0:	cb 01       	movw	r24, r22
      e2:	26 2f       	mov	r18, r22
      e4:	20 95       	com	r18
      e6:	42 23       	and	r20, r18
      e8:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ea:	7d e0       	ldi	r23, 0x0D	; 13
      ec:	7a 95       	dec	r23
      ee:	f1 f7       	brne	.-4      	; 0xec <read_pot+0x24>
      f0:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
	ADCSRA |= (1<<ADSC); //start ADC conversion
      f2:	ea e7       	ldi	r30, 0x7A	; 122
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	20 81       	ld	r18, Z
      f8:	20 64       	ori	r18, 0x40	; 64
      fa:	20 83       	st	Z, r18
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
      fc:	20 81       	ld	r18, Z
      fe:	26 fd       	sbrc	r18, 6
     100:	fd cf       	rjmp	.-6      	; 0xfc <read_pot+0x34>
	POT_MUX |= (1<<mux_select); //disable pot multiplexer U2
     102:	ea ed       	ldi	r30, 0xDA	; 218
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	90 81       	ld	r25, Z
     108:	89 2b       	or	r24, r25
     10a:	80 83       	st	Z, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     10c:	80 91 78 00 	lds	r24, 0x0078
     110:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     112:	40 91 79 00 	lds	r20, 0x0079
     116:	34 2f       	mov	r19, r20
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	82 2b       	or	r24, r18
     11c:	93 2b       	or	r25, r19
			
	return adc_read;
     11e:	08 95       	ret

00000120 <set_control_voltage>:
struct control_voltage sustain_2_cv		={SUSTAIN_2,	DAC_MUX_EN3};
struct control_voltage sustain_1_cv		={SUSTAIN_1,	DAC_MUX_EN3};
struct control_voltage release_2_cv		={RELEASE_2,	DAC_MUX_EN3};
struct control_voltage release_1_cv		={RELEASE_1,	DAC_MUX_EN3};		

void set_control_voltage (struct control_voltage * cv, uint16_t value) {
     120:	dc 01       	movw	r26, r24

	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     122:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     124:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     126:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);	
     128:	a0 9a       	sbi	0x14, 0	; 20

	DATA_BUS = cv->channel; //set channel for DG408 multiplexer output
     12a:	8c 91       	ld	r24, X
     12c:	82 b9       	out	0x02, r24	; 2
     12e:	8d e0       	ldi	r24, 0x0D	; 13
     130:	8a 95       	dec	r24
     132:	f1 f7       	brne	.-4      	; 0x130 <set_control_voltage+0x10>
     134:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<cv->mux_addr); //enable multiplexer
     136:	ea ed       	ldi	r30, 0xDA	; 218
     138:	f0 e0       	ldi	r31, 0x00	; 0
     13a:	40 81       	ld	r20, Z
     13c:	21 e0       	ldi	r18, 0x01	; 1
     13e:	30 e0       	ldi	r19, 0x00	; 0
     140:	c9 01       	movw	r24, r18
     142:	11 96       	adiw	r26, 0x01	; 1
     144:	0c 90       	ld	r0, X
     146:	11 97       	sbiw	r26, 0x01	; 1
     148:	02 c0       	rjmp	.+4      	; 0x14e <set_control_voltage+0x2e>
     14a:	88 0f       	add	r24, r24
     14c:	99 1f       	adc	r25, r25
     14e:	0a 94       	dec	r0
     150:	e2 f7       	brpl	.-8      	; 0x14a <set_control_voltage+0x2a>
     152:	84 2b       	or	r24, r20
     154:	80 83       	st	Z, r24
     156:	82 e4       	ldi	r24, 0x42	; 66
     158:	8a 95       	dec	r24
     15a:	f1 f7       	brne	.-4      	; 0x158 <set_control_voltage+0x38>
     15c:	00 c0       	rjmp	.+0      	; 0x15e <set_control_voltage+0x3e>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<cv->mux_addr); //disable multiplexer
     15e:	80 81       	ld	r24, Z
     160:	11 96       	adiw	r26, 0x01	; 1
     162:	0c 90       	ld	r0, X
     164:	11 97       	sbiw	r26, 0x01	; 1
     166:	02 c0       	rjmp	.+4      	; 0x16c <set_control_voltage+0x4c>
     168:	22 0f       	add	r18, r18
     16a:	33 1f       	adc	r19, r19
     16c:	0a 94       	dec	r0
     16e:	e2 f7       	brpl	.-8      	; 0x168 <set_control_voltage+0x48>
     170:	20 95       	com	r18
     172:	28 23       	and	r18, r24
     174:	20 83       	st	Z, r18
	
}	
     176:	08 95       	ret

00000178 <setup_dac>:

	
void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     178:	83 b3       	in	r24, 0x13	; 19
     17a:	83 60       	ori	r24, 0x03	; 3
     17c:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     182:	97 b1       	in	r25, 0x07	; 7
     184:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     186:	e9 ed       	ldi	r30, 0xD9	; 217
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	80 81       	ld	r24, Z
     18c:	8f 60       	ori	r24, 0x0F	; 15
     18e:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     190:	ea ed       	ldi	r30, 0xDA	; 218
     192:	f0 e0       	ldi	r31, 0x00	; 0
     194:	80 81       	ld	r24, Z
     196:	80 7f       	andi	r24, 0xF0	; 240
     198:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     19a:	84 b3       	in	r24, 0x14	; 20
     19c:	83 60       	ori	r24, 0x03	; 3
     19e:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     1a0:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     1a2:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     1a4:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     1a6:	a0 9a       	sbi	0x14, 0	; 20
}
     1a8:	08 95       	ret

000001aa <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     1aa:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     1ac:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     1ae:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     1b0:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     1b2:	62 b9       	out	0x02, r22	; 2
     1b4:	2d e0       	ldi	r18, 0x0D	; 13
     1b6:	2a 95       	dec	r18
     1b8:	f1 f7       	brne	.-4      	; 0x1b6 <set_dac+0xc>
     1ba:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     1bc:	ea ed       	ldi	r30, 0xDA	; 218
     1be:	f0 e0       	ldi	r31, 0x00	; 0
     1c0:	40 81       	ld	r20, Z
     1c2:	21 e0       	ldi	r18, 0x01	; 1
     1c4:	30 e0       	ldi	r19, 0x00	; 0
     1c6:	b9 01       	movw	r22, r18
     1c8:	02 c0       	rjmp	.+4      	; 0x1ce <set_dac+0x24>
     1ca:	66 0f       	add	r22, r22
     1cc:	77 1f       	adc	r23, r23
     1ce:	8a 95       	dec	r24
     1d0:	e2 f7       	brpl	.-8      	; 0x1ca <set_dac+0x20>
     1d2:	cb 01       	movw	r24, r22
     1d4:	94 2f       	mov	r25, r20
     1d6:	98 2b       	or	r25, r24
     1d8:	90 83       	st	Z, r25
     1da:	72 e4       	ldi	r23, 0x42	; 66
     1dc:	7a 95       	dec	r23
     1de:	f1 f7       	brne	.-4      	; 0x1dc <set_dac+0x32>
     1e0:	00 c0       	rjmp	.+0      	; 0x1e2 <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     1e2:	90 81       	ld	r25, Z
     1e4:	80 95       	com	r24
     1e6:	89 23       	and	r24, r25
     1e8:	80 83       	st	Z, r24
	
}
     1ea:	08 95       	ret

000001ec <display_dec>:
#include "display_map.h"

volatile uint8_t place = 0;

void display_dec(uint16_t number, uint8_t digit)
{
     1ec:	cf 93       	push	r28
     1ee:	df 93       	push	r29
     1f0:	cd b7       	in	r28, 0x3d	; 61
     1f2:	de b7       	in	r29, 0x3e	; 62
     1f4:	2a 97       	sbiw	r28, 0x0a	; 10
     1f6:	0f b6       	in	r0, 0x3f	; 63
     1f8:	f8 94       	cli
     1fa:	de bf       	out	0x3e, r29	; 62
     1fc:	0f be       	out	0x3f, r0	; 63
     1fe:	cd bf       	out	0x3d, r28	; 61
	uint8_t dec[] = {
     200:	de 01       	movw	r26, r28
     202:	11 96       	adiw	r26, 0x01	; 1
     204:	ee e3       	ldi	r30, 0x3E	; 62
     206:	f1 e0       	ldi	r31, 0x01	; 1
     208:	3a e0       	ldi	r19, 0x0A	; 10
     20a:	01 90       	ld	r0, Z+
     20c:	0d 92       	st	X+, r0
     20e:	31 50       	subi	r19, 0x01	; 1
     210:	e1 f7       	brne	.-8      	; 0x20a <display_dec+0x1e>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     212:	3f ef       	ldi	r19, 0xFF	; 255
     214:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     216:	ea ed       	ldi	r30, 0xDA	; 218
     218:	f0 e0       	ldi	r31, 0x00	; 0
     21a:	30 81       	ld	r19, Z
     21c:	30 61       	ori	r19, 0x10	; 16
     21e:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     220:	30 81       	ld	r19, Z
     222:	3f 7e       	andi	r19, 0xEF	; 239
     224:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
     226:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     228:	30 81       	ld	r19, Z
     22a:	30 62       	ori	r19, 0x20	; 32
     22c:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     22e:	30 81       	ld	r19, Z
     230:	3f 7d       	andi	r19, 0xDF	; 223
     232:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
     234:	62 30       	cpi	r22, 0x02	; 2
     236:	f9 f0       	breq	.+62     	; 0x276 <display_dec+0x8a>
     238:	63 30       	cpi	r22, 0x03	; 3
     23a:	18 f4       	brcc	.+6      	; 0x242 <display_dec+0x56>
     23c:	61 30       	cpi	r22, 0x01	; 1
     23e:	a1 f5       	brne	.+104    	; 0x2a8 <display_dec+0xbc>
     240:	0d c0       	rjmp	.+26     	; 0x25c <display_dec+0x70>
     242:	64 30       	cpi	r22, 0x04	; 4
     244:	29 f1       	breq	.+74     	; 0x290 <display_dec+0xa4>
     246:	68 30       	cpi	r22, 0x08	; 8
     248:	79 f5       	brne	.+94     	; 0x2a8 <display_dec+0xbc>
		
		case ONES:
		cathode_byte = dec[(number % 10)]; //print first decimal digit
     24a:	6a e0       	ldi	r22, 0x0A	; 10
     24c:	70 e0       	ldi	r23, 0x00	; 0
     24e:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
     252:	fe 01       	movw	r30, r28
     254:	e8 0f       	add	r30, r24
     256:	f9 1f       	adc	r31, r25
     258:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     25a:	26 c0       	rjmp	.+76     	; 0x2a8 <display_dec+0xbc>
		
		case TENS:
		cathode_byte = dec[((number % 100) / 10)]; //print second decimal digit
     25c:	64 e6       	ldi	r22, 0x64	; 100
     25e:	70 e0       	ldi	r23, 0x00	; 0
     260:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
     264:	6a e0       	ldi	r22, 0x0A	; 10
     266:	70 e0       	ldi	r23, 0x00	; 0
     268:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
     26c:	fe 01       	movw	r30, r28
     26e:	e6 0f       	add	r30, r22
     270:	f7 1f       	adc	r31, r23
     272:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     274:	19 c0       	rjmp	.+50     	; 0x2a8 <display_dec+0xbc>
		
		case HUNDS:
		cathode_byte = dec[((number % 1000) / 100)]; //print third decimal digit
     276:	68 ee       	ldi	r22, 0xE8	; 232
     278:	73 e0       	ldi	r23, 0x03	; 3
     27a:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
     27e:	64 e6       	ldi	r22, 0x64	; 100
     280:	70 e0       	ldi	r23, 0x00	; 0
     282:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
     286:	fe 01       	movw	r30, r28
     288:	e6 0f       	add	r30, r22
     28a:	f7 1f       	adc	r31, r23
     28c:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     28e:	0c c0       	rjmp	.+24     	; 0x2a8 <display_dec+0xbc>
		
		case THOUS:
		cathode_byte = dec[((number % 10000) / 1000)]; //print fourth decimal digit
     290:	60 e1       	ldi	r22, 0x10	; 16
     292:	77 e2       	ldi	r23, 0x27	; 39
     294:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
     298:	68 ee       	ldi	r22, 0xE8	; 232
     29a:	73 e0       	ldi	r23, 0x03	; 3
     29c:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
     2a0:	fe 01       	movw	r30, r28
     2a2:	e6 0f       	add	r30, r22
     2a4:	f7 1f       	adc	r31, r23
     2a6:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     2a8:	20 95       	com	r18
     2aa:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     2ac:	ea ed       	ldi	r30, 0xDA	; 218
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
     2b0:	80 81       	ld	r24, Z
     2b2:	80 61       	ori	r24, 0x10	; 16
     2b4:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     2b6:	80 81       	ld	r24, Z
     2b8:	8f 7e       	andi	r24, 0xEF	; 239
     2ba:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
     2bc:	2a 96       	adiw	r28, 0x0a	; 10
     2be:	0f b6       	in	r0, 0x3f	; 63
     2c0:	f8 94       	cli
     2c2:	de bf       	out	0x3e, r29	; 62
     2c4:	0f be       	out	0x3f, r0	; 63
     2c6:	cd bf       	out	0x3d, r28	; 61
     2c8:	df 91       	pop	r29
     2ca:	cf 91       	pop	r28
     2cc:	08 95       	ret

000002ce <update_display>:

void update_display(uint16_t number, uint8_t type) {
     2ce:	cf 93       	push	r28
     2d0:	df 93       	push	r29
     2d2:	00 d0       	rcall	.+0      	; 0x2d4 <update_display+0x6>
     2d4:	00 d0       	rcall	.+0      	; 0x2d6 <update_display+0x8>
     2d6:	cd b7       	in	r28, 0x3d	; 61
     2d8:	de b7       	in	r29, 0x3e	; 62

	uint8_t digit[] = {
     2da:	28 e0       	ldi	r18, 0x08	; 8
     2dc:	29 83       	std	Y+1, r18	; 0x01
     2de:	21 e0       	ldi	r18, 0x01	; 1
     2e0:	2a 83       	std	Y+2, r18	; 0x02
     2e2:	22 e0       	ldi	r18, 0x02	; 2
     2e4:	2b 83       	std	Y+3, r18	; 0x03
     2e6:	24 e0       	ldi	r18, 0x04	; 4
     2e8:	2c 83       	std	Y+4, r18	; 0x04
		TENS,
		HUNDS,
		THOUS,
	};
	
	if (type == DEC) {
     2ea:	66 23       	and	r22, r22
     2ec:	91 f4       	brne	.+36     	; 0x312 <update_display+0x44>

		
			
		display_dec(number, digit[place]);
     2ee:	20 91 b0 01 	lds	r18, 0x01B0
     2f2:	fe 01       	movw	r30, r28
     2f4:	e2 0f       	add	r30, r18
     2f6:	f1 1d       	adc	r31, r1
     2f8:	61 81       	ldd	r22, Z+1	; 0x01
     2fa:	0e 94 f6 00 	call	0x1ec	; 0x1ec <display_dec>
		//increment digit display place
		if (place++ == 3) //post increment
     2fe:	80 91 b0 01 	lds	r24, 0x01B0
     302:	98 2f       	mov	r25, r24
     304:	9f 5f       	subi	r25, 0xFF	; 255
     306:	90 93 b0 01 	sts	0x01B0, r25
     30a:	83 30       	cpi	r24, 0x03	; 3
     30c:	11 f4       	brne	.+4      	; 0x312 <update_display+0x44>
		{
			place = 0;
     30e:	10 92 b0 01 	sts	0x01B0, r1
		
		
	}
	
	
     312:	0f 90       	pop	r0
     314:	0f 90       	pop	r0
     316:	0f 90       	pop	r0
     318:	0f 90       	pop	r0
     31a:	df 91       	pop	r29
     31c:	cf 91       	pop	r28
     31e:	08 95       	ret

00000320 <__vector_10>:

#include "hardware.h"
#include "tune.h"
#include "display.h"

ISR (TIMER0_COMP_vect) { //timer 0 output compare interrupt for tuning
     320:	1f 92       	push	r1
     322:	0f 92       	push	r0
     324:	0f b6       	in	r0, 0x3f	; 63
     326:	0f 92       	push	r0
     328:	11 24       	eor	r1, r1
     32a:	8f 93       	push	r24
     32c:	9f 93       	push	r25
     32e:	ef 93       	push	r30
     330:	ff 93       	push	r31
	OCR0A = period-1; //OCR0A counts n-1 periods - see comment in tune.c about setting OCR0A
     332:	80 91 d0 03 	lds	r24, 0x03D0
     336:	81 50       	subi	r24, 0x01	; 1
     338:	87 bd       	out	0x27, r24	; 39
	PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
     33a:	85 b1       	in	r24, 0x05	; 5
     33c:	80 58       	subi	r24, 0x80	; 128
     33e:	85 b9       	out	0x05, r24	; 5
	if (period_counter == 0) {
     340:	80 91 d1 03 	lds	r24, 0x03D1
     344:	88 23       	and	r24, r24
     346:	a1 f4       	brne	.+40     	; 0x370 <__vector_10+0x50>
		count_finished = FALSE;
     348:	10 92 ce 03 	sts	0x03CE, r1
		no_overflow = TRUE;
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	80 93 aa 01 	sts	0x01AA, r24
		period_counter = 1; //set period counter to 1
     352:	80 93 d1 03 	sts	0x03D1, r24
		//set up 16 bit timer/counter1		
		TCCR1B |= timer1_clock; //clock /64 to run at 312.5 KHz or /8 to run at 2.5 MHz, dependent on note frequency being measured
     356:	e1 e8       	ldi	r30, 0x81	; 129
     358:	f0 e0       	ldi	r31, 0x00	; 0
     35a:	80 81       	ld	r24, Z
     35c:	90 91 cf 03 	lds	r25, 0x03CF
     360:	89 2b       	or	r24, r25
     362:	80 83       	st	Z, r24
		TIMSK1 |= (1<<TOIE1); //enable timer1 overflow interrupt
     364:	ef e6       	ldi	r30, 0x6F	; 111
     366:	f0 e0       	ldi	r31, 0x00	; 0
     368:	80 81       	ld	r24, Z
     36a:	81 60       	ori	r24, 0x01	; 1
     36c:	80 83       	st	Z, r24
     36e:	19 c0       	rjmp	.+50     	; 0x3a2 <__vector_10+0x82>
	} else {
		
		osc_count = TCNT1;
     370:	e4 e8       	ldi	r30, 0x84	; 132
     372:	f0 e0       	ldi	r31, 0x00	; 0
     374:	80 81       	ld	r24, Z
     376:	91 81       	ldd	r25, Z+1	; 0x01
     378:	90 93 cd 03 	sts	0x03CD, r25
     37c:	80 93 cc 03 	sts	0x03CC, r24
		value_to_display = osc_count;
     380:	80 91 cc 03 	lds	r24, 0x03CC
     384:	90 91 cd 03 	lds	r25, 0x03CD
     388:	90 93 49 01 	sts	0x0149, r25
     38c:	80 93 48 01 	sts	0x0148, r24
		TCCR1B = 0; //turn off 16 bit timer/counter1
     390:	10 92 81 00 	sts	0x0081, r1
		count_finished = TRUE;
     394:	81 e0       	ldi	r24, 0x01	; 1
     396:	80 93 ce 03 	sts	0x03CE, r24
		period_counter = 0;
     39a:	10 92 d1 03 	sts	0x03D1, r1
		TCNT1 = 0; //reset timer/counter 1
     39e:	11 82       	std	Z+1, r1	; 0x01
     3a0:	10 82       	st	Z, r1
	}
	
	
	
	
}
     3a2:	ff 91       	pop	r31
     3a4:	ef 91       	pop	r30
     3a6:	9f 91       	pop	r25
     3a8:	8f 91       	pop	r24
     3aa:	0f 90       	pop	r0
     3ac:	0f be       	out	0x3f, r0	; 63
     3ae:	0f 90       	pop	r0
     3b0:	1f 90       	pop	r1
     3b2:	18 95       	reti

000003b4 <__vector_9>:



ISR (TIMER1_OVF_vect) {
     3b4:	1f 92       	push	r1
     3b6:	0f 92       	push	r0
     3b8:	0f b6       	in	r0, 0x3f	; 63
     3ba:	0f 92       	push	r0
     3bc:	11 24       	eor	r1, r1
	
	//during frequency counting, if timer1 overflow occurs set overflow flag
	no_overflow = FALSE;
     3be:	10 92 aa 01 	sts	0x01AA, r1
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp sync LED
	
     3c2:	0f 90       	pop	r0
     3c4:	0f be       	out	0x3f, r0	; 63
     3c6:	0f 90       	pop	r0
     3c8:	1f 90       	pop	r1
     3ca:	18 95       	reti

000003cc <note_on_event>:



void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	value_to_display = note;
     3cc:	84 2f       	mov	r24, r20
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	90 93 49 01 	sts	0x0149, r25
     3d4:	80 93 48 01 	sts	0x0148, r24
	midi_note_number = note;
     3d8:	40 93 b2 01 	sts	0x01B2, r20
	if (velocity == 0) {
     3dc:	22 23       	and	r18, r18
     3de:	11 f4       	brne	.+4      	; 0x3e4 <note_on_event+0x18>
		
		PORTF &= ~(1<<GATE);
     3e0:	89 98       	cbi	0x11, 1	; 17
     3e2:	08 95       	ret
	} else {
		PORTF |= (1<<GATE);
     3e4:	89 9a       	sbi	0x11, 1	; 17
     3e6:	08 95       	ret

000003e8 <note_off_event>:
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
	
	PORTF &= ~(1<<GATE);
     3e8:	89 98       	cbi	0x11, 1	; 17
}
     3ea:	08 95       	ret

000003ec <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     3ec:	87 e2       	ldi	r24, 0x27	; 39
     3ee:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     3f2:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     3f6:	88 e9       	ldi	r24, 0x98	; 152
     3f8:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     3fc:	08 95       	ret

000003fe <__vector_13>:
	//THOUS,
//};



ISR (USART_RX_vect) { // USART receive interrupt
     3fe:	1f 92       	push	r1
     400:	0f 92       	push	r0
     402:	0f b6       	in	r0, 0x3f	; 63
     404:	0f 92       	push	r0
     406:	11 24       	eor	r1, r1
     408:	2f 93       	push	r18
     40a:	3f 93       	push	r19
     40c:	4f 93       	push	r20
     40e:	5f 93       	push	r21
     410:	6f 93       	push	r22
     412:	7f 93       	push	r23
     414:	8f 93       	push	r24
     416:	9f 93       	push	r25
     418:	af 93       	push	r26
     41a:	bf 93       	push	r27
     41c:	ef 93       	push	r30
     41e:	ff 93       	push	r31
     420:	cf 93       	push	r28
     422:	df 93       	push	r29
     424:	0f 92       	push	r0
     426:	cd b7       	in	r28, 0x3d	; 61
     428:	de b7       	in	r29, 0x3e	; 62
	 
	uint8_t inByte = UDR0;
     42a:	80 91 c6 00 	lds	r24, 0x00C6
     42e:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte);	
     430:	82 ed       	ldi	r24, 0xD2	; 210
     432:	93 e0       	ldi	r25, 0x03	; 3
     434:	61 e0       	ldi	r22, 0x01	; 1
     436:	ae 01       	movw	r20, r28
     438:	4f 5f       	subi	r20, 0xFF	; 255
     43a:	5f 4f       	sbci	r21, 0xFF	; 255
     43c:	0e 94 a2 0c 	call	0x1944	; 0x1944 <midi_device_input>
	  	
}
     440:	0f 90       	pop	r0
     442:	df 91       	pop	r29
     444:	cf 91       	pop	r28
     446:	ff 91       	pop	r31
     448:	ef 91       	pop	r30
     44a:	bf 91       	pop	r27
     44c:	af 91       	pop	r26
     44e:	9f 91       	pop	r25
     450:	8f 91       	pop	r24
     452:	7f 91       	pop	r23
     454:	6f 91       	pop	r22
     456:	5f 91       	pop	r21
     458:	4f 91       	pop	r20
     45a:	3f 91       	pop	r19
     45c:	2f 91       	pop	r18
     45e:	0f 90       	pop	r0
     460:	0f be       	out	0x3f, r0	; 63
     462:	0f 90       	pop	r0
     464:	1f 90       	pop	r1
     466:	18 95       	reti

00000468 <__vector_5>:

ISR (TIMER2_OVF_vect) { //main scanning interrupt handler
     468:	1f 92       	push	r1
     46a:	0f 92       	push	r0
     46c:	0f b6       	in	r0, 0x3f	; 63
     46e:	0f 92       	push	r0
     470:	11 24       	eor	r1, r1
		//place = 0;
	//}
	

	
}	
     472:	0f 90       	pop	r0
     474:	0f be       	out	0x3f, r0	; 63
     476:	0f 90       	pop	r0
     478:	1f 90       	pop	r1
     47a:	18 95       	reti

0000047c <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     47c:	80 e8       	ldi	r24, 0x80	; 128
     47e:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
     480:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     482:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     484:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     486:	9a 9a       	sbi	0x13, 2	; 19
	//PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
	PORTG |= (1<<TUNE_SELECT);
     488:	a2 9a       	sbi	0x14, 2	; 20
	
	setup_spi(); 
     48a:	0e 94 60 03 	call	0x6c0	; 0x6c0 <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     48e:	a9 ed       	ldi	r26, 0xD9	; 217
     490:	b0 e0       	ldi	r27, 0x00	; 0
     492:	8c 91       	ld	r24, X
     494:	80 6c       	ori	r24, 0xC0	; 192
     496:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     498:	ea ed       	ldi	r30, 0xDA	; 218
     49a:	f0 e0       	ldi	r31, 0x00	; 0
     49c:	80 81       	ld	r24, Z
     49e:	80 6c       	ori	r24, 0xC0	; 192
     4a0:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     4a2:	81 b1       	in	r24, 0x01	; 1
     4a4:	8f ef       	ldi	r24, 0xFF	; 255
     4a6:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     4a8:	92 b1       	in	r25, 0x02	; 2
     4aa:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     4ac:	8c 91       	ld	r24, X
     4ae:	80 63       	ori	r24, 0x30	; 48
     4b0:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     4b2:	80 81       	ld	r24, Z
     4b4:	8f 7c       	andi	r24, 0xCF	; 207
     4b6:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
     4b8:	82 98       	cbi	0x10, 2	; 16
	
	//setup ADC
    setup_adc();		
     4ba:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     4be:	0e 94 bc 00 	call	0x178	; 0x178 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     4c2:	c2 ed       	ldi	r28, 0xD2	; 210
     4c4:	d3 e0       	ldi	r29, 0x03	; 3
     4c6:	ce 01       	movw	r24, r28
     4c8:	0e 94 71 0c 	call	0x18e2	; 0x18e2 <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     4cc:	ce 01       	movw	r24, r28
     4ce:	66 ee       	ldi	r22, 0xE6	; 230
     4d0:	71 e0       	ldi	r23, 0x01	; 1
     4d2:	0e 94 39 0c 	call	0x1872	; 0x1872 <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     4d6:	ce 01       	movw	r24, r28
     4d8:	64 ef       	ldi	r22, 0xF4	; 244
     4da:	71 e0       	ldi	r23, 0x01	; 1
     4dc:	0e 94 3d 0c 	call	0x187a	; 0x187a <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     4e0:	0e 94 f6 01 	call	0x3ec	; 0x3ec <setup_midi_usart>
	
	update_spi(); //initial update of SPI - will eventual be useful for picking up special power up switch holds
     4e4:	0e 94 7f 03 	call	0x6fe	; 0x6fe <update_spi>
	//TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
	//TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms
	

		
	sei(); //enable global interrupts
     4e8:	78 94       	sei
	
	////set initial pitch offset CVs
	vco1_init_cv = set_vco_init_cv(VCO1);
     4ea:	80 e0       	ldi	r24, 0x00	; 0
     4ec:	0e 94 1f 05 	call	0xa3e	; 0xa3e <set_vco_init_cv>
     4f0:	90 93 cb 03 	sts	0x03CB, r25
     4f4:	80 93 ca 03 	sts	0x03CA, r24
	vco2_init_cv = set_vco_init_cv(VCO2);
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	0e 94 1f 05 	call	0xa3e	; 0xa3e <set_vco_init_cv>
     4fe:	90 93 c9 03 	sts	0x03C9, r25
     502:	80 93 c8 03 	sts	0x03C8, r24
	value_to_display = vco1_init_cv;
     506:	80 91 ca 03 	lds	r24, 0x03CA
     50a:	90 91 cb 03 	lds	r25, 0x03CB
     50e:	90 93 49 01 	sts	0x0149, r25
     512:	80 93 48 01 	sts	0x0148, r24
	//
	//}		

	while(1)
	{	
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     516:	ce 01       	movw	r24, r28
     518:	0e 94 cc 0e 	call	0x1d98	; 0x1d98 <midi_device_process>
	
		//display_dec(value_to_display, digit[place]);
		update_display(value_to_display, DEC);
     51c:	80 91 48 01 	lds	r24, 0x0148
     520:	90 91 49 01 	lds	r25, 0x0149
     524:	60 e0       	ldi	r22, 0x00	; 0
     526:	0e 94 67 01 	call	0x2ce	; 0x2ce <update_display>
			
		scan_pots_and_update_control_voltages();
     52a:	0e 94 a4 02 	call	0x548	; 0x548 <scan_pots_and_update_control_voltages>

			
		//do SPI read/write every 5 interrupts (16.5 ms)
		if (switch_timer++ == 5)
     52e:	80 91 b1 01 	lds	r24, 0x01B1
     532:	98 2f       	mov	r25, r24
     534:	9f 5f       	subi	r25, 0xFF	; 255
     536:	90 93 b1 01 	sts	0x01B1, r25
     53a:	85 30       	cpi	r24, 0x05	; 5
     53c:	61 f7       	brne	.-40     	; 0x516 <main+0x9a>
		{
			switch_timer = 0;
     53e:	10 92 b1 01 	sts	0x01B1, r1
			update_spi();
     542:	0e 94 7f 03 	call	0x6fe	; 0x6fe <update_spi>
     546:	e7 cf       	rjmp	.-50     	; 0x516 <main+0x9a>

00000548 <scan_pots_and_update_control_voltages>:
	&sustain_2_cv,
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {
     548:	ef 92       	push	r14
     54a:	ff 92       	push	r15
     54c:	0f 93       	push	r16
     54e:	1f 93       	push	r17
     550:	cf 93       	push	r28
     552:	df 93       	push	r29

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     554:	08 e6       	ldi	r16, 0x68	; 104
     556:	11 e0       	ldi	r17, 0x01	; 1
	&sustain_2_cv,
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {
     558:	ee 24       	eor	r14, r14
     55a:	ff 24       	eor	r15, r15
     55c:	e3 94       	inc	r14
     55e:	c0 e0       	ldi	r28, 0x00	; 0
     560:	d0 e0       	ldi	r29, 0x00	; 0
     562:	06 c0       	rjmp	.+12     	; 0x570 <scan_pots_and_update_control_voltages+0x28>

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     564:	21 96       	adiw	r28, 0x01	; 1
     566:	08 94       	sec
     568:	e1 1c       	adc	r14, r1
     56a:	f1 1c       	adc	r15, r1
     56c:	0e 5f       	subi	r16, 0xFE	; 254
     56e:	1f 4f       	sbci	r17, 0xFF	; 255
	{

		adc_value = read_pot(POTMUX_EN0, i);
     570:	86 e0       	ldi	r24, 0x06	; 6
     572:	6c 2f       	mov	r22, r28
     574:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     578:	90 93 b6 01 	sts	0x01B6, r25
     57c:	80 93 b5 01 	sts	0x01B5, r24
		
		if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
     580:	ce 01       	movw	r24, r28
     582:	08 97       	sbiw	r24, 0x08	; 8
     584:	82 30       	cpi	r24, 0x02	; 2
     586:	91 05       	cpc	r25, r1
     588:	08 f0       	brcs	.+2      	; 0x58c <scan_pots_and_update_control_voltages+0x44>
     58a:	41 c0       	rjmp	.+130    	; 0x60e <scan_pots_and_update_control_voltages+0xc6>
		{
			uint16_t tune_value = vco2_init_cv;//6303;//9759; //init CV offset of about -5.8V
     58c:	20 91 c8 03 	lds	r18, 0x03C8
     590:	30 91 c9 03 	lds	r19, 0x03C9
			if (i == 9) tune_value = vco1_init_cv;//-= 1638; //add an octave (1V) to VCO2 pitch
     594:	c9 30       	cpi	r28, 0x09	; 9
     596:	d1 05       	cpc	r29, r1
     598:	21 f4       	brne	.+8      	; 0x5a2 <scan_pots_and_update_control_voltages+0x5a>
     59a:	20 91 ca 03 	lds	r18, 0x03CA
     59e:	30 91 cb 03 	lds	r19, 0x03CB
			if (adc_value >= 512) {
     5a2:	80 91 b5 01 	lds	r24, 0x01B5
     5a6:	90 91 b6 01 	lds	r25, 0x01B6
     5aa:	42 e0       	ldi	r20, 0x02	; 2
     5ac:	80 30       	cpi	r24, 0x00	; 0
     5ae:	94 07       	cpc	r25, r20
     5b0:	c0 f0       	brcs	.+48     	; 0x5e2 <scan_pots_and_update_control_voltages+0x9a>
				set_control_voltage(pot_decoder_0[i],(tune_value + (adc_value - 512)));
     5b2:	60 91 b5 01 	lds	r22, 0x01B5
     5b6:	70 91 b6 01 	lds	r23, 0x01B6
     5ba:	60 50       	subi	r22, 0x00	; 0
     5bc:	72 40       	sbci	r23, 0x02	; 2
     5be:	62 0f       	add	r22, r18
     5c0:	73 1f       	adc	r23, r19
     5c2:	f8 01       	movw	r30, r16
     5c4:	80 81       	ld	r24, Z
     5c6:	91 81       	ldd	r25, Z+1	; 0x01
     5c8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				tune_offset = adc_value - 512;
     5cc:	80 91 b5 01 	lds	r24, 0x01B5
     5d0:	90 91 b6 01 	lds	r25, 0x01B6
     5d4:	80 50       	subi	r24, 0x00	; 0
     5d6:	92 40       	sbci	r25, 0x02	; 2
     5d8:	90 93 b4 01 	sts	0x01B4, r25
     5dc:	80 93 b3 01 	sts	0x01B3, r24
     5e0:	29 c0       	rjmp	.+82     	; 0x634 <scan_pots_and_update_control_voltages+0xec>
			} else {
				set_control_voltage(pot_decoder_0[i],(tune_value - (512- adc_value)));
     5e2:	60 91 b5 01 	lds	r22, 0x01B5
     5e6:	70 91 b6 01 	lds	r23, 0x01B6
     5ea:	60 50       	subi	r22, 0x00	; 0
     5ec:	72 40       	sbci	r23, 0x02	; 2
     5ee:	62 0f       	add	r22, r18
     5f0:	73 1f       	adc	r23, r19
     5f2:	f8 01       	movw	r30, r16
     5f4:	80 81       	ld	r24, Z
     5f6:	91 81       	ldd	r25, Z+1	; 0x01
     5f8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
				tune_offset = adc_value;
     5fc:	80 91 b5 01 	lds	r24, 0x01B5
     600:	90 91 b6 01 	lds	r25, 0x01B6
     604:	90 93 b4 01 	sts	0x01B4, r25
     608:	80 93 b3 01 	sts	0x01B3, r24
     60c:	13 c0       	rjmp	.+38     	; 0x634 <scan_pots_and_update_control_voltages+0xec>
			}

		} else if (i == 11) //exception to handle ARP_RATE pot
     60e:	cb 30       	cpi	r28, 0x0B	; 11
     610:	d1 05       	cpc	r29, r1
     612:	09 f4       	brne	.+2      	; 0x616 <scan_pots_and_update_control_voltages+0xce>
     614:	a7 cf       	rjmp	.-178    	; 0x564 <scan_pots_and_update_control_voltages+0x1c>
		{
			//store ARP pot value, but don't set DAC
			
		} else {
			set_control_voltage(pot_decoder_0[i], adc_value << 4);
     616:	60 91 b5 01 	lds	r22, 0x01B5
     61a:	70 91 b6 01 	lds	r23, 0x01B6
     61e:	62 95       	swap	r22
     620:	72 95       	swap	r23
     622:	70 7f       	andi	r23, 0xF0	; 240
     624:	76 27       	eor	r23, r22
     626:	60 7f       	andi	r22, 0xF0	; 240
     628:	76 27       	eor	r23, r22
     62a:	f8 01       	movw	r30, r16
     62c:	80 81       	ld	r24, Z
     62e:	91 81       	ldd	r25, Z+1	; 0x01
     630:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	&release_1_cv
	}; 
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     634:	f0 e1       	ldi	r31, 0x10	; 16
     636:	ef 16       	cp	r14, r31
     638:	f1 04       	cpc	r15, r1
     63a:	0c f4       	brge	.+2      	; 0x63e <scan_pots_and_update_control_voltages+0xf6>
     63c:	93 cf       	rjmp	.-218    	; 0x564 <scan_pots_and_update_control_voltages+0x1c>
     63e:	0a e4       	ldi	r16, 0x4A	; 74
     640:	11 e0       	ldi	r17, 0x01	; 1
     642:	c1 e0       	ldi	r28, 0x01	; 1
	
	//now read second set of pots form U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		adc_value = read_pot(POTMUX_EN1, i+1);
     644:	87 e0       	ldi	r24, 0x07	; 7
     646:	6c 2f       	mov	r22, r28
     648:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     64c:	90 93 b6 01 	sts	0x01B6, r25
     650:	80 93 b5 01 	sts	0x01B5, r24
		set_control_voltage(pot_decoder_1[i], adc_value <<4);
     654:	60 91 b5 01 	lds	r22, 0x01B5
     658:	70 91 b6 01 	lds	r23, 0x01B6
     65c:	62 95       	swap	r22
     65e:	72 95       	swap	r23
     660:	70 7f       	andi	r23, 0xF0	; 240
     662:	76 27       	eor	r23, r22
     664:	60 7f       	andi	r22, 0xF0	; 240
     666:	76 27       	eor	r23, r22
     668:	f8 01       	movw	r30, r16
     66a:	81 91       	ld	r24, Z+
     66c:	91 91       	ld	r25, Z+
     66e:	8f 01       	movw	r16, r30
     670:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
     674:	cf 5f       	subi	r28, 0xFF	; 255
		}
		
	}
	
	//now read second set of pots form U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     676:	c0 31       	cpi	r28, 0x10	; 16
     678:	29 f7       	brne	.-54     	; 0x644 <scan_pots_and_update_control_voltages+0xfc>

	}
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	set_control_voltage(&vco1_pitch_cv, vco1_pitch_table[midi_note_number]);
     67a:	e0 91 b2 01 	lds	r30, 0x01B2
     67e:	f0 e0       	ldi	r31, 0x00	; 0
     680:	ee 0f       	add	r30, r30
     682:	ff 1f       	adc	r31, r31
     684:	e8 53       	subi	r30, 0x38	; 56
     686:	fd 4f       	sbci	r31, 0xFD	; 253
     688:	60 81       	ld	r22, Z
     68a:	71 81       	ldd	r23, Z+1	; 0x01
     68c:	8c e3       	ldi	r24, 0x3C	; 60
     68e:	91 e0       	ldi	r25, 0x01	; 1
     690:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	set_control_voltage(&vco2_pitch_cv, vco2_pitch_table[midi_note_number + 12]);
     694:	e0 91 b2 01 	lds	r30, 0x01B2
     698:	f0 e0       	ldi	r31, 0x00	; 0
     69a:	ee 0f       	add	r30, r30
     69c:	ff 1f       	adc	r31, r31
     69e:	e0 52       	subi	r30, 0x20	; 32
     6a0:	fe 4f       	sbci	r31, 0xFE	; 254
     6a2:	60 81       	ld	r22, Z
     6a4:	71 81       	ldd	r23, Z+1	; 0x01
     6a6:	8a e3       	ldi	r24, 0x3A	; 58
     6a8:	91 e0       	ldi	r25, 0x01	; 1
     6aa:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     6ae:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     6b0:	a1 9a       	sbi	0x14, 1	; 20
	
	
     6b2:	df 91       	pop	r29
     6b4:	cf 91       	pop	r28
     6b6:	1f 91       	pop	r17
     6b8:	0f 91       	pop	r16
     6ba:	ff 90       	pop	r15
     6bc:	ef 90       	pop	r14
     6be:	08 95       	ret

000006c0 <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     6c0:	84 b1       	in	r24, 0x04	; 4
     6c2:	87 62       	ori	r24, 0x27	; 39
     6c4:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     6c6:	ec ed       	ldi	r30, 0xDC	; 220
     6c8:	f0 e0       	ldi	r31, 0x00	; 0
     6ca:	80 81       	ld	r24, Z
     6cc:	8c 65       	ori	r24, 0x5C	; 92
     6ce:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     6d0:	85 b1       	in	r24, 0x05	; 5
     6d2:	89 7d       	andi	r24, 0xD9	; 217
     6d4:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     6d6:	ed ed       	ldi	r30, 0xDD	; 221
     6d8:	f0 e0       	ldi	r31, 0x00	; 0
     6da:	80 81       	ld	r24, Z
     6dc:	83 7f       	andi	r24, 0xF3	; 243
     6de:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     6e0:	80 e5       	ldi	r24, 0x50	; 80
     6e2:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     6e4:	80 81       	ld	r24, Z
     6e6:	87 7f       	andi	r24, 0xF7	; 247
     6e8:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     6ea:	80 81       	ld	r24, Z
     6ec:	87 7f       	andi	r24, 0xF7	; 247
     6ee:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     6f0:	80 81       	ld	r24, Z
     6f2:	88 60       	ori	r24, 0x08	; 8
     6f4:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     6f6:	80 81       	ld	r24, Z
     6f8:	8f 7e       	andi	r24, 0xEF	; 239
     6fa:	80 83       	st	Z, r24
	
}
     6fc:	08 95       	ret

000006fe <update_spi>:

void update_spi(void) {
     6fe:	0f 93       	push	r16
     700:	1f 93       	push	r17
     702:	cf 93       	push	r28
     704:	df 93       	push	r29
	
			SPI_PORT |= SPI_SW_LATCH;
     706:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE
			SPDR =
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     708:	c0 91 bd 01 	lds	r28, 0x01BD
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     70c:	40 91 bd 01 	lds	r20, 0x01BD
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     710:	00 91 bd 01 	lds	r16, 0x01BD
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     714:	80 91 bd 01 	lds	r24, 0x01BD
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     718:	a0 91 bd 01 	lds	r26, 0x01BD
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     71c:	60 91 bd 01 	lds	r22, 0x01BD
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     720:	20 91 bd 01 	lds	r18, 0x01BD
			ISW8_SW_ON << ISW8_LED;
     724:	90 91 c2 01 	lds	r25, 0x01C2
     728:	97 95       	ror	r25
     72a:	99 27       	eor	r25, r25
     72c:	97 95       	ror	r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     72e:	81 70       	andi	r24, 0x01	; 1
     730:	98 2b       	or	r25, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
     732:	cc 1f       	adc	r28, r28
     734:	cc 27       	eor	r28, r28
     736:	cc 1f       	adc	r28, r28
     738:	cc 0f       	add	r28, r28
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     73a:	c9 2b       	or	r28, r25
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
     73c:	46 95       	lsr	r20
     73e:	46 95       	lsr	r20
     740:	50 e0       	ldi	r21, 0x00	; 0
     742:	41 70       	andi	r20, 0x01	; 1
     744:	50 70       	andi	r21, 0x00	; 0
     746:	ca 01       	movw	r24, r20
     748:	88 0f       	add	r24, r24
     74a:	99 1f       	adc	r25, r25
     74c:	88 0f       	add	r24, r24
     74e:	99 1f       	adc	r25, r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     750:	8c 2b       	or	r24, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
     752:	06 95       	lsr	r16
     754:	10 e0       	ldi	r17, 0x00	; 0
     756:	01 70       	andi	r16, 0x01	; 1
     758:	10 70       	andi	r17, 0x00	; 0
     75a:	e8 01       	movw	r28, r16
     75c:	cc 0f       	add	r28, r28
     75e:	dd 1f       	adc	r29, r29
     760:	cc 0f       	add	r28, r28
     762:	dd 1f       	adc	r29, r29
     764:	cc 0f       	add	r28, r28
     766:	dd 1f       	adc	r29, r29
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     768:	c8 2b       	or	r28, r24
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
     76a:	a2 95       	swap	r26
     76c:	af 70       	andi	r26, 0x0F	; 15
     76e:	b0 e0       	ldi	r27, 0x00	; 0
     770:	a1 70       	andi	r26, 0x01	; 1
     772:	b0 70       	andi	r27, 0x00	; 0
     774:	fd 01       	movw	r30, r26
     776:	e2 95       	swap	r30
     778:	f2 95       	swap	r31
     77a:	f0 7f       	andi	r31, 0xF0	; 240
     77c:	fe 27       	eor	r31, r30
     77e:	e0 7f       	andi	r30, 0xF0	; 240
     780:	fe 27       	eor	r31, r30
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     782:	ec 2b       	or	r30, r28
			((sw_latch_five >> ISW4_SW) & 1) << ISW4_LED |
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
     784:	62 95       	swap	r22
     786:	66 95       	lsr	r22
     788:	67 70       	andi	r22, 0x07	; 7
     78a:	70 e0       	ldi	r23, 0x00	; 0
     78c:	61 70       	andi	r22, 0x01	; 1
     78e:	70 70       	andi	r23, 0x00	; 0
     790:	ab 01       	movw	r20, r22
     792:	44 0f       	add	r20, r20
     794:	55 1f       	adc	r21, r21
     796:	42 95       	swap	r20
     798:	52 95       	swap	r21
     79a:	50 7f       	andi	r21, 0xF0	; 240
     79c:	54 27       	eor	r21, r20
     79e:	40 7f       	andi	r20, 0xF0	; 240
     7a0:	54 27       	eor	r21, r20
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     7a2:	4e 2b       	or	r20, r30
			((sw_latch_five >> ISW1_SW) & 1) << ISW1_LED |
			((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
			((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
     7a4:	22 95       	swap	r18
     7a6:	26 95       	lsr	r18
     7a8:	26 95       	lsr	r18
     7aa:	23 70       	andi	r18, 0x03	; 3
     7ac:	30 e0       	ldi	r19, 0x00	; 0
     7ae:	21 70       	andi	r18, 0x01	; 1
     7b0:	30 70       	andi	r19, 0x00	; 0
     7b2:	c9 01       	movw	r24, r18
     7b4:	00 24       	eor	r0, r0
     7b6:	96 95       	lsr	r25
     7b8:	87 95       	ror	r24
     7ba:	07 94       	ror	r0
     7bc:	96 95       	lsr	r25
     7be:	87 95       	ror	r24
     7c0:	07 94       	ror	r0
     7c2:	98 2f       	mov	r25, r24
     7c4:	80 2d       	mov	r24, r0
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			SPDR =
     7c6:	84 2b       	or	r24, r20
     7c8:	8e bd       	out	0x2e, r24	; 46
			((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
			((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
			((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
			ISW8_SW_ON << ISW8_LED;
			
			while (!(SPSR & (1<<SPIF)));
     7ca:	0d b4       	in	r0, 0x2d	; 45
     7cc:	07 fe       	sbrs	r0, 7
     7ce:	fd cf       	rjmp	.-6      	; 0x7ca <update_spi+0xcc>
			
			//Now read SPDR for switch data shifted in from 74XX165 U14
			spi_sw_current_state = SPDR;
     7d0:	8e b5       	in	r24, 0x2e	; 46
     7d2:	80 93 bf 01 	sts	0x01BF, r24
			
			spi_sw_current_state ^= spi_sw_previous_state;
     7d6:	80 91 bf 01 	lds	r24, 0x01BF
     7da:	90 91 be 01 	lds	r25, 0x01BE
     7de:	89 27       	eor	r24, r25
     7e0:	80 93 bf 01 	sts	0x01BF, r24
			spi_sw_previous_state ^= spi_sw_current_state;
     7e4:	80 91 be 01 	lds	r24, 0x01BE
     7e8:	90 91 bf 01 	lds	r25, 0x01BF
     7ec:	89 27       	eor	r24, r25
     7ee:	80 93 be 01 	sts	0x01BE, r24
			spi_sw_current_state &= spi_sw_previous_state;
     7f2:	80 91 bf 01 	lds	r24, 0x01BF
     7f6:	90 91 be 01 	lds	r25, 0x01BE
     7fa:	89 23       	and	r24, r25
     7fc:	80 93 bf 01 	sts	0x01BF, r24
			
			//toggle switch state		
			sw_latch_five ^= spi_sw_current_state; //Omar's solution.
     800:	80 91 bd 01 	lds	r24, 0x01BD
     804:	90 91 bf 01 	lds	r25, 0x01BF
     808:	89 27       	eor	r24, r25
     80a:	80 93 bd 01 	sts	0x01BD, r24
			
			//SHIFT 4th BYTE
			SPDR = 0; //no LEDs connected in current test set up
     80e:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     810:	0d b4       	in	r0, 0x2d	; 45
     812:	07 fe       	sbrs	r0, 7
     814:	fd cf       	rjmp	.-6      	; 0x810 <update_spi+0x112>
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			sw_latch_four = SPDR;
     816:	8e b5       	in	r24, 0x2e	; 46
     818:	80 93 bc 01 	sts	0x01BC, r24
			//toggling not implemented here yet.
			ISW12_SW_ON = (sw_latch_four >> ISW12_SW) & 1;
     81c:	80 91 bc 01 	lds	r24, 0x01BC
     820:	82 95       	swap	r24
     822:	86 95       	lsr	r24
     824:	87 70       	andi	r24, 0x07	; 7
     826:	81 70       	andi	r24, 0x01	; 1
     828:	80 93 c5 01 	sts	0x01C5, r24
			//check if ISW13_SW bit is set
			ISW13_SW_ON = (sw_latch_four >> ISW13_SW) & 1;
     82c:	80 91 bc 01 	lds	r24, 0x01BC
     830:	82 95       	swap	r24
     832:	86 95       	lsr	r24
     834:	86 95       	lsr	r24
     836:	83 70       	andi	r24, 0x03	; 3
     838:	81 70       	andi	r24, 0x01	; 1
     83a:	80 93 c4 01 	sts	0x01C4, r24

			
			//SHIFT 3th BYTE
			SPDR = 0;
     83e:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     840:	0d b4       	in	r0, 0x2d	; 45
     842:	07 fe       	sbrs	r0, 7
     844:	fd cf       	rjmp	.-6      	; 0x840 <update_spi+0x142>

			//SHIFT 2th BYTE
			SPDR = 0;
     846:	1e bc       	out	0x2e, r1	; 46
			while (!(SPSR & (1<<SPIF)));
     848:	0d b4       	in	r0, 0x2d	; 45
     84a:	07 fe       	sbrs	r0, 7
     84c:	fd cf       	rjmp	.-6      	; 0x848 <update_spi+0x14a>
			
			//SHIFT 1st BYTE
			
			SPDR = (ISW12_SW_ON << ISW12_LED) | (ISW11_SW_ON << ISW11_LED) | (ISW9_SW_ON << ISW9_LED); 
     84e:	20 91 c5 01 	lds	r18, 0x01C5
     852:	80 91 c6 01 	lds	r24, 0x01C6
     856:	90 91 c7 01 	lds	r25, 0x01C7
     85a:	22 0f       	add	r18, r18
     85c:	22 0f       	add	r18, r18
     85e:	87 95       	ror	r24
     860:	88 27       	eor	r24, r24
     862:	87 95       	ror	r24
     864:	82 2b       	or	r24, r18
     866:	89 2b       	or	r24, r25
     868:	8e bd       	out	0x2e, r24	; 46
			//Wait for SPI shift to complete
			while (!(SPSR & (1<<SPIF)));
     86a:	0d b4       	in	r0, 0x2d	; 45
     86c:	07 fe       	sbrs	r0, 7
     86e:	fd cf       	rjmp	.-6      	; 0x86a <update_spi+0x16c>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     870:	ed ed       	ldi	r30, 0xDD	; 221
     872:	f0 e0       	ldi	r31, 0x00	; 0
     874:	80 81       	ld	r24, Z
     876:	87 7f       	andi	r24, 0xF7	; 247
     878:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     87a:	80 81       	ld	r24, Z
     87c:	88 60       	ori	r24, 0x08	; 8
     87e:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     880:	2d 98       	cbi	0x05, 5	; 5
			
			//now read switches directly connected to MCU
			//this toggle code works, but I haven't figured out how it works
			//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/
			current_sw_state = SWITCH_PORT;
     882:	8f b1       	in	r24, 0x0f	; 15
     884:	80 93 c0 01 	sts	0x01C0, r24
			current_sw_state ^= previous_sw_state;
     888:	80 91 c0 01 	lds	r24, 0x01C0
     88c:	90 91 c1 01 	lds	r25, 0x01C1
     890:	89 27       	eor	r24, r25
     892:	80 93 c0 01 	sts	0x01C0, r24
			previous_sw_state ^= current_sw_state;
     896:	80 91 c1 01 	lds	r24, 0x01C1
     89a:	90 91 c0 01 	lds	r25, 0x01C0
     89e:	89 27       	eor	r24, r25
     8a0:	80 93 c1 01 	sts	0x01C1, r24
			current_sw_state &= previous_sw_state;
     8a4:	80 91 c0 01 	lds	r24, 0x01C0
     8a8:	90 91 c1 01 	lds	r25, 0x01C1
     8ac:	89 23       	and	r24, r25
     8ae:	80 93 c0 01 	sts	0x01C0, r24
			
			if (current_sw_state & (1<<ISW8_SW))
     8b2:	80 91 c0 01 	lds	r24, 0x01C0
     8b6:	82 ff       	sbrs	r24, 2
     8b8:	06 c0       	rjmp	.+12     	; 0x8c6 <update_spi+0x1c8>
			{
				ISW8_SW_ON ^= 1 << 0; //toggle switch state
     8ba:	90 91 c2 01 	lds	r25, 0x01C2
     8be:	81 e0       	ldi	r24, 0x01	; 1
     8c0:	89 27       	eor	r24, r25
     8c2:	80 93 c2 01 	sts	0x01C2, r24
			}
			
			if (current_sw_state & (1<<ISW11_SW)) {
     8c6:	80 91 c0 01 	lds	r24, 0x01C0
     8ca:	84 ff       	sbrs	r24, 4
     8cc:	06 c0       	rjmp	.+12     	; 0x8da <update_spi+0x1dc>
				
				ISW11_SW_ON ^= 1 << 0; //toggle switch state
     8ce:	90 91 c6 01 	lds	r25, 0x01C6
     8d2:	81 e0       	ldi	r24, 0x01	; 1
     8d4:	89 27       	eor	r24, r25
     8d6:	80 93 c6 01 	sts	0x01C6, r24
			}
			
			if (current_sw_state & (1<<ISW9_SW)) {
     8da:	80 91 c0 01 	lds	r24, 0x01C0
     8de:	83 ff       	sbrs	r24, 3
     8e0:	06 c0       	rjmp	.+12     	; 0x8ee <update_spi+0x1f0>
				
				ISW9_SW_ON ^= 1 << 0; //toggle switch state
     8e2:	90 91 c7 01 	lds	r25, 0x01C7
     8e6:	81 e0       	ldi	r24, 0x01	; 1
     8e8:	89 27       	eor	r24, r25
     8ea:	80 93 c7 01 	sts	0x01C7, r24
			}
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     8ee:	ed ed       	ldi	r30, 0xDD	; 221
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
     8f2:	80 81       	ld	r24, Z
     8f4:	8f 7b       	andi	r24, 0xBF	; 191
     8f6:	80 83       	st	Z, r24
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     8f8:	40 91 bd 01 	lds	r20, 0x01BD
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     8fc:	30 91 bd 01 	lds	r19, 0x01BD
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     900:	c0 91 bd 01 	lds	r28, 0x01BD
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     904:	00 91 bd 01 	lds	r16, 0x01BD
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     908:	60 91 bd 01 	lds	r22, 0x01BD
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     90c:	a0 91 bd 01 	lds	r26, 0x01BD
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     910:	20 91 bd 01 	lds	r18, 0x01BD
			ISW8_SW_ON << BMOD;
     914:	80 91 c2 01 	lds	r24, 0x01C2
     918:	82 95       	swap	r24
     91a:	80 7f       	andi	r24, 0xF0	; 240
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     91c:	36 95       	lsr	r19
     91e:	36 95       	lsr	r19
     920:	31 70       	andi	r19, 0x01	; 1
     922:	38 2b       	or	r19, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
     924:	10 e0       	ldi	r17, 0x00	; 0
     926:	01 70       	andi	r16, 0x01	; 1
     928:	10 70       	andi	r17, 0x00	; 0
     92a:	c8 01       	movw	r24, r16
     92c:	88 0f       	add	r24, r24
     92e:	99 1f       	adc	r25, r25
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     930:	83 2b       	or	r24, r19
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
     932:	a2 95       	swap	r26
     934:	a6 95       	lsr	r26
     936:	a7 70       	andi	r26, 0x07	; 7
     938:	a7 95       	ror	r26
     93a:	aa 27       	eor	r26, r26
     93c:	a7 95       	ror	r26
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     93e:	8a 2b       	or	r24, r26
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
     940:	44 1f       	adc	r20, r20
     942:	44 27       	eor	r20, r20
     944:	44 1f       	adc	r20, r20
     946:	44 0f       	add	r20, r20
     948:	44 0f       	add	r20, r20
     94a:	44 0f       	add	r20, r20
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     94c:	48 2b       	or	r20, r24
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
     94e:	c6 95       	lsr	r28
     950:	d0 e0       	ldi	r29, 0x00	; 0
     952:	c1 70       	andi	r28, 0x01	; 1
     954:	d0 70       	andi	r29, 0x00	; 0
     956:	de 01       	movw	r26, r28
     958:	aa 0f       	add	r26, r26
     95a:	bb 1f       	adc	r27, r27
     95c:	aa 0f       	add	r26, r26
     95e:	bb 1f       	adc	r27, r27
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     960:	a4 2b       	or	r26, r20
			((sw_latch_five >> ISW4_SW) & 1) << SYNC |
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
     962:	62 95       	swap	r22
     964:	6f 70       	andi	r22, 0x0F	; 15
     966:	70 e0       	ldi	r23, 0x00	; 0
     968:	61 70       	andi	r22, 0x01	; 1
     96a:	70 70       	andi	r23, 0x00	; 0
     96c:	ab 01       	movw	r20, r22
     96e:	00 24       	eor	r0, r0
     970:	56 95       	lsr	r21
     972:	47 95       	ror	r20
     974:	07 94       	ror	r0
     976:	56 95       	lsr	r21
     978:	47 95       	ror	r20
     97a:	07 94       	ror	r0
     97c:	54 2f       	mov	r21, r20
     97e:	40 2d       	mov	r20, r0
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     980:	4a 2b       	or	r20, r26
			((sw_latch_five >> ISW1_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> ISW2_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
     982:	22 95       	swap	r18
     984:	26 95       	lsr	r18
     986:	26 95       	lsr	r18
     988:	23 70       	andi	r18, 0x03	; 3
     98a:	30 e0       	ldi	r19, 0x00	; 0
     98c:	21 70       	andi	r18, 0x01	; 1
     98e:	30 70       	andi	r19, 0x00	; 0
     990:	c9 01       	movw	r24, r18
     992:	88 0f       	add	r24, r24
     994:	99 1f       	adc	r25, r25
     996:	82 95       	swap	r24
     998:	92 95       	swap	r25
     99a:	90 7f       	andi	r25, 0xF0	; 240
     99c:	98 27       	eor	r25, r24
     99e:	80 7f       	andi	r24, 0xF0	; 240
     9a0:	98 27       	eor	r25, r24
			
			//update analog switch latch:
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
			//enable output on VCO analog switch latch:
			//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: SYNC 2: A TRI 1: A PULSE 0: A SAW
			DATA_BUS =
     9a2:	84 2b       	or	r24, r20
     9a4:	82 b9       	out	0x02, r24	; 2
			((sw_latch_five >> ISW3_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> ISW5_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> ISW6_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> ISW7_SW) & 1) << VCO2_PULSE |
			ISW8_SW_ON << BMOD;
			VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     9a6:	80 81       	ld	r24, Z
     9a8:	80 64       	ori	r24, 0x40	; 64
     9aa:	80 83       	st	Z, r24
     9ac:	00 00       	nop
			_delay_us(1); //why is this delay here????
			VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     9ae:	80 81       	ld	r24, Z
     9b0:	8f 7b       	andi	r24, 0xBF	; 191
     9b2:	80 83       	st	Z, r24
			DATA_BUS = 0;
     9b4:	12 b8       	out	0x02, r1	; 2
			
			//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
			//need to make sure this doesn't interfere with anything else on this port
			EG2_POL_PORT ^= (-ISW9_SW_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     9b6:	90 81       	ld	r25, Z
     9b8:	80 91 c7 01 	lds	r24, 0x01C7
     9bc:	20 81       	ld	r18, Z
     9be:	81 95       	neg	r24
     9c0:	82 27       	eor	r24, r18
     9c2:	80 71       	andi	r24, 0x10	; 16
     9c4:	89 27       	eor	r24, r25
     9c6:	80 83       	st	Z, r24
			
			if (ISW11_SW_ON) {
     9c8:	80 91 c6 01 	lds	r24, 0x01C6
     9cc:	88 23       	and	r24, r24
     9ce:	91 f1       	breq	.+100    	; 0xa34 <update_spi+0x336>
				
				ISW11_SW_ON ^= 1<<0; //toggle switch state
     9d0:	90 91 c6 01 	lds	r25, 0x01C6
     9d4:	81 e0       	ldi	r24, 0x01	; 1
     9d6:	89 27       	eor	r24, r25
     9d8:	80 93 c6 01 	sts	0x01C6, r24
				current_sw_state ^= (1<<ISW11_SW); //toggle read switch state
     9dc:	90 91 c0 01 	lds	r25, 0x01C0
     9e0:	80 e1       	ldi	r24, 0x10	; 16
     9e2:	89 27       	eor	r24, r25
     9e4:	80 93 c0 01 	sts	0x01C0, r24
				vco1_init_cv = set_vco_init_cv(VCO1);
     9e8:	80 e0       	ldi	r24, 0x00	; 0
     9ea:	0e 94 1f 05 	call	0xa3e	; 0xa3e <set_vco_init_cv>
     9ee:	90 93 cb 03 	sts	0x03CB, r25
     9f2:	80 93 ca 03 	sts	0x03CA, r24
				vco2_init_cv = set_vco_init_cv(VCO2);
     9f6:	81 e0       	ldi	r24, 0x01	; 1
     9f8:	0e 94 1f 05 	call	0xa3e	; 0xa3e <set_vco_init_cv>
     9fc:	90 93 c9 03 	sts	0x03C9, r25
     a00:	80 93 c8 03 	sts	0x03C8, r24
				tune_octave(1);
     a04:	81 e0       	ldi	r24, 0x01	; 1
     a06:	0e 94 b7 06 	call	0xd6e	; 0xd6e <tune_octave>
				tune_octave(2);
     a0a:	82 e0       	ldi	r24, 0x02	; 2
     a0c:	0e 94 b7 06 	call	0xd6e	; 0xd6e <tune_octave>
				tune_octave(3);
     a10:	83 e0       	ldi	r24, 0x03	; 3
     a12:	0e 94 b7 06 	call	0xd6e	; 0xd6e <tune_octave>
				tune_octave(4);
     a16:	84 e0       	ldi	r24, 0x04	; 4
     a18:	0e 94 b7 06 	call	0xd6e	; 0xd6e <tune_octave>
				tune_octave(5);
     a1c:	85 e0       	ldi	r24, 0x05	; 5
     a1e:	0e 94 b7 06 	call	0xd6e	; 0xd6e <tune_octave>
				tune_octave(6);
     a22:	86 e0       	ldi	r24, 0x06	; 6
     a24:	0e 94 b7 06 	call	0xd6e	; 0xd6e <tune_octave>
				tune_octave(7);
     a28:	87 e0       	ldi	r24, 0x07	; 7
     a2a:	0e 94 b7 06 	call	0xd6e	; 0xd6e <tune_octave>
				tune_octave(8);
     a2e:	88 e0       	ldi	r24, 0x08	; 8
     a30:	0e 94 b7 06 	call	0xd6e	; 0xd6e <tune_octave>
				//tune_octave(9);
				
			}
	
     a34:	df 91       	pop	r29
     a36:	cf 91       	pop	r28
     a38:	1f 91       	pop	r17
     a3a:	0f 91       	pop	r16
     a3c:	08 95       	ret

00000a3e <set_vco_init_cv>:
volatile uint16_t vco2_init_cv = 0;

uint16_t vco1_pitch_table[128] = {0};
uint16_t vco2_pitch_table[128] = {0};
	
uint16_t set_vco_init_cv(uint8_t vco) {
     a3e:	2f 92       	push	r2
     a40:	3f 92       	push	r3
     a42:	4f 92       	push	r4
     a44:	5f 92       	push	r5
     a46:	6f 92       	push	r6
     a48:	7f 92       	push	r7
     a4a:	8f 92       	push	r8
     a4c:	9f 92       	push	r9
     a4e:	af 92       	push	r10
     a50:	bf 92       	push	r11
     a52:	cf 92       	push	r12
     a54:	df 92       	push	r13
     a56:	ef 92       	push	r14
     a58:	ff 92       	push	r15
     a5a:	0f 93       	push	r16
     a5c:	1f 93       	push	r17
     a5e:	cf 93       	push	r28
     a60:	df 93       	push	r29
     a62:	00 d0       	rcall	.+0      	; 0xa64 <set_vco_init_cv+0x26>
     a64:	00 d0       	rcall	.+0      	; 0xa66 <set_vco_init_cv+0x28>
     a66:	00 d0       	rcall	.+0      	; 0xa68 <set_vco_init_cv+0x2a>
     a68:	cd b7       	in	r28, 0x3d	; 61
     a6a:	de b7       	in	r29, 0x3e	; 62
     a6c:	08 2f       	mov	r16, r24
	
	display_dec(vco + 1, ONES);
     a6e:	28 2f       	mov	r18, r24
     a70:	30 e0       	ldi	r19, 0x00	; 0
     a72:	c9 01       	movw	r24, r18
     a74:	01 96       	adiw	r24, 0x01	; 1
     a76:	68 e0       	ldi	r22, 0x08	; 8
     a78:	0e 94 f6 00 	call	0x1ec	; 0x1ec <display_dec>
	
	
	
	
	uint16_t init_cv = 0;
	 timer1_clock |= (1<<CS11) | (1<<CS10);
     a7c:	80 91 cf 03 	lds	r24, 0x03CF
     a80:	83 60       	ori	r24, 0x03	; 3
     a82:	80 93 cf 03 	sts	0x03CF, r24
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     a86:	80 e2       	ldi	r24, 0x20	; 32
     a88:	91 e0       	ldi	r25, 0x01	; 1
     a8a:	60 e0       	ldi	r22, 0x00	; 0
     a8c:	70 e0       	ldi	r23, 0x00	; 0
     a8e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     a92:	82 e3       	ldi	r24, 0x32	; 50
     a94:	91 e0       	ldi	r25, 0x01	; 1
     a96:	60 e0       	ldi	r22, 0x00	; 0
     a98:	70 e0       	ldi	r23, 0x00	; 0
     a9a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     a9e:	84 e3       	ldi	r24, 0x34	; 52
     aa0:	91 e0       	ldi	r25, 0x01	; 1
     aa2:	60 e0       	ldi	r22, 0x00	; 0
     aa4:	70 e0       	ldi	r23, 0x00	; 0
     aa6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     aaa:	8e ea       	ldi	r24, 0xAE	; 174
     aac:	91 e0       	ldi	r25, 0x01	; 1
     aae:	60 e0       	ldi	r22, 0x00	; 0
     ab0:	70 e0       	ldi	r23, 0x00	; 0
     ab2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     ab6:	84 e2       	ldi	r24, 0x24	; 36
     ab8:	91 e0       	ldi	r25, 0x01	; 1
     aba:	60 e0       	ldi	r22, 0x00	; 0
     abc:	70 e0       	ldi	r23, 0x00	; 0
     abe:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     ac2:	8e e2       	ldi	r24, 0x2E	; 46
     ac4:	91 e0       	ldi	r25, 0x01	; 1
     ac6:	60 e0       	ldi	r22, 0x00	; 0
     ac8:	70 e0       	ldi	r23, 0x00	; 0
     aca:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     ace:	80 e3       	ldi	r24, 0x30	; 48
     ad0:	91 e0       	ldi	r25, 0x01	; 1
     ad2:	60 e0       	ldi	r22, 0x00	; 0
     ad4:	70 e0       	ldi	r23, 0x00	; 0
     ad6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     ada:	82 e1       	ldi	r24, 0x12	; 18
     adc:	91 e0       	ldi	r25, 0x01	; 1
     ade:	60 e0       	ldi	r22, 0x00	; 0
     ae0:	70 e0       	ldi	r23, 0x00	; 0
     ae2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     ae6:	8c e1       	ldi	r24, 0x1C	; 28
     ae8:	91 e0       	ldi	r25, 0x01	; 1
     aea:	60 e0       	ldi	r22, 0x00	; 0
     aec:	70 e0       	ldi	r23, 0x00	; 0
     aee:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     af2:	84 e1       	ldi	r24, 0x14	; 20
     af4:	91 e0       	ldi	r25, 0x01	; 1
     af6:	60 e0       	ldi	r22, 0x00	; 0
     af8:	70 e0       	ldi	r23, 0x00	; 0
     afa:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     afe:	86 e1       	ldi	r24, 0x16	; 22
     b00:	91 e0       	ldi	r25, 0x01	; 1
     b02:	60 e0       	ldi	r22, 0x00	; 0
     b04:	70 e0       	ldi	r23, 0x00	; 0
     b06:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     b0a:	88 e1       	ldi	r24, 0x18	; 24
     b0c:	91 e0       	ldi	r25, 0x01	; 1
     b0e:	6f ef       	ldi	r22, 0xFF	; 255
     b10:	7f e3       	ldi	r23, 0x3F	; 63
     b12:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     b16:	8a e1       	ldi	r24, 0x1A	; 26
     b18:	91 e0       	ldi	r25, 0x01	; 1
     b1a:	60 e0       	ldi	r22, 0x00	; 0
     b1c:	70 e0       	ldi	r23, 0x00	; 0
     b1e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     b22:	82 e2       	ldi	r24, 0x22	; 34
     b24:	91 e0       	ldi	r25, 0x01	; 1
     b26:	60 e0       	ldi	r22, 0x00	; 0
     b28:	70 e0       	ldi	r23, 0x00	; 0
     b2a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     b2e:	8c e0       	ldi	r24, 0x0C	; 12
     b30:	91 e0       	ldi	r25, 0x01	; 1
     b32:	60 e0       	ldi	r22, 0x00	; 0
     b34:	70 e0       	ldi	r23, 0x00	; 0
     b36:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     b3a:	88 e0       	ldi	r24, 0x08	; 8
     b3c:	91 e0       	ldi	r25, 0x01	; 1
     b3e:	60 e0       	ldi	r22, 0x00	; 0
     b40:	70 e0       	ldi	r23, 0x00	; 0
     b42:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     b46:	84 e0       	ldi	r24, 0x04	; 4
     b48:	91 e0       	ldi	r25, 0x01	; 1
     b4a:	6f ef       	ldi	r22, 0xFF	; 255
     b4c:	7f e3       	ldi	r23, 0x3F	; 63
     b4e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     b52:	80 e0       	ldi	r24, 0x00	; 0
     b54:	91 e0       	ldi	r25, 0x01	; 1
     b56:	60 e0       	ldi	r22, 0x00	; 0
     b58:	70 e0       	ldi	r23, 0x00	; 0
     b5a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     b5e:	80 e1       	ldi	r24, 0x10	; 16
     b60:	91 e0       	ldi	r25, 0x01	; 1
     b62:	60 e0       	ldi	r22, 0x00	; 0
     b64:	70 e0       	ldi	r23, 0x00	; 0
     b66:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;
	
	
	
	count_finished = FALSE;
     b6a:	10 92 ce 03 	sts	0x03CE, r1
	if (vco == VCO1) { //turn on VCO1 pulse
     b6e:	00 23       	and	r16, r16
     b70:	b1 f4       	brne	.+44     	; 0xb9e <set_vco_init_cv+0x160>
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
     b72:	0f 2e       	mov	r0, r31
     b74:	fc e3       	ldi	r31, 0x3C	; 60
     b76:	6f 2e       	mov	r6, r31
     b78:	f1 e0       	ldi	r31, 0x01	; 1
     b7a:	7f 2e       	mov	r7, r31
     b7c:	f0 2d       	mov	r31, r0
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
     b7e:	0f 2e       	mov	r0, r31
     b80:	fc e2       	ldi	r31, 0x2C	; 44
     b82:	4f 2e       	mov	r4, r31
     b84:	f1 e0       	ldi	r31, 0x01	; 1
     b86:	5f 2e       	mov	r5, r31
     b88:	f0 2d       	mov	r31, r0
	if (vco == VCO1) { //turn on VCO1 pulse
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
     b8a:	0f 2e       	mov	r0, r31
     b8c:	f6 e3       	ldi	r31, 0x36	; 54
     b8e:	2f 2e       	mov	r2, r31
     b90:	f1 e0       	ldi	r31, 0x01	; 1
     b92:	3f 2e       	mov	r3, r31
     b94:	f0 2d       	mov	r31, r0
	count_finished = FALSE;
	if (vco == VCO1) { //turn on VCO1 pulse
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
     b96:	08 e2       	ldi	r16, 0x28	; 40
     b98:	11 e0       	ldi	r17, 0x01	; 1
	
	count_finished = FALSE;
	if (vco == VCO1) { //turn on VCO1 pulse
		//this will change in v1.1 of analog board when comparator is used to generate pulse for T0 pin
		//turn on VCO1 pulse, all others off
		switch_byte |= (1<<VCO1_PULSE);
     b9a:	82 e0       	ldi	r24, 0x02	; 2
     b9c:	15 c0       	rjmp	.+42     	; 0xbc8 <set_vco_init_cv+0x18a>
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
     b9e:	0f 2e       	mov	r0, r31
     ba0:	fa e3       	ldi	r31, 0x3A	; 58
     ba2:	6f 2e       	mov	r6, r31
     ba4:	f1 e0       	ldi	r31, 0x01	; 1
     ba6:	7f 2e       	mov	r7, r31
     ba8:	f0 2d       	mov	r31, r0
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
     baa:	0f 2e       	mov	r0, r31
     bac:	fe e1       	ldi	r31, 0x1E	; 30
     bae:	4f 2e       	mov	r4, r31
     bb0:	f1 e0       	ldi	r31, 0x01	; 1
     bb2:	5f 2e       	mov	r5, r31
     bb4:	f0 2d       	mov	r31, r0
	} else { //turn on VCO2 pulse
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
     bb6:	0f 2e       	mov	r0, r31
     bb8:	f8 e3       	ldi	r31, 0x38	; 56
     bba:	2f 2e       	mov	r2, r31
     bbc:	f1 e0       	ldi	r31, 0x01	; 1
     bbe:	3f 2e       	mov	r3, r31
     bc0:	f0 2d       	mov	r31, r0
		
	} else { //turn on VCO2 pulse
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
     bc2:	0a e2       	ldi	r16, 0x2A	; 42
     bc4:	11 e0       	ldi	r17, 0x01	; 1
		reference_count = 19111;//38222; //MIDI note C0
		
	} else { //turn on VCO2 pulse
		
		//turn on VCO2 pulse, all others off
		switch_byte |= (1<<VCO2_PULSE);
     bc6:	80 e2       	ldi	r24, 0x20	; 32
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = 19111;
	}
	
	//latch switch data
	DATA_BUS = switch_byte;
     bc8:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     bca:	ed ed       	ldi	r30, 0xDD	; 221
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	80 81       	ld	r24, Z
     bd0:	80 64       	ori	r24, 0x40	; 64
     bd2:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     bd4:	80 81       	ld	r24, Z
     bd6:	8f 7b       	andi	r24, 0xBF	; 191
     bd8:	80 83       	st	Z, r24
	DATA_BUS = 0;
     bda:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     bdc:	89 9a       	sbi	0x11, 1	; 17
	
	//set up timer/counter0 to be clocked by T0 input
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     bde:	84 b5       	in	r24, 0x24	; 36
     be0:	8f 60       	ori	r24, 0x0F	; 15
     be2:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
     be4:	81 e0       	ldi	r24, 0x01	; 1
     be6:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
     be8:	ee e6       	ldi	r30, 0x6E	; 110
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	90 81       	ld	r25, Z
     bee:	92 60       	ori	r25, 0x02	; 2
     bf0:	90 83       	st	Z, r25
	period = 1; //only counting 1 period 
     bf2:	80 93 d0 03 	sts	0x03D0, r24
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     bf6:	2d e0       	ldi	r18, 0x0D	; 13
     bf8:	30 e0       	ldi	r19, 0x00	; 0
     bfa:	3a 83       	std	Y+2, r19	; 0x02
     bfc:	29 83       	std	Y+1, r18	; 0x01
	//display_dec(vco, THOUS);
	
	
	
	
	uint16_t init_cv = 0;
     bfe:	1e 82       	std	Y+6, r1	; 0x06
     c00:	1d 82       	std	Y+5, r1	; 0x05
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
			
			set_control_voltage(vco_init_cv, init_cv);
			set_control_voltage(vco_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
     c02:	0f 2e       	mov	r0, r31
     c04:	f0 e2       	ldi	r31, 0x20	; 32
     c06:	ef 2e       	mov	r14, r31
     c08:	f1 e0       	ldi	r31, 0x01	; 1
     c0a:	ff 2e       	mov	r15, r31
     c0c:	f0 2d       	mov	r31, r0
			set_control_voltage(&cutoff_cv, MAX);
     c0e:	0f 2e       	mov	r0, r31
     c10:	f8 e1       	ldi	r31, 0x18	; 24
     c12:	cf 2e       	mov	r12, r31
     c14:	f1 e0       	ldi	r31, 0x01	; 1
     c16:	df 2e       	mov	r13, r31
     c18:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_1_cv, MAX);
     c1a:	0f 2e       	mov	r0, r31
     c1c:	f4 e0       	ldi	r31, 0x04	; 4
     c1e:	af 2e       	mov	r10, r31
     c20:	f1 e0       	ldi	r31, 0x01	; 1
     c22:	bf 2e       	mov	r11, r31
     c24:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     c26:	0f 2e       	mov	r0, r31
     c28:	f6 e0       	ldi	r31, 0x06	; 6
     c2a:	8f 2e       	mov	r8, r31
     c2c:	f1 e0       	ldi	r31, 0x01	; 1
     c2e:	9f 2e       	mov	r9, r31
     c30:	f0 2d       	mov	r31, r0
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
	
		init_cv |= (1<<dac_bit);
     c32:	81 e0       	ldi	r24, 0x01	; 1
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	09 80       	ldd	r0, Y+1	; 0x01
     c38:	02 c0       	rjmp	.+4      	; 0xc3e <set_vco_init_cv+0x200>
     c3a:	88 0f       	add	r24, r24
     c3c:	99 1f       	adc	r25, r25
     c3e:	0a 94       	dec	r0
     c40:	e2 f7       	brpl	.-8      	; 0xc3a <set_vco_init_cv+0x1fc>
     c42:	9c 83       	std	Y+4, r25	; 0x04
     c44:	8b 83       	std	Y+3, r24	; 0x03
     c46:	ed 81       	ldd	r30, Y+5	; 0x05
     c48:	fe 81       	ldd	r31, Y+6	; 0x06
     c4a:	e8 2b       	or	r30, r24
     c4c:	f9 2b       	or	r31, r25
     c4e:	fe 83       	std	Y+6, r31	; 0x06
     c50:	ed 83       	std	Y+5, r30	; 0x05
		
		set_control_voltage(vco_init_cv, init_cv);
     c52:	c8 01       	movw	r24, r16
     c54:	bf 01       	movw	r22, r30
     c56:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		
		
		count_finished = FALSE;
     c5a:	10 92 ce 03 	sts	0x03CE, r1
		period_counter = 0;
     c5e:	10 92 d1 03 	sts	0x03D1, r1
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     c62:	80 91 ce 03 	lds	r24, 0x03CE
     c66:	88 23       	and	r24, r24
     c68:	61 f5       	brne	.+88     	; 0xcc2 <set_vco_init_cv+0x284>
			
			set_control_voltage(vco_init_cv, init_cv);
     c6a:	c8 01       	movw	r24, r16
     c6c:	6d 81       	ldd	r22, Y+5	; 0x05
     c6e:	7e 81       	ldd	r23, Y+6	; 0x06
     c70:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_pw_cv, MAX);
     c74:	c2 01       	movw	r24, r4
     c76:	6f ef       	ldi	r22, 0xFF	; 255
     c78:	7f e3       	ldi	r23, 0x3F	; 63
     c7a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
     c7e:	c7 01       	movw	r24, r14
     c80:	60 e0       	ldi	r22, 0x00	; 0
     c82:	70 e0       	ldi	r23, 0x00	; 0
     c84:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
     c88:	c6 01       	movw	r24, r12
     c8a:	6f ef       	ldi	r22, 0xFF	; 255
     c8c:	7f e3       	ldi	r23, 0x3F	; 63
     c8e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
     c92:	c5 01       	movw	r24, r10
     c94:	6f ef       	ldi	r22, 0xFF	; 255
     c96:	7f e3       	ldi	r23, 0x3F	; 63
     c98:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     c9c:	c4 01       	movw	r24, r8
     c9e:	6f ef       	ldi	r22, 0xFF	; 255
     ca0:	7f e3       	ldi	r23, 0x3F	; 63
     ca2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_mix_cv, MAX);
     ca6:	c1 01       	movw	r24, r2
     ca8:	6f ef       	ldi	r22, 0xFF	; 255
     caa:	7f e3       	ldi	r23, 0x3F	; 63
     cac:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, 0);	
     cb0:	c3 01       	movw	r24, r6
     cb2:	60 e0       	ldi	r22, 0x00	; 0
     cb4:	70 e0       	ldi	r23, 0x00	; 0
     cb6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		
		count_finished = FALSE;
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     cba:	80 91 ce 03 	lds	r24, 0x03CE
     cbe:	88 23       	and	r24, r24
     cc0:	a1 f2       	breq	.-88     	; 0xc6a <set_vco_init_cv+0x22c>
			set_control_voltage(vco_pitch_cv, 0);	
			
		}
		//remember that as INIT_CV goes up, pitch goes down, so looking for osc_count >= reference_count instead of <= as is the case for normal oscillator tuning
		//similarily, OR no_overflow == FALSE not AND no_overflow == FALSE to clear bits that make initial pitch too low
		if ((osc_count >= reference_count)  || (no_overflow == FALSE)) init_cv &= ~(1 << dac_bit);
     cc2:	80 91 cc 03 	lds	r24, 0x03CC
     cc6:	90 91 cd 03 	lds	r25, 0x03CD
     cca:	fa e4       	ldi	r31, 0x4A	; 74
     ccc:	87 3a       	cpi	r24, 0xA7	; 167
     cce:	9f 07       	cpc	r25, r31
     cd0:	20 f4       	brcc	.+8      	; 0xcda <set_vco_init_cv+0x29c>
     cd2:	80 91 aa 01 	lds	r24, 0x01AA
     cd6:	88 23       	and	r24, r24
     cd8:	51 f4       	brne	.+20     	; 0xcee <set_vco_init_cv+0x2b0>
     cda:	8b 81       	ldd	r24, Y+3	; 0x03
     cdc:	9c 81       	ldd	r25, Y+4	; 0x04
     cde:	80 95       	com	r24
     ce0:	90 95       	com	r25
     ce2:	2d 81       	ldd	r18, Y+5	; 0x05
     ce4:	3e 81       	ldd	r19, Y+6	; 0x06
     ce6:	28 23       	and	r18, r24
     ce8:	39 23       	and	r19, r25
     cea:	3e 83       	std	Y+6, r19	; 0x06
     cec:	2d 83       	std	Y+5, r18	; 0x05
		no_overflow = TRUE;
     cee:	31 e0       	ldi	r19, 0x01	; 1
     cf0:	30 93 aa 01 	sts	0x01AA, r19
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     cf4:	89 81       	ldd	r24, Y+1	; 0x01
     cf6:	9a 81       	ldd	r25, Y+2	; 0x02
     cf8:	01 97       	sbiw	r24, 0x01	; 1
     cfa:	9a 83       	std	Y+2, r25	; 0x02
     cfc:	89 83       	std	Y+1, r24	; 0x01
     cfe:	ef ef       	ldi	r30, 0xFF	; 255
     d00:	8f 3f       	cpi	r24, 0xFF	; 255
     d02:	9e 07       	cpc	r25, r30
     d04:	09 f0       	breq	.+2      	; 0xd08 <set_vco_init_cv+0x2ca>
     d06:	95 cf       	rjmp	.-214    	; 0xc32 <set_vco_init_cv+0x1f4>
		no_overflow = TRUE;
		
	}		
	
	//none of these help with clicking when returning from this function and starting to read pots	
	set_control_voltage(&release_1_cv, MIN); //this will hopefully reduce popping after returning from initializing pitch CV
     d08:	80 e0       	ldi	r24, 0x00	; 0
     d0a:	91 e0       	ldi	r25, 0x01	; 1
     d0c:	60 e0       	ldi	r22, 0x00	; 0
     d0e:	70 e0       	ldi	r23, 0x00	; 0
     d10:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_2_cv, MIN);
     d14:	82 e0       	ldi	r24, 0x02	; 2
     d16:	91 e0       	ldi	r25, 0x01	; 1
     d18:	60 e0       	ldi	r22, 0x00	; 0
     d1a:	70 e0       	ldi	r23, 0x00	; 0
     d1c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&cutoff_cv, MIN);
     d20:	88 e1       	ldi	r24, 0x18	; 24
     d22:	91 e0       	ldi	r25, 0x01	; 1
     d24:	60 e0       	ldi	r22, 0x00	; 0
     d26:	70 e0       	ldi	r23, 0x00	; 0
     d28:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
		
	PORTF &= ~(1<<GATE); //turn gate off
     d2c:	89 98       	cbi	0x11, 1	; 17
	
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
     d2e:	ee e6       	ldi	r30, 0x6E	; 110
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	8d 7f       	andi	r24, 0xFD	; 253
     d36:	80 83       	st	Z, r24
	
	return init_cv;
	
}
     d38:	8d 81       	ldd	r24, Y+5	; 0x05
     d3a:	9e 81       	ldd	r25, Y+6	; 0x06
     d3c:	26 96       	adiw	r28, 0x06	; 6
     d3e:	0f b6       	in	r0, 0x3f	; 63
     d40:	f8 94       	cli
     d42:	de bf       	out	0x3e, r29	; 62
     d44:	0f be       	out	0x3f, r0	; 63
     d46:	cd bf       	out	0x3d, r28	; 61
     d48:	df 91       	pop	r29
     d4a:	cf 91       	pop	r28
     d4c:	1f 91       	pop	r17
     d4e:	0f 91       	pop	r16
     d50:	ff 90       	pop	r15
     d52:	ef 90       	pop	r14
     d54:	df 90       	pop	r13
     d56:	cf 90       	pop	r12
     d58:	bf 90       	pop	r11
     d5a:	af 90       	pop	r10
     d5c:	9f 90       	pop	r9
     d5e:	8f 90       	pop	r8
     d60:	7f 90       	pop	r7
     d62:	6f 90       	pop	r6
     d64:	5f 90       	pop	r5
     d66:	4f 90       	pop	r4
     d68:	3f 90       	pop	r3
     d6a:	2f 90       	pop	r2
     d6c:	08 95       	ret

00000d6e <tune_octave>:

void tune_octave(uint8_t octave) {
     d6e:	2f 92       	push	r2
     d70:	3f 92       	push	r3
     d72:	4f 92       	push	r4
     d74:	5f 92       	push	r5
     d76:	6f 92       	push	r6
     d78:	7f 92       	push	r7
     d7a:	8f 92       	push	r8
     d7c:	9f 92       	push	r9
     d7e:	af 92       	push	r10
     d80:	bf 92       	push	r11
     d82:	cf 92       	push	r12
     d84:	df 92       	push	r13
     d86:	ef 92       	push	r14
     d88:	ff 92       	push	r15
     d8a:	0f 93       	push	r16
     d8c:	1f 93       	push	r17
     d8e:	cf 93       	push	r28
     d90:	df 93       	push	r29
     d92:	cd b7       	in	r28, 0x3d	; 61
     d94:	de b7       	in	r29, 0x3e	; 62
     d96:	e2 97       	sbiw	r28, 0x32	; 50
     d98:	0f b6       	in	r0, 0x3f	; 63
     d9a:	f8 94       	cli
     d9c:	de bf       	out	0x3e, r29	; 62
     d9e:	0f be       	out	0x3f, r0	; 63
     da0:	cd bf       	out	0x3d, r28	; 61
     da2:	e8 2e       	mov	r14, r24
	
	display_dec(octave, ONES);
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	68 e0       	ldi	r22, 0x08	; 8
     da8:	0e 94 f6 00 	call	0x1ec	; 0x1ec <display_dec>
	//display_dec(1, TENS);
	//display_dec(octave, HUNDS);
	//display_dec(octave, THOUS);
	
	uint16_t pitch_reference[12] = { //holds the 2.5MHz counts for each note within an octave independent of octave # being tuned
     dac:	de 01       	movw	r26, r28
     dae:	11 96       	adiw	r26, 0x01	; 1
     db0:	e8 e8       	ldi	r30, 0x88	; 136
     db2:	f1 e0       	ldi	r31, 0x01	; 1
     db4:	88 e1       	ldi	r24, 0x18	; 24
     db6:	01 90       	ld	r0, Z+
     db8:	0d 92       	st	X+, r0
     dba:	81 50       	subi	r24, 0x01	; 1
     dbc:	e1 f7       	brne	.-8      	; 0xdb6 <tune_octave+0x48>
	PITCH_Ab,
	PITCH_B
	    
    };
	
	uint8_t period_table[10] = {1, 2, 4, 1, 2, 4, 8, 16, 32, 64}; //the number of  periods that need to be counted for octaves 0-9
     dbe:	de 01       	movw	r26, r28
     dc0:	59 96       	adiw	r26, 0x19	; 25
     dc2:	e0 ea       	ldi	r30, 0xA0	; 160
     dc4:	f1 e0       	ldi	r31, 0x01	; 1
     dc6:	8a e0       	ldi	r24, 0x0A	; 10
     dc8:	01 90       	ld	r0, Z+
     dca:	0d 92       	st	X+, r0
     dcc:	81 50       	subi	r24, 0x01	; 1
     dce:	e1 f7       	brne	.-8      	; 0xdc8 <tune_octave+0x5a>
	//ocatves 0-2 use /64 0.312500 MHz timer/counter1 clock rate
	//ocataves 3-8 use /8 2.5 MHz timer/counter1 clock rate
	
	period = period_table[octave]; //set period number to be counted
     dd0:	0e 2d       	mov	r16, r14
     dd2:	10 e0       	ldi	r17, 0x00	; 0
     dd4:	fe 01       	movw	r30, r28
     dd6:	e0 0f       	add	r30, r16
     dd8:	f1 1f       	adc	r31, r17
     dda:	81 8d       	ldd	r24, Z+25	; 0x19
     ddc:	80 93 d0 03 	sts	0x03D0, r24
	
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     de0:	80 e2       	ldi	r24, 0x20	; 32
     de2:	91 e0       	ldi	r25, 0x01	; 1
     de4:	60 e0       	ldi	r22, 0x00	; 0
     de6:	70 e0       	ldi	r23, 0x00	; 0
     de8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     dec:	82 e3       	ldi	r24, 0x32	; 50
     dee:	91 e0       	ldi	r25, 0x01	; 1
     df0:	60 e0       	ldi	r22, 0x00	; 0
     df2:	70 e0       	ldi	r23, 0x00	; 0
     df4:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     df8:	84 e3       	ldi	r24, 0x34	; 52
     dfa:	91 e0       	ldi	r25, 0x01	; 1
     dfc:	60 e0       	ldi	r22, 0x00	; 0
     dfe:	70 e0       	ldi	r23, 0x00	; 0
     e00:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     e04:	8e ea       	ldi	r24, 0xAE	; 174
     e06:	91 e0       	ldi	r25, 0x01	; 1
     e08:	60 e0       	ldi	r22, 0x00	; 0
     e0a:	70 e0       	ldi	r23, 0x00	; 0
     e0c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     e10:	84 e2       	ldi	r24, 0x24	; 36
     e12:	91 e0       	ldi	r25, 0x01	; 1
     e14:	60 e0       	ldi	r22, 0x00	; 0
     e16:	70 e0       	ldi	r23, 0x00	; 0
     e18:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     e1c:	8e e2       	ldi	r24, 0x2E	; 46
     e1e:	91 e0       	ldi	r25, 0x01	; 1
     e20:	60 e0       	ldi	r22, 0x00	; 0
     e22:	70 e0       	ldi	r23, 0x00	; 0
     e24:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     e28:	80 e3       	ldi	r24, 0x30	; 48
     e2a:	91 e0       	ldi	r25, 0x01	; 1
     e2c:	60 e0       	ldi	r22, 0x00	; 0
     e2e:	70 e0       	ldi	r23, 0x00	; 0
     e30:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     e34:	82 e1       	ldi	r24, 0x12	; 18
     e36:	91 e0       	ldi	r25, 0x01	; 1
     e38:	60 e0       	ldi	r22, 0x00	; 0
     e3a:	70 e0       	ldi	r23, 0x00	; 0
     e3c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     e40:	8c e1       	ldi	r24, 0x1C	; 28
     e42:	91 e0       	ldi	r25, 0x01	; 1
     e44:	60 e0       	ldi	r22, 0x00	; 0
     e46:	70 e0       	ldi	r23, 0x00	; 0
     e48:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     e4c:	84 e1       	ldi	r24, 0x14	; 20
     e4e:	91 e0       	ldi	r25, 0x01	; 1
     e50:	60 e0       	ldi	r22, 0x00	; 0
     e52:	70 e0       	ldi	r23, 0x00	; 0
     e54:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     e58:	86 e1       	ldi	r24, 0x16	; 22
     e5a:	91 e0       	ldi	r25, 0x01	; 1
     e5c:	60 e0       	ldi	r22, 0x00	; 0
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     e64:	88 e1       	ldi	r24, 0x18	; 24
     e66:	91 e0       	ldi	r25, 0x01	; 1
     e68:	6f ef       	ldi	r22, 0xFF	; 255
     e6a:	7f e3       	ldi	r23, 0x3F	; 63
     e6c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     e70:	8a e1       	ldi	r24, 0x1A	; 26
     e72:	91 e0       	ldi	r25, 0x01	; 1
     e74:	60 e0       	ldi	r22, 0x00	; 0
     e76:	70 e0       	ldi	r23, 0x00	; 0
     e78:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     e7c:	82 e2       	ldi	r24, 0x22	; 34
     e7e:	91 e0       	ldi	r25, 0x01	; 1
     e80:	60 e0       	ldi	r22, 0x00	; 0
     e82:	70 e0       	ldi	r23, 0x00	; 0
     e84:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     e88:	8c e0       	ldi	r24, 0x0C	; 12
     e8a:	91 e0       	ldi	r25, 0x01	; 1
     e8c:	60 e0       	ldi	r22, 0x00	; 0
     e8e:	70 e0       	ldi	r23, 0x00	; 0
     e90:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     e94:	88 e0       	ldi	r24, 0x08	; 8
     e96:	91 e0       	ldi	r25, 0x01	; 1
     e98:	60 e0       	ldi	r22, 0x00	; 0
     e9a:	70 e0       	ldi	r23, 0x00	; 0
     e9c:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     ea0:	84 e0       	ldi	r24, 0x04	; 4
     ea2:	91 e0       	ldi	r25, 0x01	; 1
     ea4:	6f ef       	ldi	r22, 0xFF	; 255
     ea6:	7f e3       	ldi	r23, 0x3F	; 63
     ea8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     eac:	80 e0       	ldi	r24, 0x00	; 0
     eae:	91 e0       	ldi	r25, 0x01	; 1
     eb0:	60 e0       	ldi	r22, 0x00	; 0
     eb2:	70 e0       	ldi	r23, 0x00	; 0
     eb4:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     eb8:	80 e1       	ldi	r24, 0x10	; 16
     eba:	91 e0       	ldi	r25, 0x01	; 1
     ebc:	60 e0       	ldi	r22, 0x00	; 0
     ebe:	70 e0       	ldi	r23, 0x00	; 0
     ec0:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	

	
	if (octave <= 2) {
     ec4:	22 e0       	ldi	r18, 0x02	; 2
     ec6:	2e 15       	cp	r18, r14
     ec8:	20 f0       	brcs	.+8      	; 0xed2 <tune_octave+0x164>
		
		//set timer/counter1 to /64 0.3125 MHz
		timer1_clock = (1<<CS11) | (1<<CS10);
     eca:	83 e0       	ldi	r24, 0x03	; 3
     ecc:	80 93 cf 03 	sts	0x03CF, r24
     ed0:	03 c0       	rjmp	.+6      	; 0xed8 <tune_octave+0x16a>
		
	} else {
		
		//set timer/counter1 to /8 2.5 MHz
		timer1_clock = (1<<CS11);
     ed2:	82 e0       	ldi	r24, 0x02	; 2
     ed4:	80 93 cf 03 	sts	0x03CF, r24
		
	}

	//start with VCO1
	set_control_voltage(&tune_cv, vco1_init_cv);
     ed8:	60 91 ca 03 	lds	r22, 0x03CA
     edc:	70 91 cb 03 	lds	r23, 0x03CB
     ee0:	88 e2       	ldi	r24, 0x28	; 40
     ee2:	91 e0       	ldi	r25, 0x01	; 1
     ee4:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	//latch switch data
	DATA_BUS = (1<<VCO1_PULSE);
     ee8:	82 e0       	ldi	r24, 0x02	; 2
     eea:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     eec:	ed ed       	ldi	r30, 0xDD	; 221
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	80 64       	ori	r24, 0x40	; 64
     ef4:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     ef6:	80 81       	ld	r24, Z
     ef8:	8f 7b       	andi	r24, 0xBF	; 191
     efa:	80 83       	st	Z, r24
	DATA_BUS = 0;
     efc:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     efe:	89 9a       	sbi	0x11, 1	; 17
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     f00:	84 b5       	in	r24, 0x24	; 36
     f02:	8f 60       	ori	r24, 0x0F	; 15
     f04:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
     f06:	81 e0       	ldi	r24, 0x01	; 1
     f08:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
     f0a:	ee e6       	ldi	r30, 0x6E	; 110
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	80 81       	ld	r24, Z
     f10:	82 60       	ori	r24, 0x02	; 2
     f12:	80 83       	st	Z, r24
     f14:	ce 01       	movw	r24, r28
     f16:	01 96       	adiw	r24, 0x01	; 1
     f18:	9e a7       	lds	r25, 0x7e
     f1a:	8d a7       	lds	r24, 0x7d
		
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco1_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
     f1c:	c8 01       	movw	r24, r16
     f1e:	88 0f       	add	r24, r24
     f20:	99 1f       	adc	r25, r25
     f22:	80 0f       	add	r24, r16
     f24:	91 1f       	adc	r25, r17
     f26:	88 0f       	add	r24, r24
     f28:	99 1f       	adc	r25, r25
     f2a:	88 0f       	add	r24, r24
     f2c:	99 1f       	adc	r25, r25
     f2e:	fc 01       	movw	r30, r24
     f30:	31 97       	sbiw	r30, 0x01	; 1
     f32:	fa ab       	sts	0x5a, r31
     f34:	e9 ab       	sts	0x59, r30
	
	return init_cv;
	
}

void tune_octave(uint8_t octave) {
     f36:	cf 01       	movw	r24, r30
     f38:	88 0f       	add	r24, r24
     f3a:	99 1f       	adc	r25, r25
     f3c:	9c 01       	movw	r18, r24
     f3e:	28 53       	subi	r18, 0x38	; 56
     f40:	3d 4f       	sbci	r19, 0xFD	; 253
     f42:	38 ab       	sts	0x58, r19
     f44:	2f a7       	lds	r18, 0x7f
     f46:	ce 01       	movw	r24, r28
     f48:	49 96       	adiw	r24, 0x19	; 25
     f4a:	9c a3       	lds	r25, 0x5c
     f4c:	8b a3       	lds	r24, 0x5b
     f4e:	ed a5       	lds	r30, 0x6d
     f50:	fe a5       	lds	r31, 0x6e
     f52:	fc a7       	lds	r31, 0x7c
     f54:	eb a7       	lds	r30, 0x7b
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 7 LSBs
			
			osc_pitch_cv = (osc_pitch_cv >> dac_bit) << dac_bit; //clear bits to be set
			osc_pitch_cv |= (1<<dac_bit);

			set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
     f56:	0f 2e       	mov	r0, r31
     f58:	fc e3       	ldi	r31, 0x3C	; 60
     f5a:	cf 2e       	mov	r12, r31
     f5c:	f1 e0       	ldi	r31, 0x01	; 1
     f5e:	df 2e       	mov	r13, r31
     f60:	f0 2d       	mov	r31, r0
			while (count_finished == FALSE) {
				
			//need to have a watchdog timer here to escape while loop if it takes too long
			
			set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
			set_control_voltage(&tune_cv, vco1_init_cv);
     f62:	0f 2e       	mov	r0, r31
     f64:	f8 e2       	ldi	r31, 0x28	; 40
     f66:	6f 2e       	mov	r6, r31
     f68:	f1 e0       	ldi	r31, 0x01	; 1
     f6a:	7f 2e       	mov	r7, r31
     f6c:	f0 2d       	mov	r31, r0
			set_control_voltage(&vco1_pw_cv, MAX);
     f6e:	0f 2e       	mov	r0, r31
     f70:	fc e2       	ldi	r31, 0x2C	; 44
     f72:	4f 2e       	mov	r4, r31
     f74:	f1 e0       	ldi	r31, 0x01	; 1
     f76:	5f 2e       	mov	r5, r31
     f78:	f0 2d       	mov	r31, r0
			set_control_voltage(&volume_cv, MIN);
     f7a:	0f 2e       	mov	r0, r31
     f7c:	f0 e2       	ldi	r31, 0x20	; 32
     f7e:	2f 2e       	mov	r2, r31
     f80:	f1 e0       	ldi	r31, 0x01	; 1
     f82:	3f 2e       	mov	r3, r31
     f84:	f0 2d       	mov	r31, r0
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
     f86:	eb a5       	lds	r30, 0x6b
     f88:	fc a5       	lds	r31, 0x6c
     f8a:	21 91       	ld	r18, Z+
     f8c:	31 91       	ld	r19, Z+
     f8e:	fc a7       	lds	r31, 0x7c
     f90:	eb a7       	lds	r30, 0x7b
     f92:	3a a7       	lds	r19, 0x7a
     f94:	29 a7       	lds	r18, 0x79
		uint16_t osc_pitch_cv = 136 + vco1_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
     f96:	ef a5       	lds	r30, 0x6f
     f98:	f8 a9       	sts	0x48, r31
     f9a:	81 91       	ld	r24, Z+
     f9c:	91 91       	ld	r25, Z+
     f9e:	f8 ab       	sts	0x58, r31
     fa0:	ef a7       	lds	r30, 0x7f
     fa2:	0f 2e       	mov	r0, r31
     fa4:	f8 e8       	ldi	r31, 0x88	; 136
     fa6:	ef 2e       	mov	r14, r31
     fa8:	ff 24       	eor	r15, r15
     faa:	f0 2d       	mov	r31, r0
     fac:	e8 0e       	add	r14, r24
     fae:	f9 1e       	adc	r15, r25
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 7 LSBs
     fb0:	26 e0       	ldi	r18, 0x06	; 6
     fb2:	30 e0       	ldi	r19, 0x00	; 0
     fb4:	3e a3       	lds	r19, 0x5e
     fb6:	2d a3       	lds	r18, 0x5d
			set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
			set_control_voltage(&tune_cv, vco1_init_cv);
			set_control_voltage(&vco1_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
			set_control_voltage(&cutoff_cv, MAX);
			set_control_voltage(&sustain_1_cv, MAX);
     fb8:	0f 2e       	mov	r0, r31
     fba:	f4 e0       	ldi	r31, 0x04	; 4
     fbc:	af 2e       	mov	r10, r31
     fbe:	f1 e0       	ldi	r31, 0x01	; 1
     fc0:	bf 2e       	mov	r11, r31
     fc2:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     fc4:	0f 2e       	mov	r0, r31
     fc6:	f6 e0       	ldi	r31, 0x06	; 6
     fc8:	8f 2e       	mov	r8, r31
     fca:	f1 e0       	ldi	r31, 0x01	; 1
     fcc:	9f 2e       	mov	r9, r31
     fce:	f0 2d       	mov	r31, r0
		uint16_t osc_pitch_cv = 136 + vco1_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 7 LSBs
			
			osc_pitch_cv = (osc_pitch_cv >> dac_bit) << dac_bit; //clear bits to be set
     fd0:	c7 01       	movw	r24, r14
     fd2:	0d a0       	lds	r16, 0x8d
     fd4:	02 c0       	rjmp	.+4      	; 0xfda <tune_octave+0x26c>
     fd6:	96 95       	lsr	r25
     fd8:	87 95       	ror	r24
     fda:	0a 94       	dec	r0
     fdc:	e2 f7       	brpl	.-8      	; 0xfd6 <tune_octave+0x268>
     fde:	7c 01       	movw	r14, r24
     fe0:	0d a0       	lds	r16, 0x8d
     fe2:	02 c0       	rjmp	.+4      	; 0xfe8 <tune_octave+0x27a>
     fe4:	ee 0c       	add	r14, r14
     fe6:	ff 1c       	adc	r15, r15
     fe8:	0a 94       	dec	r0
     fea:	e2 f7       	brpl	.-8      	; 0xfe4 <tune_octave+0x276>
			osc_pitch_cv |= (1<<dac_bit);
     fec:	81 e0       	ldi	r24, 0x01	; 1
     fee:	90 e0       	ldi	r25, 0x00	; 0
     ff0:	fc 01       	movw	r30, r24
     ff2:	0d a0       	lds	r16, 0x8d
     ff4:	02 c0       	rjmp	.+4      	; 0xffa <tune_octave+0x28c>
     ff6:	ee 0f       	add	r30, r30
     ff8:	ff 1f       	adc	r31, r31
     ffa:	0a 94       	dec	r0
     ffc:	e2 f7       	brpl	.-8      	; 0xff6 <tune_octave+0x288>
     ffe:	f8 a7       	lds	r31, 0x78
    1000:	ef a3       	lds	r30, 0x5f
    1002:	ee 2a       	or	r14, r30
    1004:	ff 2a       	or	r15, r31

			set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
    1006:	c6 01       	movw	r24, r12
    1008:	b7 01       	movw	r22, r14
    100a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			count_finished = FALSE;
    100e:	10 92 ce 03 	sts	0x03CE, r1
			period_counter = 0;
    1012:	10 92 d1 03 	sts	0x03D1, r1
			

			while (count_finished == FALSE) {
    1016:	80 91 ce 03 	lds	r24, 0x03CE
    101a:	88 23       	and	r24, r24
    101c:	81 f5       	brne	.+96     	; 0x107e <tune_octave+0x310>
			set_control_voltage(&vco1_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
			set_control_voltage(&cutoff_cv, MAX);
			set_control_voltage(&sustain_1_cv, MAX);
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
			set_control_voltage(&vco1_mix_cv, MAX);
    101e:	06 e3       	ldi	r16, 0x36	; 54
    1020:	11 e0       	ldi	r17, 0x01	; 1

			while (count_finished == FALSE) {
				
			//need to have a watchdog timer here to escape while loop if it takes too long
			
			set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
    1022:	c6 01       	movw	r24, r12
    1024:	b7 01       	movw	r22, r14
    1026:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&tune_cv, vco1_init_cv);
    102a:	60 91 ca 03 	lds	r22, 0x03CA
    102e:	70 91 cb 03 	lds	r23, 0x03CB
    1032:	c3 01       	movw	r24, r6
    1034:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&vco1_pw_cv, MAX);
    1038:	c2 01       	movw	r24, r4
    103a:	6f ef       	ldi	r22, 0xFF	; 255
    103c:	7f e3       	ldi	r23, 0x3F	; 63
    103e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
    1042:	c1 01       	movw	r24, r2
    1044:	60 e0       	ldi	r22, 0x00	; 0
    1046:	70 e0       	ldi	r23, 0x00	; 0
    1048:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
    104c:	88 e1       	ldi	r24, 0x18	; 24
    104e:	91 e0       	ldi	r25, 0x01	; 1
    1050:	6f ef       	ldi	r22, 0xFF	; 255
    1052:	7f e3       	ldi	r23, 0x3F	; 63
    1054:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
    1058:	c5 01       	movw	r24, r10
    105a:	6f ef       	ldi	r22, 0xFF	; 255
    105c:	7f e3       	ldi	r23, 0x3F	; 63
    105e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    1062:	c4 01       	movw	r24, r8
    1064:	6f ef       	ldi	r22, 0xFF	; 255
    1066:	7f e3       	ldi	r23, 0x3F	; 63
    1068:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&vco1_mix_cv, MAX);
    106c:	c8 01       	movw	r24, r16
    106e:	6f ef       	ldi	r22, 0xFF	; 255
    1070:	7f e3       	ldi	r23, 0x3F	; 63
    1072:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&vco1_pitch_cv, osc_pitch_cv);
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) {
    1076:	80 91 ce 03 	lds	r24, 0x03CE
    107a:	88 23       	and	r24, r24
    107c:	91 f2       	breq	.-92     	; 0x1022 <tune_octave+0x2b4>
			
			
			}					
				
	
			if ((osc_count <= reference_count) && (no_overflow == TRUE)) osc_pitch_cv &= ~(1<<dac_bit);
    107e:	80 91 cc 03 	lds	r24, 0x03CC
    1082:	90 91 cd 03 	lds	r25, 0x03CD
    1086:	29 a5       	lds	r18, 0x69
    1088:	3a a5       	lds	r19, 0x6a
    108a:	28 17       	cp	r18, r24
    108c:	39 07       	cpc	r19, r25
    108e:	50 f0       	brcs	.+20     	; 0x10a4 <tune_octave+0x336>
    1090:	80 91 aa 01 	lds	r24, 0x01AA
    1094:	81 30       	cpi	r24, 0x01	; 1
    1096:	31 f4       	brne	.+12     	; 0x10a4 <tune_octave+0x336>
    1098:	8f a1       	lds	r24, 0x4f
    109a:	98 a5       	lds	r25, 0x68
    109c:	80 95       	com	r24
    109e:	90 95       	com	r25
    10a0:	e8 22       	and	r14, r24
    10a2:	f9 22       	and	r15, r25
				
			no_overflow = TRUE;			
    10a4:	81 e0       	ldi	r24, 0x01	; 1
    10a6:	80 93 aa 01 	sts	0x01AA, r24
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco1_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 7 LSBs
    10aa:	8d a1       	lds	r24, 0x4d
    10ac:	9e a1       	lds	r25, 0x4e
    10ae:	01 97       	sbiw	r24, 0x01	; 1
    10b0:	9e a3       	lds	r25, 0x5e
    10b2:	8d a3       	lds	r24, 0x5d
    10b4:	ef ef       	ldi	r30, 0xFF	; 255
    10b6:	8f 3f       	cpi	r24, 0xFF	; 255
    10b8:	9e 07       	cpc	r25, r30
    10ba:	09 f0       	breq	.+2      	; 0x10be <tune_octave+0x350>
    10bc:	89 cf       	rjmp	.-238    	; 0xfd0 <tune_octave+0x262>
			
		}
		
		//will need to make an excpetion for C0 here as its pitch has already been determined by set_vco_init_cv() and so C0 will be 0V
		//for now maybe just start tuning octaves 1 and up
		vco1_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table			
    10be:	ef a5       	lds	r30, 0x6f
    10c0:	f8 a9       	sts	0x48, r31
    10c2:	f1 82       	std	Z+1, r15	; 0x01
    10c4:	e0 82       	st	Z, r14
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
	for (int note_number = 0; note_number <= 11; note_number++) 
    10c6:	2b a5       	lds	r18, 0x6b
    10c8:	3c a5       	lds	r19, 0x6c
    10ca:	8b a1       	lds	r24, 0x4b
    10cc:	9c a1       	lds	r25, 0x4c
    10ce:	28 17       	cp	r18, r24
    10d0:	39 07       	cpc	r19, r25
    10d2:	09 f0       	breq	.+2      	; 0x10d6 <tune_octave+0x368>
    10d4:	58 cf       	rjmp	.-336    	; 0xf86 <tune_octave+0x218>
		//for now maybe just start tuning octaves 1 and up
		vco1_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table			
		
		
	}
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    10d6:	0e e6       	ldi	r16, 0x6E	; 110
    10d8:	10 e0       	ldi	r17, 0x00	; 0
    10da:	f8 01       	movw	r30, r16
    10dc:	80 81       	ld	r24, Z
    10de:	8d 7f       	andi	r24, 0xFD	; 253
    10e0:	80 83       	st	Z, r24
	
	//setup control voltages
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
    10e2:	80 e2       	ldi	r24, 0x20	; 32
    10e4:	91 e0       	ldi	r25, 0x01	; 1
    10e6:	60 e0       	ldi	r22, 0x00	; 0
    10e8:	70 e0       	ldi	r23, 0x00	; 0
    10ea:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
    10ee:	82 e3       	ldi	r24, 0x32	; 50
    10f0:	91 e0       	ldi	r25, 0x01	; 1
    10f2:	60 e0       	ldi	r22, 0x00	; 0
    10f4:	70 e0       	ldi	r23, 0x00	; 0
    10f6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
    10fa:	84 e3       	ldi	r24, 0x34	; 52
    10fc:	91 e0       	ldi	r25, 0x01	; 1
    10fe:	60 e0       	ldi	r22, 0x00	; 0
    1100:	70 e0       	ldi	r23, 0x00	; 0
    1102:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
    1106:	8e ea       	ldi	r24, 0xAE	; 174
    1108:	91 e0       	ldi	r25, 0x01	; 1
    110a:	60 e0       	ldi	r22, 0x00	; 0
    110c:	70 e0       	ldi	r23, 0x00	; 0
    110e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
    1112:	84 e2       	ldi	r24, 0x24	; 36
    1114:	91 e0       	ldi	r25, 0x01	; 1
    1116:	60 e0       	ldi	r22, 0x00	; 0
    1118:	70 e0       	ldi	r23, 0x00	; 0
    111a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
    111e:	8e e2       	ldi	r24, 0x2E	; 46
    1120:	91 e0       	ldi	r25, 0x01	; 1
    1122:	60 e0       	ldi	r22, 0x00	; 0
    1124:	70 e0       	ldi	r23, 0x00	; 0
    1126:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
    112a:	80 e3       	ldi	r24, 0x30	; 48
    112c:	91 e0       	ldi	r25, 0x01	; 1
    112e:	60 e0       	ldi	r22, 0x00	; 0
    1130:	70 e0       	ldi	r23, 0x00	; 0
    1132:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
    1136:	82 e1       	ldi	r24, 0x12	; 18
    1138:	91 e0       	ldi	r25, 0x01	; 1
    113a:	60 e0       	ldi	r22, 0x00	; 0
    113c:	70 e0       	ldi	r23, 0x00	; 0
    113e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
    1142:	8c e1       	ldi	r24, 0x1C	; 28
    1144:	91 e0       	ldi	r25, 0x01	; 1
    1146:	60 e0       	ldi	r22, 0x00	; 0
    1148:	70 e0       	ldi	r23, 0x00	; 0
    114a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
    114e:	84 e1       	ldi	r24, 0x14	; 20
    1150:	91 e0       	ldi	r25, 0x01	; 1
    1152:	60 e0       	ldi	r22, 0x00	; 0
    1154:	70 e0       	ldi	r23, 0x00	; 0
    1156:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
    115a:	86 e1       	ldi	r24, 0x16	; 22
    115c:	91 e0       	ldi	r25, 0x01	; 1
    115e:	60 e0       	ldi	r22, 0x00	; 0
    1160:	70 e0       	ldi	r23, 0x00	; 0
    1162:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
    1166:	88 e1       	ldi	r24, 0x18	; 24
    1168:	91 e0       	ldi	r25, 0x01	; 1
    116a:	6f ef       	ldi	r22, 0xFF	; 255
    116c:	7f e3       	ldi	r23, 0x3F	; 63
    116e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
    1172:	8a e1       	ldi	r24, 0x1A	; 26
    1174:	91 e0       	ldi	r25, 0x01	; 1
    1176:	60 e0       	ldi	r22, 0x00	; 0
    1178:	70 e0       	ldi	r23, 0x00	; 0
    117a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
    117e:	82 e2       	ldi	r24, 0x22	; 34
    1180:	91 e0       	ldi	r25, 0x01	; 1
    1182:	60 e0       	ldi	r22, 0x00	; 0
    1184:	70 e0       	ldi	r23, 0x00	; 0
    1186:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
    118a:	8c e0       	ldi	r24, 0x0C	; 12
    118c:	91 e0       	ldi	r25, 0x01	; 1
    118e:	60 e0       	ldi	r22, 0x00	; 0
    1190:	70 e0       	ldi	r23, 0x00	; 0
    1192:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
    1196:	88 e0       	ldi	r24, 0x08	; 8
    1198:	91 e0       	ldi	r25, 0x01	; 1
    119a:	60 e0       	ldi	r22, 0x00	; 0
    119c:	70 e0       	ldi	r23, 0x00	; 0
    119e:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
    11a2:	84 e0       	ldi	r24, 0x04	; 4
    11a4:	91 e0       	ldi	r25, 0x01	; 1
    11a6:	6f ef       	ldi	r22, 0xFF	; 255
    11a8:	7f e3       	ldi	r23, 0x3F	; 63
    11aa:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
    11ae:	80 e0       	ldi	r24, 0x00	; 0
    11b0:	91 e0       	ldi	r25, 0x01	; 1
    11b2:	60 e0       	ldi	r22, 0x00	; 0
    11b4:	70 e0       	ldi	r23, 0x00	; 0
    11b6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);	
    11ba:	80 e1       	ldi	r24, 0x10	; 16
    11bc:	91 e0       	ldi	r25, 0x01	; 1
    11be:	60 e0       	ldi	r22, 0x00	; 0
    11c0:	70 e0       	ldi	r23, 0x00	; 0
    11c2:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	set_control_voltage(&vco1_mix_cv, MIN);
    11c6:	86 e3       	ldi	r24, 0x36	; 54
    11c8:	91 e0       	ldi	r25, 0x01	; 1
    11ca:	60 e0       	ldi	r22, 0x00	; 0
    11cc:	70 e0       	ldi	r23, 0x00	; 0
    11ce:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>

	//now tune VCO2
	set_control_voltage(&fine_cv, vco2_init_cv);
    11d2:	60 91 c8 03 	lds	r22, 0x03C8
    11d6:	70 91 c9 03 	lds	r23, 0x03C9
    11da:	8a e2       	ldi	r24, 0x2A	; 42
    11dc:	91 e0       	ldi	r25, 0x01	; 1
    11de:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
	
	//latch switch data
	DATA_BUS = (1<<VCO2_PULSE);
    11e2:	80 e2       	ldi	r24, 0x20	; 32
    11e4:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    11e6:	ed ed       	ldi	r30, 0xDD	; 221
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	80 64       	ori	r24, 0x40	; 64
    11ee:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    11f0:	80 81       	ld	r24, Z
    11f2:	8f 7b       	andi	r24, 0xBF	; 191
    11f4:	80 83       	st	Z, r24
	DATA_BUS = 0;
    11f6:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
    11f8:	89 9a       	sbi	0x11, 1	; 17
	
	//TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
    11fa:	81 e0       	ldi	r24, 0x01	; 1
    11fc:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    11fe:	f8 01       	movw	r30, r16
    1200:	80 81       	ld	r24, Z
    1202:	82 60       	ori	r24, 0x02	; 2
    1204:	80 83       	st	Z, r24
	
	return init_cv;
	
}

void tune_octave(uint8_t octave) {
    1206:	89 a9       	sts	0x49, r24
    1208:	9a a9       	sts	0x4a, r25
    120a:	88 0f       	add	r24, r24
    120c:	99 1f       	adc	r25, r25
    120e:	9c 01       	movw	r18, r24
    1210:	28 53       	subi	r18, 0x38	; 56
    1212:	3e 4f       	sbci	r19, 0xFE	; 254
    1214:	3c a7       	lds	r19, 0x7c
    1216:	2b a7       	lds	r18, 0x7b
		uint16_t osc_pitch_cv = 136 + vco2_pitch_table[(octave*12 + note_number) - 1];
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) {
			
			osc_pitch_cv = (osc_pitch_cv >> dac_bit) << dac_bit; //clear bits to be set
			osc_pitch_cv |= (1<<dac_bit);
			set_control_voltage(&vco2_pitch_cv, osc_pitch_cv);
    1218:	0f 2e       	mov	r0, r31
    121a:	fa e3       	ldi	r31, 0x3A	; 58
    121c:	cf 2e       	mov	r12, r31
    121e:	f1 e0       	ldi	r31, 0x01	; 1
    1220:	df 2e       	mov	r13, r31
    1222:	f0 2d       	mov	r31, r0
			

			while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
	
			set_control_voltage(&vco2_pitch_cv, osc_pitch_cv);
			set_control_voltage(&fine_cv, vco2_init_cv);
    1224:	0f 2e       	mov	r0, r31
    1226:	fa e2       	ldi	r31, 0x2A	; 42
    1228:	6f 2e       	mov	r6, r31
    122a:	f1 e0       	ldi	r31, 0x01	; 1
    122c:	7f 2e       	mov	r7, r31
    122e:	f0 2d       	mov	r31, r0
			set_control_voltage(&vco2_pw_cv, MAX);
    1230:	0f 2e       	mov	r0, r31
    1232:	fe e1       	ldi	r31, 0x1E	; 30
    1234:	4f 2e       	mov	r4, r31
    1236:	f1 e0       	ldi	r31, 0x01	; 1
    1238:	5f 2e       	mov	r5, r31
    123a:	f0 2d       	mov	r31, r0
			set_control_voltage(&volume_cv, MIN);
    123c:	0f 2e       	mov	r0, r31
    123e:	f0 e2       	ldi	r31, 0x20	; 32
    1240:	2f 2e       	mov	r2, r31
    1242:	f1 e0       	ldi	r31, 0x01	; 1
    1244:	3f 2e       	mov	r3, r31
    1246:	f0 2d       	mov	r31, r0
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
	
	for (int note_number = 0; note_number <= 11; note_number++)
	{
		
		uint16_t reference_count = pitch_reference[note_number];
    1248:	ed a5       	lds	r30, 0x6d
    124a:	fe a5       	lds	r31, 0x6e
    124c:	21 91       	ld	r18, Z+
    124e:	31 91       	ld	r19, Z+
    1250:	fe a7       	lds	r31, 0x7e
    1252:	ed a7       	lds	r30, 0x7d
    1254:	3a a7       	lds	r19, 0x7a
    1256:	29 a7       	lds	r18, 0x79
		uint16_t osc_pitch_cv = 136 + vco2_pitch_table[(octave*12 + note_number) - 1];
    1258:	eb a5       	lds	r30, 0x6b
    125a:	fc a5       	lds	r31, 0x6c
    125c:	81 91       	ld	r24, Z+
    125e:	91 91       	ld	r25, Z+
    1260:	fc a7       	lds	r31, 0x7c
    1262:	eb a7       	lds	r30, 0x7b
    1264:	8c 01       	movw	r16, r24
    1266:	08 57       	subi	r16, 0x78	; 120
    1268:	1f 4f       	sbci	r17, 0xFF	; 255
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) {
    126a:	26 e0       	ldi	r18, 0x06	; 6
    126c:	30 e0       	ldi	r19, 0x00	; 0
    126e:	3e a3       	lds	r19, 0x5e
    1270:	2d a3       	lds	r18, 0x5d
			set_control_voltage(&vco2_pitch_cv, osc_pitch_cv);
			set_control_voltage(&fine_cv, vco2_init_cv);
			set_control_voltage(&vco2_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
			set_control_voltage(&cutoff_cv, MAX);
			set_control_voltage(&sustain_1_cv, MAX);
    1272:	0f 2e       	mov	r0, r31
    1274:	f4 e0       	ldi	r31, 0x04	; 4
    1276:	af 2e       	mov	r10, r31
    1278:	f1 e0       	ldi	r31, 0x01	; 1
    127a:	bf 2e       	mov	r11, r31
    127c:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    127e:	0f 2e       	mov	r0, r31
    1280:	f6 e0       	ldi	r31, 0x06	; 6
    1282:	8f 2e       	mov	r8, r31
    1284:	f1 e0       	ldi	r31, 0x01	; 1
    1286:	9f 2e       	mov	r9, r31
    1288:	f0 2d       	mov	r31, r0
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco2_pitch_table[(octave*12 + note_number) - 1];
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) {
			
			osc_pitch_cv = (osc_pitch_cv >> dac_bit) << dac_bit; //clear bits to be set
    128a:	c8 01       	movw	r24, r16
    128c:	0d a0       	lds	r16, 0x8d
    128e:	02 c0       	rjmp	.+4      	; 0x1294 <__stack+0x195>
    1290:	96 95       	lsr	r25
    1292:	87 95       	ror	r24
    1294:	0a 94       	dec	r0
    1296:	e2 f7       	brpl	.-8      	; 0x1290 <__stack+0x191>
    1298:	8c 01       	movw	r16, r24
    129a:	0d a0       	lds	r16, 0x8d
    129c:	02 c0       	rjmp	.+4      	; 0x12a2 <__stack+0x1a3>
    129e:	00 0f       	add	r16, r16
    12a0:	11 1f       	adc	r17, r17
    12a2:	0a 94       	dec	r0
    12a4:	e2 f7       	brpl	.-8      	; 0x129e <__stack+0x19f>
			osc_pitch_cv |= (1<<dac_bit);
    12a6:	81 e0       	ldi	r24, 0x01	; 1
    12a8:	90 e0       	ldi	r25, 0x00	; 0
    12aa:	fc 01       	movw	r30, r24
    12ac:	0d a0       	lds	r16, 0x8d
    12ae:	02 c0       	rjmp	.+4      	; 0x12b4 <__stack+0x1b5>
    12b0:	ee 0f       	add	r30, r30
    12b2:	ff 1f       	adc	r31, r31
    12b4:	0a 94       	dec	r0
    12b6:	e2 f7       	brpl	.-8      	; 0x12b0 <__stack+0x1b1>
    12b8:	f8 a7       	lds	r31, 0x78
    12ba:	ef a3       	lds	r30, 0x5f
    12bc:	0e 2b       	or	r16, r30
    12be:	1f 2b       	or	r17, r31
			set_control_voltage(&vco2_pitch_cv, osc_pitch_cv);
    12c0:	c6 01       	movw	r24, r12
    12c2:	b8 01       	movw	r22, r16
    12c4:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			count_finished = FALSE;
    12c8:	10 92 ce 03 	sts	0x03CE, r1
			period_counter = 0;
    12cc:	10 92 d1 03 	sts	0x03D1, r1
			

			while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
    12d0:	80 91 ce 03 	lds	r24, 0x03CE
    12d4:	88 23       	and	r24, r24
    12d6:	a1 f5       	brne	.+104    	; 0x1340 <__stack+0x241>
			set_control_voltage(&vco2_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
			set_control_voltage(&cutoff_cv, MAX);
			set_control_voltage(&sustain_1_cv, MAX);
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
			set_control_voltage(&vco2_mix_cv, MAX);
    12d8:	0f 2e       	mov	r0, r31
    12da:	f8 e3       	ldi	r31, 0x38	; 56
    12dc:	ef 2e       	mov	r14, r31
    12de:	f1 e0       	ldi	r31, 0x01	; 1
    12e0:	ff 2e       	mov	r15, r31
    12e2:	f0 2d       	mov	r31, r0
			period_counter = 0;
			

			while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
	
			set_control_voltage(&vco2_pitch_cv, osc_pitch_cv);
    12e4:	c6 01       	movw	r24, r12
    12e6:	b8 01       	movw	r22, r16
    12e8:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&fine_cv, vco2_init_cv);
    12ec:	60 91 c8 03 	lds	r22, 0x03C8
    12f0:	70 91 c9 03 	lds	r23, 0x03C9
    12f4:	c3 01       	movw	r24, r6
    12f6:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&vco2_pw_cv, MAX);
    12fa:	c2 01       	movw	r24, r4
    12fc:	6f ef       	ldi	r22, 0xFF	; 255
    12fe:	7f e3       	ldi	r23, 0x3F	; 63
    1300:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
    1304:	c1 01       	movw	r24, r2
    1306:	60 e0       	ldi	r22, 0x00	; 0
    1308:	70 e0       	ldi	r23, 0x00	; 0
    130a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
    130e:	88 e1       	ldi	r24, 0x18	; 24
    1310:	91 e0       	ldi	r25, 0x01	; 1
    1312:	6f ef       	ldi	r22, 0xFF	; 255
    1314:	7f e3       	ldi	r23, 0x3F	; 63
    1316:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
    131a:	c5 01       	movw	r24, r10
    131c:	6f ef       	ldi	r22, 0xFF	; 255
    131e:	7f e3       	ldi	r23, 0x3F	; 63
    1320:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    1324:	c4 01       	movw	r24, r8
    1326:	6f ef       	ldi	r22, 0xFF	; 255
    1328:	7f e3       	ldi	r23, 0x3F	; 63
    132a:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&vco2_mix_cv, MAX);
    132e:	c7 01       	movw	r24, r14
    1330:	6f ef       	ldi	r22, 0xFF	; 255
    1332:	7f e3       	ldi	r23, 0x3F	; 63
    1334:	0e 94 90 00 	call	0x120	; 0x120 <set_control_voltage>
			set_control_voltage(&vco2_pitch_cv, osc_pitch_cv);
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
    1338:	80 91 ce 03 	lds	r24, 0x03CE
    133c:	88 23       	and	r24, r24
    133e:	91 f2       	breq	.-92     	; 0x12e4 <__stack+0x1e5>
	}

			//}

			//if the period timer is less than the reference count and an overflow did not occur then the pitch is too high so clear last bit set
			if ((osc_count <= reference_count)  && (no_overflow == TRUE)) osc_pitch_cv &= ~(1 << dac_bit);
    1340:	80 91 cc 03 	lds	r24, 0x03CC
    1344:	90 91 cd 03 	lds	r25, 0x03CD
    1348:	29 a5       	lds	r18, 0x69
    134a:	3a a5       	lds	r19, 0x6a
    134c:	28 17       	cp	r18, r24
    134e:	39 07       	cpc	r19, r25
    1350:	50 f0       	brcs	.+20     	; 0x1366 <__stack+0x267>
    1352:	80 91 aa 01 	lds	r24, 0x01AA
    1356:	81 30       	cpi	r24, 0x01	; 1
    1358:	31 f4       	brne	.+12     	; 0x1366 <__stack+0x267>
    135a:	8f a1       	lds	r24, 0x4f
    135c:	98 a5       	lds	r25, 0x68
    135e:	80 95       	com	r24
    1360:	90 95       	com	r25
    1362:	08 23       	and	r16, r24
    1364:	19 23       	and	r17, r25
			no_overflow = TRUE;			
    1366:	81 e0       	ldi	r24, 0x01	; 1
    1368:	80 93 aa 01 	sts	0x01AA, r24
	for (int note_number = 0; note_number <= 11; note_number++)
	{
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco2_pitch_table[(octave*12 + note_number) - 1];
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) {
    136c:	8d a1       	lds	r24, 0x4d
    136e:	9e a1       	lds	r25, 0x4e
    1370:	01 97       	sbiw	r24, 0x01	; 1
    1372:	9e a3       	lds	r25, 0x5e
    1374:	8d a3       	lds	r24, 0x5d
    1376:	ef ef       	ldi	r30, 0xFF	; 255
    1378:	8f 3f       	cpi	r24, 0xFF	; 255
    137a:	9e 07       	cpc	r25, r30
    137c:	09 f0       	breq	.+2      	; 0x1380 <__stack+0x281>
    137e:	85 cf       	rjmp	.-246    	; 0x128a <__stack+0x18b>
			
		}
		
		//will need to make an excpetion for C0 here as its pitch has already been determined by set_vco_init_cv() and so C0 will be 0V
		//for now maybe just start tuning octaves 1 and up
		vco2_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table			
    1380:	eb a5       	lds	r30, 0x6b
    1382:	fc a5       	lds	r31, 0x6c
    1384:	11 83       	std	Z+1, r17	; 0x01
    1386:	00 83       	st	Z, r16
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
	
	for (int note_number = 0; note_number <= 11; note_number++)
    1388:	2d a5       	lds	r18, 0x6d
    138a:	3e a5       	lds	r19, 0x6e
    138c:	8b a1       	lds	r24, 0x4b
    138e:	9c a1       	lds	r25, 0x4c
    1390:	28 17       	cp	r18, r24
    1392:	39 07       	cpc	r19, r25
    1394:	09 f0       	breq	.+2      	; 0x1398 <__stack+0x299>
    1396:	58 cf       	rjmp	.-336    	; 0x1248 <__stack+0x149>
	}



	
	PORTF &= ~(1<<GATE); //turn gate off
    1398:	89 98       	cbi	0x11, 1	; 17
		
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    139a:	ee e6       	ldi	r30, 0x6E	; 110
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	80 81       	ld	r24, Z
    13a0:	8d 7f       	andi	r24, 0xFD	; 253
    13a2:	80 83       	st	Z, r24
	
	
    13a4:	e2 96       	adiw	r28, 0x32	; 50
    13a6:	0f b6       	in	r0, 0x3f	; 63
    13a8:	f8 94       	cli
    13aa:	de bf       	out	0x3e, r29	; 62
    13ac:	0f be       	out	0x3f, r0	; 63
    13ae:	cd bf       	out	0x3d, r28	; 61
    13b0:	df 91       	pop	r29
    13b2:	cf 91       	pop	r28
    13b4:	1f 91       	pop	r17
    13b6:	0f 91       	pop	r16
    13b8:	ff 90       	pop	r15
    13ba:	ef 90       	pop	r14
    13bc:	df 90       	pop	r13
    13be:	cf 90       	pop	r12
    13c0:	bf 90       	pop	r11
    13c2:	af 90       	pop	r10
    13c4:	9f 90       	pop	r9
    13c6:	8f 90       	pop	r8
    13c8:	7f 90       	pop	r7
    13ca:	6f 90       	pop	r6
    13cc:	5f 90       	pop	r5
    13ce:	4f 90       	pop	r4
    13d0:	3f 90       	pop	r3
    13d2:	2f 90       	pop	r2
    13d4:	08 95       	ret

000013d6 <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
    13d6:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
    13d8:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
    13da:	74 83       	std	Z+4, r23	; 0x04
    13dc:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
    13de:	11 82       	std	Z+1, r1	; 0x01
    13e0:	10 82       	st	Z, r1
}
    13e2:	08 95       	ret

000013e4 <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
    13e4:	1f 93       	push	r17
    13e6:	cf 93       	push	r28
    13e8:	df 93       	push	r29
    13ea:	ec 01       	movw	r28, r24
    13ec:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    13ee:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <store_and_clear_interrupt>
    13f2:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
    13f4:	39 81       	ldd	r19, Y+1	; 0x01
    13f6:	83 2f       	mov	r24, r19
    13f8:	90 e0       	ldi	r25, 0x00	; 0
    13fa:	01 96       	adiw	r24, 0x01	; 1
    13fc:	6a 81       	ldd	r22, Y+2	; 0x02
    13fe:	70 e0       	ldi	r23, 0x00	; 0
    1400:	0e 94 ba 10 	call	0x2174	; 0x2174 <__divmodhi4>
    1404:	48 81       	ld	r20, Y
    1406:	50 e0       	ldi	r21, 0x00	; 0
    1408:	84 17       	cp	r24, r20
    140a:	95 07       	cpc	r25, r21
    140c:	29 f4       	brne	.+10     	; 0x1418 <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
    140e:	82 2f       	mov	r24, r18
    1410:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <restore_interrupt_setting>
      return false;
    1414:	80 e0       	ldi	r24, 0x00	; 0
    1416:	11 c0       	rjmp	.+34     	; 0x143a <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
    1418:	eb 81       	ldd	r30, Y+3	; 0x03
    141a:	fc 81       	ldd	r31, Y+4	; 0x04
    141c:	e3 0f       	add	r30, r19
    141e:	f1 1d       	adc	r31, r1
    1420:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
    1422:	89 81       	ldd	r24, Y+1	; 0x01
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	01 96       	adiw	r24, 0x01	; 1
    1428:	6a 81       	ldd	r22, Y+2	; 0x02
    142a:	70 e0       	ldi	r23, 0x00	; 0
    142c:	0e 94 ba 10 	call	0x2174	; 0x2174 <__divmodhi4>
    1430:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
    1432:	82 2f       	mov	r24, r18
    1434:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <restore_interrupt_setting>
      return true;
    1438:	81 e0       	ldi	r24, 0x01	; 1
   }
}
    143a:	df 91       	pop	r29
    143c:	cf 91       	pop	r28
    143e:	1f 91       	pop	r17
    1440:	08 95       	ret

00001442 <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
    1442:	cf 93       	push	r28
    1444:	df 93       	push	r29
    1446:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
    1448:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <store_and_clear_interrupt>
   if(queue->end >= queue->start)
    144c:	29 81       	ldd	r18, Y+1	; 0x01
    144e:	98 81       	ld	r25, Y
    1450:	29 17       	cp	r18, r25
    1452:	18 f0       	brcs	.+6      	; 0x145a <bytequeue_length+0x18>
      len = queue->end - queue->start;
    1454:	c2 2f       	mov	r28, r18
    1456:	c9 1b       	sub	r28, r25
    1458:	03 c0       	rjmp	.+6      	; 0x1460 <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
    145a:	ca 81       	ldd	r28, Y+2	; 0x02
    145c:	c2 0f       	add	r28, r18
    145e:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
    1460:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <restore_interrupt_setting>
   return len;
}
    1464:	8c 2f       	mov	r24, r28
    1466:	df 91       	pop	r29
    1468:	cf 91       	pop	r28
    146a:	08 95       	ret

0000146c <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
    146c:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
    146e:	20 81       	ld	r18, Z
    1470:	86 2f       	mov	r24, r22
    1472:	90 e0       	ldi	r25, 0x00	; 0
    1474:	82 0f       	add	r24, r18
    1476:	91 1d       	adc	r25, r1
    1478:	62 81       	ldd	r22, Z+2	; 0x02
    147a:	70 e0       	ldi	r23, 0x00	; 0
    147c:	0e 94 ba 10 	call	0x2174	; 0x2174 <__divmodhi4>
    1480:	03 80       	ldd	r0, Z+3	; 0x03
    1482:	f4 81       	ldd	r31, Z+4	; 0x04
    1484:	e0 2d       	mov	r30, r0
    1486:	e8 0f       	add	r30, r24
    1488:	f9 1f       	adc	r31, r25
}
    148a:	80 81       	ld	r24, Z
    148c:	08 95       	ret

0000148e <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
    148e:	1f 93       	push	r17
    1490:	cf 93       	push	r28
    1492:	df 93       	push	r29
    1494:	ec 01       	movw	r28, r24
    1496:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    1498:	0e 94 61 0a 	call	0x14c2	; 0x14c2 <store_and_clear_interrupt>
    149c:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
    149e:	88 81       	ld	r24, Y
    14a0:	21 2f       	mov	r18, r17
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	28 0f       	add	r18, r24
    14a6:	31 1d       	adc	r19, r1
    14a8:	6a 81       	ldd	r22, Y+2	; 0x02
    14aa:	c9 01       	movw	r24, r18
    14ac:	70 e0       	ldi	r23, 0x00	; 0
    14ae:	0e 94 ba 10 	call	0x2174	; 0x2174 <__divmodhi4>
    14b2:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
    14b4:	84 2f       	mov	r24, r20
    14b6:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <restore_interrupt_setting>
}
    14ba:	df 91       	pop	r29
    14bc:	cf 91       	pop	r28
    14be:	1f 91       	pop	r17
    14c0:	08 95       	ret

000014c2 <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
    14c2:	8f b7       	in	r24, 0x3f	; 63
   cli();
    14c4:	f8 94       	cli
   return sreg;
}
    14c6:	08 95       	ret

000014c8 <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
    14c8:	8f bf       	out	0x3f, r24	; 63
}
    14ca:	08 95       	ret

000014cc <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
    14cc:	88 1f       	adc	r24, r24
    14ce:	88 27       	eor	r24, r24
    14d0:	88 1f       	adc	r24, r24
    14d2:	08 95       	ret

000014d4 <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
    14d4:	91 e0       	ldi	r25, 0x01	; 1
    14d6:	88 3f       	cpi	r24, 0xF8	; 248
    14d8:	08 f4       	brcc	.+2      	; 0x14dc <midi_is_realtime+0x8>
    14da:	90 e0       	ldi	r25, 0x00	; 0
}
    14dc:	89 2f       	mov	r24, r25
    14de:	08 95       	ret

000014e0 <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
    14e0:	28 2f       	mov	r18, r24
    14e2:	30 e0       	ldi	r19, 0x00	; 0
    14e4:	20 7f       	andi	r18, 0xF0	; 240
    14e6:	30 70       	andi	r19, 0x00	; 0
    14e8:	20 3c       	cpi	r18, 0xC0	; 192
    14ea:	31 05       	cpc	r19, r1
    14ec:	e9 f1       	breq	.+122    	; 0x1568 <midi_packet_length+0x88>
    14ee:	21 3c       	cpi	r18, 0xC1	; 193
    14f0:	31 05       	cpc	r19, r1
    14f2:	8c f4       	brge	.+34     	; 0x1516 <midi_packet_length+0x36>
    14f4:	20 39       	cpi	r18, 0x90	; 144
    14f6:	31 05       	cpc	r19, r1
    14f8:	e1 f0       	breq	.+56     	; 0x1532 <midi_packet_length+0x52>
    14fa:	21 39       	cpi	r18, 0x91	; 145
    14fc:	31 05       	cpc	r19, r1
    14fe:	24 f4       	brge	.+8      	; 0x1508 <midi_packet_length+0x28>
    1500:	20 38       	cpi	r18, 0x80	; 128
    1502:	31 05       	cpc	r19, r1
    1504:	79 f5       	brne	.+94     	; 0x1564 <midi_packet_length+0x84>
    1506:	15 c0       	rjmp	.+42     	; 0x1532 <midi_packet_length+0x52>
    1508:	20 3a       	cpi	r18, 0xA0	; 160
    150a:	31 05       	cpc	r19, r1
    150c:	91 f0       	breq	.+36     	; 0x1532 <midi_packet_length+0x52>
    150e:	20 3b       	cpi	r18, 0xB0	; 176
    1510:	31 05       	cpc	r19, r1
    1512:	41 f5       	brne	.+80     	; 0x1564 <midi_packet_length+0x84>
    1514:	0e c0       	rjmp	.+28     	; 0x1532 <midi_packet_length+0x52>
    1516:	20 3e       	cpi	r18, 0xE0	; 224
    1518:	31 05       	cpc	r19, r1
    151a:	59 f0       	breq	.+22     	; 0x1532 <midi_packet_length+0x52>
    151c:	21 3e       	cpi	r18, 0xE1	; 225
    151e:	31 05       	cpc	r19, r1
    1520:	24 f4       	brge	.+8      	; 0x152a <midi_packet_length+0x4a>
    1522:	20 3d       	cpi	r18, 0xD0	; 208
    1524:	31 05       	cpc	r19, r1
    1526:	f1 f4       	brne	.+60     	; 0x1564 <midi_packet_length+0x84>
    1528:	1f c0       	rjmp	.+62     	; 0x1568 <midi_packet_length+0x88>
    152a:	20 3f       	cpi	r18, 0xF0	; 240
    152c:	31 05       	cpc	r19, r1
    152e:	d1 f4       	brne	.+52     	; 0x1564 <midi_packet_length+0x84>
    1530:	02 c0       	rjmp	.+4      	; 0x1536 <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
    1532:	83 e0       	ldi	r24, 0x03	; 3
    1534:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
    1536:	86 3f       	cpi	r24, 0xF6	; 246
    1538:	79 f0       	breq	.+30     	; 0x1558 <midi_packet_length+0x78>
    153a:	87 3f       	cpi	r24, 0xF7	; 247
    153c:	38 f4       	brcc	.+14     	; 0x154c <midi_packet_length+0x6c>
    153e:	82 3f       	cpi	r24, 0xF2	; 242
    1540:	a9 f0       	breq	.+42     	; 0x156c <midi_packet_length+0x8c>
    1542:	83 3f       	cpi	r24, 0xF3	; 243
    1544:	59 f0       	breq	.+22     	; 0x155c <midi_packet_length+0x7c>
    1546:	81 3f       	cpi	r24, 0xF1	; 241
    1548:	59 f4       	brne	.+22     	; 0x1560 <midi_packet_length+0x80>
    154a:	08 c0       	rjmp	.+16     	; 0x155c <midi_packet_length+0x7c>
    154c:	88 3f       	cpi	r24, 0xF8	; 248
    154e:	40 f0       	brcs	.+16     	; 0x1560 <midi_packet_length+0x80>
    1550:	8d 3f       	cpi	r24, 0xFD	; 253
    1552:	10 f0       	brcs	.+4      	; 0x1558 <midi_packet_length+0x78>
    1554:	8e 3f       	cpi	r24, 0xFE	; 254
    1556:	20 f0       	brcs	.+8      	; 0x1560 <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
    1558:	81 e0       	ldi	r24, 0x01	; 1
    155a:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
    155c:	82 e0       	ldi	r24, 0x02	; 2
    155e:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
    1560:	80 e0       	ldi	r24, 0x00	; 0
    1562:	08 95       	ret
         }
      default:
         return UNDEFINED;
    1564:	80 e0       	ldi	r24, 0x00	; 0
    1566:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
    1568:	82 e0       	ldi	r24, 0x02	; 2
    156a:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
    156c:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
    156e:	08 95       	ret

00001570 <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
    1570:	0f 93       	push	r16
    1572:	34 2f       	mov	r19, r20
    1574:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
    1576:	46 2f       	mov	r20, r22
    1578:	4f 70       	andi	r20, 0x0F	; 15
    157a:	40 6b       	ori	r20, 0xB0	; 176
    157c:	23 2f       	mov	r18, r19
    157e:	2f 77       	andi	r18, 0x7F	; 127
    1580:	0f 77       	andi	r16, 0x7F	; 127
    1582:	dc 01       	movw	r26, r24
    1584:	ed 91       	ld	r30, X+
    1586:	fc 91       	ld	r31, X
    1588:	63 e0       	ldi	r22, 0x03	; 3
    158a:	70 e0       	ldi	r23, 0x00	; 0
    158c:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
    158e:	0f 91       	pop	r16
    1590:	08 95       	ret

00001592 <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    1592:	0f 93       	push	r16
    1594:	34 2f       	mov	r19, r20
    1596:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    1598:	46 2f       	mov	r20, r22
    159a:	4f 70       	andi	r20, 0x0F	; 15
    159c:	40 69       	ori	r20, 0x90	; 144
    159e:	23 2f       	mov	r18, r19
    15a0:	2f 77       	andi	r18, 0x7F	; 127
    15a2:	0f 77       	andi	r16, 0x7F	; 127
    15a4:	dc 01       	movw	r26, r24
    15a6:	ed 91       	ld	r30, X+
    15a8:	fc 91       	ld	r31, X
    15aa:	63 e0       	ldi	r22, 0x03	; 3
    15ac:	70 e0       	ldi	r23, 0x00	; 0
    15ae:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    15b0:	0f 91       	pop	r16
    15b2:	08 95       	ret

000015b4 <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    15b4:	0f 93       	push	r16
    15b6:	34 2f       	mov	r19, r20
    15b8:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    15ba:	46 2f       	mov	r20, r22
    15bc:	4f 70       	andi	r20, 0x0F	; 15
    15be:	40 68       	ori	r20, 0x80	; 128
    15c0:	23 2f       	mov	r18, r19
    15c2:	2f 77       	andi	r18, 0x7F	; 127
    15c4:	0f 77       	andi	r16, 0x7F	; 127
    15c6:	dc 01       	movw	r26, r24
    15c8:	ed 91       	ld	r30, X+
    15ca:	fc 91       	ld	r31, X
    15cc:	63 e0       	ldi	r22, 0x03	; 3
    15ce:	70 e0       	ldi	r23, 0x00	; 0
    15d0:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    15d2:	0f 91       	pop	r16
    15d4:	08 95       	ret

000015d6 <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
    15d6:	0f 93       	push	r16
    15d8:	34 2f       	mov	r19, r20
    15da:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
    15dc:	46 2f       	mov	r20, r22
    15de:	4f 70       	andi	r20, 0x0F	; 15
    15e0:	40 6a       	ori	r20, 0xA0	; 160
    15e2:	23 2f       	mov	r18, r19
    15e4:	2f 77       	andi	r18, 0x7F	; 127
    15e6:	0f 77       	andi	r16, 0x7F	; 127
    15e8:	dc 01       	movw	r26, r24
    15ea:	ed 91       	ld	r30, X+
    15ec:	fc 91       	ld	r31, X
    15ee:	63 e0       	ldi	r22, 0x03	; 3
    15f0:	70 e0       	ldi	r23, 0x00	; 0
    15f2:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
    15f4:	0f 91       	pop	r16
    15f6:	08 95       	ret

000015f8 <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
    15f8:	0f 93       	push	r16
    15fa:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
    15fc:	20 e2       	ldi	r18, 0x20	; 32
    15fe:	40 30       	cpi	r20, 0x00	; 0
    1600:	52 07       	cpc	r21, r18
    1602:	44 f4       	brge	.+16     	; 0x1614 <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
    1604:	a0 ee       	ldi	r26, 0xE0	; 224
    1606:	40 30       	cpi	r20, 0x00	; 0
    1608:	5a 07       	cpc	r21, r26
    160a:	3c f0       	brlt	.+14     	; 0x161a <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
    160c:	8a 01       	movw	r16, r20
    160e:	00 50       	subi	r16, 0x00	; 0
    1610:	10 4e       	sbci	r17, 0xE0	; 224
    1612:	05 c0       	rjmp	.+10     	; 0x161e <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
    1614:	0f ef       	ldi	r16, 0xFF	; 255
    1616:	1f e3       	ldi	r17, 0x3F	; 63
    1618:	02 c0       	rjmp	.+4      	; 0x161e <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
    161a:	00 e0       	ldi	r16, 0x00	; 0
    161c:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    161e:	46 2f       	mov	r20, r22
    1620:	4f 70       	andi	r20, 0x0F	; 15
    1622:	40 6e       	ori	r20, 0xE0	; 224
    1624:	20 2f       	mov	r18, r16
    1626:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
    1628:	00 0f       	add	r16, r16
    162a:	01 2f       	mov	r16, r17
    162c:	00 1f       	adc	r16, r16
    162e:	11 0b       	sbc	r17, r17
    1630:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    1632:	0f 77       	andi	r16, 0x7F	; 127
    1634:	dc 01       	movw	r26, r24
    1636:	ed 91       	ld	r30, X+
    1638:	fc 91       	ld	r31, X
    163a:	63 e0       	ldi	r22, 0x03	; 3
    163c:	70 e0       	ldi	r23, 0x00	; 0
    163e:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
    1640:	1f 91       	pop	r17
    1642:	0f 91       	pop	r16
    1644:	08 95       	ret

00001646 <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
    1646:	0f 93       	push	r16
    1648:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    164a:	46 2f       	mov	r20, r22
    164c:	4f 70       	andi	r20, 0x0F	; 15
    164e:	40 6c       	ori	r20, 0xC0	; 192
    1650:	2f 77       	andi	r18, 0x7F	; 127
    1652:	dc 01       	movw	r26, r24
    1654:	ed 91       	ld	r30, X+
    1656:	fc 91       	ld	r31, X
    1658:	62 e0       	ldi	r22, 0x02	; 2
    165a:	70 e0       	ldi	r23, 0x00	; 0
    165c:	00 e0       	ldi	r16, 0x00	; 0
    165e:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
    1660:	0f 91       	pop	r16
    1662:	08 95       	ret

00001664 <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
    1664:	0f 93       	push	r16
    1666:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1668:	46 2f       	mov	r20, r22
    166a:	4f 70       	andi	r20, 0x0F	; 15
    166c:	40 6d       	ori	r20, 0xD0	; 208
    166e:	2f 77       	andi	r18, 0x7F	; 127
    1670:	dc 01       	movw	r26, r24
    1672:	ed 91       	ld	r30, X+
    1674:	fc 91       	ld	r31, X
    1676:	62 e0       	ldi	r22, 0x02	; 2
    1678:	70 e0       	ldi	r23, 0x00	; 0
    167a:	00 e0       	ldi	r16, 0x00	; 0
    167c:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
    167e:	0f 91       	pop	r16
    1680:	08 95       	ret

00001682 <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
    1682:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
    1684:	dc 01       	movw	r26, r24
    1686:	ed 91       	ld	r30, X+
    1688:	fc 91       	ld	r31, X
    168a:	61 e0       	ldi	r22, 0x01	; 1
    168c:	70 e0       	ldi	r23, 0x00	; 0
    168e:	48 ef       	ldi	r20, 0xF8	; 248
    1690:	20 e0       	ldi	r18, 0x00	; 0
    1692:	00 e0       	ldi	r16, 0x00	; 0
    1694:	09 95       	icall
}
    1696:	0f 91       	pop	r16
    1698:	08 95       	ret

0000169a <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
    169a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
    169c:	dc 01       	movw	r26, r24
    169e:	ed 91       	ld	r30, X+
    16a0:	fc 91       	ld	r31, X
    16a2:	61 e0       	ldi	r22, 0x01	; 1
    16a4:	70 e0       	ldi	r23, 0x00	; 0
    16a6:	49 ef       	ldi	r20, 0xF9	; 249
    16a8:	20 e0       	ldi	r18, 0x00	; 0
    16aa:	00 e0       	ldi	r16, 0x00	; 0
    16ac:	09 95       	icall
}
    16ae:	0f 91       	pop	r16
    16b0:	08 95       	ret

000016b2 <midi_send_start>:

void midi_send_start(MidiDevice * device){
    16b2:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
    16b4:	dc 01       	movw	r26, r24
    16b6:	ed 91       	ld	r30, X+
    16b8:	fc 91       	ld	r31, X
    16ba:	61 e0       	ldi	r22, 0x01	; 1
    16bc:	70 e0       	ldi	r23, 0x00	; 0
    16be:	4a ef       	ldi	r20, 0xFA	; 250
    16c0:	20 e0       	ldi	r18, 0x00	; 0
    16c2:	00 e0       	ldi	r16, 0x00	; 0
    16c4:	09 95       	icall
}
    16c6:	0f 91       	pop	r16
    16c8:	08 95       	ret

000016ca <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
    16ca:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
    16cc:	dc 01       	movw	r26, r24
    16ce:	ed 91       	ld	r30, X+
    16d0:	fc 91       	ld	r31, X
    16d2:	61 e0       	ldi	r22, 0x01	; 1
    16d4:	70 e0       	ldi	r23, 0x00	; 0
    16d6:	4b ef       	ldi	r20, 0xFB	; 251
    16d8:	20 e0       	ldi	r18, 0x00	; 0
    16da:	00 e0       	ldi	r16, 0x00	; 0
    16dc:	09 95       	icall
}
    16de:	0f 91       	pop	r16
    16e0:	08 95       	ret

000016e2 <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
    16e2:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
    16e4:	dc 01       	movw	r26, r24
    16e6:	ed 91       	ld	r30, X+
    16e8:	fc 91       	ld	r31, X
    16ea:	61 e0       	ldi	r22, 0x01	; 1
    16ec:	70 e0       	ldi	r23, 0x00	; 0
    16ee:	4c ef       	ldi	r20, 0xFC	; 252
    16f0:	20 e0       	ldi	r18, 0x00	; 0
    16f2:	00 e0       	ldi	r16, 0x00	; 0
    16f4:	09 95       	icall
}
    16f6:	0f 91       	pop	r16
    16f8:	08 95       	ret

000016fa <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
    16fa:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
    16fc:	dc 01       	movw	r26, r24
    16fe:	ed 91       	ld	r30, X+
    1700:	fc 91       	ld	r31, X
    1702:	61 e0       	ldi	r22, 0x01	; 1
    1704:	70 e0       	ldi	r23, 0x00	; 0
    1706:	4e ef       	ldi	r20, 0xFE	; 254
    1708:	20 e0       	ldi	r18, 0x00	; 0
    170a:	00 e0       	ldi	r16, 0x00	; 0
    170c:	09 95       	icall
}
    170e:	0f 91       	pop	r16
    1710:	08 95       	ret

00001712 <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
    1712:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
    1714:	dc 01       	movw	r26, r24
    1716:	ed 91       	ld	r30, X+
    1718:	fc 91       	ld	r31, X
    171a:	61 e0       	ldi	r22, 0x01	; 1
    171c:	70 e0       	ldi	r23, 0x00	; 0
    171e:	4f ef       	ldi	r20, 0xFF	; 255
    1720:	20 e0       	ldi	r18, 0x00	; 0
    1722:	00 e0       	ldi	r16, 0x00	; 0
    1724:	09 95       	icall
}
    1726:	0f 91       	pop	r16
    1728:	08 95       	ret

0000172a <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
    172a:	0f 93       	push	r16
   device->send_func(device, 2,
    172c:	26 2f       	mov	r18, r22
    172e:	2f 77       	andi	r18, 0x7F	; 127
    1730:	dc 01       	movw	r26, r24
    1732:	ed 91       	ld	r30, X+
    1734:	fc 91       	ld	r31, X
    1736:	62 e0       	ldi	r22, 0x02	; 2
    1738:	70 e0       	ldi	r23, 0x00	; 0
    173a:	41 ef       	ldi	r20, 0xF1	; 241
    173c:	00 e0       	ldi	r16, 0x00	; 0
    173e:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
    1740:	0f 91       	pop	r16
    1742:	08 95       	ret

00001744 <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
    1744:	0f 93       	push	r16
    1746:	1f 93       	push	r17
   device->send_func(device, 3,
    1748:	26 2f       	mov	r18, r22
    174a:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
    174c:	8b 01       	movw	r16, r22
    174e:	00 0f       	add	r16, r16
    1750:	01 2f       	mov	r16, r17
    1752:	00 1f       	adc	r16, r16
    1754:	11 0b       	sbc	r17, r17
    1756:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
    1758:	0f 77       	andi	r16, 0x7F	; 127
    175a:	dc 01       	movw	r26, r24
    175c:	ed 91       	ld	r30, X+
    175e:	fc 91       	ld	r31, X
    1760:	63 e0       	ldi	r22, 0x03	; 3
    1762:	70 e0       	ldi	r23, 0x00	; 0
    1764:	42 ef       	ldi	r20, 0xF2	; 242
    1766:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
    1768:	1f 91       	pop	r17
    176a:	0f 91       	pop	r16
    176c:	08 95       	ret

0000176e <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
    176e:	0f 93       	push	r16
   device->send_func(device, 2,
    1770:	26 2f       	mov	r18, r22
    1772:	2f 77       	andi	r18, 0x7F	; 127
    1774:	dc 01       	movw	r26, r24
    1776:	ed 91       	ld	r30, X+
    1778:	fc 91       	ld	r31, X
    177a:	62 e0       	ldi	r22, 0x02	; 2
    177c:	70 e0       	ldi	r23, 0x00	; 0
    177e:	43 ef       	ldi	r20, 0xF3	; 243
    1780:	00 e0       	ldi	r16, 0x00	; 0
    1782:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
    1784:	0f 91       	pop	r16
    1786:	08 95       	ret

00001788 <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
    1788:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
    178a:	dc 01       	movw	r26, r24
    178c:	ed 91       	ld	r30, X+
    178e:	fc 91       	ld	r31, X
    1790:	61 e0       	ldi	r22, 0x01	; 1
    1792:	70 e0       	ldi	r23, 0x00	; 0
    1794:	46 ef       	ldi	r20, 0xF6	; 246
    1796:	20 e0       	ldi	r18, 0x00	; 0
    1798:	00 e0       	ldi	r16, 0x00	; 0
    179a:	09 95       	icall
}
    179c:	0f 91       	pop	r16
    179e:	08 95       	ret

000017a0 <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
    17a0:	0f 93       	push	r16
    17a2:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
    17a4:	dc 01       	movw	r26, r24
    17a6:	ed 91       	ld	r30, X+
    17a8:	fc 91       	ld	r31, X
    17aa:	61 e0       	ldi	r22, 0x01	; 1
    17ac:	70 e0       	ldi	r23, 0x00	; 0
    17ae:	20 e0       	ldi	r18, 0x00	; 0
    17b0:	00 e0       	ldi	r16, 0x00	; 0
    17b2:	09 95       	icall
}
    17b4:	0f 91       	pop	r16
    17b6:	08 95       	ret

000017b8 <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
    17b8:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
    17ba:	dc 01       	movw	r26, r24
    17bc:	ed 91       	ld	r30, X+
    17be:	fc 91       	ld	r31, X
    17c0:	09 95       	icall
}
    17c2:	0f 91       	pop	r16
    17c4:	08 95       	ret

000017c6 <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    17c6:	6f 92       	push	r6
    17c8:	7f 92       	push	r7
    17ca:	8f 92       	push	r8
    17cc:	9f 92       	push	r9
    17ce:	af 92       	push	r10
    17d0:	bf 92       	push	r11
    17d2:	cf 92       	push	r12
    17d4:	df 92       	push	r13
    17d6:	ef 92       	push	r14
    17d8:	ff 92       	push	r15
    17da:	0f 93       	push	r16
    17dc:	1f 93       	push	r17
    17de:	cf 93       	push	r28
    17e0:	df 93       	push	r29
    17e2:	00 d0       	rcall	.+0      	; 0x17e4 <midi_send_array+0x1e>
    17e4:	0f 92       	push	r0
    17e6:	cd b7       	in	r28, 0x3d	; 61
    17e8:	de b7       	in	r29, 0x3e	; 62
    17ea:	4c 01       	movw	r8, r24
    17ec:	6b 01       	movw	r12, r22
    17ee:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    17f0:	61 15       	cp	r22, r1
    17f2:	71 05       	cpc	r23, r1
    17f4:	41 f1       	breq	.+80     	; 0x1846 <midi_send_array+0x80>
    17f6:	ee 24       	eor	r14, r14
    17f8:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    17fa:	0f 2e       	mov	r0, r31
    17fc:	f3 e0       	ldi	r31, 0x03	; 3
    17fe:	6f 2e       	mov	r6, r31
    1800:	77 24       	eor	r7, r7
    1802:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    1804:	19 82       	std	Y+1, r1	; 0x01
    1806:	1a 82       	std	Y+2, r1	; 0x02
    1808:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
    180a:	86 01       	movw	r16, r12
    180c:	0e 19       	sub	r16, r14
    180e:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
    1810:	04 30       	cpi	r16, 0x04	; 4
    1812:	11 05       	cpc	r17, r1
    1814:	08 f0       	brcs	.+2      	; 0x1818 <midi_send_array+0x52>
    1816:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1818:	b5 01       	movw	r22, r10
    181a:	6e 0d       	add	r22, r14
    181c:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    181e:	ce 01       	movw	r24, r28
    1820:	01 96       	adiw	r24, 0x01	; 1
    1822:	40 2f       	mov	r20, r16
    1824:	51 2f       	mov	r21, r17
    1826:	0e 94 cd 10 	call	0x219a	; 0x219a <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
    182a:	c4 01       	movw	r24, r8
    182c:	b8 01       	movw	r22, r16
    182e:	49 81       	ldd	r20, Y+1	; 0x01
    1830:	2a 81       	ldd	r18, Y+2	; 0x02
    1832:	0b 81       	ldd	r16, Y+3	; 0x03
    1834:	0e 94 dc 0b 	call	0x17b8	; 0x17b8 <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1838:	83 e0       	ldi	r24, 0x03	; 3
    183a:	90 e0       	ldi	r25, 0x00	; 0
    183c:	e8 0e       	add	r14, r24
    183e:	f9 1e       	adc	r15, r25
    1840:	ec 14       	cp	r14, r12
    1842:	fd 04       	cpc	r15, r13
    1844:	f8 f2       	brcs	.-66     	; 0x1804 <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
    1846:	0f 90       	pop	r0
    1848:	0f 90       	pop	r0
    184a:	0f 90       	pop	r0
    184c:	df 91       	pop	r29
    184e:	cf 91       	pop	r28
    1850:	1f 91       	pop	r17
    1852:	0f 91       	pop	r16
    1854:	ff 90       	pop	r15
    1856:	ef 90       	pop	r14
    1858:	df 90       	pop	r13
    185a:	cf 90       	pop	r12
    185c:	bf 90       	pop	r11
    185e:	af 90       	pop	r10
    1860:	9f 90       	pop	r9
    1862:	8f 90       	pop	r8
    1864:	7f 90       	pop	r7
    1866:	6f 90       	pop	r6
    1868:	08 95       	ret

0000186a <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
    186a:	fc 01       	movw	r30, r24
    186c:	73 83       	std	Z+3, r23	; 0x03
    186e:	62 83       	std	Z+2, r22	; 0x02
}
    1870:	08 95       	ret

00001872 <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
    1872:	fc 01       	movw	r30, r24
    1874:	75 83       	std	Z+5, r23	; 0x05
    1876:	64 83       	std	Z+4, r22	; 0x04
}
    1878:	08 95       	ret

0000187a <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
    187a:	fc 01       	movw	r30, r24
    187c:	77 83       	std	Z+7, r23	; 0x07
    187e:	66 83       	std	Z+6, r22	; 0x06
}
    1880:	08 95       	ret

00001882 <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
    1882:	fc 01       	movw	r30, r24
    1884:	71 87       	std	Z+9, r23	; 0x09
    1886:	60 87       	std	Z+8, r22	; 0x08
}
    1888:	08 95       	ret

0000188a <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
    188a:	fc 01       	movw	r30, r24
    188c:	73 87       	std	Z+11, r23	; 0x0b
    188e:	62 87       	std	Z+10, r22	; 0x0a
}
    1890:	08 95       	ret

00001892 <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
    1892:	fc 01       	movw	r30, r24
    1894:	75 87       	std	Z+13, r23	; 0x0d
    1896:	64 87       	std	Z+12, r22	; 0x0c
}
    1898:	08 95       	ret

0000189a <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
    189a:	fc 01       	movw	r30, r24
    189c:	77 87       	std	Z+15, r23	; 0x0f
    189e:	66 87       	std	Z+14, r22	; 0x0e
}
    18a0:	08 95       	ret

000018a2 <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
    18a2:	fc 01       	movw	r30, r24
    18a4:	71 8b       	std	Z+17, r23	; 0x11
    18a6:	60 8b       	std	Z+16, r22	; 0x10
}
    18a8:	08 95       	ret

000018aa <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
    18aa:	fc 01       	movw	r30, r24
    18ac:	73 8b       	std	Z+19, r23	; 0x13
    18ae:	62 8b       	std	Z+18, r22	; 0x12
}
    18b0:	08 95       	ret

000018b2 <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
    18b2:	fc 01       	movw	r30, r24
    18b4:	75 8b       	std	Z+21, r23	; 0x15
    18b6:	64 8b       	std	Z+20, r22	; 0x14
}
    18b8:	08 95       	ret

000018ba <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
    18ba:	fc 01       	movw	r30, r24
    18bc:	77 8b       	std	Z+23, r23	; 0x17
    18be:	66 8b       	std	Z+22, r22	; 0x16
}
    18c0:	08 95       	ret

000018c2 <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
    18c2:	fc 01       	movw	r30, r24
    18c4:	71 8f       	std	Z+25, r23	; 0x19
    18c6:	60 8f       	std	Z+24, r22	; 0x18
}
    18c8:	08 95       	ret

000018ca <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
    18ca:	fc 01       	movw	r30, r24
    18cc:	73 8f       	std	Z+27, r23	; 0x1b
    18ce:	62 8f       	std	Z+26, r22	; 0x1a
}
    18d0:	08 95       	ret

000018d2 <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
    18d2:	fc 01       	movw	r30, r24
    18d4:	75 8f       	std	Z+29, r23	; 0x1d
    18d6:	64 8f       	std	Z+28, r22	; 0x1c
}
    18d8:	08 95       	ret

000018da <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
    18da:	fc 01       	movw	r30, r24
    18dc:	77 8f       	std	Z+31, r23	; 0x1f
    18de:	66 8f       	std	Z+30, r22	; 0x1e
}
    18e0:	08 95       	ret

000018e2 <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
    18e2:	cf 93       	push	r28
    18e4:	df 93       	push	r29
    18e6:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
    18e8:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
    18ea:	1f a2       	lds	r17, 0x9f
    18ec:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
    18ee:	bc 01       	movw	r22, r24
    18f0:	68 5d       	subi	r22, 0xD8	; 216
    18f2:	7f 4f       	sbci	r23, 0xFF	; 255
    18f4:	88 51       	subi	r24, 0x18	; 24
    18f6:	9f 4f       	sbci	r25, 0xFF	; 255
    18f8:	40 ec       	ldi	r20, 0xC0	; 192
    18fa:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
    18fe:	1b 82       	std	Y+3, r1	; 0x03
    1900:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
    1902:	1d 82       	std	Y+5, r1	; 0x05
    1904:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
    1906:	1f 82       	std	Y+7, r1	; 0x07
    1908:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
    190a:	19 86       	std	Y+9, r1	; 0x09
    190c:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
    190e:	1b 86       	std	Y+11, r1	; 0x0b
    1910:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
    1912:	1d 86       	std	Y+13, r1	; 0x0d
    1914:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
    1916:	1f 86       	std	Y+15, r1	; 0x0f
    1918:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
    191a:	19 8a       	std	Y+17, r1	; 0x11
    191c:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
    191e:	1b 8a       	std	Y+19, r1	; 0x13
    1920:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
    1922:	1d 8a       	std	Y+21, r1	; 0x15
    1924:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
    1926:	1f 8a       	std	Y+23, r1	; 0x17
    1928:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
    192a:	19 8e       	std	Y+25, r1	; 0x19
    192c:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
    192e:	1b 8e       	std	Y+27, r1	; 0x1b
    1930:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
    1932:	1d 8e       	std	Y+29, r1	; 0x1d
    1934:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
    1936:	1f 8e       	std	Y+31, r1	; 0x1f
    1938:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
    193a:	19 a2       	lds	r17, 0x99
    193c:	18 a2       	lds	r17, 0x98
}
    193e:	df 91       	pop	r29
    1940:	cf 91       	pop	r28
    1942:	08 95       	ret

00001944 <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
    1944:	ef 92       	push	r14
    1946:	ff 92       	push	r15
    1948:	0f 93       	push	r16
    194a:	1f 93       	push	r17
    194c:	cf 93       	push	r28
    194e:	df 93       	push	r29
    1950:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
    1952:	66 23       	and	r22, r22
    1954:	99 f0       	breq	.+38     	; 0x197c <midi_device_input+0x38>
    1956:	04 2f       	mov	r16, r20
    1958:	15 2f       	mov	r17, r21
    195a:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
    195c:	0f 2e       	mov	r0, r31
    195e:	f8 ee       	ldi	r31, 0xE8	; 232
    1960:	ef 2e       	mov	r14, r31
    1962:	ff 24       	eor	r15, r15
    1964:	f0 2d       	mov	r31, r0
    1966:	e8 0e       	add	r14, r24
    1968:	f9 1e       	adc	r15, r25
    196a:	f8 01       	movw	r30, r16
    196c:	61 91       	ld	r22, Z+
    196e:	8f 01       	movw	r16, r30
    1970:	c7 01       	movw	r24, r14
    1972:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
    1976:	cf 5f       	subi	r28, 0xFF	; 255
    1978:	cd 17       	cp	r28, r29
    197a:	b9 f7       	brne	.-18     	; 0x196a <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
    197c:	df 91       	pop	r29
    197e:	cf 91       	pop	r28
    1980:	1f 91       	pop	r17
    1982:	0f 91       	pop	r16
    1984:	ff 90       	pop	r15
    1986:	ef 90       	pop	r14
    1988:	08 95       	ret

0000198a <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
    198a:	fc 01       	movw	r30, r24
    198c:	71 83       	std	Z+1, r23	; 0x01
    198e:	60 83       	st	Z, r22
}
    1990:	08 95       	ret

00001992 <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
    1992:	fc 01       	movw	r30, r24
    1994:	71 a3       	lds	r23, 0x51
    1996:	60 a3       	lds	r22, 0x50
}
    1998:	08 95       	ret

0000199a <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
    199a:	af 92       	push	r10
    199c:	bf 92       	push	r11
    199e:	cf 92       	push	r12
    19a0:	df 92       	push	r13
    19a2:	ef 92       	push	r14
    19a4:	ff 92       	push	r15
    19a6:	0f 93       	push	r16
    19a8:	1f 93       	push	r17
    19aa:	cf 93       	push	r28
    19ac:	df 93       	push	r29
    19ae:	00 d0       	rcall	.+0      	; 0x19b0 <midi_input_callbacks+0x16>
    19b0:	0f 92       	push	r0
    19b2:	cd b7       	in	r28, 0x3d	; 61
    19b4:	de b7       	in	r29, 0x3e	; 62
    19b6:	6c 01       	movw	r12, r24
    19b8:	5b 01       	movw	r10, r22
    19ba:	f4 2e       	mov	r15, r20
    19bc:	e2 2e       	mov	r14, r18
    19be:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    19c0:	dc 01       	movw	r26, r24
    19c2:	95 96       	adiw	r26, 0x25	; 37
    19c4:	8c 91       	ld	r24, X
    19c6:	95 97       	sbiw	r26, 0x25	; 37
    19c8:	84 30       	cpi	r24, 0x04	; 4
    19ca:	e9 f4       	brne	.+58     	; 0x1a06 <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
    19cc:	5a 96       	adiw	r26, 0x1a	; 26
    19ce:	ed 91       	ld	r30, X+
    19d0:	fc 91       	ld	r31, X
    19d2:	5b 97       	sbiw	r26, 0x1b	; 27
    19d4:	30 97       	sbiw	r30, 0x00	; 0
    19d6:	09 f4       	brne	.+2      	; 0x19da <midi_input_callbacks+0x40>
    19d8:	ee c0       	rjmp	.+476    	; 0x1bb6 <midi_input_callbacks+0x21c>
      const uint16_t start = ((cnt - 1) / 3) * 3;
    19da:	cb 01       	movw	r24, r22
    19dc:	01 97       	sbiw	r24, 0x01	; 1
    19de:	63 e0       	ldi	r22, 0x03	; 3
    19e0:	70 e0       	ldi	r23, 0x00	; 0
    19e2:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
    19e6:	cb 01       	movw	r24, r22
    19e8:	88 0f       	add	r24, r24
    19ea:	99 1f       	adc	r25, r25
    19ec:	68 0f       	add	r22, r24
    19ee:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
    19f0:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
    19f2:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
    19f4:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
    19f6:	4a 2d       	mov	r20, r10
    19f8:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
    19fa:	c6 01       	movw	r24, r12
    19fc:	9e 01       	movw	r18, r28
    19fe:	2f 5f       	subi	r18, 0xFF	; 255
    1a00:	3f 4f       	sbci	r19, 0xFF	; 255
    1a02:	09 95       	icall
    1a04:	c8 c0       	rjmp	.+400    	; 0x1b96 <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
    1a06:	62 30       	cpi	r22, 0x02	; 2
    1a08:	71 05       	cpc	r23, r1
    1a0a:	09 f4       	brne	.+2      	; 0x1a0e <midi_input_callbacks+0x74>
    1a0c:	5f c0       	rjmp	.+190    	; 0x1acc <midi_input_callbacks+0x132>
    1a0e:	63 30       	cpi	r22, 0x03	; 3
    1a10:	71 05       	cpc	r23, r1
    1a12:	29 f0       	breq	.+10     	; 0x1a1e <midi_input_callbacks+0x84>
    1a14:	61 30       	cpi	r22, 0x01	; 1
    1a16:	71 05       	cpc	r23, r1
    1a18:	09 f0       	breq	.+2      	; 0x1a1c <midi_input_callbacks+0x82>
    1a1a:	b3 c0       	rjmp	.+358    	; 0x1b82 <midi_input_callbacks+0x1e8>
    1a1c:	99 c0       	rjmp	.+306    	; 0x1b50 <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    1a1e:	84 2f       	mov	r24, r20
    1a20:	90 e0       	ldi	r25, 0x00	; 0
    1a22:	80 7f       	andi	r24, 0xF0	; 240
    1a24:	90 70       	andi	r25, 0x00	; 0
    1a26:	80 3a       	cpi	r24, 0xA0	; 160
    1a28:	91 05       	cpc	r25, r1
    1a2a:	29 f1       	breq	.+74     	; 0x1a76 <midi_input_callbacks+0xdc>
    1a2c:	81 3a       	cpi	r24, 0xA1	; 161
    1a2e:	91 05       	cpc	r25, r1
    1a30:	3c f4       	brge	.+14     	; 0x1a40 <midi_input_callbacks+0xa6>
    1a32:	80 38       	cpi	r24, 0x80	; 128
    1a34:	91 05       	cpc	r25, r1
    1a36:	c9 f0       	breq	.+50     	; 0x1a6a <midi_input_callbacks+0xd0>
    1a38:	80 39       	cpi	r24, 0x90	; 144
    1a3a:	91 05       	cpc	r25, r1
    1a3c:	91 f5       	brne	.+100    	; 0x1aa2 <midi_input_callbacks+0x108>
    1a3e:	0f c0       	rjmp	.+30     	; 0x1a5e <midi_input_callbacks+0xc4>
    1a40:	80 3e       	cpi	r24, 0xE0	; 224
    1a42:	91 05       	cpc	r25, r1
    1a44:	f1 f0       	breq	.+60     	; 0x1a82 <midi_input_callbacks+0xe8>
    1a46:	80 3f       	cpi	r24, 0xF0	; 240
    1a48:	91 05       	cpc	r25, r1
    1a4a:	09 f1       	breq	.+66     	; 0x1a8e <midi_input_callbacks+0xf4>
    1a4c:	80 3b       	cpi	r24, 0xB0	; 176
    1a4e:	91 05       	cpc	r25, r1
    1a50:	41 f5       	brne	.+80     	; 0x1aa2 <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
    1a52:	d6 01       	movw	r26, r12
    1a54:	12 96       	adiw	r26, 0x02	; 2
    1a56:	ed 91       	ld	r30, X+
    1a58:	fc 91       	ld	r31, X
    1a5a:	13 97       	sbiw	r26, 0x03	; 3
              break;
    1a5c:	24 c0       	rjmp	.+72     	; 0x1aa6 <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
    1a5e:	d6 01       	movw	r26, r12
    1a60:	14 96       	adiw	r26, 0x04	; 4
    1a62:	ed 91       	ld	r30, X+
    1a64:	fc 91       	ld	r31, X
    1a66:	15 97       	sbiw	r26, 0x05	; 5
              break;
    1a68:	1e c0       	rjmp	.+60     	; 0x1aa6 <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
    1a6a:	d6 01       	movw	r26, r12
    1a6c:	16 96       	adiw	r26, 0x06	; 6
    1a6e:	ed 91       	ld	r30, X+
    1a70:	fc 91       	ld	r31, X
    1a72:	17 97       	sbiw	r26, 0x07	; 7
              break;
    1a74:	18 c0       	rjmp	.+48     	; 0x1aa6 <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
    1a76:	d6 01       	movw	r26, r12
    1a78:	18 96       	adiw	r26, 0x08	; 8
    1a7a:	ed 91       	ld	r30, X+
    1a7c:	fc 91       	ld	r31, X
    1a7e:	19 97       	sbiw	r26, 0x09	; 9
              break;
    1a80:	12 c0       	rjmp	.+36     	; 0x1aa6 <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
    1a82:	d6 01       	movw	r26, r12
    1a84:	1a 96       	adiw	r26, 0x0a	; 10
    1a86:	ed 91       	ld	r30, X+
    1a88:	fc 91       	ld	r31, X
    1a8a:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
    1a8c:	0c c0       	rjmp	.+24     	; 0x1aa6 <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
    1a8e:	b2 ef       	ldi	r27, 0xF2	; 242
    1a90:	4b 17       	cp	r20, r27
    1a92:	09 f0       	breq	.+2      	; 0x1a96 <midi_input_callbacks+0xfc>
    1a94:	90 c0       	rjmp	.+288    	; 0x1bb6 <midi_input_callbacks+0x21c>
                func = device->input_songposition_callback;
    1a96:	d6 01       	movw	r26, r12
    1a98:	1c 96       	adiw	r26, 0x0c	; 12
    1a9a:	ed 91       	ld	r30, X+
    1a9c:	fc 91       	ld	r31, X
    1a9e:	1d 97       	sbiw	r26, 0x0d	; 13
    1aa0:	02 c0       	rjmp	.+4      	; 0x1aa6 <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
    1aa2:	e0 e0       	ldi	r30, 0x00	; 0
    1aa4:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
    1aa6:	30 97       	sbiw	r30, 0x00	; 0
    1aa8:	09 f4       	brne	.+2      	; 0x1aac <midi_input_callbacks+0x112>
    1aaa:	85 c0       	rjmp	.+266    	; 0x1bb6 <midi_input_callbacks+0x21c>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    1aac:	b2 ef       	ldi	r27, 0xF2	; 242
    1aae:	fb 16       	cp	r15, r27
    1ab0:	31 f4       	brne	.+12     	; 0x1abe <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
    1ab2:	c6 01       	movw	r24, r12
    1ab4:	62 ef       	ldi	r22, 0xF2	; 242
    1ab6:	4e 2d       	mov	r20, r14
    1ab8:	21 2f       	mov	r18, r17
    1aba:	09 95       	icall
    1abc:	6c c0       	rjmp	.+216    	; 0x1b96 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    1abe:	6f 2d       	mov	r22, r15
    1ac0:	6f 70       	andi	r22, 0x0F	; 15
    1ac2:	c6 01       	movw	r24, r12
    1ac4:	4e 2d       	mov	r20, r14
    1ac6:	21 2f       	mov	r18, r17
    1ac8:	09 95       	icall
    1aca:	65 c0       	rjmp	.+202    	; 0x1b96 <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    1acc:	84 2f       	mov	r24, r20
    1ace:	90 e0       	ldi	r25, 0x00	; 0
    1ad0:	80 7f       	andi	r24, 0xF0	; 240
    1ad2:	90 70       	andi	r25, 0x00	; 0
    1ad4:	80 3d       	cpi	r24, 0xD0	; 208
    1ad6:	91 05       	cpc	r25, r1
    1ad8:	61 f0       	breq	.+24     	; 0x1af2 <midi_input_callbacks+0x158>
    1ada:	80 3f       	cpi	r24, 0xF0	; 240
    1adc:	91 05       	cpc	r25, r1
    1ade:	79 f0       	breq	.+30     	; 0x1afe <midi_input_callbacks+0x164>
    1ae0:	80 3c       	cpi	r24, 0xC0	; 192
    1ae2:	91 05       	cpc	r25, r1
    1ae4:	f9 f4       	brne	.+62     	; 0x1b24 <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    1ae6:	d6 01       	movw	r26, r12
    1ae8:	1e 96       	adiw	r26, 0x0e	; 14
    1aea:	ed 91       	ld	r30, X+
    1aec:	fc 91       	ld	r31, X
    1aee:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    1af0:	1b c0       	rjmp	.+54     	; 0x1b28 <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    1af2:	d6 01       	movw	r26, r12
    1af4:	50 96       	adiw	r26, 0x10	; 16
    1af6:	ed 91       	ld	r30, X+
    1af8:	fc 91       	ld	r31, X
    1afa:	51 97       	sbiw	r26, 0x11	; 17
              break;
    1afc:	15 c0       	rjmp	.+42     	; 0x1b28 <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    1afe:	b3 ef       	ldi	r27, 0xF3	; 243
    1b00:	4b 17       	cp	r20, r27
    1b02:	31 f4       	brne	.+12     	; 0x1b10 <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    1b04:	d6 01       	movw	r26, r12
    1b06:	52 96       	adiw	r26, 0x12	; 18
    1b08:	ed 91       	ld	r30, X+
    1b0a:	fc 91       	ld	r31, X
    1b0c:	53 97       	sbiw	r26, 0x13	; 19
    1b0e:	0c c0       	rjmp	.+24     	; 0x1b28 <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    1b10:	b1 ef       	ldi	r27, 0xF1	; 241
    1b12:	4b 17       	cp	r20, r27
    1b14:	09 f0       	breq	.+2      	; 0x1b18 <midi_input_callbacks+0x17e>
    1b16:	4f c0       	rjmp	.+158    	; 0x1bb6 <midi_input_callbacks+0x21c>
                func = device->input_tc_quarterframe_callback;
    1b18:	d6 01       	movw	r26, r12
    1b1a:	54 96       	adiw	r26, 0x14	; 20
    1b1c:	ed 91       	ld	r30, X+
    1b1e:	fc 91       	ld	r31, X
    1b20:	55 97       	sbiw	r26, 0x15	; 21
    1b22:	02 c0       	rjmp	.+4      	; 0x1b28 <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    1b24:	e0 e0       	ldi	r30, 0x00	; 0
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    1b28:	30 97       	sbiw	r30, 0x00	; 0
    1b2a:	09 f4       	brne	.+2      	; 0x1b2e <midi_input_callbacks+0x194>
    1b2c:	44 c0       	rjmp	.+136    	; 0x1bb6 <midi_input_callbacks+0x21c>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    1b2e:	b3 ef       	ldi	r27, 0xF3	; 243
    1b30:	fb 16       	cp	r15, r27
    1b32:	19 f0       	breq	.+6      	; 0x1b3a <midi_input_callbacks+0x1a0>
    1b34:	81 ef       	ldi	r24, 0xF1	; 241
    1b36:	f8 16       	cp	r15, r24
    1b38:	29 f4       	brne	.+10     	; 0x1b44 <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    1b3a:	c6 01       	movw	r24, r12
    1b3c:	6f 2d       	mov	r22, r15
    1b3e:	4e 2d       	mov	r20, r14
    1b40:	09 95       	icall
    1b42:	29 c0       	rjmp	.+82     	; 0x1b96 <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    1b44:	6f 2d       	mov	r22, r15
    1b46:	6f 70       	andi	r22, 0x0F	; 15
    1b48:	c6 01       	movw	r24, r12
    1b4a:	4e 2d       	mov	r20, r14
    1b4c:	09 95       	icall
    1b4e:	23 c0       	rjmp	.+70     	; 0x1b96 <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    1b50:	84 2f       	mov	r24, r20
    1b52:	0e 94 6a 0a 	call	0x14d4	; 0x14d4 <midi_is_realtime>
    1b56:	88 23       	and	r24, r24
    1b58:	31 f0       	breq	.+12     	; 0x1b66 <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    1b5a:	d6 01       	movw	r26, r12
    1b5c:	56 96       	adiw	r26, 0x16	; 22
    1b5e:	ed 91       	ld	r30, X+
    1b60:	fc 91       	ld	r31, X
    1b62:	57 97       	sbiw	r26, 0x17	; 23
    1b64:	08 c0       	rjmp	.+16     	; 0x1b76 <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    1b66:	b6 ef       	ldi	r27, 0xF6	; 246
    1b68:	fb 16       	cp	r15, r27
    1b6a:	29 f5       	brne	.+74     	; 0x1bb6 <midi_input_callbacks+0x21c>
            func = device->input_tunerequest_callback;
    1b6c:	d6 01       	movw	r26, r12
    1b6e:	58 96       	adiw	r26, 0x18	; 24
    1b70:	ed 91       	ld	r30, X+
    1b72:	fc 91       	ld	r31, X
    1b74:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    1b76:	30 97       	sbiw	r30, 0x00	; 0
    1b78:	f1 f0       	breq	.+60     	; 0x1bb6 <midi_input_callbacks+0x21c>
            func(device, byte0);
    1b7a:	c6 01       	movw	r24, r12
    1b7c:	6f 2d       	mov	r22, r15
    1b7e:	09 95       	icall
    1b80:	0a c0       	rjmp	.+20     	; 0x1b96 <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    1b82:	64 30       	cpi	r22, 0x04	; 4
    1b84:	71 05       	cpc	r23, r1
    1b86:	a8 f4       	brcc	.+42     	; 0x1bb2 <midi_input_callbacks+0x218>
    1b88:	16 c0       	rjmp	.+44     	; 0x1bb6 <midi_input_callbacks+0x21c>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    1b8a:	c6 01       	movw	r24, r12
    1b8c:	b5 01       	movw	r22, r10
    1b8e:	4f 2d       	mov	r20, r15
    1b90:	2e 2d       	mov	r18, r14
    1b92:	01 2f       	mov	r16, r17
    1b94:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    1b96:	d6 01       	movw	r26, r12
    1b98:	5e 96       	adiw	r26, 0x1e	; 30
    1b9a:	ed 91       	ld	r30, X+
    1b9c:	fc 91       	ld	r31, X
    1b9e:	5f 97       	sbiw	r26, 0x1f	; 31
    1ba0:	30 97       	sbiw	r30, 0x00	; 0
    1ba2:	89 f0       	breq	.+34     	; 0x1bc6 <midi_input_callbacks+0x22c>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    1ba4:	c6 01       	movw	r24, r12
    1ba6:	b5 01       	movw	r22, r10
    1ba8:	4f 2d       	mov	r20, r15
    1baa:	2e 2d       	mov	r18, r14
    1bac:	01 2f       	mov	r16, r17
    1bae:	09 95       	icall
    1bb0:	0a c0       	rjmp	.+20     	; 0x1bc6 <midi_input_callbacks+0x22c>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    1bb2:	aa 24       	eor	r10, r10
    1bb4:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    1bb6:	d6 01       	movw	r26, r12
    1bb8:	5c 96       	adiw	r26, 0x1c	; 28
    1bba:	ed 91       	ld	r30, X+
    1bbc:	fc 91       	ld	r31, X
    1bbe:	5d 97       	sbiw	r26, 0x1d	; 29
    1bc0:	30 97       	sbiw	r30, 0x00	; 0
    1bc2:	19 f7       	brne	.-58     	; 0x1b8a <midi_input_callbacks+0x1f0>
    1bc4:	e8 cf       	rjmp	.-48     	; 0x1b96 <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    1bc6:	0f 90       	pop	r0
    1bc8:	0f 90       	pop	r0
    1bca:	0f 90       	pop	r0
    1bcc:	df 91       	pop	r29
    1bce:	cf 91       	pop	r28
    1bd0:	1f 91       	pop	r17
    1bd2:	0f 91       	pop	r16
    1bd4:	ff 90       	pop	r15
    1bd6:	ef 90       	pop	r14
    1bd8:	df 90       	pop	r13
    1bda:	cf 90       	pop	r12
    1bdc:	bf 90       	pop	r11
    1bde:	af 90       	pop	r10
    1be0:	08 95       	ret

00001be2 <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    1be2:	ef 92       	push	r14
    1be4:	ff 92       	push	r15
    1be6:	0f 93       	push	r16
    1be8:	cf 93       	push	r28
    1bea:	df 93       	push	r29
    1bec:	7c 01       	movw	r14, r24
    1bee:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    1bf0:	86 2f       	mov	r24, r22
    1bf2:	0e 94 6a 0a 	call	0x14d4	; 0x14d4 <midi_is_realtime>
    1bf6:	88 23       	and	r24, r24
    1bf8:	91 f0       	breq	.+36     	; 0x1c1e <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    1bfa:	d7 01       	movw	r26, r14
    1bfc:	95 96       	adiw	r26, 0x25	; 37
    1bfe:	dc 91       	ld	r29, X
    1c00:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    1c02:	81 e0       	ldi	r24, 0x01	; 1
    1c04:	95 96       	adiw	r26, 0x25	; 37
    1c06:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    1c08:	c7 01       	movw	r24, r14
    1c0a:	61 e0       	ldi	r22, 0x01	; 1
    1c0c:	70 e0       	ldi	r23, 0x00	; 0
    1c0e:	4c 2f       	mov	r20, r28
    1c10:	20 e0       	ldi	r18, 0x00	; 0
    1c12:	00 e0       	ldi	r16, 0x00	; 0
    1c14:	0e 94 cd 0c 	call	0x199a	; 0x199a <midi_input_callbacks>
    device->input_state = state;
    1c18:	f7 01       	movw	r30, r14
    1c1a:	d5 a3       	lds	r29, 0x55
    1c1c:	b7 c0       	rjmp	.+366    	; 0x1d8c <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    1c1e:	8c 2f       	mov	r24, r28
    1c20:	0e 94 66 0a 	call	0x14cc	; 0x14cc <midi_is_statusbyte>
    1c24:	88 23       	and	r24, r24
    1c26:	09 f4       	brne	.+2      	; 0x1c2a <midi_process_byte+0x48>
    1c28:	73 c0       	rjmp	.+230    	; 0x1d10 <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    1c2a:	d7 01       	movw	r26, r14
    1c2c:	95 96       	adiw	r26, 0x25	; 37
    1c2e:	8c 91       	ld	r24, X
    1c30:	95 97       	sbiw	r26, 0x25	; 37
    1c32:	84 30       	cpi	r24, 0x04	; 4
    1c34:	49 f0       	breq	.+18     	; 0x1c48 <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    1c36:	92 96       	adiw	r26, 0x22	; 34
    1c38:	cc 93       	st	X, r28
    1c3a:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    1c3c:	81 e0       	ldi	r24, 0x01	; 1
    1c3e:	90 e0       	ldi	r25, 0x00	; 0
    1c40:	97 96       	adiw	r26, 0x27	; 39
    1c42:	9c 93       	st	X, r25
    1c44:	8e 93       	st	-X, r24
    1c46:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    1c48:	8c 2f       	mov	r24, r28
    1c4a:	0e 94 70 0a 	call	0x14e0	; 0x14e0 <midi_packet_length>
    1c4e:	81 30       	cpi	r24, 0x01	; 1
    1c50:	41 f0       	breq	.+16     	; 0x1c62 <midi_process_byte+0x80>
    1c52:	81 30       	cpi	r24, 0x01	; 1
    1c54:	00 f1       	brcs	.+64     	; 0x1c96 <midi_process_byte+0xb4>
    1c56:	82 30       	cpi	r24, 0x02	; 2
    1c58:	a1 f0       	breq	.+40     	; 0x1c82 <midi_process_byte+0xa0>
    1c5a:	83 30       	cpi	r24, 0x03	; 3
    1c5c:	09 f0       	breq	.+2      	; 0x1c60 <midi_process_byte+0x7e>
    1c5e:	4f c0       	rjmp	.+158    	; 0x1cfe <midi_process_byte+0x11c>
    1c60:	14 c0       	rjmp	.+40     	; 0x1c8a <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    1c62:	81 e0       	ldi	r24, 0x01	; 1
    1c64:	f7 01       	movw	r30, r14
    1c66:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    1c68:	c7 01       	movw	r24, r14
    1c6a:	61 e0       	ldi	r22, 0x01	; 1
    1c6c:	70 e0       	ldi	r23, 0x00	; 0
    1c6e:	4c 2f       	mov	r20, r28
    1c70:	20 e0       	ldi	r18, 0x00	; 0
    1c72:	00 e0       	ldi	r16, 0x00	; 0
    1c74:	0e 94 cd 0c 	call	0x199a	; 0x199a <midi_input_callbacks>
        device->input_state = IDLE;
    1c78:	d7 01       	movw	r26, r14
    1c7a:	95 96       	adiw	r26, 0x25	; 37
    1c7c:	1c 92       	st	X, r1
    1c7e:	95 97       	sbiw	r26, 0x25	; 37
        break;
    1c80:	85 c0       	rjmp	.+266    	; 0x1d8c <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    1c82:	82 e0       	ldi	r24, 0x02	; 2
    1c84:	f7 01       	movw	r30, r14
    1c86:	85 a3       	lds	r24, 0x55
        break;
    1c88:	81 c0       	rjmp	.+258    	; 0x1d8c <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    1c8a:	83 e0       	ldi	r24, 0x03	; 3
    1c8c:	d7 01       	movw	r26, r14
    1c8e:	95 96       	adiw	r26, 0x25	; 37
    1c90:	8c 93       	st	X, r24
    1c92:	95 97       	sbiw	r26, 0x25	; 37
        break;
    1c94:	7b c0       	rjmp	.+246    	; 0x1d8c <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    1c96:	c0 3f       	cpi	r28, 0xF0	; 240
    1c98:	19 f0       	breq	.+6      	; 0x1ca0 <midi_process_byte+0xbe>
    1c9a:	c7 3f       	cpi	r28, 0xF7	; 247
    1c9c:	59 f5       	brne	.+86     	; 0x1cf4 <midi_process_byte+0x112>
    1c9e:	0a c0       	rjmp	.+20     	; 0x1cb4 <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    1ca0:	84 e0       	ldi	r24, 0x04	; 4
    1ca2:	f7 01       	movw	r30, r14
    1ca4:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    1ca6:	80 ef       	ldi	r24, 0xF0	; 240
    1ca8:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    1caa:	81 e0       	ldi	r24, 0x01	; 1
    1cac:	90 e0       	ldi	r25, 0x00	; 0
    1cae:	97 a3       	lds	r25, 0x57
    1cb0:	86 a3       	lds	r24, 0x56
            break;
    1cb2:	6c c0       	rjmp	.+216    	; 0x1d8c <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    1cb4:	d7 01       	movw	r26, r14
    1cb6:	96 96       	adiw	r26, 0x26	; 38
    1cb8:	2d 91       	ld	r18, X+
    1cba:	3c 91       	ld	r19, X
    1cbc:	97 97       	sbiw	r26, 0x27	; 39
    1cbe:	c9 01       	movw	r24, r18
    1cc0:	63 e0       	ldi	r22, 0x03	; 3
    1cc2:	70 e0       	ldi	r23, 0x00	; 0
    1cc4:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
    1cc8:	f7 01       	movw	r30, r14
    1cca:	e8 0f       	add	r30, r24
    1ccc:	f9 1f       	adc	r31, r25
    1cce:	87 ef       	ldi	r24, 0xF7	; 247
    1cd0:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    1cd2:	b9 01       	movw	r22, r18
    1cd4:	6f 5f       	subi	r22, 0xFF	; 255
    1cd6:	7f 4f       	sbci	r23, 0xFF	; 255
    1cd8:	f7 01       	movw	r30, r14
    1cda:	77 a3       	lds	r23, 0x57
    1cdc:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    1cde:	c7 01       	movw	r24, r14
    1ce0:	42 a1       	lds	r20, 0x42
    1ce2:	23 a1       	lds	r18, 0x43
    1ce4:	04 a1       	lds	r16, 0x44
    1ce6:	0e 94 cd 0c 	call	0x199a	; 0x199a <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    1cea:	d7 01       	movw	r26, r14
    1cec:	95 96       	adiw	r26, 0x25	; 37
    1cee:	1c 92       	st	X, r1
    1cf0:	95 97       	sbiw	r26, 0x25	; 37
            break;
    1cf2:	4c c0       	rjmp	.+152    	; 0x1d8c <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    1cf4:	f7 01       	movw	r30, r14
    1cf6:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    1cf8:	17 a2       	lds	r17, 0x97
    1cfa:	16 a2       	lds	r17, 0x96
    1cfc:	47 c0       	rjmp	.+142    	; 0x1d8c <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    1cfe:	d7 01       	movw	r26, r14
    1d00:	95 96       	adiw	r26, 0x25	; 37
    1d02:	1c 92       	st	X, r1
    1d04:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    1d06:	97 96       	adiw	r26, 0x27	; 39
    1d08:	1c 92       	st	X, r1
    1d0a:	1e 92       	st	-X, r1
    1d0c:	96 97       	sbiw	r26, 0x26	; 38
        break;
    1d0e:	3e c0       	rjmp	.+124    	; 0x1d8c <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    1d10:	f7 01       	movw	r30, r14
    1d12:	25 a1       	lds	r18, 0x45
    1d14:	22 23       	and	r18, r18
    1d16:	d1 f1       	breq	.+116    	; 0x1d8c <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    1d18:	06 a0       	lds	r16, 0x86
    1d1a:	f7 a1       	lds	r31, 0x47
    1d1c:	e0 2d       	mov	r30, r0
    1d1e:	cf 01       	movw	r24, r30
    1d20:	63 e0       	ldi	r22, 0x03	; 3
    1d22:	70 e0       	ldi	r23, 0x00	; 0
    1d24:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
    1d28:	ac 01       	movw	r20, r24
    1d2a:	8e 0d       	add	r24, r14
    1d2c:	9f 1d       	adc	r25, r15
    1d2e:	dc 01       	movw	r26, r24
    1d30:	92 96       	adiw	r26, 0x22	; 34
    1d32:	cc 93       	st	X, r28
    1d34:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    1d36:	bf 01       	movw	r22, r30
    1d38:	6f 5f       	subi	r22, 0xFF	; 255
    1d3a:	7f 4f       	sbci	r23, 0xFF	; 255
    1d3c:	f7 01       	movw	r30, r14
    1d3e:	77 a3       	lds	r23, 0x57
    1d40:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    1d42:	41 30       	cpi	r20, 0x01	; 1
    1d44:	51 05       	cpc	r21, r1
    1d46:	91 f0       	breq	.+36     	; 0x1d6c <midi_process_byte+0x18a>
    1d48:	42 30       	cpi	r20, 0x02	; 2
    1d4a:	51 05       	cpc	r21, r1
    1d4c:	f9 f4       	brne	.+62     	; 0x1d8c <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    1d4e:	c7 01       	movw	r24, r14
    1d50:	42 a1       	lds	r20, 0x42
    1d52:	23 a1       	lds	r18, 0x43
    1d54:	04 a1       	lds	r16, 0x44
    1d56:	0e 94 cd 0c 	call	0x199a	; 0x199a <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    1d5a:	f7 01       	movw	r30, r14
    1d5c:	85 a1       	lds	r24, 0x45
    1d5e:	84 30       	cpi	r24, 0x04	; 4
    1d60:	a9 f0       	breq	.+42     	; 0x1d8c <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    1d62:	81 e0       	ldi	r24, 0x01	; 1
    1d64:	90 e0       	ldi	r25, 0x00	; 0
    1d66:	97 a3       	lds	r25, 0x57
    1d68:	86 a3       	lds	r24, 0x56
    1d6a:	10 c0       	rjmp	.+32     	; 0x1d8c <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    1d6c:	22 30       	cpi	r18, 0x02	; 2
    1d6e:	71 f4       	brne	.+28     	; 0x1d8c <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    1d70:	c7 01       	movw	r24, r14
    1d72:	42 a1       	lds	r20, 0x42
    1d74:	23 a1       	lds	r18, 0x43
    1d76:	00 e0       	ldi	r16, 0x00	; 0
    1d78:	0e 94 cd 0c 	call	0x199a	; 0x199a <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    1d7c:	f7 01       	movw	r30, r14
    1d7e:	85 a1       	lds	r24, 0x45
    1d80:	84 30       	cpi	r24, 0x04	; 4
    1d82:	21 f0       	breq	.+8      	; 0x1d8c <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    1d84:	81 e0       	ldi	r24, 0x01	; 1
    1d86:	90 e0       	ldi	r25, 0x00	; 0
    1d88:	97 a3       	lds	r25, 0x57
    1d8a:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    1d8c:	df 91       	pop	r29
    1d8e:	cf 91       	pop	r28
    1d90:	0f 91       	pop	r16
    1d92:	ff 90       	pop	r15
    1d94:	ef 90       	pop	r14
    1d96:	08 95       	ret

00001d98 <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    1d98:	cf 92       	push	r12
    1d9a:	df 92       	push	r13
    1d9c:	ef 92       	push	r14
    1d9e:	ff 92       	push	r15
    1da0:	0f 93       	push	r16
    1da2:	1f 93       	push	r17
    1da4:	cf 93       	push	r28
    1da6:	df 93       	push	r29
    1da8:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    1daa:	dc 01       	movw	r26, r24
    1dac:	90 96       	adiw	r26, 0x20	; 32
    1dae:	ed 91       	ld	r30, X+
    1db0:	fc 91       	ld	r31, X
    1db2:	91 97       	sbiw	r26, 0x21	; 33
    1db4:	30 97       	sbiw	r30, 0x00	; 0
    1db6:	09 f0       	breq	.+2      	; 0x1dba <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    1db8:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    1dba:	0f 2e       	mov	r0, r31
    1dbc:	f8 ee       	ldi	r31, 0xE8	; 232
    1dbe:	ef 2e       	mov	r14, r31
    1dc0:	ff 24       	eor	r15, r15
    1dc2:	f0 2d       	mov	r31, r0
    1dc4:	ec 0c       	add	r14, r12
    1dc6:	fd 1c       	adc	r15, r13
    1dc8:	c7 01       	movw	r24, r14
    1dca:	0e 94 21 0a 	call	0x1442	; 0x1442 <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    1dce:	c8 2f       	mov	r28, r24
    1dd0:	d0 e0       	ldi	r29, 0x00	; 0
    1dd2:	20 97       	sbiw	r28, 0x00	; 0
    1dd4:	99 f0       	breq	.+38     	; 0x1dfc <midi_device_process+0x64>
    1dd6:	00 e0       	ldi	r16, 0x00	; 0
    1dd8:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    1dda:	c7 01       	movw	r24, r14
    1ddc:	60 e0       	ldi	r22, 0x00	; 0
    1dde:	0e 94 36 0a 	call	0x146c	; 0x146c <bytequeue_get>
    1de2:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    1de4:	c6 01       	movw	r24, r12
    1de6:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    1dea:	c7 01       	movw	r24, r14
    1dec:	61 e0       	ldi	r22, 0x01	; 1
    1dee:	0e 94 47 0a 	call	0x148e	; 0x148e <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    1df2:	0f 5f       	subi	r16, 0xFF	; 255
    1df4:	1f 4f       	sbci	r17, 0xFF	; 255
    1df6:	0c 17       	cp	r16, r28
    1df8:	1d 07       	cpc	r17, r29
    1dfa:	78 f3       	brcs	.-34     	; 0x1dda <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    1dfc:	df 91       	pop	r29
    1dfe:	cf 91       	pop	r28
    1e00:	1f 91       	pop	r17
    1e02:	0f 91       	pop	r16
    1e04:	ff 90       	pop	r15
    1e06:	ef 90       	pop	r14
    1e08:	df 90       	pop	r13
    1e0a:	cf 90       	pop	r12
    1e0c:	08 95       	ret

00001e0e <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    1e0e:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    1e10:	67 e0       	ldi	r22, 0x07	; 7
    1e12:	70 e0       	ldi	r23, 0x00	; 0
    1e14:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
    1e18:	48 2f       	mov	r20, r24
   if (remainder)
    1e1a:	88 23       	and	r24, r24
    1e1c:	81 f0       	breq	.+32     	; 0x1e3e <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    1e1e:	c9 01       	movw	r24, r18
    1e20:	67 e0       	ldi	r22, 0x07	; 7
    1e22:	70 e0       	ldi	r23, 0x00	; 0
    1e24:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
    1e28:	cb 01       	movw	r24, r22
    1e2a:	88 0f       	add	r24, r24
    1e2c:	99 1f       	adc	r25, r25
    1e2e:	88 0f       	add	r24, r24
    1e30:	99 1f       	adc	r25, r25
    1e32:	88 0f       	add	r24, r24
    1e34:	99 1f       	adc	r25, r25
    1e36:	01 96       	adiw	r24, 0x01	; 1
    1e38:	84 0f       	add	r24, r20
    1e3a:	91 1d       	adc	r25, r1
    1e3c:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    1e3e:	c9 01       	movw	r24, r18
    1e40:	67 e0       	ldi	r22, 0x07	; 7
    1e42:	70 e0       	ldi	r23, 0x00	; 0
    1e44:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
    1e48:	cb 01       	movw	r24, r22
    1e4a:	88 0f       	add	r24, r24
    1e4c:	99 1f       	adc	r25, r25
    1e4e:	88 0f       	add	r24, r24
    1e50:	99 1f       	adc	r25, r25
    1e52:	88 0f       	add	r24, r24
    1e54:	99 1f       	adc	r25, r25
}
    1e56:	08 95       	ret

00001e58 <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    1e58:	48 2f       	mov	r20, r24
    1e5a:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    1e5c:	a1 f0       	breq	.+40     	; 0x1e86 <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    1e5e:	9c 01       	movw	r18, r24
    1e60:	36 95       	lsr	r19
    1e62:	27 95       	ror	r18
    1e64:	36 95       	lsr	r19
    1e66:	27 95       	ror	r18
    1e68:	36 95       	lsr	r19
    1e6a:	27 95       	ror	r18
    1e6c:	c9 01       	movw	r24, r18
    1e6e:	88 0f       	add	r24, r24
    1e70:	99 1f       	adc	r25, r25
    1e72:	88 0f       	add	r24, r24
    1e74:	99 1f       	adc	r25, r25
    1e76:	88 0f       	add	r24, r24
    1e78:	99 1f       	adc	r25, r25
    1e7a:	82 1b       	sub	r24, r18
    1e7c:	93 0b       	sbc	r25, r19
    1e7e:	01 97       	sbiw	r24, 0x01	; 1
    1e80:	84 0f       	add	r24, r20
    1e82:	91 1d       	adc	r25, r1
    1e84:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    1e86:	9c 01       	movw	r18, r24
    1e88:	36 95       	lsr	r19
    1e8a:	27 95       	ror	r18
    1e8c:	36 95       	lsr	r19
    1e8e:	27 95       	ror	r18
    1e90:	36 95       	lsr	r19
    1e92:	27 95       	ror	r18
    1e94:	c9 01       	movw	r24, r18
    1e96:	88 0f       	add	r24, r24
    1e98:	99 1f       	adc	r25, r25
    1e9a:	88 0f       	add	r24, r24
    1e9c:	99 1f       	adc	r25, r25
    1e9e:	88 0f       	add	r24, r24
    1ea0:	99 1f       	adc	r25, r25
    1ea2:	82 1b       	sub	r24, r18
    1ea4:	93 0b       	sbc	r25, r19
}
    1ea6:	08 95       	ret

00001ea8 <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1ea8:	2f 92       	push	r2
    1eaa:	3f 92       	push	r3
    1eac:	4f 92       	push	r4
    1eae:	5f 92       	push	r5
    1eb0:	6f 92       	push	r6
    1eb2:	7f 92       	push	r7
    1eb4:	8f 92       	push	r8
    1eb6:	9f 92       	push	r9
    1eb8:	af 92       	push	r10
    1eba:	bf 92       	push	r11
    1ebc:	cf 92       	push	r12
    1ebe:	df 92       	push	r13
    1ec0:	ef 92       	push	r14
    1ec2:	ff 92       	push	r15
    1ec4:	0f 93       	push	r16
    1ec6:	1f 93       	push	r17
    1ec8:	cf 93       	push	r28
    1eca:	df 93       	push	r29
    1ecc:	00 d0       	rcall	.+0      	; 0x1ece <sysex_encode+0x26>
    1ece:	00 d0       	rcall	.+0      	; 0x1ed0 <sysex_encode+0x28>
    1ed0:	00 d0       	rcall	.+0      	; 0x1ed2 <sysex_encode+0x2a>
    1ed2:	cd b7       	in	r28, 0x3d	; 61
    1ed4:	de b7       	in	r29, 0x3e	; 62
    1ed6:	1c 01       	movw	r2, r24
    1ed8:	7a 83       	std	Y+2, r23	; 0x02
    1eda:	69 83       	std	Y+1, r22	; 0x01
    1edc:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    1ede:	ca 01       	movw	r24, r20
    1ee0:	67 e0       	ldi	r22, 0x07	; 7
    1ee2:	70 e0       	ldi	r23, 0x00	; 0
    1ee4:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
    1ee8:	2b 01       	movw	r4, r22
    1eea:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    1eec:	61 15       	cp	r22, r1
    1eee:	71 05       	cpc	r23, r1
    1ef0:	b1 f1       	breq	.+108    	; 0x1f5e <sysex_encode+0xb6>
    1ef2:	81 01       	movw	r16, r2
    1ef4:	e9 80       	ldd	r14, Y+1	; 0x01
    1ef6:	fa 80       	ldd	r15, Y+2	; 0x02
    1ef8:	cc 24       	eor	r12, r12
    1efa:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1efc:	88 24       	eor	r8, r8
    1efe:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1f00:	1e 83       	std	Y+6, r17	; 0x06
    1f02:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    1f04:	f8 01       	movw	r30, r16
    1f06:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1f08:	fc 82       	std	Y+4, r15	; 0x04
    1f0a:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1f0c:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    1f0e:	ab 81       	ldd	r26, Y+3	; 0x03
    1f10:	bc 81       	ldd	r27, Y+4	; 0x04
    1f12:	2d 91       	ld	r18, X+
    1f14:	bc 83       	std	Y+4, r27	; 0x04
    1f16:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1f18:	4f 5f       	subi	r20, 0xFF	; 255
    1f1a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f1c:	82 2f       	mov	r24, r18
    1f1e:	90 e0       	ldi	r25, 0x00	; 0
    1f20:	80 78       	andi	r24, 0x80	; 128
    1f22:	90 70       	andi	r25, 0x00	; 0
    1f24:	bc 01       	movw	r22, r24
    1f26:	04 2e       	mov	r0, r20
    1f28:	02 c0       	rjmp	.+4      	; 0x1f2e <sysex_encode+0x86>
    1f2a:	75 95       	asr	r23
    1f2c:	67 95       	ror	r22
    1f2e:	0a 94       	dec	r0
    1f30:	e2 f7       	brpl	.-8      	; 0x1f2a <sysex_encode+0x82>
    1f32:	ad 81       	ldd	r26, Y+5	; 0x05
    1f34:	be 81       	ldd	r27, Y+6	; 0x06
    1f36:	8c 91       	ld	r24, X
    1f38:	86 2b       	or	r24, r22
    1f3a:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1f3c:	2f 77       	andi	r18, 0x7F	; 127
    1f3e:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    1f40:	47 30       	cpi	r20, 0x07	; 7
    1f42:	51 05       	cpc	r21, r1
    1f44:	21 f7       	brne	.-56     	; 0x1f0e <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    1f46:	08 94       	sec
    1f48:	c1 1c       	adc	r12, r1
    1f4a:	d1 1c       	adc	r13, r1
    1f4c:	08 5f       	subi	r16, 0xF8	; 248
    1f4e:	1f 4f       	sbci	r17, 0xFF	; 255
    1f50:	e7 e0       	ldi	r30, 0x07	; 7
    1f52:	f0 e0       	ldi	r31, 0x00	; 0
    1f54:	ee 0e       	add	r14, r30
    1f56:	ff 1e       	adc	r15, r31
    1f58:	ca 14       	cp	r12, r10
    1f5a:	db 04       	cpc	r13, r11
    1f5c:	89 f6       	brne	.-94     	; 0x1f00 <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    1f5e:	c3 01       	movw	r24, r6
    1f60:	67 e0       	ldi	r22, 0x07	; 7
    1f62:	70 e0       	ldi	r23, 0x00	; 0
    1f64:	0e 94 a6 10 	call	0x214c	; 0x214c <__udivmodhi4>
   if (remainder) {
    1f68:	88 23       	and	r24, r24
    1f6a:	d9 f1       	breq	.+118    	; 0x1fe2 <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    1f6c:	82 01       	movw	r16, r4
    1f6e:	00 0f       	add	r16, r16
    1f70:	11 1f       	adc	r17, r17
    1f72:	00 0f       	add	r16, r16
    1f74:	11 1f       	adc	r17, r17
    1f76:	00 0f       	add	r16, r16
    1f78:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    1f7a:	78 01       	movw	r14, r16
    1f7c:	e4 18       	sub	r14, r4
    1f7e:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    1f80:	d1 01       	movw	r26, r2
    1f82:	a0 0f       	add	r26, r16
    1f84:	b1 1f       	adc	r27, r17
    1f86:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    1f88:	68 2f       	mov	r22, r24
    1f8a:	70 e0       	ldi	r23, 0x00	; 0
    1f8c:	61 15       	cp	r22, r1
    1f8e:	71 05       	cpc	r23, r1
    1f90:	19 f1       	breq	.+70     	; 0x1fd8 <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    1f92:	e9 81       	ldd	r30, Y+1	; 0x01
    1f94:	fa 81       	ldd	r31, Y+2	; 0x02
    1f96:	ee 0e       	add	r14, r30
    1f98:	ff 1e       	adc	r15, r31
    1f9a:	c8 01       	movw	r24, r16
    1f9c:	01 96       	adiw	r24, 0x01	; 1
    1f9e:	28 0e       	add	r2, r24
    1fa0:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    1fa2:	20 e0       	ldi	r18, 0x00	; 0
    1fa4:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    1fa6:	f7 01       	movw	r30, r14
    1fa8:	41 91       	ld	r20, Z+
    1faa:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    1fac:	2f 5f       	subi	r18, 0xFF	; 255
    1fae:	3f 4f       	sbci	r19, 0xFF	; 255
    1fb0:	84 2f       	mov	r24, r20
    1fb2:	90 e0       	ldi	r25, 0x00	; 0
    1fb4:	80 78       	andi	r24, 0x80	; 128
    1fb6:	90 70       	andi	r25, 0x00	; 0
    1fb8:	02 2e       	mov	r0, r18
    1fba:	02 c0       	rjmp	.+4      	; 0x1fc0 <sysex_encode+0x118>
    1fbc:	95 95       	asr	r25
    1fbe:	87 95       	ror	r24
    1fc0:	0a 94       	dec	r0
    1fc2:	e2 f7       	brpl	.-8      	; 0x1fbc <sysex_encode+0x114>
    1fc4:	9c 91       	ld	r25, X
    1fc6:	89 2b       	or	r24, r25
    1fc8:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    1fca:	4f 77       	andi	r20, 0x7F	; 127
    1fcc:	f1 01       	movw	r30, r2
    1fce:	41 93       	st	Z+, r20
    1fd0:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    1fd2:	26 17       	cp	r18, r22
    1fd4:	37 07       	cpc	r19, r23
    1fd6:	38 f3       	brcs	.-50     	; 0x1fa6 <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    1fd8:	c8 01       	movw	r24, r16
    1fda:	01 96       	adiw	r24, 0x01	; 1
    1fdc:	86 0f       	add	r24, r22
    1fde:	97 1f       	adc	r25, r23
    1fe0:	07 c0       	rjmp	.+14     	; 0x1ff0 <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    1fe2:	c2 01       	movw	r24, r4
    1fe4:	88 0f       	add	r24, r24
    1fe6:	99 1f       	adc	r25, r25
    1fe8:	88 0f       	add	r24, r24
    1fea:	99 1f       	adc	r25, r25
    1fec:	88 0f       	add	r24, r24
    1fee:	99 1f       	adc	r25, r25
   }
}
    1ff0:	26 96       	adiw	r28, 0x06	; 6
    1ff2:	0f b6       	in	r0, 0x3f	; 63
    1ff4:	f8 94       	cli
    1ff6:	de bf       	out	0x3e, r29	; 62
    1ff8:	0f be       	out	0x3f, r0	; 63
    1ffa:	cd bf       	out	0x3d, r28	; 61
    1ffc:	df 91       	pop	r29
    1ffe:	cf 91       	pop	r28
    2000:	1f 91       	pop	r17
    2002:	0f 91       	pop	r16
    2004:	ff 90       	pop	r15
    2006:	ef 90       	pop	r14
    2008:	df 90       	pop	r13
    200a:	cf 90       	pop	r12
    200c:	bf 90       	pop	r11
    200e:	af 90       	pop	r10
    2010:	9f 90       	pop	r9
    2012:	8f 90       	pop	r8
    2014:	7f 90       	pop	r7
    2016:	6f 90       	pop	r6
    2018:	5f 90       	pop	r5
    201a:	4f 90       	pop	r4
    201c:	3f 90       	pop	r3
    201e:	2f 90       	pop	r2
    2020:	08 95       	ret

00002022 <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    2022:	6f 92       	push	r6
    2024:	7f 92       	push	r7
    2026:	8f 92       	push	r8
    2028:	9f 92       	push	r9
    202a:	af 92       	push	r10
    202c:	bf 92       	push	r11
    202e:	cf 92       	push	r12
    2030:	df 92       	push	r13
    2032:	ef 92       	push	r14
    2034:	ff 92       	push	r15
    2036:	0f 93       	push	r16
    2038:	1f 93       	push	r17
    203a:	cf 93       	push	r28
    203c:	df 93       	push	r29
    203e:	3c 01       	movw	r6, r24
    2040:	4b 01       	movw	r8, r22
    2042:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    2044:	42 30       	cpi	r20, 0x02	; 2
    2046:	51 05       	cpc	r21, r1
    2048:	08 f4       	brcc	.+2      	; 0x204c <sysex_decode+0x2a>
    204a:	6f c0       	rjmp	.+222    	; 0x212a <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    204c:	7a 01       	movw	r14, r20
    204e:	f6 94       	lsr	r15
    2050:	e7 94       	ror	r14
    2052:	f6 94       	lsr	r15
    2054:	e7 94       	ror	r14
    2056:	f6 94       	lsr	r15
    2058:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    205a:	e1 14       	cp	r14, r1
    205c:	f1 04       	cpc	r15, r1
    205e:	29 f1       	breq	.+74     	; 0x20aa <sysex_decode+0x88>
    2060:	eb 01       	movw	r28, r22
    2062:	b3 01       	movw	r22, r6
    2064:	00 e0       	ldi	r16, 0x00	; 0
    2066:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    2068:	cc 24       	eor	r12, r12
    206a:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    206c:	de 01       	movw	r26, r28
    206e:	11 96       	adiw	r26, 0x01	; 1
    2070:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    2072:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    2074:	2d 91       	ld	r18, X+
    2076:	2f 77       	andi	r18, 0x7F	; 127
    2078:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    207a:	4f 5f       	subi	r20, 0xFF	; 255
    207c:	5f 4f       	sbci	r21, 0xFF	; 255
    207e:	88 81       	ld	r24, Y
    2080:	90 e0       	ldi	r25, 0x00	; 0
    2082:	04 2e       	mov	r0, r20
    2084:	02 c0       	rjmp	.+4      	; 0x208a <sysex_decode+0x68>
    2086:	88 0f       	add	r24, r24
    2088:	99 1f       	adc	r25, r25
    208a:	0a 94       	dec	r0
    208c:	e2 f7       	brpl	.-8      	; 0x2086 <sysex_decode+0x64>
    208e:	80 78       	andi	r24, 0x80	; 128
    2090:	28 2b       	or	r18, r24
    2092:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    2094:	47 30       	cpi	r20, 0x07	; 7
    2096:	51 05       	cpc	r21, r1
    2098:	69 f7       	brne	.-38     	; 0x2074 <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    209a:	0f 5f       	subi	r16, 0xFF	; 255
    209c:	1f 4f       	sbci	r17, 0xFF	; 255
    209e:	28 96       	adiw	r28, 0x08	; 8
    20a0:	69 5f       	subi	r22, 0xF9	; 249
    20a2:	7f 4f       	sbci	r23, 0xFF	; 255
    20a4:	0e 15       	cp	r16, r14
    20a6:	1f 05       	cpc	r17, r15
    20a8:	09 f7       	brne	.-62     	; 0x206c <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    20aa:	5a 2d       	mov	r21, r10
    20ac:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    20ae:	99 f1       	breq	.+102    	; 0x2116 <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    20b0:	e7 01       	movw	r28, r14
    20b2:	cc 0f       	add	r28, r28
    20b4:	dd 1f       	adc	r29, r29
    20b6:	cc 0f       	add	r28, r28
    20b8:	dd 1f       	adc	r29, r29
    20ba:	cc 0f       	add	r28, r28
    20bc:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    20be:	8e 01       	movw	r16, r28
    20c0:	0e 19       	sub	r16, r14
    20c2:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    20c4:	65 2f       	mov	r22, r21
    20c6:	70 e0       	ldi	r23, 0x00	; 0
    20c8:	61 50       	subi	r22, 0x01	; 1
    20ca:	70 40       	sbci	r23, 0x00	; 0
    20cc:	f9 f0       	breq	.+62     	; 0x210c <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    20ce:	ce 01       	movw	r24, r28
    20d0:	01 96       	adiw	r24, 0x01	; 1
    20d2:	d4 01       	movw	r26, r8
    20d4:	a8 0f       	add	r26, r24
    20d6:	b9 1f       	adc	r27, r25
    20d8:	f3 01       	movw	r30, r6
    20da:	e0 0f       	add	r30, r16
    20dc:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    20de:	20 e0       	ldi	r18, 0x00	; 0
    20e0:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    20e2:	c8 0d       	add	r28, r8
    20e4:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    20e6:	4d 91       	ld	r20, X+
    20e8:	4f 77       	andi	r20, 0x7F	; 127
    20ea:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    20ec:	2f 5f       	subi	r18, 0xFF	; 255
    20ee:	3f 4f       	sbci	r19, 0xFF	; 255
    20f0:	88 81       	ld	r24, Y
    20f2:	90 e0       	ldi	r25, 0x00	; 0
    20f4:	02 2e       	mov	r0, r18
    20f6:	02 c0       	rjmp	.+4      	; 0x20fc <sysex_decode+0xda>
    20f8:	88 0f       	add	r24, r24
    20fa:	99 1f       	adc	r25, r25
    20fc:	0a 94       	dec	r0
    20fe:	e2 f7       	brpl	.-8      	; 0x20f8 <sysex_decode+0xd6>
    2100:	80 78       	andi	r24, 0x80	; 128
    2102:	48 2b       	or	r20, r24
    2104:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    2106:	26 17       	cp	r18, r22
    2108:	37 07       	cpc	r19, r23
    210a:	68 f3       	brcs	.-38     	; 0x20e6 <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    210c:	c8 01       	movw	r24, r16
    210e:	01 97       	sbiw	r24, 0x01	; 1
    2110:	85 0f       	add	r24, r21
    2112:	91 1d       	adc	r25, r1
    2114:	0c c0       	rjmp	.+24     	; 0x212e <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    2116:	c7 01       	movw	r24, r14
    2118:	88 0f       	add	r24, r24
    211a:	99 1f       	adc	r25, r25
    211c:	88 0f       	add	r24, r24
    211e:	99 1f       	adc	r25, r25
    2120:	88 0f       	add	r24, r24
    2122:	99 1f       	adc	r25, r25
    2124:	8e 19       	sub	r24, r14
    2126:	9f 09       	sbc	r25, r15
    2128:	02 c0       	rjmp	.+4      	; 0x212e <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    212a:	80 e0       	ldi	r24, 0x00	; 0
    212c:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    212e:	df 91       	pop	r29
    2130:	cf 91       	pop	r28
    2132:	1f 91       	pop	r17
    2134:	0f 91       	pop	r16
    2136:	ff 90       	pop	r15
    2138:	ef 90       	pop	r14
    213a:	df 90       	pop	r13
    213c:	cf 90       	pop	r12
    213e:	bf 90       	pop	r11
    2140:	af 90       	pop	r10
    2142:	9f 90       	pop	r9
    2144:	8f 90       	pop	r8
    2146:	7f 90       	pop	r7
    2148:	6f 90       	pop	r6
    214a:	08 95       	ret

0000214c <__udivmodhi4>:
    214c:	aa 1b       	sub	r26, r26
    214e:	bb 1b       	sub	r27, r27
    2150:	51 e1       	ldi	r21, 0x11	; 17
    2152:	07 c0       	rjmp	.+14     	; 0x2162 <__udivmodhi4_ep>

00002154 <__udivmodhi4_loop>:
    2154:	aa 1f       	adc	r26, r26
    2156:	bb 1f       	adc	r27, r27
    2158:	a6 17       	cp	r26, r22
    215a:	b7 07       	cpc	r27, r23
    215c:	10 f0       	brcs	.+4      	; 0x2162 <__udivmodhi4_ep>
    215e:	a6 1b       	sub	r26, r22
    2160:	b7 0b       	sbc	r27, r23

00002162 <__udivmodhi4_ep>:
    2162:	88 1f       	adc	r24, r24
    2164:	99 1f       	adc	r25, r25
    2166:	5a 95       	dec	r21
    2168:	a9 f7       	brne	.-22     	; 0x2154 <__udivmodhi4_loop>
    216a:	80 95       	com	r24
    216c:	90 95       	com	r25
    216e:	bc 01       	movw	r22, r24
    2170:	cd 01       	movw	r24, r26
    2172:	08 95       	ret

00002174 <__divmodhi4>:
    2174:	97 fb       	bst	r25, 7
    2176:	09 2e       	mov	r0, r25
    2178:	07 26       	eor	r0, r23
    217a:	0a d0       	rcall	.+20     	; 0x2190 <__divmodhi4_neg1>
    217c:	77 fd       	sbrc	r23, 7
    217e:	04 d0       	rcall	.+8      	; 0x2188 <__divmodhi4_neg2>
    2180:	e5 df       	rcall	.-54     	; 0x214c <__udivmodhi4>
    2182:	06 d0       	rcall	.+12     	; 0x2190 <__divmodhi4_neg1>
    2184:	00 20       	and	r0, r0
    2186:	1a f4       	brpl	.+6      	; 0x218e <__divmodhi4_exit>

00002188 <__divmodhi4_neg2>:
    2188:	70 95       	com	r23
    218a:	61 95       	neg	r22
    218c:	7f 4f       	sbci	r23, 0xFF	; 255

0000218e <__divmodhi4_exit>:
    218e:	08 95       	ret

00002190 <__divmodhi4_neg1>:
    2190:	f6 f7       	brtc	.-4      	; 0x218e <__divmodhi4_exit>
    2192:	90 95       	com	r25
    2194:	81 95       	neg	r24
    2196:	9f 4f       	sbci	r25, 0xFF	; 255
    2198:	08 95       	ret

0000219a <memcpy>:
    219a:	fb 01       	movw	r30, r22
    219c:	dc 01       	movw	r26, r24
    219e:	02 c0       	rjmp	.+4      	; 0x21a4 <memcpy+0xa>
    21a0:	01 90       	ld	r0, Z+
    21a2:	0d 92       	st	X+, r0
    21a4:	41 50       	subi	r20, 0x01	; 1
    21a6:	50 40       	sbci	r21, 0x00	; 0
    21a8:	d8 f7       	brcc	.-10     	; 0x21a0 <memcpy+0x6>
    21aa:	08 95       	ret

000021ac <_exit>:
    21ac:	f8 94       	cli

000021ae <__stop_program>:
    21ae:	ff cf       	rjmp	.-2      	; 0x21ae <__stop_program>
