
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 10.1.03 EDK_K_SP3.6
* DO NOT EDIT.
*
* Copyright (c) 2005 Xilinx, Inc.  All rights reserved. 
* 
* Description: Driver parameters
*
*******************************************************************/


/******************************************************************/


/* Definitions for peripheral XPS_HW_THREAD_BRAM_CNTLR */
#define XPAR_XPS_HW_THREAD_BRAM_CNTLR_BASEADDR 0xB0000000
#define XPAR_XPS_HW_THREAD_BRAM_CNTLR_HIGHADDR 0xB0001FFF


/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR2_SDRAM */
#define XPAR_DDR2_SDRAM_DEVICE_ID 0
#define XPAR_DDR2_SDRAM_MPMC_BASEADDR 0xA0000000
#define XPAR_DDR2_SDRAM_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR2_SDRAM_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR2_SDRAM_USE_STATIC_PHY 0
#define XPAR_DDR2_SDRAM_PM_ENABLE 0
#define XPAR_DDR2_SDRAM_NUM_PORTS 8


/******************************************************************/


/* Definitions for peripheral DDR2_SDRAM */
#define XPAR_DDR2_SDRAM_MPMC_BASEADDR 0xA0000000
#define XPAR_DDR2_SDRAM_MPMC_HIGHADDR 0xAFFFFFFF


/******************************************************************/


/* Canonical definitions for peripheral DDR2_SDRAM */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR2_SDRAM_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0xA0000000
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 8


/******************************************************************/


/* Definitions for peripheral THREAD_MANAGER */
#define XPAR_THREAD_MANAGER_BASEADDR 0x11000000
#define XPAR_THREAD_MANAGER_HIGHADDR 0x1103FFFF


/* Definitions for peripheral SCHEDULER */
#define XPAR_SCHEDULER_BASEADDR 0x12000000
#define XPAR_SCHEDULER_HIGHADDR 0x12FFFFFF


/* Definitions for peripheral SYNCH_MANAGER */
#define XPAR_SYNCH_MANAGER_BASEADDR 0x13000000
#define XPAR_SYNCH_MANAGER_HIGHADDR 0x13FFFFFF


/* Definitions for peripheral COND_VARS */
#define XPAR_COND_VARS_BASEADDR 0x11100000
#define XPAR_COND_VARS_HIGHADDR 0x1117FFFF


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral XPS_TIMER_0 */
#define XPAR_XPS_TIMER_0_DEVICE_ID 0
#define XPAR_XPS_TIMER_0_BASEADDR 0x20400000
#define XPAR_XPS_TIMER_0_HIGHADDR 0x204000FF


/******************************************************************/


/* Canonical definitions for peripheral XPS_TIMER_0 */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_XPS_TIMER_0_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x20400000
#define XPAR_TMRCTR_0_HIGHADDR 0x204000FF


/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 125000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_2 */
#define XPAR_MICROBLAZE_2_SCO 0
#define XPAR_MICROBLAZE_2_DATA_SIZE 32
#define XPAR_MICROBLAZE_2_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_2_AREA_OPTIMIZED 1
#define XPAR_MICROBLAZE_2_INTERCONNECT 1
#define XPAR_MICROBLAZE_2_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_2_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_2_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_2_DPLB_P2P 0
#define XPAR_MICROBLAZE_2_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_2_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_2_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_2_IPLB_P2P 0
#define XPAR_MICROBLAZE_2_D_PLB 1
#define XPAR_MICROBLAZE_2_D_OPB 0
#define XPAR_MICROBLAZE_2_D_LMB 1
#define XPAR_MICROBLAZE_2_I_PLB 1
#define XPAR_MICROBLAZE_2_I_OPB 0
#define XPAR_MICROBLAZE_2_I_LMB 1
#define XPAR_MICROBLAZE_2_USE_MSR_INSTR 0
#define XPAR_MICROBLAZE_2_USE_PCMP_INSTR 0
#define XPAR_MICROBLAZE_2_USE_BARREL 0
#define XPAR_MICROBLAZE_2_USE_DIV 1
#define XPAR_MICROBLAZE_2_USE_HW_MUL 1
#define XPAR_MICROBLAZE_2_USE_FPU 1
#define XPAR_MICROBLAZE_2_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_2_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_2_IOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_2_DOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_2_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_2_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_2_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_2_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_2_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_2_PVR 2
#define XPAR_MICROBLAZE_2_PVR_USER1 0x00
#define XPAR_MICROBLAZE_2_PVR_USER2 0xB0000200
#define XPAR_MICROBLAZE_2_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_2_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_2_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_2_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_2_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_2_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_2_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_2_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_2_FSL_LINKS 0
#define XPAR_MICROBLAZE_2_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_2_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_2_ICACHE_BASEADDR 0xA0000000
#define XPAR_MICROBLAZE_2_ICACHE_HIGHADDR 0xAFFFFFFF
#define XPAR_MICROBLAZE_2_USE_ICACHE 1
#define XPAR_MICROBLAZE_2_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_2_ADDR_TAG_BITS 15
#define XPAR_MICROBLAZE_2_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_2_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_2_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_2_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_2_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_2_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_2_USE_DCACHE 0
#define XPAR_MICROBLAZE_2_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_2_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_2_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_2_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_2_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_2_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_2_USE_MMU 0
#define XPAR_MICROBLAZE_2_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_2_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_2_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_2_MMU_ZONES 16
#define XPAR_MICROBLAZE_2_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_2_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_2_USE_EXT_NM_BRK 1

/******************************************************************/

#define XPAR_CPU_ID 3
#define XPAR_MICROBLAZE_ID 3
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 1
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_DPLB_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_OPB 0
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_OPB 0
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 0
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 0
#define XPAR_MICROBLAZE_USE_BARREL 0
#define XPAR_MICROBLAZE_USE_DIV 1
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 1
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_IOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_PVR 2
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0xB0000200
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0xA0000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0xAFFFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 15
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 1
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 0
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_HW_VER "7.10.d"

/******************************************************************/

