
------------------------------------------------------------------------------
--                             Design Analysis                              --
------------------------------------------------------------------------------
Analyze pcore opb_software_iic ...


------------------------------------------------------------------------------
--                             File Generation                              --
------------------------------------------------------------------------------
Creating VHDL source directory ...
Generating top level VHDL template ...
Generating user logic VHDL template ...
VHDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut
4.vhd in Library proc_common_v2_00_a.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_b
it.vhd in Library proc_common_v2_00_a.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit
.vhd in Library proc_common_v2_00_a.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.v
hd in Library proc_common_v2_00_a.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_count
er.vhd in Library proc_common_v2_00_a.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_count
er_top.vhd in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_t
op.vhd in Library proc_common_v2_00_a.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd
in Library proc_common_v2_00_a.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd
in Library wrpfifo_v1_01_b.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_
pkg.vhd in Library proc_common_v2_00_a.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.
vhd in Library proc_common_v2_00_a.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.
vhd in Library wrpfifo_v1_01_b.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.
vhd in Library wrpfifo_v1_01_b.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_sel
ect.vhd in Library proc_common_v2_00_a.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.v
hd in Library proc_common_v2_00_a.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.
vhd in Library rdpfifo_v1_01_b.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.
vhd in Library rdpfifo_v1_01_b.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd
in Library proc_common_v2_00_a.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/srl_fifo3.vhd
in Library opb_ipif_v3_01_a.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd
in Library proc_common_v2_00_a.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_flex_addr_c
ntr.vhd in Library opb_ipif_v3_01_a.
Entity <opb_flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_
cntr_ai.vhd in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd
in Library proc_common_v2_00_a.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_be_gen.vhd
in Library opb_ipif_v3_01_a.
Entity <opb_be_gen> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr.
vhd in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr_
reg.vhd in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr_reg> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/write_buffer.vh
d in Library opb_ipif_v3_01_a.
Entity <write_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd
in Library proc_common_v2_00_a.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.v
hd in Library proc_common_v2_00_a.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/reset_mir.vhd
in Library opb_ipif_v3_01_a.
Entity <reset_mir> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/interrupt_control_v1_00_a/hdl/vhdl/interr
upt_control.vhd in Library interrupt_control_v1_00_a.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd
in Library rdpfifo_v1_01_b.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd
in Library wrpfifo_v1_01_b.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd
in Library proc_common_v2_00_a.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd in
Library opb_ipif_v3_01_a.
Entity <opb_bam> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd in
Library opb_ipif_v3_01_a.
Entity <opb_ipif> (Architecture <imp>) compiled.
Compiling vhdl file
D:/BEE2/Test_suite/BEE2/Test_bench/Ctrlfpga/pcores/MyProcessorIPLib/pcores/opb_s
oftware_iic_v1_00_a/data/../hdl/vhdl/user_logic.vhd in Library
opb_software_iic_v1_00_a.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
D:/BEE2/Test_suite/BEE2/Test_bench/Ctrlfpga/pcores/MyProcessorIPLib/pcores/opb_s
oftware_iic_v1_00_a/data/../hdl/vhdl/opb_software_iic.vhd in Library
opb_software_iic_v1_00_a.
Entity <opb_software_iic> (Architecture <IMP>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter
.vhd in Library proc_common_v2_00_a.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.v
hd in Library proc_common_v2_00_a.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg
.vhd in Library proc_common_v2_00_a.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd
in Library proc_common_v2_00_a.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vh
d in Library proc_common_v2_00_a.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file
C:/EDK//hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd
in Library proc_common_v2_00_a.
Entity <or_gate> (Architecture <imp>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
No ProjNavigator support files will be generated at this time ...
No XST synthesis support files will be generated at this time ...
No BFM simulation files will be generated at this time ...
No software driver files will be generated at this time ...

------------------------------------------------------------------------------
--                               Final Report                               --
------------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard!

Peripheral summary

  top name       : opb_software_iic
  version        : 1.00.a
  type           : OPB slave
  features       : slave attachement
                   user s/w registers

Address Block Summary

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF

File Summary

  - HDL source -
D:\BEE2\Test_suite\BEE2\Test_bench\Ctrlfpga\pcores\MyProcessorIPLib/pcores/opb_s
oftware_iic_v1_00_a/hdl/vhdl
  top level      : opb_software_iic.vhd
  user logic     : user_logic.vhd

  - XPS interface -
D:\BEE2\Test_suite\BEE2\Test_bench\Ctrlfpga\pcores\MyProcessorIPLib/pcores/opb_s
oftware_iic_v1_00_a/data
  mpd            : opb_software_iic_v2_1_0.mpd
  pao            : opb_software_iic_v2_1_0.pao

  - Misc file -
D:\BEE2\Test_suite\BEE2\Test_bench\Ctrlfpga\pcores\MyProcessorIPLib/pcores/opb_s
oftware_iic_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log


