library IEEE;
use IEEE.std_logic_1164.all;

entity ID_stage is port
(
	CLK		: in std_logic;
	PC_next	: in std_logic;
	INST		: in std_logic_vector(31 downto 0)
);
end ID_stage;

architecture behavior of ID_stage is

end behavior;
