Design an adder using HDL simulate it using Xilinx software and implement by Xilinx.
AIM:
  To design and simulate an 8 bit adder using verilog HDL.
APPARATUS REQUIRED:
  1. Pc with windows
  2. Xilinx 14.7
PROCEDURE:
   1.Open new project and type the project name and check top level source type as HDL.
   2.Enter the device properties and click next.
   3.Click new source and select the verilog module and then give the file name.
   4.Give the input and output port names and click finish.
   5.Type the verilog program and save it.
   6.check syntax error and choose simulation and add verilog test fixture program.
     
   
