// Seed: 1561950516
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1'b0) id_2#(.id_3(1'b0)) = 1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_1 (
    input  wor  id_0,
    input  wand id_1,
    output wand id_2,
    output tri0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_0.id_2 = 0;
endmodule
