Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:39:32 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.580        0.000                      0                11596        0.042        0.000                      0                11596        2.927        0.000                       0                  3733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.580        0.000                      0                11596        0.042        0.000                      0                11596        2.927        0.000                       0                  3733  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.188ns  (logic 0.765ns (18.266%)  route 3.423ns (81.734%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.035     0.035    fsm0/clk
    SLICE_X25Y66         FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[3]/Q
                         net (fo=91, routed)          0.466     0.598    fsm0/fsm0_out[3]
    SLICE_X22Y65         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.766 r  fsm0/ltmp__13_i_7/O
                         net (fo=10, routed)          0.380     1.146    fsm0/ltmp__13_i_7_n_0
    SLICE_X21Y72         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     1.323 f  fsm0/ltmp__22_i_2/O
                         net (fo=1, routed)           0.198     1.521    fsm0/ltmp__22_i_2_n_0
    SLICE_X21Y70         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.697 r  fsm0/ltmp__22_i_1/O
                         net (fo=75, routed)          1.068     2.765    pe_01/fsm0/out_reg[1]_1
    SLICE_X15Y33         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     2.912 r  pe_01/fsm0/done_buf[1]_i_1__7/O
                         net (fo=53, routed)          1.311     4.223    pe_01/mul/out_tmp_reg/RSTP
    DSP48E2_X0Y5         DSP_OUTPUT                                   r  pe_01/mul/out_tmp_reg/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_01/mul/out_tmp_reg/CLK
    DSP48E2_X0Y5         DSP_OUTPUT                                   r  pe_01/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y5         DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    pe_01/mul/out_tmp_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.401ns (9.926%)  route 3.639ns (90.074%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.036     0.036    fsm0/clk
    SLICE_X25Y63         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=153, routed)         0.500     0.632    fsm0/fsm0_out[0]
    SLICE_X22Y52         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     0.732 f  fsm0/out_mem_addr0[1]_INST_0_i_8/O
                         net (fo=31, routed)          0.683     1.415    fsm0/out_mem_addr0[1]_INST_0_i_8_n_0
    SLICE_X26Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.454 f  fsm0/ltmp__7_i_5/O
                         net (fo=1, routed)           0.100     1.554    fsm0/ltmp__7_i_5_n_0
    SLICE_X26Y74         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.654 f  fsm0/ltmp__7_i_1/O
                         net (fo=74, routed)          1.081     2.735    pe_31/mul/DSP_A_B_DATA_INST
    SLICE_X20Y28         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     2.801 r  pe_31/mul/ltmp__7/O
                         net (fo=49, routed)          1.275     4.076    pe_31/mul/out_tmp_reg/A[10]
    DSP48E2_X0Y9         DSP_A_B_DATA                                 r  pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_31/mul/out_tmp_reg/CLK
    DSP48E2_X0Y9         DSP_A_B_DATA                                 r  pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y9         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.310     6.699    pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -4.076    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.625ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 0.401ns (9.904%)  route 3.648ns (90.096%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.036     0.036    fsm0/clk
    SLICE_X25Y63         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=153, routed)         0.500     0.632    fsm0/fsm0_out[0]
    SLICE_X22Y52         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     0.732 f  fsm0/out_mem_addr0[1]_INST_0_i_8/O
                         net (fo=31, routed)          0.683     1.415    fsm0/out_mem_addr0[1]_INST_0_i_8_n_0
    SLICE_X26Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.454 f  fsm0/ltmp__7_i_5/O
                         net (fo=1, routed)           0.100     1.554    fsm0/ltmp__7_i_5_n_0
    SLICE_X26Y74         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.654 f  fsm0/ltmp__7_i_1/O
                         net (fo=74, routed)          1.081     2.735    pe_31/mul/DSP_A_B_DATA_INST
    SLICE_X20Y28         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     2.801 r  pe_31/mul/ltmp__7/O
                         net (fo=49, routed)          1.284     4.085    pe_31/mul/out_tmp_reg/A[11]
    DSP48E2_X0Y9         DSP_A_B_DATA                                 r  pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_31/mul/out_tmp_reg/CLK
    DSP48E2_X0Y9         DSP_A_B_DATA                                 r  pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y9         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.299     6.710    pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  2.625    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg__0/DSP_OUTPUT_INST/RSTP
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.765ns (18.541%)  route 3.361ns (81.459%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.035     0.035    fsm0/clk
    SLICE_X25Y66         FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm0/out_reg[3]/Q
                         net (fo=91, routed)          0.466     0.598    fsm0/fsm0_out[3]
    SLICE_X22Y65         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.766 r  fsm0/ltmp__13_i_7/O
                         net (fo=10, routed)          0.380     1.146    fsm0/ltmp__13_i_7_n_0
    SLICE_X21Y72         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     1.323 f  fsm0/ltmp__22_i_2/O
                         net (fo=1, routed)           0.198     1.521    fsm0/ltmp__22_i_2_n_0
    SLICE_X21Y70         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.697 r  fsm0/ltmp__22_i_1/O
                         net (fo=75, routed)          1.068     2.765    pe_01/fsm0/out_reg[1]_1
    SLICE_X15Y33         LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.147     2.912 r  pe_01/fsm0/done_buf[1]_i_1__7/O
                         net (fo=53, routed)          1.249     4.161    pe_01/mul/out_tmp_reg__0/RSTP
    DSP48E2_X0Y11        DSP_OUTPUT                                   r  pe_01/mul/out_tmp_reg__0/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_01/mul/out_tmp_reg__0/CLK
    DSP48E2_X0Y11        DSP_OUTPUT                                   r  pe_01/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y11        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     6.803    pe_01/mul/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          6.803    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  2.642    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.401ns (10.005%)  route 3.607ns (89.995%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.036     0.036    fsm0/clk
    SLICE_X25Y63         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=153, routed)         0.500     0.632    fsm0/fsm0_out[0]
    SLICE_X22Y52         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     0.732 f  fsm0/out_mem_addr0[1]_INST_0_i_8/O
                         net (fo=31, routed)          0.683     1.415    fsm0/out_mem_addr0[1]_INST_0_i_8_n_0
    SLICE_X26Y74         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.039     1.454 f  fsm0/ltmp__7_i_5/O
                         net (fo=1, routed)           0.100     1.554    fsm0/ltmp__7_i_5_n_0
    SLICE_X26Y74         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     1.654 f  fsm0/ltmp__7_i_1/O
                         net (fo=74, routed)          1.081     2.735    pe_31/mul/DSP_A_B_DATA_INST
    SLICE_X20Y28         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.066     2.801 r  pe_31/mul/ltmp__7/O
                         net (fo=49, routed)          1.243     4.044    pe_31/mul/out_tmp_reg/A[9]
    DSP48E2_X0Y9         DSP_A_B_DATA                                 r  pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_31/mul/out_tmp_reg/CLK
    DSP48E2_X0Y9         DSP_A_B_DATA                                 r  pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y9         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.313     6.696    pe_31/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_23/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 0.437ns (11.049%)  route 3.518ns (88.951%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.036     0.036    fsm0/clk
    SLICE_X25Y63         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=153, routed)         0.500     0.632    fsm0/fsm0_out[0]
    SLICE_X22Y52         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     0.732 f  fsm0/out_mem_addr0[1]_INST_0_i_8/O
                         net (fo=31, routed)          0.546     1.278    fsm0/out_mem_addr0[1]_INST_0_i_8_n_0
    SLICE_X27Y73         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     1.378 r  fsm0/ltmp__10_i_6/O
                         net (fo=1, routed)           0.231     1.609    fsm0/ltmp__10_i_6_n_0
    SLICE_X28Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.650 f  fsm0/ltmp__10_i_1/O
                         net (fo=75, routed)          1.005     2.655    pe_23/mul/DSP_A_B_DATA_INST_0
    SLICE_X35Y43         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     2.755 r  pe_23/mul/ltmp__10/O
                         net (fo=49, routed)          1.236     3.991    pe_23/mul/out_tmp_reg/A[15]
    DSP48E2_X3Y18        DSP_A_B_DATA                                 r  pe_23/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_23/mul/out_tmp_reg/CLK
    DSP48E2_X3Y18        DSP_A_B_DATA                                 r  pe_23/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y18        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.311     6.698    pe_23/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/mul/out_tmp0/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.961ns  (logic 0.522ns (13.178%)  route 3.439ns (86.822%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.036     0.036    fsm0/clk
    SLICE_X25Y63         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  fsm0/out_reg[0]/Q
                         net (fo=153, routed)         0.534     0.666    fsm0/fsm0_out[0]
    SLICE_X26Y69         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     0.782 f  fsm0/ltmp__3_i_7/O
                         net (fo=13, routed)          0.425     1.207    fsm0/ltmp__3_i_7_n_0
    SLICE_X24Y75         LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     1.307 r  fsm0/ltmp__13_i_3/O
                         net (fo=1, routed)           0.233     1.540    fsm0/ltmp__13_i_3_n_0
    SLICE_X24Y72         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.062     1.602 f  fsm0/ltmp__13_i_1/O
                         net (fo=74, routed)          0.844     2.446    pe_20/mul/DSP_A_B_DATA_INST
    SLICE_X34Y50         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     2.594 r  pe_20/mul/rtmp__13/O
                         net (fo=49, routed)          1.403     3.997    pe_20/mul/out_tmp0/A[11]
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  pe_20/mul/out_tmp0/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_20/mul/out_tmp0/CLK
    DSP48E2_X3Y19        DSP_A_B_DATA                                 r  pe_20/mul/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y19        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.299     6.710    pe_20/mul/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.682ns (17.288%)  route 3.263ns (82.712%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.035     0.035    fsm0/clk
    SLICE_X25Y66         FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm0/out_reg[3]/Q
                         net (fo=91, routed)          0.466     0.598    fsm0/fsm0_out[3]
    SLICE_X22Y65         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.766 f  fsm0/ltmp__13_i_7/O
                         net (fo=10, routed)          0.380     1.146    fsm0/ltmp__13_i_7_n_0
    SLICE_X21Y72         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     1.323 r  fsm0/ltmp__22_i_2/O
                         net (fo=1, routed)           0.198     1.521    fsm0/ltmp__22_i_2_n_0
    SLICE_X21Y70         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.697 f  fsm0/ltmp__22_i_1/O
                         net (fo=75, routed)          1.076     2.773    pe_01/mul/DSP_A_B_DATA_INST_0
    SLICE_X15Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.837 r  pe_01/mul/ltmp__22/O
                         net (fo=49, routed)          1.143     3.980    pe_01/mul/out_tmp_reg/A[9]
    DSP48E2_X0Y5         DSP_A_B_DATA                                 r  pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_01/mul/out_tmp_reg/CLK
    DSP48E2_X0Y5         DSP_A_B_DATA                                 r  pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y5         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[9])
                                                     -0.313     6.696    pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.682ns (17.314%)  route 3.257ns (82.686%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.035     0.035    fsm0/clk
    SLICE_X25Y66         FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm0/out_reg[3]/Q
                         net (fo=91, routed)          0.466     0.598    fsm0/fsm0_out[3]
    SLICE_X22Y65         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.766 f  fsm0/ltmp__13_i_7/O
                         net (fo=10, routed)          0.380     1.146    fsm0/ltmp__13_i_7_n_0
    SLICE_X21Y72         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     1.323 r  fsm0/ltmp__22_i_2/O
                         net (fo=1, routed)           0.198     1.521    fsm0/ltmp__22_i_2_n_0
    SLICE_X21Y70         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.697 f  fsm0/ltmp__22_i_1/O
                         net (fo=75, routed)          1.076     2.773    pe_01/mul/DSP_A_B_DATA_INST_0
    SLICE_X15Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.837 r  pe_01/mul/ltmp__22/O
                         net (fo=49, routed)          1.137     3.974    pe_01/mul/out_tmp_reg/A[10]
    DSP48E2_X0Y5         DSP_A_B_DATA                                 r  pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_01/mul/out_tmp_reg/CLK
    DSP48E2_X0Y5         DSP_A_B_DATA                                 r  pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y5         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.310     6.699    pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 0.682ns (17.288%)  route 3.263ns (82.712%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.035     0.035    fsm0/clk
    SLICE_X25Y66         FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm0/out_reg[3]/Q
                         net (fo=91, routed)          0.466     0.598    fsm0/fsm0_out[3]
    SLICE_X22Y65         LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.168     0.766 f  fsm0/ltmp__13_i_7/O
                         net (fo=10, routed)          0.380     1.146    fsm0/ltmp__13_i_7_n_0
    SLICE_X21Y72         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.177     1.323 r  fsm0/ltmp__22_i_2/O
                         net (fo=1, routed)           0.198     1.521    fsm0/ltmp__22_i_2_n_0
    SLICE_X21Y70         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.697 f  fsm0/ltmp__22_i_1/O
                         net (fo=75, routed)          1.076     2.773    pe_01/mul/DSP_A_B_DATA_INST_0
    SLICE_X15Y33         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.837 r  pe_01/mul/ltmp__22/O
                         net (fo=49, routed)          1.143     3.980    pe_01/mul/out_tmp_reg/A[11]
    DSP48E2_X0Y5         DSP_A_B_DATA                                 r  pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4132, unset)         0.044     7.044    pe_01/mul/out_tmp_reg/CLK
    DSP48E2_X0Y5         DSP_A_B_DATA                                 r  pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X0Y5         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.299     6.710    pe_01/mul/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  2.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 pe_32/mul/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_32/mul_reg/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.013     0.013    pe_32/mul/clk
    SLICE_X20Y16         FDRE                                         r  pe_32/mul/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y16         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  pe_32/mul/out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.108    pe_32/mul_reg/out_reg[31]_1[15]
    SLICE_X21Y16         FDRE                                         r  pe_32/mul_reg/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.019     0.019    pe_32/mul_reg/clk
    SLICE_X21Y16         FDRE                                         r  pe_32/mul_reg/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y16         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_32/mul_reg/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 top_41_read/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            top_41_read/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.012     0.012    top_41_read/clk
    SLICE_X27Y36         FDRE                                         r  top_41_read/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  top_41_read/out_reg[16]/Q
                         net (fo=2, routed)           0.025     0.076    down_31_write/out_reg[16]_2
    SLICE_X27Y36         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.090 r  down_31_write/out[16]_i_1__27/O
                         net (fo=1, routed)           0.016     0.106    top_41_read/out_reg[16]_1
    SLICE_X27Y36         FDRE                                         r  top_41_read/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.018     0.018    top_41_read/clk
    SLICE_X27Y36         FDRE                                         r  top_41_read/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y36         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    top_41_read/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pe_12/mul/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_12/mul_reg/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.013     0.013    pe_12/mul/clk
    SLICE_X13Y49         FDRE                                         r  pe_12/mul/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe_12/mul/out_reg[11]/Q
                         net (fo=1, routed)           0.056     0.108    pe_12/mul_reg/out_reg[31]_1[11]
    SLICE_X13Y48         FDRE                                         r  pe_12/mul_reg/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.018     0.018    pe_12/mul_reg/clk
    SLICE_X13Y48         FDRE                                         r  pe_12/mul_reg/out_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X13Y48         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_12/mul_reg/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 par_done_reg434/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset27/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.012     0.012    par_done_reg434/clk
    SLICE_X27Y65         FDRE                                         r  par_done_reg434/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg434/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    fsm0/par_done_reg434_out
    SLICE_X27Y65         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  fsm0/out[0]_i_1__448/O
                         net (fo=1, routed)           0.016     0.107    par_reset27/out_reg[0]_0
    SLICE_X27Y65         FDRE                                         r  par_reset27/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.018     0.018    par_reset27/clk
    SLICE_X27Y65         FDRE                                         r  par_reset27/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y65         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset27/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pe_20/mul/out_tmp_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/mul/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.013     0.013    pe_20/mul/clk
    SLICE_X36Y46         FDRE                                         r  pe_20/mul/out_tmp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe_20/mul/out_tmp_reg[13]/Q
                         net (fo=1, routed)           0.057     0.109    pe_20/mul/p_1_in[13]
    SLICE_X36Y45         FDRE                                         r  pe_20/mul/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.019     0.019    pe_20/mul/clk
    SLICE_X36Y45         FDRE                                         r  pe_20/mul/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y45         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_20/mul/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_13/mul/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_13/mul_reg/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.013     0.013    pe_13/mul/clk
    SLICE_X17Y56         FDRE                                         r  pe_13/mul/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe_13/mul/out_reg[30]/Q
                         net (fo=1, routed)           0.057     0.109    pe_13/mul_reg/out_reg[31]_1[30]
    SLICE_X17Y54         FDRE                                         r  pe_13/mul_reg/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.018     0.018    pe_13/mul_reg/clk
    SLICE_X17Y54         FDRE                                         r  pe_13/mul_reg/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X17Y54         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_13/mul_reg/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_31/mul/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_31/mul_reg/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.013     0.013    pe_31/mul/clk
    SLICE_X20Y22         FDRE                                         r  pe_31/mul/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y22         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  pe_31/mul/out_reg[4]/Q
                         net (fo=1, routed)           0.056     0.109    pe_31/mul_reg/out_reg[31]_1[4]
    SLICE_X21Y22         FDRE                                         r  pe_31/mul_reg/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.018     0.018    pe_31/mul_reg/clk
    SLICE_X21Y22         FDRE                                         r  pe_31/mul_reg/out_reg[4]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y22         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_31/mul_reg/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_34/mul/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_34/mul_reg/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.013     0.013    pe_34/mul/clk
    SLICE_X27Y17         FDRE                                         r  pe_34/mul/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  pe_34/mul/out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.109    pe_34/mul_reg/out_reg[31]_1[15]
    SLICE_X26Y17         FDRE                                         r  pe_34/mul_reg/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.018     0.018    pe_34/mul_reg/clk
    SLICE_X26Y17         FDRE                                         r  pe_34/mul_reg/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y17         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_34/mul_reg/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_40/mul/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_40/mul_reg/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.037ns (38.144%)  route 0.060ns (61.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.013     0.013    pe_40/mul/clk
    SLICE_X28Y41         FDRE                                         r  pe_40/mul/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  pe_40/mul/out_reg[29]/Q
                         net (fo=1, routed)           0.060     0.110    pe_40/mul_reg/out_reg[31]_1[29]
    SLICE_X27Y41         FDRE                                         r  pe_40/mul_reg/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.019     0.019    pe_40/mul_reg/clk
    SLICE_X27Y41         FDRE                                         r  pe_40/mul_reg/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y41         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_40/mul_reg/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg102/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg102/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.012     0.012    par_done_reg102/clk
    SLICE_X23Y62         FDRE                                         r  par_done_reg102/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg102/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset10/par_done_reg102_out
    SLICE_X23Y62         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  par_reset10/out[0]_i_1__114/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg102/out_reg[0]_0
    SLICE_X23Y62         FDRE                                         r  par_done_reg102/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4132, unset)         0.018     0.018    par_done_reg102/clk
    SLICE_X23Y62         FDRE                                         r  par_done_reg102/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y62         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg102/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y75  t0/mem_reg_0_7_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y66  t1/mem_reg_0_7_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y67  t2/mem_reg_0_7_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y65  t3/mem_reg_0_7_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y66  t4/mem_reg_0_7_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y66  l0/mem_reg_0_7_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X19Y67  l1/mem_reg_0_7_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y68  l2/mem_reg_0_7_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y67  l3/mem_reg_0_7_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y76  l4/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y75  t0/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  t1/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y67  t2/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y65  t3/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y66  t4/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y66  l0/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X19Y67  l1/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y68  l2/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y67  l3/mem_reg_0_7_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y76  l4/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y75  t0/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y75  t0/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  t1/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y66  t1/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y67  t2/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y67  t2/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y65  t3/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y65  t3/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y66  t4/mem_reg_0_7_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y66  t4/mem_reg_0_7_31_31/SP/CLK



