Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 8ad6a03013204933b49260a44f3a645a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_char_rom_behav xil_defaultlib.tb_char_rom xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'DOADO' [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1799]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'DOPADOP' [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1801]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'DIADI' [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1812]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'DIPADIP' [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1814]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'WEA' [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1826]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(INIT_21=256'b0110000000...
Compiling module unimacro_ver.BRAM_SINGLE_MACRO(BRAM_SIZE="36K...
Compiling module xil_defaultlib.char_rom
Compiling module xil_defaultlib.tb_char_rom
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_char_rom_behav
