Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Oct 25 11:19:34 2018
| Host         : DESKTOP-JBV9JL2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.441        0.000                      0                 3008        0.077        0.000                      0                 3008        4.020        0.000                       0                  1397  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.441        0.000                      0                 3008        0.077        0.000                      0                 3008        4.020        0.000                       0                  1397  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.349ns  (logic 4.772ns (51.044%)  route 4.577ns (48.956%))
  Logic Levels:           16  (CARRY4=10 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.439 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__6/O[2]
                         net (fo=1, routed)           0.585    10.024    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[30]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.302    10.326 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_1/O
                         net (fo=1, routed)           0.453    10.778    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_1_n_0
    SLICE_X39Y83         LUT5 (Prop_lut5_I0_O)        0.124    10.902 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           0.640    11.543    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[30]
    SLICE_X39Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.667 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.611    12.278    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.478    12.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)       -0.047    12.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 4.868ns (52.342%)  route 4.432ns (47.658%))
  Logic Levels:           16  (CARRY4=10 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.534 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__6/O[1]
                         net (fo=1, routed)           0.355     9.889    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[29]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.303    10.192 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.584    10.776    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[29]_INST_0_i_1_n_0
    SLICE_X39Y84         LUT5 (Prop_lut5_I0_O)        0.124    10.900 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           0.549    11.449    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[29]
    SLICE_X39Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.573 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[32]_i_1/O
                         net (fo=2, routed)           0.656    12.229    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.478    12.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)       -0.058    12.708    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -12.229    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 4.658ns (51.516%)  route 4.384ns (48.484%))
  Logic Levels:           15  (CARRY4=9 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.325 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5/O[2]
                         net (fo=1, routed)           0.495     9.820    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[26]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.302    10.122 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.609    10.731    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[26]_INST_0_i_1_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.855 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[26]_INST_0/O
                         net (fo=1, routed)           0.656    11.511    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[26]
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.635 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[29]_i_1/O
                         net (fo=2, routed)           0.336    11.971    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[29]
    SLICE_X40Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)       -0.067    12.664    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 4.736ns (52.192%)  route 4.338ns (47.808%))
  Logic Levels:           15  (CARRY4=9 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.399 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5/O[3]
                         net (fo=1, routed)           0.430     9.829    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[27]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.306    10.135 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.499    10.634    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_1_n_0
    SLICE_X42Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.758 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           0.507    11.265    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[27]
    SLICE_X39Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.389 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.614    12.003    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.478    12.657    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.263    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X39Y91         FDRE (Setup_fdre_C_D)       -0.061    12.705    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 4.752ns (52.451%)  route 4.308ns (47.549%))
  Logic Levels:           16  (CARRY4=10 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__6/O[0]
                         net (fo=1, routed)           0.429     9.851    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[28]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.299    10.150 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.612    10.762    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_INST_0_i_1_n_0
    SLICE_X40Y84         LUT5 (Prop_lut5_I0_O)        0.124    10.886 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_INST_0/O
                         net (fo=1, routed)           0.640    11.526    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[28]
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.650 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           0.339    11.989    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.476    12.655    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)       -0.013    12.751    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.524ns (50.676%)  route 4.403ns (49.324%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.194 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/O[0]
                         net (fo=1, routed)           0.429     9.623    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[20]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.299     9.922 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.592    10.514    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_1_n_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.638 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0/O
                         net (fo=1, routed)           0.647    11.285    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[20]
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.409 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           0.447    11.856    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.476    12.655    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)       -0.047    12.717    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 4.754ns (53.799%)  route 4.083ns (46.201%))
  Logic Levels:           15  (CARRY4=9 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.420 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5/O[1]
                         net (fo=1, routed)           0.355     9.775    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[25]
    SLICE_X34Y82         LUT6 (Prop_lut6_I4_O)        0.303    10.078 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.319    10.397    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[25]_INST_0_i_1_n_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.521 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[25]_INST_0/O
                         net (fo=1, routed)           0.633    11.154    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[25]
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.278 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           0.488    11.766    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.476    12.655    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)       -0.030    12.734    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         12.734    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 4.544ns (51.676%)  route 4.249ns (48.324%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.211 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/O[2]
                         net (fo=1, routed)           0.495     9.706    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[22]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.302    10.008 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.455    10.463    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[22]_INST_0_i_1_n_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I0_O)        0.124    10.587 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[22]_INST_0/O
                         net (fo=1, routed)           0.520    11.107    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[22]
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.231 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=2, routed)           0.491    11.722    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.476    12.655    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)       -0.045    12.719    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.695ns  (logic 4.640ns (53.365%)  route 4.055ns (46.635%))
  Logic Levels:           14  (CARRY4=8 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.306 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/O[1]
                         net (fo=1, routed)           0.355     9.661    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[21]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.303     9.964 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.314    10.278    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[21]_INST_0_i_1_n_0
    SLICE_X37Y81         LUT5 (Prop_lut5_I0_O)        0.124    10.402 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           0.652    11.054    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[21]
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.178 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=2, routed)           0.446    11.624    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.476    12.655    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.263    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)       -0.043    12.721    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.721ns  (logic 4.752ns (54.491%)  route 3.969ns (45.509%))
  Logic Levels:           16  (CARRY4=10 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.635     2.929    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y77         FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[5][0]/Q
                         net (fo=3, routed)           0.683     4.130    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_2[31]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.124     4.254 r  design_1_i/axi_zscore_0/U0/MM_i/C_carry_i_4__3/O
                         net (fo=1, routed)           0.000     4.254    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/slv_out_reg[5][3][0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.767 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry/CO[3]
                         net (fo=1, routed)           0.000     4.767    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.884 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.884    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.001 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.001    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__1_n_0
    SLICE_X38Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.324 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[1].ADDRX/C_carry__2/O[1]
                         net (fo=1, routed)           0.734     6.058    design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/AddrSigs_288[13]
    SLICE_X33Y79         LUT2 (Prop_lut2_I1_O)        0.306     6.364 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/C_carry__2_i_3__0/O
                         net (fo=1, routed)           0.000     6.364    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/slv_out_reg[3][15][1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.914 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.914    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__2_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.248 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3/O[1]
                         net (fo=2, routed)           0.871     8.119    design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/AddrSigs_384[17]
    SLICE_X35Y80         LUT2 (Prop_lut2_I0_O)        0.303     8.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/C_carry__3_i_3/O
                         net (fo=1, routed)           0.000     8.422    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/slv_out_reg[3][19][1]
    SLICE_X35Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.972 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.972    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__3_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.086 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.086    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__4_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.200 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.200    design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__5_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.422 r  design_1_i/axi_zscore_0/U0/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/C_carry__6/O[0]
                         net (fo=1, routed)           0.429     9.851    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[28]
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.299    10.150 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.612    10.762    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_INST_0_i_1_n_0
    SLICE_X40Y84         LUT5 (Prop_lut5_I0_O)        0.124    10.886 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[28]_INST_0/O
                         net (fo=1, routed)           0.640    11.526    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[28]
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.124    11.650 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[31]_i_1/O
                         net (fo=2, routed)           0.000    11.650    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[31]
    SLICE_X40Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        1.476    12.655    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X40Y88         FDRE (Setup_fdre_C_D)        0.032    12.762    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  1.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.112     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X38Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X38Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.654%)  route 0.155ns (52.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.155     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.194    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.154    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.120     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.557     0.893    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.100    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X38Y98         LUT5 (Prop_lut5_I1_O)        0.045     1.145 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.145    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X38Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.825     1.191    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y98         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.285     0.906    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.112     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X38Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.566     0.902    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y68         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.098    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_11
    SLICE_X27Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.834     1.200    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y68         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.902    
    SLICE_X27Y68         FDRE (Hold_fdre_C_D)         0.075     0.977    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.568     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_12
    SLICE_X29Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.834     1.200    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.296     0.904    
    SLICE_X29Y69         FDRE (Hold_fdre_C_D)         0.075     0.979    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.565     0.901    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.097    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_5
    SLICE_X27Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.833     1.199    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.901    
    SLICE_X27Y69         FDRE (Hold_fdre_C_D)         0.075     0.976    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.568     0.904    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.100    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_9
    SLICE_X31Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1397, routed)        0.834     1.200    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y69         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.296     0.904    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.075     0.979    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[9].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X27Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y82    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y83    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y82    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y82    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y82    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y82    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y82    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y79    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK



