design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
BaudRateGenerator.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/22f8/BaudRateGenerator.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
ClockedOneShot.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/22f8/ClockedOneShot.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
bbfifo_16x8.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/22f8/bbfifo_16x8.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
kcuart_rx.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/22f8/kcuart_rx.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
kcuart_tx.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/22f8/kcuart_tx.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
uart_rx.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/22f8/uart_rx.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
uart_tx.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/22f8/uart_tx.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
UARTmodule2020.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/22f8/UARTmodule2020.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_UARTmodule2020_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_UARTmodule2020_0_0/sim/design_1_UARTmodule2020_0_0.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_1_0/sim/design_1_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_axi_gpio_2_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_2_0/sim/design_1_axi_gpio_2_0.vhd,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl"incdir="../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
