module data_memory (

    input  wire        clk,
    input  wire        mem_read,
    input  wire        mem_write,
    input  wire [31:0] address,
    input  wire [31:0] write_data,

    output wire [31:0] read_data

);

    reg [31:0] memory [0:255];

    always @(posedge clk) begin
        if (mem_write) begin
            memory[address[9:2]] <= write_data;
        end
    end

    assign read_data =
        mem_read ? memory[address[9:2]] : 32'd0;

endmodule