-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon May  5 13:58:23 2025
-- Host        : Osher running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/osher/Vivado_Projects/AXIS_GAUSSIAN_BD/AXIS_GAUSSIAN_BD.srcs/sources_1/bd/base/ip/base_axis_gaussian_0_0/base_axis_gaussian_0_0_sim_netlist.vhdl
-- Design      : base_axis_gaussian_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0_fifo is
  port (
    fifo_tvalid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \m_axis_tdata_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axis_tdata_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_tdata_reg[13]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[20]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_tdata_reg[23]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_tdata_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[21]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_tdata_reg[20]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axis_tdata_reg[22]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[4]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_tdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_tdata_reg[14]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[13]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_tdata_reg[14]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axis_tdata_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_axis_tdata_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    read_while_write_p1_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \multOp_inferred__0/i___24_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \multOp_inferred__0/i___24_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multOp_inferred__1/i___27_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel0_carry__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multOp__25_carry__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \multOp__25_carry__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multOp_inferred__1/i___27_carry__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \multOp__25_carry__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \multOp_inferred__1/i___27_carry__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_gaussian_0_0_fifo : entity is "fifo";
end base_axis_gaussian_0_0_fifo;

architecture STRUCTURE of base_axis_gaussian_0_0_fifo is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal count_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^fifo_tvalid\ : STD_LOGIC;
  signal grayValid_i_2_n_0 : STD_LOGIC;
  signal index : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \index[0]__0_i_1_n_0\ : STD_LOGIC;
  signal \index[0]_i_1_n_0\ : STD_LOGIC;
  signal \index[1]__0_i_1_n_0\ : STD_LOGIC;
  signal \index[1]_i_1_n_0\ : STD_LOGIC;
  signal \index[2]__0_i_1_n_0\ : STD_LOGIC;
  signal \index[2]_i_1_n_0\ : STD_LOGIC;
  signal \index[3]__0_i_2_n_0\ : STD_LOGIC;
  signal \index[3]_i_3_n_0\ : STD_LOGIC;
  signal \index__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m_axis_tdata0 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^m_axis_tdata_reg[13]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axis_tdata_reg[21]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axis_tdata_reg[22]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axis_tlast0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal read_while_write_p1 : STD_LOGIC;
  signal read_while_write_p10 : STD_LOGIC;
  signal s_axis_tready_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_axis_tready_INST_0_i_3_n_0 : STD_LOGIC;
  signal tlast_reg_0_15_0_0_i_1_n_0 : STD_LOGIC;
  signal tlast_reg_0_15_0_0_i_2_n_0 : STD_LOGIC;
  signal tlast_reg_0_15_0_0_i_3_n_0 : STD_LOGIC;
  signal tlast_reg_0_15_0_0_i_4_n_0 : STD_LOGIC;
  signal \NLW_grayPixel0_carry__2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_grayPixel0_carry__2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_tlast_reg_0_15_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_p1[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_p1[3]_i_1\ : label is "soft_lutpair0";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___27_carry__0_i_1\ : label is "lutpair4";
  attribute HLUTNM of \i___27_carry__0_i_2\ : label is "lutpair3";
  attribute HLUTNM of \i___27_carry__0_i_4\ : label is "lutpair5";
  attribute HLUTNM of \i___27_carry__0_i_5\ : label is "lutpair4";
  attribute HLUTNM of \i___27_carry__0_i_6\ : label is "lutpair3";
  attribute HLUTNM of \i___27_carry__1_i_4\ : label is "lutpair5";
  attribute SOFT_HLUTNM of \index[0]__0_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \index[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \index[1]__0_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \index[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \index[2]__0_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \index[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \index[3]__0_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \index[3]_i_3\ : label is "soft_lutpair3";
  attribute HLUTNM of \multOp__25_carry__0_i_1\ : label is "lutpair1";
  attribute HLUTNM of \multOp__25_carry__0_i_2\ : label is "lutpair0";
  attribute HLUTNM of \multOp__25_carry__0_i_4\ : label is "lutpair2";
  attribute HLUTNM of \multOp__25_carry__0_i_5\ : label is "lutpair1";
  attribute HLUTNM of \multOp__25_carry__0_i_6\ : label is "lutpair0";
  attribute HLUTNM of \multOp__25_carry__1_i_1\ : label is "lutpair2";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_5 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_5 : label is "U0/F/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_12_17 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_17 : label is "U0/F/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_17 : label is 15;
  attribute ram_offset of ram_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_18_23 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_23 : label is "U0/F/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_23 : label is 15;
  attribute ram_offset of ram_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_15_6_11 : label is 512;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_11 : label is "U0/F/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_11 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_11 : label is 11;
  attribute SOFT_HLUTNM of s_axis_tready_INST_0_i_1 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of s_axis_tready_INST_0_i_3 : label is "soft_lutpair1";
  attribute RTL_RAM_BITS of tlast_reg_0_15_0_0 : label is 16;
  attribute RTL_RAM_NAME of tlast_reg_0_15_0_0 : label is "U0/F/tlast";
  attribute RTL_RAM_TYPE of tlast_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of tlast_reg_0_15_0_0 : label is "RAM16X1D";
  attribute ram_addr_begin of tlast_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end of tlast_reg_0_15_0_0 : label is 15;
  attribute ram_offset of tlast_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin of tlast_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end of tlast_reg_0_15_0_0 : label is 0;
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  Q(23 downto 0) <= \^q\(23 downto 0);
  fifo_tvalid <= \^fifo_tvalid\;
  \m_axis_tdata_reg[13]_1\(2 downto 0) <= \^m_axis_tdata_reg[13]_1\(2 downto 0);
  \m_axis_tdata_reg[21]_1\(2 downto 0) <= \^m_axis_tdata_reg[21]_1\(2 downto 0);
  \m_axis_tdata_reg[22]_1\(0) <= \^m_axis_tdata_reg[22]_1\(0);
\count_p1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \index__0\(0),
      I1 => index(0),
      O => count(0)
    );
\count_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => index(0),
      I1 => \index__0\(0),
      I2 => index(1),
      I3 => \index__0\(1),
      O => count(1)
    );
\count_p1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \index__0\(3),
      I1 => index(3),
      I2 => \index__0\(2),
      I3 => s_axis_tready_INST_0_i_3_n_0,
      I4 => index(2),
      O => count(3)
    );
\count_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count(0),
      Q => count_p1(0),
      R => read_while_write_p1_reg_0
    );
\count_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count(1),
      Q => count_p1(1),
      R => read_while_write_p1_reg_0
    );
\count_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count(2),
      Q => count_p1(2),
      R => read_while_write_p1_reg_0
    );
\count_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => count(3),
      Q => count_p1(3),
      R => read_while_write_p1_reg_0
    );
\grayPixel0_carry__2_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0_carry__2\(0),
      CO(3 downto 1) => \NLW_grayPixel0_carry__2_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_axis_tdata_reg[21]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_grayPixel0_carry__2_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
grayPixel0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(16),
      O => \m_axis_tdata_reg[0]_0\(0)
    );
grayValid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => count_p1(0),
      I1 => count_p1(2),
      I2 => count_p1(1),
      I3 => count_p1(3),
      I4 => grayValid_i_2_n_0,
      I5 => s_axis_tready_INST_0_i_1_n_0,
      O => \^fifo_tvalid\
    );
grayValid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABEEFFFEFFFBABE"
    )
        port map (
      I0 => count(2),
      I1 => index(0),
      I2 => \index__0\(0),
      I3 => read_while_write_p1,
      I4 => index(1),
      I5 => \index__0\(1),
      O => grayValid_i_2_n_0
    );
\i___24_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(6),
      I1 => \multOp_inferred__0/i___24_carry__0_0\(0),
      I2 => \^q\(4),
      O => \m_axis_tdata_reg[6]_1\(3)
    );
\i___24_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(5),
      I1 => \multOp_inferred__0/i___24_carry__0\(3),
      I2 => \^q\(3),
      O => \m_axis_tdata_reg[6]_1\(2)
    );
\i___24_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(4),
      I1 => \multOp_inferred__0/i___24_carry__0\(2),
      I2 => \^q\(2),
      O => \m_axis_tdata_reg[6]_1\(1)
    );
\i___24_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \multOp_inferred__0/i___24_carry__0\(1),
      I2 => \^q\(1),
      O => \m_axis_tdata_reg[6]_1\(0)
    );
\i___24_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(4),
      I1 => \multOp_inferred__0/i___24_carry__0_0\(0),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => CO(0),
      I5 => \^q\(5),
      O => \m_axis_tdata_reg[4]_0\(3)
    );
\i___24_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(3),
      I1 => \multOp_inferred__0/i___24_carry__0\(3),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \multOp_inferred__0/i___24_carry__0_0\(0),
      I5 => \^q\(4),
      O => \m_axis_tdata_reg[4]_0\(2)
    );
\i___24_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(2),
      I1 => \multOp_inferred__0/i___24_carry__0\(2),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => \multOp_inferred__0/i___24_carry__0\(3),
      I5 => \^q\(3),
      O => \m_axis_tdata_reg[4]_0\(1)
    );
\i___24_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \multOp_inferred__0/i___24_carry__0\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \multOp_inferred__0/i___24_carry__0\(2),
      I5 => \^q\(2),
      O => \m_axis_tdata_reg[4]_0\(0)
    );
\i___24_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(7),
      I1 => CO(0),
      I2 => \^q\(5),
      O => \m_axis_tdata_reg[7]_1\(0)
    );
\i___24_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \m_axis_tdata_reg[6]_0\(1)
    );
\i___24_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \^q\(5),
      I1 => CO(0),
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => \m_axis_tdata_reg[6]_0\(0)
    );
\i___24_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(2),
      I1 => \multOp_inferred__0/i___24_carry__0\(0),
      I2 => \^q\(0),
      O => \m_axis_tdata_reg[2]_0\(1)
    );
\i___24_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^q\(2),
      I1 => \multOp_inferred__0/i___24_carry__0\(0),
      I2 => \^q\(0),
      O => \m_axis_tdata_reg[2]_0\(0)
    );
\i___24_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^q\(0),
      I1 => \multOp_inferred__0/i___24_carry__0\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \multOp_inferred__0/i___24_carry__0\(1),
      I5 => \^q\(1),
      O => S(3)
    );
\i___24_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \^q\(2),
      I1 => \multOp_inferred__0/i___24_carry__0\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => O(1),
      O => S(2)
    );
\i___24_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => O(0),
      I2 => O(1),
      I3 => \^q\(1),
      O => S(1)
    );
\i___24_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => O(0),
      O => S(0)
    );
\i___27_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \multOp_inferred__1/i___27_carry__0_0\(0),
      I2 => \^q\(10),
      O => \^m_axis_tdata_reg[13]_1\(2)
    );
\i___27_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \multOp_inferred__1/i___27_carry__0\(1),
      I2 => \^q\(9),
      O => \^m_axis_tdata_reg[13]_1\(1)
    );
\i___27_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(12),
      I2 => \multOp_inferred__1/i___27_carry__0\(1),
      O => \^m_axis_tdata_reg[13]_1\(0)
    );
\i___27_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(14),
      I1 => \multOp_inferred__1/i___27_carry__0_0\(1),
      I2 => \^q\(11),
      I3 => \^m_axis_tdata_reg[13]_1\(2),
      O => \m_axis_tdata_reg[14]_0\(3)
    );
\i___27_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(13),
      I1 => \multOp_inferred__1/i___27_carry__0_0\(0),
      I2 => \^q\(10),
      I3 => \^m_axis_tdata_reg[13]_1\(1),
      O => \m_axis_tdata_reg[14]_0\(2)
    );
\i___27_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^q\(12),
      I1 => \multOp_inferred__1/i___27_carry__0\(1),
      I2 => \^q\(9),
      I3 => \multOp_inferred__1/i___27_carry__0\(0),
      I4 => \^q\(11),
      O => \m_axis_tdata_reg[14]_0\(1)
    );
\i___27_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(11),
      I1 => \multOp_inferred__1/i___27_carry__0\(0),
      I2 => \^q\(8),
      O => \m_axis_tdata_reg[14]_0\(0)
    );
\i___27_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      O => \^di\(3)
    );
\i___27_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      O => \^di\(2)
    );
\i___27_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      I2 => \^q\(12),
      O => \^di\(1)
    );
\i___27_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \multOp_inferred__1/i___27_carry__0_0\(1),
      I2 => \^q\(11),
      O => \^di\(0)
    );
\i___27_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(14),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      I2 => \^q\(15),
      O => \m_axis_tdata_reg[14]_1\(3)
    );
\i___27_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(13),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      I2 => \^q\(14),
      O => \m_axis_tdata_reg[14]_1\(2)
    );
\i___27_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(15),
      I2 => \multOp_inferred__1/i___27_carry__2\(0),
      I3 => \^q\(13),
      O => \m_axis_tdata_reg[14]_1\(1)
    );
\i___27_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      I2 => \^q\(15),
      I3 => \^q\(12),
      O => \m_axis_tdata_reg[14]_1\(0)
    );
\i___27_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      I1 => \multOp_inferred__1/i___27_carry__2\(0),
      O => \m_axis_tdata_reg[15]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      O => \m_axis_tdata_reg[7]_0\(2)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(15),
      O => \m_axis_tdata_reg[13]_0\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      O => \m_axis_tdata_reg[7]_0\(1)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(14),
      O => \m_axis_tdata_reg[13]_0\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      O => \m_axis_tdata_reg[7]_0\(0)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(13),
      O => \m_axis_tdata_reg[13]_0\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(12),
      O => \m_axis_tdata_reg[13]_0\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(15),
      O => \m_axis_tdata_reg[15]_1\(1)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(14),
      O => \m_axis_tdata_reg[15]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      O => \m_axis_tdata_reg[4]_1\(2)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(11),
      O => \m_axis_tdata_reg[9]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      O => \m_axis_tdata_reg[4]_1\(1)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(10),
      O => \m_axis_tdata_reg[9]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      O => \m_axis_tdata_reg[4]_1\(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \m_axis_tdata_reg[9]_0\(0)
    );
\index[0]__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \index__0\(0),
      O => \index[0]__0_i_1_n_0\
    );
\index[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index(0),
      O => \index[0]_i_1_n_0\
    );
\index[1]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \index__0\(0),
      I1 => \index__0\(1),
      O => \index[1]__0_i_1_n_0\
    );
\index[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      O => \index[1]_i_1_n_0\
    );
\index[2]__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \index__0\(2),
      I1 => \index__0\(1),
      I2 => \index__0\(0),
      O => \index[2]__0_i_1_n_0\
    );
\index[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      I2 => index(0),
      O => \index[2]_i_1_n_0\
    );
\index[3]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fifo_tvalid\,
      I1 => m_axis_tready,
      O => p_1_in
    );
\index[3]__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \index__0\(3),
      I1 => \index__0\(0),
      I2 => \index__0\(1),
      I3 => \index__0\(2),
      O => \index[3]__0_i_2_n_0\
    );
\index[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA2A2AAA"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => count(2),
      I2 => count(1),
      I3 => \index__0\(0),
      I4 => index(0),
      I5 => s_axis_tready_INST_0_i_1_n_0,
      O => p_4_in
    );
\index[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => index(3),
      I1 => index(0),
      I2 => index(1),
      I3 => index(2),
      O => \index[3]_i_3_n_0\
    );
\index_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_4_in,
      D => \index[0]_i_1_n_0\,
      Q => index(0),
      R => read_while_write_p1_reg_0
    );
\index_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \index[0]__0_i_1_n_0\,
      Q => \index__0\(0),
      R => read_while_write_p1_reg_0
    );
\index_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_4_in,
      D => \index[1]_i_1_n_0\,
      Q => index(1),
      R => read_while_write_p1_reg_0
    );
\index_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \index[1]__0_i_1_n_0\,
      Q => \index__0\(1),
      R => read_while_write_p1_reg_0
    );
\index_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_4_in,
      D => \index[2]_i_1_n_0\,
      Q => index(2),
      R => read_while_write_p1_reg_0
    );
\index_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \index[2]__0_i_1_n_0\,
      Q => \index__0\(2),
      R => read_while_write_p1_reg_0
    );
\index_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_4_in,
      D => \index[3]_i_3_n_0\,
      Q => index(3),
      R => read_while_write_p1_reg_0
    );
\index_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => \index[3]__0_i_2_n_0\,
      Q => \index__0\(3),
      R => read_while_write_p1_reg_0
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(0),
      Q => \^q\(0),
      R => '0'
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(10),
      Q => \^q\(10),
      R => '0'
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(11),
      Q => \^q\(11),
      R => '0'
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(12),
      Q => \^q\(12),
      R => '0'
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(13),
      Q => \^q\(13),
      R => '0'
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(14),
      Q => \^q\(14),
      R => '0'
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(15),
      Q => \^q\(15),
      R => '0'
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(16),
      Q => \^q\(16),
      R => '0'
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(17),
      Q => \^q\(17),
      R => '0'
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(18),
      Q => \^q\(18),
      R => '0'
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(19),
      Q => \^q\(19),
      R => '0'
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(1),
      Q => \^q\(1),
      R => '0'
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(20),
      Q => \^q\(20),
      R => '0'
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(21),
      Q => \^q\(21),
      R => '0'
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(22),
      Q => \^q\(22),
      R => '0'
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(23),
      Q => \^q\(23),
      R => '0'
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(2),
      Q => \^q\(2),
      R => '0'
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(3),
      Q => \^q\(3),
      R => '0'
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(4),
      Q => \^q\(4),
      R => '0'
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(5),
      Q => \^q\(5),
      R => '0'
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(6),
      Q => \^q\(6),
      R => '0'
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(7),
      Q => \^q\(7),
      R => '0'
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(8),
      Q => \^q\(8),
      R => '0'
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tdata0(9),
      Q => \^q\(9),
      R => '0'
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => m_axis_tlast0,
      Q => m_axis_tlast,
      R => '0'
    );
\multOp__25_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \multOp__25_carry__0\(2),
      I2 => \^q\(18),
      O => \^m_axis_tdata_reg[21]_1\(2)
    );
\multOp__25_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \multOp__25_carry__0\(1),
      I2 => \^q\(17),
      O => \^m_axis_tdata_reg[21]_1\(1)
    );
\multOp__25_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^q\(20),
      I2 => \multOp__25_carry__0\(1),
      O => \^m_axis_tdata_reg[21]_1\(0)
    );
\multOp__25_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(22),
      I1 => \multOp__25_carry__0_0\(0),
      I2 => \^q\(19),
      I3 => \^m_axis_tdata_reg[21]_1\(2),
      O => \m_axis_tdata_reg[22]_0\(3)
    );
\multOp__25_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^q\(21),
      I1 => \multOp__25_carry__0\(2),
      I2 => \^q\(18),
      I3 => \^m_axis_tdata_reg[21]_1\(1),
      O => \m_axis_tdata_reg[22]_0\(2)
    );
\multOp__25_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^q\(20),
      I1 => \multOp__25_carry__0\(1),
      I2 => \^q\(17),
      I3 => \multOp__25_carry__0\(0),
      I4 => \^q\(19),
      O => \m_axis_tdata_reg[22]_0\(1)
    );
\multOp__25_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(19),
      I1 => \multOp__25_carry__0\(0),
      I2 => \^q\(16),
      O => \m_axis_tdata_reg[22]_0\(0)
    );
\multOp__25_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \multOp__25_carry__0_0\(0),
      I2 => \^q\(19),
      O => \^m_axis_tdata_reg[22]_1\(0)
    );
\multOp__25_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \multOp__25_carry__1\(0),
      I2 => \^q\(23),
      I3 => \^q\(21),
      O => \m_axis_tdata_reg[20]_1\(1)
    );
\multOp__25_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^m_axis_tdata_reg[22]_1\(0),
      I1 => \multOp__25_carry__1\(0),
      I2 => \^q\(23),
      I3 => \^q\(20),
      O => \m_axis_tdata_reg[20]_1\(0)
    );
\multOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^q\(21),
      O => \m_axis_tdata_reg[23]_0\(2)
    );
\multOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(20),
      O => \m_axis_tdata_reg[23]_0\(1)
    );
\multOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^q\(19),
      O => \m_axis_tdata_reg[23]_0\(0)
    );
multOp_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^q\(18),
      O => \m_axis_tdata_reg[20]_0\(2)
    );
multOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^q\(17),
      O => \m_axis_tdata_reg[20]_0\(1)
    );
multOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(16),
      O => \m_axis_tdata_reg[20]_0\(0)
    );
ram_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRA(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRA(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRA(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRB(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRB(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRB(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRC(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRC(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRC(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => index(3 downto 0),
      DIA(1 downto 0) => s_axis_tdata(1 downto 0),
      DIB(1 downto 0) => s_axis_tdata(3 downto 2),
      DIC(1 downto 0) => s_axis_tdata(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axis_tdata0(1 downto 0),
      DOB(1 downto 0) => m_axis_tdata0(3 downto 2),
      DOC(1 downto 0) => m_axis_tdata0(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => '1'
    );
ram_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRA(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRA(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRA(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRB(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRB(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRB(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRC(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRC(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRC(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => index(3 downto 0),
      DIA(1 downto 0) => s_axis_tdata(13 downto 12),
      DIB(1 downto 0) => s_axis_tdata(15 downto 14),
      DIC(1 downto 0) => s_axis_tdata(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axis_tdata0(13 downto 12),
      DOB(1 downto 0) => m_axis_tdata0(15 downto 14),
      DOC(1 downto 0) => m_axis_tdata0(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => '1'
    );
ram_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRA(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRA(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRA(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRB(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRB(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRB(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRC(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRC(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRC(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => index(3 downto 0),
      DIA(1 downto 0) => s_axis_tdata(19 downto 18),
      DIB(1 downto 0) => s_axis_tdata(21 downto 20),
      DIC(1 downto 0) => s_axis_tdata(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axis_tdata0(19 downto 18),
      DOB(1 downto 0) => m_axis_tdata0(21 downto 20),
      DOC(1 downto 0) => m_axis_tdata0(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => '1'
    );
ram_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRA(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRA(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRA(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRB(4) => '0',
      ADDRB(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRB(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRB(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRB(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRC(4) => '0',
      ADDRC(3) => tlast_reg_0_15_0_0_i_4_n_0,
      ADDRC(2) => tlast_reg_0_15_0_0_i_3_n_0,
      ADDRC(1) => tlast_reg_0_15_0_0_i_2_n_0,
      ADDRC(0) => tlast_reg_0_15_0_0_i_1_n_0,
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => index(3 downto 0),
      DIA(1 downto 0) => s_axis_tdata(7 downto 6),
      DIB(1 downto 0) => s_axis_tdata(9 downto 8),
      DIC(1 downto 0) => s_axis_tdata(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_axis_tdata0(7 downto 6),
      DOB(1 downto 0) => m_axis_tdata0(9 downto 8),
      DOC(1 downto 0) => m_axis_tdata0(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_axi_aclk,
      WE => '1'
    );
read_while_write_p1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_4_in,
      I1 => \^fifo_tvalid\,
      I2 => m_axis_tready,
      O => read_while_write_p10
    );
read_while_write_p1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => read_while_write_p10,
      Q => read_while_write_p1,
      R => read_while_write_p1_reg_0
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEBBEFFFFFFFFFF"
    )
        port map (
      I0 => s_axis_tready_INST_0_i_1_n_0,
      I1 => \index__0\(1),
      I2 => index(1),
      I3 => \index__0\(0),
      I4 => index(0),
      I5 => count(2),
      O => s_axis_tready
    );
s_axis_tready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => index(2),
      I1 => s_axis_tready_INST_0_i_3_n_0,
      I2 => \index__0\(2),
      I3 => index(3),
      I4 => \index__0\(3),
      O => s_axis_tready_INST_0_i_1_n_0
    );
s_axis_tready_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75108AEF8AEF7510"
    )
        port map (
      I0 => index(1),
      I1 => index(0),
      I2 => \index__0\(0),
      I3 => \index__0\(1),
      I4 => index(2),
      I5 => \index__0\(2),
      O => count(2)
    );
s_axis_tready_INST_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AE"
    )
        port map (
      I0 => \index__0\(1),
      I1 => \index__0\(0),
      I2 => index(0),
      I3 => index(1),
      O => s_axis_tready_INST_0_i_3_n_0
    );
tlast_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => index(0),
      A1 => index(1),
      A2 => index(2),
      A3 => index(3),
      A4 => '0',
      D => s_axis_tlast,
      DPO => m_axis_tlast0,
      DPRA0 => tlast_reg_0_15_0_0_i_1_n_0,
      DPRA1 => tlast_reg_0_15_0_0_i_2_n_0,
      DPRA2 => tlast_reg_0_15_0_0_i_3_n_0,
      DPRA3 => tlast_reg_0_15_0_0_i_4_n_0,
      DPRA4 => '0',
      SPO => NLW_tlast_reg_0_15_0_0_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => '1'
    );
tlast_reg_0_15_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \index__0\(0),
      I1 => \^fifo_tvalid\,
      I2 => m_axis_tready,
      O => tlast_reg_0_15_0_0_i_1_n_0
    );
tlast_reg_0_15_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^fifo_tvalid\,
      I2 => \index__0\(0),
      I3 => \index__0\(1),
      O => tlast_reg_0_15_0_0_i_2_n_0
    );
tlast_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0F0"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^fifo_tvalid\,
      I2 => \index__0\(2),
      I3 => \index__0\(1),
      I4 => \index__0\(0),
      O => tlast_reg_0_15_0_0_i_3_n_0
    );
tlast_reg_0_15_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0F0"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^fifo_tvalid\,
      I2 => \index__0\(3),
      I3 => \index__0\(0),
      I4 => \index__0\(1),
      I5 => \index__0\(2),
      O => tlast_reg_0_15_0_0_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0_gaussian is
  port (
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gauss_tvalid : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[8][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[7][8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[5][8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[4][9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[3][8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[1][8]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[6][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_gaussian_0_0_gaussian : entity is "gaussian";
end base_axis_gaussian_0_0_gaussian;

architecture STRUCTURE of base_axis_gaussian_0_0_gaussian is
  signal \ARG_inferred__0/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__1_n_4\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry_n_0\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry_n_1\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry_n_2\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry_n_3\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry_n_4\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry_n_5\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry_n_6\ : STD_LOGIC;
  signal \ARG_inferred__0/i___0_carry_n_7\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry_n_0\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry_n_1\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry_n_2\ : STD_LOGIC;
  signal \ARG_inferred__1/i___0_carry_n_3\ : STD_LOGIC;
  signal \C__1\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal SHIFT_RIGHT : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \i___0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_10_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_4\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_7\ : STD_LOGIC;
  signal \i___0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_4\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_17_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_18_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_19_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_7\ : STD_LOGIC;
  signal \i___0_carry__1_i_20_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_21_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_22_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_23_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_24_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_25_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_4\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_7\ : STD_LOGIC;
  signal \i___0_carry__1_i_27_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_28_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_29_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_7\ : STD_LOGIC;
  signal \i___0_carry__1_i_30_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_8_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_9_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_9_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_9_n_3\ : STD_LOGIC;
  signal \i___0_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_13_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_1\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_2\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_3\ : STD_LOGIC;
  signal \i___0_carry_i_15_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_16_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_17_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_18_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_1\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_2\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_3\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_4\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_5\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_6\ : STD_LOGIC;
  signal \i___0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_20_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_21_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_22_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_23_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_1\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_2\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_3\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_4\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_5\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_6\ : STD_LOGIC;
  signal \i___0_carry_i_9_n_0\ : STD_LOGIC;
  signal mulDataValid : STD_LOGIC;
  signal \mulData_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \mulData_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \NLW_ARG_inferred__0/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ARG_inferred__1/i___0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ARG_inferred__1/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___0_carry__1_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___0_carry__1_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i___0_carry__1_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___0_carry__1_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___0_carry__1_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___0_carry__1_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___0_carry_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i___0_carry_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i___0_carry_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ARG_inferred__0/i___0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \ARG_inferred__0/i___0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ARG_inferred__0/i___0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ARG_inferred__1/i___0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \ARG_inferred__1/i___0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ARG_inferred__1/i___0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \i___0_carry__1_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i___0_carry__1_i_2\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \i___0_carry_i_1\ : label is "lutpair7";
  attribute HLUTNM of \i___0_carry_i_1__0\ : label is "lutpair10";
  attribute HLUTNM of \i___0_carry_i_2__0\ : label is "lutpair9";
  attribute HLUTNM of \i___0_carry_i_3\ : label is "lutpair6";
  attribute HLUTNM of \i___0_carry_i_3__0\ : label is "lutpair8";
  attribute HLUTNM of \i___0_carry_i_5\ : label is "lutpair7";
  attribute HLUTNM of \i___0_carry_i_5__0\ : label is "lutpair10";
  attribute HLUTNM of \i___0_carry_i_6__0\ : label is "lutpair9";
  attribute HLUTNM of \i___0_carry_i_7\ : label is "lutpair6";
  attribute HLUTNM of \i___0_carry_i_7__0\ : label is "lutpair8";
  attribute ADDER_THRESHOLD of \i___0_carry_i_8\ : label is 35;
begin
\ARG_inferred__0/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ARG_inferred__0/i___0_carry_n_0\,
      CO(2) => \ARG_inferred__0/i___0_carry_n_1\,
      CO(1) => \ARG_inferred__0/i___0_carry_n_2\,
      CO(0) => \ARG_inferred__0/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1_n_0\,
      DI(2) => \i___0_carry_i_2_n_0\,
      DI(1) => \i___0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \ARG_inferred__0/i___0_carry_n_4\,
      O(2) => \ARG_inferred__0/i___0_carry_n_5\,
      O(1) => \ARG_inferred__0/i___0_carry_n_6\,
      O(0) => \ARG_inferred__0/i___0_carry_n_7\,
      S(3) => \i___0_carry_i_4_n_0\,
      S(2) => \i___0_carry_i_5_n_0\,
      S(1) => \i___0_carry_i_6_n_0\,
      S(0) => \i___0_carry_i_7_n_0\
    );
\ARG_inferred__0/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ARG_inferred__0/i___0_carry_n_0\,
      CO(3) => \ARG_inferred__0/i___0_carry__0_n_0\,
      CO(2) => \ARG_inferred__0/i___0_carry__0_n_1\,
      CO(1) => \ARG_inferred__0/i___0_carry__0_n_2\,
      CO(0) => \ARG_inferred__0/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1_n_0\,
      DI(2) => \i___0_carry__0_i_2_n_0\,
      DI(1) => \i___0_carry__0_i_3_n_0\,
      DI(0) => \i___0_carry__0_i_4_n_0\,
      O(3) => \ARG_inferred__0/i___0_carry__0_n_4\,
      O(2) => \ARG_inferred__0/i___0_carry__0_n_5\,
      O(1) => \ARG_inferred__0/i___0_carry__0_n_6\,
      O(0) => \ARG_inferred__0/i___0_carry__0_n_7\,
      S(3) => \i___0_carry__0_i_5_n_0\,
      S(2) => \i___0_carry__0_i_6_n_0\,
      S(1) => \i___0_carry__0_i_7_n_0\,
      S(0) => \i___0_carry__0_i_8_n_0\
    );
\ARG_inferred__0/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ARG_inferred__0/i___0_carry__0_n_0\,
      CO(3) => \NLW_ARG_inferred__0/i___0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \ARG_inferred__0/i___0_carry__1_n_1\,
      CO(1) => \ARG_inferred__0/i___0_carry__1_n_2\,
      CO(0) => \ARG_inferred__0/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i___0_carry__1_i_1_n_4\,
      O(3) => \ARG_inferred__0/i___0_carry__1_n_4\,
      O(2) => \ARG_inferred__0/i___0_carry__1_n_5\,
      O(1) => \ARG_inferred__0/i___0_carry__1_n_6\,
      O(0) => \ARG_inferred__0/i___0_carry__1_n_7\,
      S(3) => \i___0_carry__1_i_2_n_5\,
      S(2) => \i___0_carry__1_i_2_n_6\,
      S(1) => \i___0_carry__1_i_2_n_7\,
      S(0) => \i___0_carry__1_i_3_n_0\
    );
\ARG_inferred__1/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ARG_inferred__1/i___0_carry_n_0\,
      CO(2) => \ARG_inferred__1/i___0_carry_n_1\,
      CO(1) => \ARG_inferred__1/i___0_carry_n_2\,
      CO(0) => \ARG_inferred__1/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1__0_n_0\,
      DI(2) => \i___0_carry_i_2__0_n_0\,
      DI(1) => \i___0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_ARG_inferred__1/i___0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i___0_carry_i_4__0_n_0\,
      S(2) => \i___0_carry_i_5__0_n_0\,
      S(1) => \i___0_carry_i_6__0_n_0\,
      S(0) => \i___0_carry_i_7__0_n_0\
    );
\ARG_inferred__1/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ARG_inferred__1/i___0_carry_n_0\,
      CO(3) => \ARG_inferred__1/i___0_carry__0_n_0\,
      CO(2) => \ARG_inferred__1/i___0_carry__0_n_1\,
      CO(1) => \ARG_inferred__1/i___0_carry__0_n_2\,
      CO(0) => \ARG_inferred__1/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1__0_n_0\,
      DI(2) => \i___0_carry__0_i_2__0_n_0\,
      DI(1) => \i___0_carry__0_i_3__0_n_0\,
      DI(0) => \i___0_carry__0_i_4__0_n_0\,
      O(3 downto 0) => SHIFT_RIGHT(3 downto 0),
      S(3) => \i___0_carry__0_i_5__0_n_0\,
      S(2) => \i___0_carry__0_i_6__0_n_0\,
      S(1) => \i___0_carry__0_i_7__0_n_0\,
      S(0) => \i___0_carry__0_i_8__0_n_0\
    );
\ARG_inferred__1/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ARG_inferred__1/i___0_carry__0_n_0\,
      CO(3) => \NLW_ARG_inferred__1/i___0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \ARG_inferred__1/i___0_carry__1_n_1\,
      CO(1) => \ARG_inferred__1/i___0_carry__1_n_2\,
      CO(0) => \ARG_inferred__1/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \ARG_inferred__0/i___0_carry__1_n_7\,
      O(3 downto 0) => SHIFT_RIGHT(7 downto 4),
      S(3) => \ARG_inferred__0/i___0_carry__1_n_4\,
      S(2) => \ARG_inferred__0/i___0_carry__1_n_5\,
      S(1) => \ARG_inferred__0/i___0_carry__1_n_6\,
      S(0) => \i___0_carry__1_i_1__0_n_0\
    );
\i___0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][6]\,
      I1 => \i___0_carry__1_i_1_n_6\,
      I2 => \mulData_reg_n_0_[0][6]\,
      O => \i___0_carry__0_i_1_n_0\
    );
\i___0_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][6]\,
      I1 => \ARG_inferred__0/i___0_carry__0_n_5\,
      I2 => \mulData_reg_n_0_[6][6]\,
      O => \i___0_carry__0_i_1__0_n_0\
    );
\i___0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][5]\,
      I1 => \i___0_carry__1_i_1_n_7\,
      I2 => \mulData_reg_n_0_[0][5]\,
      O => \i___0_carry__0_i_2_n_0\
    );
\i___0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][5]\,
      I1 => \ARG_inferred__0/i___0_carry__0_n_6\,
      I2 => \mulData_reg_n_0_[6][5]\,
      O => \i___0_carry__0_i_2__0_n_0\
    );
\i___0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][4]\,
      I1 => \i___0_carry_i_8_n_4\,
      I2 => \mulData_reg_n_0_[0][4]\,
      O => \i___0_carry__0_i_3_n_0\
    );
\i___0_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][4]\,
      I1 => \ARG_inferred__0/i___0_carry__0_n_7\,
      I2 => \mulData_reg_n_0_[6][4]\,
      O => \i___0_carry__0_i_3__0_n_0\
    );
\i___0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][3]\,
      I1 => \i___0_carry_i_8_n_5\,
      I2 => \mulData_reg_n_0_[0][3]\,
      O => \i___0_carry__0_i_4_n_0\
    );
\i___0_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][3]\,
      I1 => \ARG_inferred__0/i___0_carry_n_4\,
      I2 => \mulData_reg_n_0_[6][3]\,
      O => \i___0_carry__0_i_4__0_n_0\
    );
\i___0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__0_i_1_n_0\,
      I1 => \i___0_carry__1_i_1_n_5\,
      I2 => \mulData_reg_n_0_[8][7]\,
      I3 => \mulData_reg_n_0_[0][7]\,
      O => \i___0_carry__0_i_5_n_0\
    );
\i___0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__0_i_1__0_n_0\,
      I1 => \ARG_inferred__0/i___0_carry__0_n_4\,
      I2 => \mulData_reg_n_0_[2][7]\,
      I3 => \mulData_reg_n_0_[6][7]\,
      O => \i___0_carry__0_i_5__0_n_0\
    );
\i___0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][6]\,
      I1 => \i___0_carry__1_i_1_n_6\,
      I2 => \mulData_reg_n_0_[0][6]\,
      I3 => \i___0_carry__0_i_2_n_0\,
      O => \i___0_carry__0_i_6_n_0\
    );
\i___0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][6]\,
      I1 => \ARG_inferred__0/i___0_carry__0_n_5\,
      I2 => \mulData_reg_n_0_[6][6]\,
      I3 => \i___0_carry__0_i_2__0_n_0\,
      O => \i___0_carry__0_i_6__0_n_0\
    );
\i___0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][5]\,
      I1 => \i___0_carry__1_i_1_n_7\,
      I2 => \mulData_reg_n_0_[0][5]\,
      I3 => \i___0_carry__0_i_3_n_0\,
      O => \i___0_carry__0_i_7_n_0\
    );
\i___0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][5]\,
      I1 => \ARG_inferred__0/i___0_carry__0_n_6\,
      I2 => \mulData_reg_n_0_[6][5]\,
      I3 => \i___0_carry__0_i_3__0_n_0\,
      O => \i___0_carry__0_i_7__0_n_0\
    );
\i___0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][4]\,
      I1 => \i___0_carry_i_8_n_4\,
      I2 => \mulData_reg_n_0_[0][4]\,
      I3 => \i___0_carry__0_i_4_n_0\,
      O => \i___0_carry__0_i_8_n_0\
    );
\i___0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][4]\,
      I1 => \ARG_inferred__0/i___0_carry__0_n_7\,
      I2 => \mulData_reg_n_0_[6][4]\,
      I3 => \i___0_carry__0_i_4__0_n_0\,
      O => \i___0_carry__0_i_8__0_n_0\
    );
\i___0_carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry_i_8_n_0\,
      CO(3) => \i___0_carry__1_i_1_n_0\,
      CO(2) => \i___0_carry__1_i_1_n_1\,
      CO(1) => \i___0_carry__1_i_1_n_2\,
      CO(0) => \i___0_carry__1_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mulData_reg_n_0_[1][8]\,
      DI(2) => \mulData_reg_n_0_[1][7]\,
      DI(1) => \mulData_reg_n_0_[1][6]\,
      DI(0) => \mulData_reg_n_0_[1][5]\,
      O(3) => \i___0_carry__1_i_1_n_4\,
      O(2) => \i___0_carry__1_i_1_n_5\,
      O(1) => \i___0_carry__1_i_1_n_6\,
      O(0) => \i___0_carry__1_i_1_n_7\,
      S(3) => \i___0_carry__1_i_4_n_0\,
      S(2) => \i___0_carry__1_i_5_n_0\,
      S(1) => \i___0_carry__1_i_6_n_0\,
      S(0) => \i___0_carry__1_i_7_n_0\
    );
\i___0_carry__1_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_11_n_0\,
      CO(3 downto 1) => \NLW_i___0_carry__1_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i___0_carry__1_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___0_carry__1_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry__1_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_16_n_0\,
      CO(3) => \i___0_carry__1_i_11_n_0\,
      CO(2) => \i___0_carry__1_i_11_n_1\,
      CO(1) => \i___0_carry__1_i_11_n_2\,
      CO(0) => \i___0_carry__1_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \mulData_reg_n_0_[4][9]\,
      DI(2) => \mulData_reg_n_0_[4][8]\,
      DI(1) => \mulData_reg_n_0_[4][7]\,
      DI(0) => \mulData_reg_n_0_[4][6]\,
      O(3) => \i___0_carry__1_i_11_n_4\,
      O(2) => \i___0_carry__1_i_11_n_5\,
      O(1) => \i___0_carry__1_i_11_n_6\,
      O(0) => \i___0_carry__1_i_11_n_7\,
      S(3) => \i___0_carry__1_i_17_n_0\,
      S(2) => \i___0_carry__1_i_18_n_0\,
      S(1) => \i___0_carry__1_i_19_n_0\,
      S(0) => \i___0_carry__1_i_20_n_0\
    );
\i___0_carry__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[3][8]\,
      I1 => \i___0_carry__1_i_11_n_5\,
      O => \i___0_carry__1_i_12_n_0\
    );
\i___0_carry__1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[3][7]\,
      I1 => \i___0_carry__1_i_11_n_6\,
      O => \i___0_carry__1_i_13_n_0\
    );
\i___0_carry__1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[3][6]\,
      I1 => \i___0_carry__1_i_11_n_7\,
      O => \i___0_carry__1_i_14_n_0\
    );
\i___0_carry__1_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[3][5]\,
      I1 => \i___0_carry__1_i_16_n_4\,
      O => \i___0_carry__1_i_15_n_0\
    );
\i___0_carry__1_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___0_carry__1_i_16_n_0\,
      CO(2) => \i___0_carry__1_i_16_n_1\,
      CO(1) => \i___0_carry__1_i_16_n_2\,
      CO(0) => \i___0_carry__1_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \mulData_reg_n_0_[4][5]\,
      DI(2) => \mulData_reg_n_0_[4][4]\,
      DI(1) => \mulData_reg_n_0_[4][3]\,
      DI(0) => \mulData_reg_n_0_[4][2]\,
      O(3) => \i___0_carry__1_i_16_n_4\,
      O(2) => \i___0_carry__1_i_16_n_5\,
      O(1) => \i___0_carry__1_i_16_n_6\,
      O(0) => \NLW_i___0_carry__1_i_16_O_UNCONNECTED\(0),
      S(3) => \i___0_carry__1_i_21_n_0\,
      S(2) => \i___0_carry__1_i_22_n_0\,
      S(1) => \i___0_carry__1_i_23_n_0\,
      S(0) => \i___0_carry__1_i_24_n_0\
    );
\i___0_carry__1_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[4][9]\,
      I1 => \i___0_carry__1_i_25_n_3\,
      O => \i___0_carry__1_i_17_n_0\
    );
\i___0_carry__1_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[4][8]\,
      I1 => \i___0_carry__1_i_26_n_4\,
      O => \i___0_carry__1_i_18_n_0\
    );
\i___0_carry__1_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[4][7]\,
      I1 => \i___0_carry__1_i_26_n_5\,
      O => \i___0_carry__1_i_19_n_0\
    );
\i___0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[6][7]\,
      I1 => \ARG_inferred__0/i___0_carry__0_n_4\,
      I2 => \mulData_reg_n_0_[2][7]\,
      I3 => \ARG_inferred__0/i___0_carry__1_n_7\,
      O => \i___0_carry__1_i_1__0_n_0\
    );
\i___0_carry__1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_1_n_0\,
      CO(3 downto 2) => \NLW_i___0_carry__1_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i___0_carry__1_i_2_n_2\,
      CO(0) => \i___0_carry__1_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i___0_carry__1_i_2_O_UNCONNECTED\(3),
      O(2) => \i___0_carry__1_i_2_n_5\,
      O(1) => \i___0_carry__1_i_2_n_6\,
      O(0) => \i___0_carry__1_i_2_n_7\,
      S(3) => '0',
      S(2) => \i___0_carry__1_i_8_n_1\,
      S(1 downto 0) => \C__1\(10 downto 9)
    );
\i___0_carry__1_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[4][6]\,
      I1 => \i___0_carry__1_i_26_n_6\,
      O => \i___0_carry__1_i_20_n_0\
    );
\i___0_carry__1_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[4][5]\,
      I1 => \i___0_carry__1_i_26_n_7\,
      O => \i___0_carry__1_i_21_n_0\
    );
\i___0_carry__1_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[4][4]\,
      I1 => \i___0_carry_i_19_n_4\,
      O => \i___0_carry__1_i_22_n_0\
    );
\i___0_carry__1_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[4][3]\,
      I1 => \i___0_carry_i_19_n_5\,
      O => \i___0_carry__1_i_23_n_0\
    );
\i___0_carry__1_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[4][2]\,
      I1 => \i___0_carry_i_19_n_6\,
      O => \i___0_carry__1_i_24_n_0\
    );
\i___0_carry__1_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_26_n_0\,
      CO(3 downto 1) => \NLW_i___0_carry__1_i_25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i___0_carry__1_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___0_carry__1_i_25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry__1_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry_i_19_n_0\,
      CO(3) => \i___0_carry__1_i_26_n_0\,
      CO(2) => \i___0_carry__1_i_26_n_1\,
      CO(1) => \i___0_carry__1_i_26_n_2\,
      CO(0) => \i___0_carry__1_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \mulData_reg_n_0_[5][8]\,
      DI(2) => \mulData_reg_n_0_[5][7]\,
      DI(1) => \mulData_reg_n_0_[5][6]\,
      DI(0) => \mulData_reg_n_0_[5][5]\,
      O(3) => \i___0_carry__1_i_26_n_4\,
      O(2) => \i___0_carry__1_i_26_n_5\,
      O(1) => \i___0_carry__1_i_26_n_6\,
      O(0) => \i___0_carry__1_i_26_n_7\,
      S(3) => \i___0_carry__1_i_27_n_0\,
      S(2) => \i___0_carry__1_i_28_n_0\,
      S(1) => \i___0_carry__1_i_29_n_0\,
      S(0) => \i___0_carry__1_i_30_n_0\
    );
\i___0_carry__1_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[5][8]\,
      I1 => \mulData_reg_n_0_[7][8]\,
      O => \i___0_carry__1_i_27_n_0\
    );
\i___0_carry__1_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[5][7]\,
      I1 => \mulData_reg_n_0_[7][7]\,
      O => \i___0_carry__1_i_28_n_0\
    );
\i___0_carry__1_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[5][6]\,
      I1 => \mulData_reg_n_0_[7][6]\,
      O => \i___0_carry__1_i_29_n_0\
    );
\i___0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[0][7]\,
      I1 => \i___0_carry__1_i_1_n_5\,
      I2 => \mulData_reg_n_0_[8][7]\,
      I3 => \i___0_carry__1_i_1_n_4\,
      O => \i___0_carry__1_i_3_n_0\
    );
\i___0_carry__1_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[5][5]\,
      I1 => \mulData_reg_n_0_[7][5]\,
      O => \i___0_carry__1_i_30_n_0\
    );
\i___0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[1][8]\,
      I1 => \C__1\(8),
      O => \i___0_carry__1_i_4_n_0\
    );
\i___0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[1][7]\,
      I1 => \C__1\(7),
      O => \i___0_carry__1_i_5_n_0\
    );
\i___0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[1][6]\,
      I1 => \C__1\(6),
      O => \i___0_carry__1_i_6_n_0\
    );
\i___0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[1][5]\,
      I1 => \C__1\(5),
      O => \i___0_carry__1_i_7_n_0\
    );
\i___0_carry__1_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_9_n_0\,
      CO(3) => \NLW_i___0_carry__1_i_8_CO_UNCONNECTED\(3),
      CO(2) => \i___0_carry__1_i_8_n_1\,
      CO(1) => \NLW_i___0_carry__1_i_8_CO_UNCONNECTED\(1),
      CO(0) => \i___0_carry__1_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i___0_carry__1_i_8_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \C__1\(10 downto 9),
      S(3 downto 2) => B"01",
      S(1) => \i___0_carry__1_i_10_n_3\,
      S(0) => \i___0_carry__1_i_11_n_4\
    );
\i___0_carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry_i_14_n_0\,
      CO(3) => \i___0_carry__1_i_9_n_0\,
      CO(2) => \i___0_carry__1_i_9_n_1\,
      CO(1) => \i___0_carry__1_i_9_n_2\,
      CO(0) => \i___0_carry__1_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \mulData_reg_n_0_[3][8]\,
      DI(2) => \mulData_reg_n_0_[3][7]\,
      DI(1) => \mulData_reg_n_0_[3][6]\,
      DI(0) => \mulData_reg_n_0_[3][5]\,
      O(3 downto 0) => \C__1\(8 downto 5),
      S(3) => \i___0_carry__1_i_12_n_0\,
      S(2) => \i___0_carry__1_i_13_n_0\,
      S(1) => \i___0_carry__1_i_14_n_0\,
      S(0) => \i___0_carry__1_i_15_n_0\
    );
\i___0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][2]\,
      I1 => \i___0_carry_i_8_n_6\,
      I2 => \mulData_reg_n_0_[0][2]\,
      O => \i___0_carry_i_1_n_0\
    );
\i___0_carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[1][4]\,
      I1 => \C__1\(4),
      O => \i___0_carry_i_10_n_0\
    );
\i___0_carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[1][3]\,
      I1 => \C__1\(3),
      O => \i___0_carry_i_11_n_0\
    );
\i___0_carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[1][2]\,
      I1 => \C__1\(2),
      O => \i___0_carry_i_12_n_0\
    );
\i___0_carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[1][1]\,
      I1 => \mulData_reg_n_0_[5][1]\,
      I2 => \mulData_reg_n_0_[7][1]\,
      I3 => \mulData_reg_n_0_[3][1]\,
      O => \i___0_carry_i_13_n_0\
    );
\i___0_carry_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___0_carry_i_14_n_0\,
      CO(2) => \i___0_carry_i_14_n_1\,
      CO(1) => \i___0_carry_i_14_n_2\,
      CO(0) => \i___0_carry_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \mulData_reg_n_0_[3][4]\,
      DI(2) => \mulData_reg_n_0_[3][3]\,
      DI(1) => \mulData_reg_n_0_[3][2]\,
      DI(0) => \mulData_reg_n_0_[3][1]\,
      O(3 downto 1) => \C__1\(4 downto 2),
      O(0) => \NLW_i___0_carry_i_14_O_UNCONNECTED\(0),
      S(3) => \i___0_carry_i_15_n_0\,
      S(2) => \i___0_carry_i_16_n_0\,
      S(1) => \i___0_carry_i_17_n_0\,
      S(0) => \i___0_carry_i_18_n_0\
    );
\i___0_carry_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[3][4]\,
      I1 => \i___0_carry__1_i_16_n_5\,
      O => \i___0_carry_i_15_n_0\
    );
\i___0_carry_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[3][3]\,
      I1 => \i___0_carry__1_i_16_n_6\,
      O => \i___0_carry_i_16_n_0\
    );
\i___0_carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mulData_reg_n_0_[3][2]\,
      I1 => \i___0_carry_i_19_n_6\,
      I2 => \mulData_reg_n_0_[4][2]\,
      O => \i___0_carry_i_17_n_0\
    );
\i___0_carry_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mulData_reg_n_0_[3][1]\,
      I1 => \mulData_reg_n_0_[7][1]\,
      I2 => \mulData_reg_n_0_[5][1]\,
      O => \i___0_carry_i_18_n_0\
    );
\i___0_carry_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___0_carry_i_19_n_0\,
      CO(2) => \i___0_carry_i_19_n_1\,
      CO(1) => \i___0_carry_i_19_n_2\,
      CO(0) => \i___0_carry_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \mulData_reg_n_0_[5][4]\,
      DI(2) => \mulData_reg_n_0_[5][3]\,
      DI(1) => \mulData_reg_n_0_[5][2]\,
      DI(0) => \mulData_reg_n_0_[5][1]\,
      O(3) => \i___0_carry_i_19_n_4\,
      O(2) => \i___0_carry_i_19_n_5\,
      O(1) => \i___0_carry_i_19_n_6\,
      O(0) => \NLW_i___0_carry_i_19_O_UNCONNECTED\(0),
      S(3) => \i___0_carry_i_20_n_0\,
      S(2) => \i___0_carry_i_21_n_0\,
      S(1) => \i___0_carry_i_22_n_0\,
      S(0) => \i___0_carry_i_23_n_0\
    );
\i___0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][2]\,
      I1 => \ARG_inferred__0/i___0_carry_n_5\,
      I2 => \mulData_reg_n_0_[6][2]\,
      O => \i___0_carry_i_1__0_n_0\
    );
\i___0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBE28828228"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][1]\,
      I1 => \mulData_reg_n_0_[3][1]\,
      I2 => \mulData_reg_n_0_[7][1]\,
      I3 => \mulData_reg_n_0_[5][1]\,
      I4 => \mulData_reg_n_0_[1][1]\,
      I5 => \mulData_reg_n_0_[0][1]\,
      O => \i___0_carry_i_2_n_0\
    );
\i___0_carry_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[5][4]\,
      I1 => \mulData_reg_n_0_[7][4]\,
      O => \i___0_carry_i_20_n_0\
    );
\i___0_carry_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[5][3]\,
      I1 => \mulData_reg_n_0_[7][3]\,
      O => \i___0_carry_i_21_n_0\
    );
\i___0_carry_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[5][2]\,
      I1 => \mulData_reg_n_0_[7][2]\,
      O => \i___0_carry_i_22_n_0\
    );
\i___0_carry_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[5][1]\,
      I1 => \mulData_reg_n_0_[7][1]\,
      O => \i___0_carry_i_23_n_0\
    );
\i___0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][1]\,
      I1 => \ARG_inferred__0/i___0_carry_n_6\,
      I2 => \mulData_reg_n_0_[6][1]\,
      O => \i___0_carry_i_2__0_n_0\
    );
\i___0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][0]\,
      I1 => \mulData_reg_n_0_[0][0]\,
      O => \i___0_carry_i_3_n_0\
    );
\i___0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][0]\,
      I1 => \ARG_inferred__0/i___0_carry_n_7\,
      I2 => \mulData_reg_n_0_[6][0]\,
      O => \i___0_carry_i_3__0_n_0\
    );
\i___0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][3]\,
      I1 => \i___0_carry_i_8_n_5\,
      I2 => \mulData_reg_n_0_[0][3]\,
      I3 => \i___0_carry_i_1_n_0\,
      O => \i___0_carry_i_4_n_0\
    );
\i___0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][3]\,
      I1 => \ARG_inferred__0/i___0_carry_n_4\,
      I2 => \mulData_reg_n_0_[6][3]\,
      I3 => \i___0_carry_i_1__0_n_0\,
      O => \i___0_carry_i_4__0_n_0\
    );
\i___0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][2]\,
      I1 => \i___0_carry_i_8_n_6\,
      I2 => \mulData_reg_n_0_[0][2]\,
      I3 => \i___0_carry_i_2_n_0\,
      O => \i___0_carry_i_5_n_0\
    );
\i___0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][2]\,
      I1 => \ARG_inferred__0/i___0_carry_n_5\,
      I2 => \mulData_reg_n_0_[6][2]\,
      I3 => \i___0_carry_i_2__0_n_0\,
      O => \i___0_carry_i_5__0_n_0\
    );
\i___0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry_i_3_n_0\,
      I1 => \i___0_carry_i_9_n_0\,
      I2 => \mulData_reg_n_0_[8][1]\,
      I3 => \mulData_reg_n_0_[0][1]\,
      O => \i___0_carry_i_6_n_0\
    );
\i___0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][1]\,
      I1 => \ARG_inferred__0/i___0_carry_n_6\,
      I2 => \mulData_reg_n_0_[6][1]\,
      I3 => \i___0_carry_i_3__0_n_0\,
      O => \i___0_carry_i_6__0_n_0\
    );
\i___0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mulData_reg_n_0_[8][0]\,
      I1 => \mulData_reg_n_0_[0][0]\,
      O => \i___0_carry_i_7_n_0\
    );
\i___0_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mulData_reg_n_0_[2][0]\,
      I1 => \ARG_inferred__0/i___0_carry_n_7\,
      I2 => \mulData_reg_n_0_[6][0]\,
      O => \i___0_carry_i_7__0_n_0\
    );
\i___0_carry_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___0_carry_i_8_n_0\,
      CO(2) => \i___0_carry_i_8_n_1\,
      CO(1) => \i___0_carry_i_8_n_2\,
      CO(0) => \i___0_carry_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \mulData_reg_n_0_[1][4]\,
      DI(2) => \mulData_reg_n_0_[1][3]\,
      DI(1) => \mulData_reg_n_0_[1][2]\,
      DI(0) => \mulData_reg_n_0_[1][1]\,
      O(3) => \i___0_carry_i_8_n_4\,
      O(2) => \i___0_carry_i_8_n_5\,
      O(1) => \i___0_carry_i_8_n_6\,
      O(0) => \NLW_i___0_carry_i_8_O_UNCONNECTED\(0),
      S(3) => \i___0_carry_i_10_n_0\,
      S(2) => \i___0_carry_i_11_n_0\,
      S(1) => \i___0_carry_i_12_n_0\,
      S(0) => \i___0_carry_i_13_n_0\
    );
\i___0_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mulData_reg_n_0_[1][1]\,
      I1 => \mulData_reg_n_0_[5][1]\,
      I2 => \mulData_reg_n_0_[7][1]\,
      I3 => \mulData_reg_n_0_[3][1]\,
      O => \i___0_carry_i_9_n_0\
    );
mulDataValid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => gauss_tvalid,
      Q => mulDataValid,
      R => '0'
    );
\mulData_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \mulData_reg_n_0_[0][0]\,
      R => '0'
    );
\mulData_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \mulData_reg_n_0_[0][1]\,
      R => '0'
    );
\mulData_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \mulData_reg_n_0_[0][2]\,
      R => '0'
    );
\mulData_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \mulData_reg_n_0_[0][3]\,
      R => '0'
    );
\mulData_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \mulData_reg_n_0_[0][4]\,
      R => '0'
    );
\mulData_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \mulData_reg_n_0_[0][5]\,
      R => '0'
    );
\mulData_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \mulData_reg_n_0_[0][6]\,
      R => '0'
    );
\mulData_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \mulData_reg_n_0_[0][7]\,
      R => '0'
    );
\mulData_reg[1][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[1][8]_0\(0),
      Q => \mulData_reg_n_0_[1][1]\,
      R => '0'
    );
\mulData_reg[1][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[1][8]_0\(1),
      Q => \mulData_reg_n_0_[1][2]\,
      R => '0'
    );
\mulData_reg[1][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[1][8]_0\(2),
      Q => \mulData_reg_n_0_[1][3]\,
      R => '0'
    );
\mulData_reg[1][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[1][8]_0\(3),
      Q => \mulData_reg_n_0_[1][4]\,
      R => '0'
    );
\mulData_reg[1][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[1][8]_0\(4),
      Q => \mulData_reg_n_0_[1][5]\,
      R => '0'
    );
\mulData_reg[1][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[1][8]_0\(5),
      Q => \mulData_reg_n_0_[1][6]\,
      R => '0'
    );
\mulData_reg[1][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[1][8]_0\(6),
      Q => \mulData_reg_n_0_[1][7]\,
      R => '0'
    );
\mulData_reg[1][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[1][8]_0\(7),
      Q => \mulData_reg_n_0_[1][8]\,
      R => '0'
    );
\mulData_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[2][7]_0\(0),
      Q => \mulData_reg_n_0_[2][0]\,
      R => '0'
    );
\mulData_reg[2][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[2][7]_0\(1),
      Q => \mulData_reg_n_0_[2][1]\,
      R => '0'
    );
\mulData_reg[2][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[2][7]_0\(2),
      Q => \mulData_reg_n_0_[2][2]\,
      R => '0'
    );
\mulData_reg[2][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[2][7]_0\(3),
      Q => \mulData_reg_n_0_[2][3]\,
      R => '0'
    );
\mulData_reg[2][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[2][7]_0\(4),
      Q => \mulData_reg_n_0_[2][4]\,
      R => '0'
    );
\mulData_reg[2][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[2][7]_0\(5),
      Q => \mulData_reg_n_0_[2][5]\,
      R => '0'
    );
\mulData_reg[2][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[2][7]_0\(6),
      Q => \mulData_reg_n_0_[2][6]\,
      R => '0'
    );
\mulData_reg[2][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[2][7]_0\(7),
      Q => \mulData_reg_n_0_[2][7]\,
      R => '0'
    );
\mulData_reg[3][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[3][8]_0\(0),
      Q => \mulData_reg_n_0_[3][1]\,
      R => '0'
    );
\mulData_reg[3][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[3][8]_0\(1),
      Q => \mulData_reg_n_0_[3][2]\,
      R => '0'
    );
\mulData_reg[3][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[3][8]_0\(2),
      Q => \mulData_reg_n_0_[3][3]\,
      R => '0'
    );
\mulData_reg[3][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[3][8]_0\(3),
      Q => \mulData_reg_n_0_[3][4]\,
      R => '0'
    );
\mulData_reg[3][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[3][8]_0\(4),
      Q => \mulData_reg_n_0_[3][5]\,
      R => '0'
    );
\mulData_reg[3][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[3][8]_0\(5),
      Q => \mulData_reg_n_0_[3][6]\,
      R => '0'
    );
\mulData_reg[3][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[3][8]_0\(6),
      Q => \mulData_reg_n_0_[3][7]\,
      R => '0'
    );
\mulData_reg[3][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[3][8]_0\(7),
      Q => \mulData_reg_n_0_[3][8]\,
      R => '0'
    );
\mulData_reg[4][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[4][9]_0\(0),
      Q => \mulData_reg_n_0_[4][2]\,
      R => '0'
    );
\mulData_reg[4][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[4][9]_0\(1),
      Q => \mulData_reg_n_0_[4][3]\,
      R => '0'
    );
\mulData_reg[4][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[4][9]_0\(2),
      Q => \mulData_reg_n_0_[4][4]\,
      R => '0'
    );
\mulData_reg[4][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[4][9]_0\(3),
      Q => \mulData_reg_n_0_[4][5]\,
      R => '0'
    );
\mulData_reg[4][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[4][9]_0\(4),
      Q => \mulData_reg_n_0_[4][6]\,
      R => '0'
    );
\mulData_reg[4][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[4][9]_0\(5),
      Q => \mulData_reg_n_0_[4][7]\,
      R => '0'
    );
\mulData_reg[4][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[4][9]_0\(6),
      Q => \mulData_reg_n_0_[4][8]\,
      R => '0'
    );
\mulData_reg[4][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[4][9]_0\(7),
      Q => \mulData_reg_n_0_[4][9]\,
      R => '0'
    );
\mulData_reg[5][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[5][8]_0\(0),
      Q => \mulData_reg_n_0_[5][1]\,
      R => '0'
    );
\mulData_reg[5][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[5][8]_0\(1),
      Q => \mulData_reg_n_0_[5][2]\,
      R => '0'
    );
\mulData_reg[5][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[5][8]_0\(2),
      Q => \mulData_reg_n_0_[5][3]\,
      R => '0'
    );
\mulData_reg[5][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[5][8]_0\(3),
      Q => \mulData_reg_n_0_[5][4]\,
      R => '0'
    );
\mulData_reg[5][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[5][8]_0\(4),
      Q => \mulData_reg_n_0_[5][5]\,
      R => '0'
    );
\mulData_reg[5][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[5][8]_0\(5),
      Q => \mulData_reg_n_0_[5][6]\,
      R => '0'
    );
\mulData_reg[5][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[5][8]_0\(6),
      Q => \mulData_reg_n_0_[5][7]\,
      R => '0'
    );
\mulData_reg[5][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[5][8]_0\(7),
      Q => \mulData_reg_n_0_[5][8]\,
      R => '0'
    );
\mulData_reg[6][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[6][7]_0\(0),
      Q => \mulData_reg_n_0_[6][0]\,
      R => '0'
    );
\mulData_reg[6][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[6][7]_0\(1),
      Q => \mulData_reg_n_0_[6][1]\,
      R => '0'
    );
\mulData_reg[6][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[6][7]_0\(2),
      Q => \mulData_reg_n_0_[6][2]\,
      R => '0'
    );
\mulData_reg[6][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[6][7]_0\(3),
      Q => \mulData_reg_n_0_[6][3]\,
      R => '0'
    );
\mulData_reg[6][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[6][7]_0\(4),
      Q => \mulData_reg_n_0_[6][4]\,
      R => '0'
    );
\mulData_reg[6][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[6][7]_0\(5),
      Q => \mulData_reg_n_0_[6][5]\,
      R => '0'
    );
\mulData_reg[6][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[6][7]_0\(6),
      Q => \mulData_reg_n_0_[6][6]\,
      R => '0'
    );
\mulData_reg[6][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[6][7]_0\(7),
      Q => \mulData_reg_n_0_[6][7]\,
      R => '0'
    );
\mulData_reg[7][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[7][8]_0\(0),
      Q => \mulData_reg_n_0_[7][1]\,
      R => '0'
    );
\mulData_reg[7][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[7][8]_0\(1),
      Q => \mulData_reg_n_0_[7][2]\,
      R => '0'
    );
\mulData_reg[7][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[7][8]_0\(2),
      Q => \mulData_reg_n_0_[7][3]\,
      R => '0'
    );
\mulData_reg[7][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[7][8]_0\(3),
      Q => \mulData_reg_n_0_[7][4]\,
      R => '0'
    );
\mulData_reg[7][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[7][8]_0\(4),
      Q => \mulData_reg_n_0_[7][5]\,
      R => '0'
    );
\mulData_reg[7][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[7][8]_0\(5),
      Q => \mulData_reg_n_0_[7][6]\,
      R => '0'
    );
\mulData_reg[7][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[7][8]_0\(6),
      Q => \mulData_reg_n_0_[7][7]\,
      R => '0'
    );
\mulData_reg[7][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[7][8]_0\(7),
      Q => \mulData_reg_n_0_[7][8]\,
      R => '0'
    );
\mulData_reg[8][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[8][7]_0\(0),
      Q => \mulData_reg_n_0_[8][0]\,
      R => '0'
    );
\mulData_reg[8][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[8][7]_0\(1),
      Q => \mulData_reg_n_0_[8][1]\,
      R => '0'
    );
\mulData_reg[8][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[8][7]_0\(2),
      Q => \mulData_reg_n_0_[8][2]\,
      R => '0'
    );
\mulData_reg[8][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[8][7]_0\(3),
      Q => \mulData_reg_n_0_[8][3]\,
      R => '0'
    );
\mulData_reg[8][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[8][7]_0\(4),
      Q => \mulData_reg_n_0_[8][4]\,
      R => '0'
    );
\mulData_reg[8][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[8][7]_0\(5),
      Q => \mulData_reg_n_0_[8][5]\,
      R => '0'
    );
\mulData_reg[8][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[8][7]_0\(6),
      Q => \mulData_reg_n_0_[8][6]\,
      R => '0'
    );
\mulData_reg[8][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \mulData_reg[8][7]_0\(7),
      Q => \mulData_reg_n_0_[8][7]\,
      R => '0'
    );
sumDataValid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => mulDataValid,
      Q => m_axis_tvalid,
      R => '0'
    );
\sumData_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => SHIFT_RIGHT(0),
      Q => m_axis_tdata(0),
      R => '0'
    );
\sumData_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => SHIFT_RIGHT(1),
      Q => m_axis_tdata(1),
      R => '0'
    );
\sumData_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => SHIFT_RIGHT(2),
      Q => m_axis_tdata(2),
      R => '0'
    );
\sumData_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => SHIFT_RIGHT(3),
      Q => m_axis_tdata(3),
      R => '0'
    );
\sumData_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => SHIFT_RIGHT(4),
      Q => m_axis_tdata(4),
      R => '0'
    );
\sumData_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => SHIFT_RIGHT(5),
      Q => m_axis_tdata(5),
      R => '0'
    );
\sumData_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => SHIFT_RIGHT(6),
      Q => m_axis_tdata(6),
      R => '0'
    );
\sumData_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => SHIFT_RIGHT(7),
      Q => m_axis_tdata(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0_line_buffer is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_data00_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_data02_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    currentWrLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_tvalid : in STD_LOGIC;
    \mulData[0][7]_i_11_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_gaussian_0_0_line_buffer : entity is "line_buffer";
end base_axis_gaussian_0_0_line_buffer;

architecture STRUCTURE of base_axis_gaussian_0_0_line_buffer is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \lB_reg_r1_0_63_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_128_191_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_192_255_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_256_319_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_320_383_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_384_447_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_448_511_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_512_575_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_576_639_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_640_703_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_64_127_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_3_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_4_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_i_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal lineBuffDataValid : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lineBuffReadData : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mulData[0][0]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_30_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_31_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_33_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_34_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_35_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_37_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 6 );
  signal rdPtr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdPtr[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdPtr[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdPtr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdPtr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal wrPtr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wrPtr[10]_i_3_n_0\ : STD_LOGIC;
  signal \wrPtr[6]_i_2_n_0\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lB_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lB_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_0_2 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_3_5 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_6_6 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_7_7 : label is "U0/SC/lB_0/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mulData[0][0]_i_18\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_19\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_20\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_21\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_18\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_19\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_20\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_21\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_18\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_19\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_20\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_21\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_18\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_19\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_20\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_21\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_18\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_19\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_20\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_21\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_18\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_19\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_20\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_21\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_18\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_19\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_20\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_21\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_25\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_26\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_27\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_28\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_29\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_30\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mulData[7][1]_i_29\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mulData[7][8]_i_36\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdPtr[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rdPtr[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rdPtr[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rdPtr[9]_i_1\ : label is "soft_lutpair6";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep\ : label is "rdPtr_reg[0]";
  attribute SOFT_HLUTNM of \wrPtr[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wrPtr[10]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \wrPtr[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wrPtr[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wrPtr[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wrPtr[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \wrPtr[6]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \wrPtr[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wrPtr[8]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \wrPtr[9]_i_1\ : label is "soft_lutpair8";
begin
  SR(0) <= \^sr\(0);
\index[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^sr\(0)
    );
lB_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_0_63_0_2_n_0,
      DOB => lB_reg_r1_0_63_0_2_n_1,
      DOC => lB_reg_r1_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
\lB_reg_r1_0_63_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_0_63_3_5_n_0,
      DOB => lB_reg_r1_0_63_3_5_n_1,
      DOC => lB_reg_r1_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_0_63_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_0_63_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_128_191_0_2_n_0,
      DOB => lB_reg_r1_128_191_0_2_n_1,
      DOC => lB_reg_r1_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
\lB_reg_r1_128_191_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[7]\,
      O => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_128_191_3_5_n_0,
      DOB => lB_reg_r1_128_191_3_5_n_1,
      DOC => lB_reg_r1_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_128_191_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_128_191_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_192_255_0_2_n_0,
      DOB => lB_reg_r1_192_255_0_2_n_1,
      DOC => lB_reg_r1_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
\lB_reg_r1_192_255_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_192_255_3_5_n_0,
      DOB => lB_reg_r1_192_255_3_5_n_1,
      DOC => lB_reg_r1_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_192_255_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_192_255_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_256_319_0_2_n_0,
      DOB => lB_reg_r1_256_319_0_2_n_1,
      DOC => lB_reg_r1_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
\lB_reg_r1_256_319_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_256_319_3_5_n_0,
      DOB => lB_reg_r1_256_319_3_5_n_1,
      DOC => lB_reg_r1_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_256_319_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_256_319_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_320_383_0_2_n_0,
      DOB => lB_reg_r1_320_383_0_2_n_1,
      DOC => lB_reg_r1_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
\lB_reg_r1_320_383_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_320_383_3_5_n_0,
      DOB => lB_reg_r1_320_383_3_5_n_1,
      DOC => lB_reg_r1_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_320_383_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_320_383_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_384_447_0_2_n_0,
      DOB => lB_reg_r1_384_447_0_2_n_1,
      DOC => lB_reg_r1_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
\lB_reg_r1_384_447_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_384_447_3_5_n_0,
      DOB => lB_reg_r1_384_447_3_5_n_1,
      DOC => lB_reg_r1_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_384_447_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_384_447_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_448_511_0_2_n_0,
      DOB => lB_reg_r1_448_511_0_2_n_1,
      DOC => lB_reg_r1_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
\lB_reg_r1_448_511_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => s_axi_aresetn,
      I4 => lineBuffDataValid(0),
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_448_511_3_5_n_0,
      DOB => lB_reg_r1_448_511_3_5_n_1,
      DOC => lB_reg_r1_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_448_511_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_448_511_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_512_575_0_2_n_0,
      DOB => lB_reg_r1_512_575_0_2_n_1,
      DOC => lB_reg_r1_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
\lB_reg_r1_512_575_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      I5 => \wrPtr_reg_n_0_[9]\,
      O => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r1_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_512_575_3_5_n_0,
      DOB => lB_reg_r1_512_575_3_5_n_1,
      DOC => lB_reg_r1_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r1_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_512_575_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r1_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_512_575_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_576_639_0_2_n_0,
      DOB => lB_reg_r1_576_639_0_2_n_1,
      DOC => lB_reg_r1_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
\lB_reg_r1_576_639_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r1_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_576_639_3_5_n_0,
      DOB => lB_reg_r1_576_639_3_5_n_1,
      DOC => lB_reg_r1_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r1_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_576_639_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r1_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_576_639_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_640_703_0_2_n_0,
      DOB => lB_reg_r1_640_703_0_2_n_1,
      DOC => lB_reg_r1_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
\lB_reg_r1_640_703_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(0),
      O => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r1_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_640_703_3_5_n_0,
      DOB => lB_reg_r1_640_703_3_5_n_1,
      DOC => lB_reg_r1_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r1_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_640_703_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r1_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_640_703_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r1_64_127_0_2_n_0,
      DOB => lB_reg_r1_64_127_0_2_n_1,
      DOC => lB_reg_r1_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
\lB_reg_r1_64_127_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(0),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => rdPtr(5 downto 0),
      ADDRB(5 downto 0) => rdPtr(5 downto 0),
      ADDRC(5 downto 0) => rdPtr(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r1_64_127_3_5_n_0,
      DOB => lB_reg_r1_64_127_3_5_n_1,
      DOC => lB_reg_r1_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r1_64_127_6_6_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r1_64_127_7_7_n_0,
      DPRA0 => rdPtr(0),
      DPRA1 => rdPtr(1),
      DPRA2 => rdPtr(2),
      DPRA3 => rdPtr(3),
      DPRA4 => rdPtr(4),
      DPRA5 => rdPtr(5),
      SPO => NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_0_63_0_2_n_0,
      DOB => lB_reg_r2_0_63_0_2_n_1,
      DOC => lB_reg_r2_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r2_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rdPtr(0),
      I1 => rdPtr(3),
      I2 => rdPtr(1),
      I3 => rdPtr(2),
      I4 => rdPtr(4),
      I5 => rdPtr(5),
      O => \rdPtr__0\(5)
    );
lB_reg_r2_0_63_0_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rdPtr(0),
      I1 => rdPtr(2),
      I2 => rdPtr(1),
      I3 => rdPtr(3),
      I4 => rdPtr(4),
      O => \rdPtr__0\(4)
    );
lB_reg_r2_0_63_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rdPtr(0),
      I1 => rdPtr(1),
      I2 => rdPtr(2),
      I3 => rdPtr(3),
      O => \rdPtr__0\(3)
    );
lB_reg_r2_0_63_0_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rdPtr(1),
      I1 => rdPtr(0),
      I2 => rdPtr(2),
      O => \rdPtr__0\(2)
    );
lB_reg_r2_0_63_0_2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rdPtr(0),
      I1 => rdPtr(1),
      O => \rdPtr__0\(1)
    );
lB_reg_r2_0_63_0_2_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdPtr(0),
      O => \rdPtr__0\(0)
    );
lB_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_0_63_3_5_n_0,
      DOB => lB_reg_r2_0_63_3_5_n_1,
      DOC => lB_reg_r2_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_0_63_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_0_63_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_128_191_0_2_n_0,
      DOB => lB_reg_r2_128_191_0_2_n_1,
      DOC => lB_reg_r2_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_128_191_3_5_n_0,
      DOB => lB_reg_r2_128_191_3_5_n_1,
      DOC => lB_reg_r2_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_128_191_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_128_191_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_192_255_0_2_n_0,
      DOB => lB_reg_r2_192_255_0_2_n_1,
      DOC => lB_reg_r2_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_192_255_3_5_n_0,
      DOB => lB_reg_r2_192_255_3_5_n_1,
      DOC => lB_reg_r2_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_192_255_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_192_255_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_256_319_0_2_n_0,
      DOB => lB_reg_r2_256_319_0_2_n_1,
      DOC => lB_reg_r2_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_256_319_3_5_n_0,
      DOB => lB_reg_r2_256_319_3_5_n_1,
      DOC => lB_reg_r2_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_256_319_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_256_319_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_320_383_0_2_n_0,
      DOB => lB_reg_r2_320_383_0_2_n_1,
      DOC => lB_reg_r2_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_320_383_3_5_n_0,
      DOB => lB_reg_r2_320_383_3_5_n_1,
      DOC => lB_reg_r2_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_320_383_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_320_383_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_384_447_0_2_n_0,
      DOB => lB_reg_r2_384_447_0_2_n_1,
      DOC => lB_reg_r2_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_384_447_3_5_n_0,
      DOB => lB_reg_r2_384_447_3_5_n_1,
      DOC => lB_reg_r2_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_384_447_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_384_447_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_448_511_0_2_n_0,
      DOB => lB_reg_r2_448_511_0_2_n_1,
      DOC => lB_reg_r2_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_448_511_3_5_n_0,
      DOB => lB_reg_r2_448_511_3_5_n_1,
      DOC => lB_reg_r2_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_448_511_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_448_511_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_512_575_0_2_n_0,
      DOB => lB_reg_r2_512_575_0_2_n_1,
      DOC => lB_reg_r2_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r2_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_512_575_3_5_n_0,
      DOB => lB_reg_r2_512_575_3_5_n_1,
      DOC => lB_reg_r2_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r2_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_512_575_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r2_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_512_575_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_576_639_0_2_n_0,
      DOB => lB_reg_r2_576_639_0_2_n_1,
      DOC => lB_reg_r2_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r2_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_576_639_3_5_n_0,
      DOB => lB_reg_r2_576_639_3_5_n_1,
      DOC => lB_reg_r2_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r2_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_576_639_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r2_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_576_639_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_640_703_0_2_n_0,
      DOB => lB_reg_r2_640_703_0_2_n_1,
      DOC => lB_reg_r2_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r2_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_640_703_3_5_n_0,
      DOB => lB_reg_r2_640_703_3_5_n_1,
      DOC => lB_reg_r2_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r2_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_640_703_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r2_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_640_703_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r2_64_127_0_2_n_0,
      DOB => lB_reg_r2_64_127_0_2_n_1,
      DOC => lB_reg_r2_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r2_64_127_3_5_n_0,
      DOB => lB_reg_r2_64_127_3_5_n_1,
      DOC => lB_reg_r2_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r2_64_127_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r2_64_127_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_0_63_0_2_n_0,
      DOB => lB_reg_r3_0_63_0_2_n_1,
      DOC => lB_reg_r3_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r3_0_63_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rdPtr(4),
      I1 => rdPtr(2),
      I2 => rdPtr(1),
      I3 => rdPtr(3),
      I4 => rdPtr(5),
      O => lB_reg_r3_0_63_0_2_i_1_n_0
    );
lB_reg_r3_0_63_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rdPtr(3),
      I1 => rdPtr(1),
      I2 => rdPtr(2),
      I3 => rdPtr(4),
      O => lB_reg_r3_0_63_0_2_i_2_n_0
    );
lB_reg_r3_0_63_0_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rdPtr(2),
      I1 => rdPtr(1),
      I2 => rdPtr(3),
      O => lB_reg_r3_0_63_0_2_i_3_n_0
    );
lB_reg_r3_0_63_0_2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rdPtr(1),
      I1 => rdPtr(2),
      O => lB_reg_r3_0_63_0_2_i_4_n_0
    );
lB_reg_r3_0_63_0_2_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdPtr(1),
      O => lB_reg_r3_0_63_0_2_i_5_n_0
    );
lB_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_0_63_3_5_n_0,
      DOB => lB_reg_r3_0_63_3_5_n_1,
      DOC => lB_reg_r3_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__1_n_0\
    );
lB_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_128_191_0_2_n_0,
      DOB => lB_reg_r3_128_191_0_2_n_1,
      DOC => lB_reg_r3_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_128_191_3_5_n_0,
      DOB => lB_reg_r3_128_191_3_5_n_1,
      DOC => lB_reg_r3_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__1_n_0\
    );
lB_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_192_255_0_2_n_0,
      DOB => lB_reg_r3_192_255_0_2_n_1,
      DOC => lB_reg_r3_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_192_255_3_5_n_0,
      DOB => lB_reg_r3_192_255_3_5_n_1,
      DOC => lB_reg_r3_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__1_n_0\
    );
lB_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_256_319_0_2_n_0,
      DOB => lB_reg_r3_256_319_0_2_n_1,
      DOC => lB_reg_r3_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_256_319_3_5_n_0,
      DOB => lB_reg_r3_256_319_3_5_n_1,
      DOC => lB_reg_r3_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__1_n_0\
    );
lB_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_320_383_0_2_n_0,
      DOB => lB_reg_r3_320_383_0_2_n_1,
      DOC => lB_reg_r3_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_320_383_3_5_n_0,
      DOB => lB_reg_r3_320_383_3_5_n_1,
      DOC => lB_reg_r3_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__1_n_0\
    );
lB_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_384_447_0_2_n_0,
      DOB => lB_reg_r3_384_447_0_2_n_1,
      DOC => lB_reg_r3_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_384_447_3_5_n_0,
      DOB => lB_reg_r3_384_447_3_5_n_1,
      DOC => lB_reg_r3_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__1_n_0\
    );
lB_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_448_511_0_2_n_0,
      DOB => lB_reg_r3_448_511_0_2_n_1,
      DOC => lB_reg_r3_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_448_511_3_5_n_0,
      DOB => lB_reg_r3_448_511_3_5_n_1,
      DOC => lB_reg_r3_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__1_n_0\
    );
lB_reg_r3_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_512_575_0_2_n_0,
      DOB => lB_reg_r3_512_575_0_2_n_1,
      DOC => lB_reg_r3_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r3_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_512_575_3_5_n_0,
      DOB => lB_reg_r3_512_575_3_5_n_1,
      DOC => lB_reg_r3_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r3_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r3_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__1_n_0\
    );
lB_reg_r3_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_576_639_0_2_n_0,
      DOB => lB_reg_r3_576_639_0_2_n_1,
      DOC => lB_reg_r3_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r3_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_576_639_3_5_n_0,
      DOB => lB_reg_r3_576_639_3_5_n_1,
      DOC => lB_reg_r3_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r3_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r3_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__1_n_0\
    );
lB_reg_r3_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_640_703_0_2_n_0,
      DOB => lB_reg_r3_640_703_0_2_n_1,
      DOC => lB_reg_r3_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r3_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_640_703_3_5_n_0,
      DOB => lB_reg_r3_640_703_3_5_n_1,
      DOC => lB_reg_r3_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r3_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r3_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__1_n_0\
    );
lB_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(0),
      DIB => \mulData[0][7]_i_11_0\(1),
      DIC => \mulData[0][7]_i_11_0\(2),
      DID => '0',
      DOA => lB_reg_r3_64_127_0_2_n_0,
      DOB => lB_reg_r3_64_127_0_2_n_1,
      DOC => lB_reg_r3_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => lB_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => lB_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => lB_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => lB_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => lB_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_11_0\(3),
      DIB => \mulData[0][7]_i_11_0\(4),
      DIC => \mulData[0][7]_i_11_0\(5),
      DID => '0',
      DOA => lB_reg_r3_64_127_3_5_n_0,
      DOB => lB_reg_r3_64_127_3_5_n_1,
      DOC => lB_reg_r3_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(6),
      DPO => lB_reg_r3_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
lB_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_11_0\(7),
      DPO => lB_reg_r3_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => lB_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => lB_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => lB_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => lB_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => lB_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__1_n_0\
    );
\mulData[0][0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_0,
      O => \mulData[0][0]_i_18_n_0\
    );
\mulData[0][0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_0,
      O => \mulData[0][0]_i_19_n_0\
    );
\mulData[0][0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_0,
      O => \mulData[0][0]_i_20_n_0\
    );
\mulData[0][0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_0,
      O => \mulData[0][0]_i_21_n_0\
    );
\mulData[0][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][0]_i_18_n_0\,
      I1 => \mulData[0][0]_i_19_n_0\,
      I2 => \mulData[0][7]_i_27_n_0\,
      I3 => \mulData[0][0]_i_20_n_0\,
      I4 => \mulData[0][7]_i_29_n_0\,
      I5 => \mulData[0][0]_i_21_n_0\,
      O => \mulData[0][0]_i_8_n_0\
    );
\mulData[0][0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_0,
      I3 => \mulData[0][7]_i_29_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_0,
      I5 => \mulData[0][7]_i_27_n_0\,
      O => \mulData[0][0]_i_9_n_0\
    );
\mulData[0][1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_1,
      O => \mulData[0][1]_i_18_n_0\
    );
\mulData[0][1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_1,
      O => \mulData[0][1]_i_19_n_0\
    );
\mulData[0][1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_1,
      O => \mulData[0][1]_i_20_n_0\
    );
\mulData[0][1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_1,
      O => \mulData[0][1]_i_21_n_0\
    );
\mulData[0][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][1]_i_18_n_0\,
      I1 => \mulData[0][1]_i_19_n_0\,
      I2 => \mulData[0][7]_i_27_n_0\,
      I3 => \mulData[0][1]_i_20_n_0\,
      I4 => \mulData[0][7]_i_29_n_0\,
      I5 => \mulData[0][1]_i_21_n_0\,
      O => \mulData[0][1]_i_8_n_0\
    );
\mulData[0][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_1,
      I3 => \mulData[0][7]_i_29_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_1,
      I5 => \mulData[0][7]_i_27_n_0\,
      O => \mulData[0][1]_i_9_n_0\
    );
\mulData[0][2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_2,
      O => \mulData[0][2]_i_18_n_0\
    );
\mulData[0][2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_2,
      O => \mulData[0][2]_i_19_n_0\
    );
\mulData[0][2]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_2,
      O => \mulData[0][2]_i_20_n_0\
    );
\mulData[0][2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_2,
      O => \mulData[0][2]_i_21_n_0\
    );
\mulData[0][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][2]_i_18_n_0\,
      I1 => \mulData[0][2]_i_19_n_0\,
      I2 => \mulData[0][7]_i_27_n_0\,
      I3 => \mulData[0][2]_i_20_n_0\,
      I4 => \mulData[0][7]_i_29_n_0\,
      I5 => \mulData[0][2]_i_21_n_0\,
      O => \mulData[0][2]_i_8_n_0\
    );
\mulData[0][2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_2,
      I3 => \mulData[0][7]_i_29_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_2,
      I5 => \mulData[0][7]_i_27_n_0\,
      O => \mulData[0][2]_i_9_n_0\
    );
\mulData[0][3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_0,
      O => \mulData[0][3]_i_18_n_0\
    );
\mulData[0][3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_0,
      O => \mulData[0][3]_i_19_n_0\
    );
\mulData[0][3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_0,
      O => \mulData[0][3]_i_20_n_0\
    );
\mulData[0][3]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_0,
      O => \mulData[0][3]_i_21_n_0\
    );
\mulData[0][3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][3]_i_18_n_0\,
      I1 => \mulData[0][3]_i_19_n_0\,
      I2 => \mulData[0][7]_i_27_n_0\,
      I3 => \mulData[0][3]_i_20_n_0\,
      I4 => \mulData[0][7]_i_29_n_0\,
      I5 => \mulData[0][3]_i_21_n_0\,
      O => \mulData[0][3]_i_8_n_0\
    );
\mulData[0][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_0,
      I3 => \mulData[0][7]_i_29_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_0,
      I5 => \mulData[0][7]_i_27_n_0\,
      O => \mulData[0][3]_i_9_n_0\
    );
\mulData[0][4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_1,
      O => \mulData[0][4]_i_18_n_0\
    );
\mulData[0][4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_1,
      O => \mulData[0][4]_i_19_n_0\
    );
\mulData[0][4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_1,
      O => \mulData[0][4]_i_20_n_0\
    );
\mulData[0][4]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_1,
      O => \mulData[0][4]_i_21_n_0\
    );
\mulData[0][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][4]_i_18_n_0\,
      I1 => \mulData[0][4]_i_19_n_0\,
      I2 => \mulData[0][7]_i_27_n_0\,
      I3 => \mulData[0][4]_i_20_n_0\,
      I4 => \mulData[0][7]_i_29_n_0\,
      I5 => \mulData[0][4]_i_21_n_0\,
      O => \mulData[0][4]_i_8_n_0\
    );
\mulData[0][4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_1,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_1,
      I3 => \mulData[0][7]_i_29_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_1,
      I5 => \mulData[0][7]_i_27_n_0\,
      O => \mulData[0][4]_i_9_n_0\
    );
\mulData[0][5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_2,
      O => \mulData[0][5]_i_18_n_0\
    );
\mulData[0][5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_2,
      O => \mulData[0][5]_i_19_n_0\
    );
\mulData[0][5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_2,
      O => \mulData[0][5]_i_20_n_0\
    );
\mulData[0][5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_2,
      O => \mulData[0][5]_i_21_n_0\
    );
\mulData[0][5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][5]_i_18_n_0\,
      I1 => \mulData[0][5]_i_19_n_0\,
      I2 => \mulData[0][7]_i_27_n_0\,
      I3 => \mulData[0][5]_i_20_n_0\,
      I4 => \mulData[0][7]_i_29_n_0\,
      I5 => \mulData[0][5]_i_21_n_0\,
      O => \mulData[0][5]_i_8_n_0\
    );
\mulData[0][5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_2,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_2,
      I3 => \mulData[0][7]_i_29_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_2,
      I5 => \mulData[0][7]_i_27_n_0\,
      O => \mulData[0][5]_i_9_n_0\
    );
\mulData[0][6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_6_6_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_384_447_6_6_n_0,
      O => \mulData[0][6]_i_18_n_0\
    );
\mulData[0][6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_6_6_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_256_319_6_6_n_0,
      O => \mulData[0][6]_i_19_n_0\
    );
\mulData[0][6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_6_6_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_128_191_6_6_n_0,
      O => \mulData[0][6]_i_20_n_0\
    );
\mulData[0][6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_6_6_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_0_63_6_6_n_0,
      O => \mulData[0][6]_i_21_n_0\
    );
\mulData[0][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][6]_i_18_n_0\,
      I1 => \mulData[0][6]_i_19_n_0\,
      I2 => \mulData[0][7]_i_27_n_0\,
      I3 => \mulData[0][6]_i_20_n_0\,
      I4 => \mulData[0][7]_i_29_n_0\,
      I5 => \mulData[0][6]_i_21_n_0\,
      O => \mulData[0][6]_i_8_n_0\
    );
\mulData[0][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_6_6_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_576_639_6_6_n_0,
      I3 => \mulData[0][7]_i_29_n_0\,
      I4 => lB_reg_r3_640_703_6_6_n_0,
      I5 => \mulData[0][7]_i_27_n_0\,
      O => \mulData[0][6]_i_9_n_0\
    );
\mulData[0][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][7]_i_25_n_0\,
      I1 => \mulData[0][7]_i_26_n_0\,
      I2 => \mulData[0][7]_i_27_n_0\,
      I3 => \mulData[0][7]_i_28_n_0\,
      I4 => \mulData[0][7]_i_29_n_0\,
      I5 => \mulData[0][7]_i_30_n_0\,
      O => \mulData[0][7]_i_10_n_0\
    );
\mulData[0][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_7_7_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_576_639_7_7_n_0,
      I3 => \mulData[0][7]_i_29_n_0\,
      I4 => lB_reg_r3_640_703_7_7_n_0,
      I5 => \mulData[0][7]_i_27_n_0\,
      O => \mulData[0][7]_i_11_n_0\
    );
\mulData[0][7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_7_7_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_384_447_7_7_n_0,
      O => \mulData[0][7]_i_25_n_0\
    );
\mulData[0][7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_7_7_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_256_319_7_7_n_0,
      O => \mulData[0][7]_i_26_n_0\
    );
\mulData[0][7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => rdPtr(7),
      I1 => \rdPtr[7]_i_2_n_0\,
      I2 => rdPtr(8),
      O => \mulData[0][7]_i_27_n_0\
    );
\mulData[0][7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_7_7_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_128_191_7_7_n_0,
      O => \mulData[0][7]_i_28_n_0\
    );
\mulData[0][7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdPtr[7]_i_2_n_0\,
      I1 => rdPtr(7),
      O => \mulData[0][7]_i_29_n_0\
    );
\mulData[0][7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_7_7_n_0,
      I1 => \mulData[0][7]_i_31_n_0\,
      I2 => lB_reg_r3_0_63_7_7_n_0,
      O => \mulData[0][7]_i_30_n_0\
    );
\mulData[0][7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rdPtr(5),
      I1 => rdPtr(3),
      I2 => rdPtr(1),
      I3 => rdPtr(2),
      I4 => rdPtr(4),
      I5 => rdPtr(6),
      O => \mulData[0][7]_i_31_n_0\
    );
\mulData[0][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => rdPtr(8),
      I1 => rdPtr(9),
      I2 => \rdPtr[7]_i_2_n_0\,
      I3 => rdPtr(7),
      O => \mulData[0][7]_i_9_n_0\
    );
\mulData[2][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_0,
      I1 => lB_reg_r1_384_447_0_2_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_0_2_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_0_2_n_0,
      O => \mulData[2][0]_i_10_n_0\
    );
\mulData[2][0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_0,
      I1 => lB_reg_r1_128_191_0_2_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_0_2_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_0_2_n_0,
      O => \mulData[2][0]_i_11_n_0\
    );
\mulData[2][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][0]_i_9_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData[2][0]_i_10_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData[2][0]_i_11_n_0\,
      O => out_data0(0)
    );
\mulData[2][0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_0,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_0_2_n_0,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_0_2_n_0,
      I5 => rdPtr(8),
      O => \mulData[2][0]_i_9_n_0\
    );
\mulData[2][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_1,
      I1 => lB_reg_r1_384_447_0_2_n_1,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_0_2_n_1,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_0_2_n_1,
      O => \mulData[2][1]_i_10_n_0\
    );
\mulData[2][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_1,
      I1 => lB_reg_r1_128_191_0_2_n_1,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_0_2_n_1,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_0_2_n_1,
      O => \mulData[2][1]_i_11_n_0\
    );
\mulData[2][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][1]_i_9_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData[2][1]_i_10_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData[2][1]_i_11_n_0\,
      O => out_data0(1)
    );
\mulData[2][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_1,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_0_2_n_1,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_0_2_n_1,
      I5 => rdPtr(8),
      O => \mulData[2][1]_i_9_n_0\
    );
\mulData[2][2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_2,
      I1 => lB_reg_r1_384_447_0_2_n_2,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_0_2_n_2,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_0_2_n_2,
      O => \mulData[2][2]_i_10_n_0\
    );
\mulData[2][2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_2,
      I1 => lB_reg_r1_128_191_0_2_n_2,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_0_2_n_2,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_0_2_n_2,
      O => \mulData[2][2]_i_11_n_0\
    );
\mulData[2][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][2]_i_9_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData[2][2]_i_10_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData[2][2]_i_11_n_0\,
      O => out_data0(2)
    );
\mulData[2][2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_2,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_0_2_n_2,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_0_2_n_2,
      I5 => rdPtr(8),
      O => \mulData[2][2]_i_9_n_0\
    );
\mulData[2][3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_0,
      I1 => lB_reg_r1_384_447_3_5_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_3_5_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_3_5_n_0,
      O => \mulData[2][3]_i_10_n_0\
    );
\mulData[2][3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_0,
      I1 => lB_reg_r1_128_191_3_5_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_3_5_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_3_5_n_0,
      O => \mulData[2][3]_i_11_n_0\
    );
\mulData[2][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][3]_i_9_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData[2][3]_i_10_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData[2][3]_i_11_n_0\,
      O => out_data0(3)
    );
\mulData[2][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_0,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_3_5_n_0,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_3_5_n_0,
      I5 => rdPtr(8),
      O => \mulData[2][3]_i_9_n_0\
    );
\mulData[2][4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_1,
      I1 => lB_reg_r1_384_447_3_5_n_1,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_3_5_n_1,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_3_5_n_1,
      O => \mulData[2][4]_i_10_n_0\
    );
\mulData[2][4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_1,
      I1 => lB_reg_r1_128_191_3_5_n_1,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_3_5_n_1,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_3_5_n_1,
      O => \mulData[2][4]_i_11_n_0\
    );
\mulData[2][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][4]_i_9_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData[2][4]_i_10_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData[2][4]_i_11_n_0\,
      O => out_data0(4)
    );
\mulData[2][4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_1,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_3_5_n_1,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_3_5_n_1,
      I5 => rdPtr(8),
      O => \mulData[2][4]_i_9_n_0\
    );
\mulData[2][5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_2,
      I1 => lB_reg_r1_384_447_3_5_n_2,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_3_5_n_2,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_3_5_n_2,
      O => \mulData[2][5]_i_10_n_0\
    );
\mulData[2][5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_2,
      I1 => lB_reg_r1_128_191_3_5_n_2,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_3_5_n_2,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_3_5_n_2,
      O => \mulData[2][5]_i_11_n_0\
    );
\mulData[2][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][5]_i_9_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData[2][5]_i_10_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData[2][5]_i_11_n_0\,
      O => out_data0(5)
    );
\mulData[2][5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_2,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_3_5_n_2,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_3_5_n_2,
      I5 => rdPtr(8),
      O => \mulData[2][5]_i_9_n_0\
    );
\mulData[2][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_6_6_n_0,
      I1 => lB_reg_r1_384_447_6_6_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_6_6_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_6_6_n_0,
      O => \mulData[2][6]_i_10_n_0\
    );
\mulData[2][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_6_6_n_0,
      I1 => lB_reg_r1_128_191_6_6_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_6_6_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_6_6_n_0,
      O => \mulData[2][6]_i_11_n_0\
    );
\mulData[2][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][6]_i_9_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData[2][6]_i_10_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData[2][6]_i_11_n_0\,
      O => out_data0(6)
    );
\mulData[2][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_6_6_n_0,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_6_6_n_0,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_6_6_n_0,
      I5 => rdPtr(8),
      O => \mulData[2][6]_i_9_n_0\
    );
\mulData[2][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_7_7_n_0,
      I1 => lB_reg_r1_384_447_7_7_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_320_383_7_7_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_256_319_7_7_n_0,
      O => \mulData[2][7]_i_10_n_0\
    );
\mulData[2][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_7_7_n_0,
      I1 => lB_reg_r1_128_191_7_7_n_0,
      I2 => rdPtr(7),
      I3 => lB_reg_r1_64_127_7_7_n_0,
      I4 => rdPtr(6),
      I5 => lB_reg_r1_0_63_7_7_n_0,
      O => \mulData[2][7]_i_11_n_0\
    );
\mulData[2][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][7]_i_9_n_0\,
      I1 => rdPtr(9),
      I2 => \mulData[2][7]_i_10_n_0\,
      I3 => rdPtr(8),
      I4 => \mulData[2][7]_i_11_n_0\,
      O => out_data0(7)
    );
\mulData[2][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_7_7_n_0,
      I1 => rdPtr(6),
      I2 => lB_reg_r1_576_639_7_7_n_0,
      I3 => rdPtr(7),
      I4 => lB_reg_r1_640_703_7_7_n_0,
      I5 => rdPtr(8),
      O => \mulData[2][7]_i_9_n_0\
    );
\mulData[7][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][1]_i_26_n_0\,
      I1 => \mulData[7][1]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData[7][1]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData[7][1]_i_29_n_0\,
      O => \mulData[7][1]_i_12_n_0\
    );
\mulData[7][1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_0,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_0_2_n_0,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_0_2_n_0,
      I5 => plusOp(8),
      O => \mulData[7][1]_i_13_n_0\
    );
\mulData[7][1]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_0_2_n_0,
      O => \mulData[7][1]_i_26_n_0\
    );
\mulData[7][1]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_0_2_n_0,
      O => \mulData[7][1]_i_27_n_0\
    );
\mulData[7][1]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_0_2_n_0,
      O => \mulData[7][1]_i_28_n_0\
    );
\mulData[7][1]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_0_2_n_0,
      O => \mulData[7][1]_i_29_n_0\
    );
\mulData[7][2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][2]_i_26_n_0\,
      I1 => \mulData[7][2]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData[7][2]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData[7][2]_i_29_n_0\,
      O => \mulData[7][2]_i_12_n_0\
    );
\mulData[7][2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_1,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_0_2_n_1,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_0_2_n_1,
      I5 => plusOp(8),
      O => \mulData[7][2]_i_13_n_0\
    );
\mulData[7][2]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_0_2_n_1,
      O => \mulData[7][2]_i_26_n_0\
    );
\mulData[7][2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_0_2_n_1,
      O => \mulData[7][2]_i_27_n_0\
    );
\mulData[7][2]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_0_2_n_1,
      O => \mulData[7][2]_i_28_n_0\
    );
\mulData[7][2]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_0_2_n_1,
      O => \mulData[7][2]_i_29_n_0\
    );
\mulData[7][3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][3]_i_26_n_0\,
      I1 => \mulData[7][3]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData[7][3]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData[7][3]_i_29_n_0\,
      O => \mulData[7][3]_i_12_n_0\
    );
\mulData[7][3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_2,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_0_2_n_2,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_0_2_n_2,
      I5 => plusOp(8),
      O => \mulData[7][3]_i_13_n_0\
    );
\mulData[7][3]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_0_2_n_2,
      O => \mulData[7][3]_i_26_n_0\
    );
\mulData[7][3]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_0_2_n_2,
      O => \mulData[7][3]_i_27_n_0\
    );
\mulData[7][3]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_0_2_n_2,
      O => \mulData[7][3]_i_28_n_0\
    );
\mulData[7][3]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_0_2_n_2,
      O => \mulData[7][3]_i_29_n_0\
    );
\mulData[7][4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][4]_i_26_n_0\,
      I1 => \mulData[7][4]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData[7][4]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData[7][4]_i_29_n_0\,
      O => \mulData[7][4]_i_12_n_0\
    );
\mulData[7][4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_0,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_3_5_n_0,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_3_5_n_0,
      I5 => plusOp(8),
      O => \mulData[7][4]_i_13_n_0\
    );
\mulData[7][4]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_3_5_n_0,
      O => \mulData[7][4]_i_26_n_0\
    );
\mulData[7][4]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_3_5_n_0,
      O => \mulData[7][4]_i_27_n_0\
    );
\mulData[7][4]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_3_5_n_0,
      O => \mulData[7][4]_i_28_n_0\
    );
\mulData[7][4]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_3_5_n_0,
      O => \mulData[7][4]_i_29_n_0\
    );
\mulData[7][5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][5]_i_26_n_0\,
      I1 => \mulData[7][5]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData[7][5]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData[7][5]_i_29_n_0\,
      O => \mulData[7][5]_i_12_n_0\
    );
\mulData[7][5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_1,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_3_5_n_1,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_3_5_n_1,
      I5 => plusOp(8),
      O => \mulData[7][5]_i_13_n_0\
    );
\mulData[7][5]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_3_5_n_1,
      O => \mulData[7][5]_i_26_n_0\
    );
\mulData[7][5]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_3_5_n_1,
      O => \mulData[7][5]_i_27_n_0\
    );
\mulData[7][5]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_3_5_n_1,
      O => \mulData[7][5]_i_28_n_0\
    );
\mulData[7][5]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_1,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_3_5_n_1,
      O => \mulData[7][5]_i_29_n_0\
    );
\mulData[7][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][6]_i_26_n_0\,
      I1 => \mulData[7][6]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData[7][6]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData[7][6]_i_29_n_0\,
      O => \mulData[7][6]_i_12_n_0\
    );
\mulData[7][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_2,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_3_5_n_2,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_3_5_n_2,
      I5 => plusOp(8),
      O => \mulData[7][6]_i_13_n_0\
    );
\mulData[7][6]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_3_5_n_2,
      O => \mulData[7][6]_i_26_n_0\
    );
\mulData[7][6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_3_5_n_2,
      O => \mulData[7][6]_i_27_n_0\
    );
\mulData[7][6]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_3_5_n_2,
      O => \mulData[7][6]_i_28_n_0\
    );
\mulData[7][6]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_2,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_3_5_n_2,
      O => \mulData[7][6]_i_29_n_0\
    );
\mulData[7][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][7]_i_26_n_0\,
      I1 => \mulData[7][7]_i_27_n_0\,
      I2 => plusOp(8),
      I3 => \mulData[7][7]_i_28_n_0\,
      I4 => plusOp(7),
      I5 => \mulData[7][7]_i_29_n_0\,
      O => \mulData[7][7]_i_12_n_0\
    );
\mulData[7][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_6_6_n_0,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_6_6_n_0,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_6_6_n_0,
      I5 => plusOp(8),
      O => \mulData[7][7]_i_13_n_0\
    );
\mulData[7][7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_6_6_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_6_6_n_0,
      O => \mulData[7][7]_i_26_n_0\
    );
\mulData[7][7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_6_6_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_6_6_n_0,
      O => \mulData[7][7]_i_27_n_0\
    );
\mulData[7][7]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_6_6_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_6_6_n_0,
      O => \mulData[7][7]_i_28_n_0\
    );
\mulData[7][7]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_6_6_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_6_6_n_0,
      O => \mulData[7][7]_i_29_n_0\
    );
\mulData[7][8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FF00"
    )
        port map (
      I0 => \rdPtr[7]_i_2_n_0\,
      I1 => rdPtr(0),
      I2 => rdPtr(8),
      I3 => rdPtr(9),
      I4 => rdPtr(7),
      O => plusOp(9)
    );
\mulData[7][8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][8]_i_33_n_0\,
      I1 => \mulData[7][8]_i_34_n_0\,
      I2 => plusOp(8),
      I3 => \mulData[7][8]_i_35_n_0\,
      I4 => plusOp(7),
      I5 => \mulData[7][8]_i_37_n_0\,
      O => \mulData[7][8]_i_16_n_0\
    );
\mulData[7][8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_7_7_n_0,
      I1 => plusOp(6),
      I2 => lB_reg_r2_576_639_7_7_n_0,
      I3 => plusOp(7),
      I4 => lB_reg_r2_640_703_7_7_n_0,
      I5 => plusOp(8),
      O => \mulData[7][8]_i_17_n_0\
    );
\mulData[7][8]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_7_7_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_384_447_7_7_n_0,
      O => \mulData[7][8]_i_33_n_0\
    );
\mulData[7][8]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_7_7_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_256_319_7_7_n_0,
      O => \mulData[7][8]_i_34_n_0\
    );
\mulData[7][8]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_7_7_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_128_191_7_7_n_0,
      O => \mulData[7][8]_i_35_n_0\
    );
\mulData[7][8]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => rdPtr(0),
      I1 => \rdPtr[7]_i_2_n_0\,
      I2 => rdPtr(7),
      O => plusOp(7)
    );
\mulData[7][8]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_7_7_n_0,
      I1 => rdPtr(0),
      I2 => \rdPtr[6]_i_2_n_0\,
      I3 => rdPtr(6),
      I4 => lB_reg_r2_0_63_7_7_n_0,
      O => \mulData[7][8]_i_37_n_0\
    );
\mulData_reg[0][0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][0]_i_8_n_0\,
      I1 => \mulData[0][0]_i_9_n_0\,
      O => out_data02_out(0),
      S => \mulData[0][7]_i_9_n_0\
    );
\mulData_reg[0][1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][1]_i_8_n_0\,
      I1 => \mulData[0][1]_i_9_n_0\,
      O => out_data02_out(1),
      S => \mulData[0][7]_i_9_n_0\
    );
\mulData_reg[0][2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][2]_i_8_n_0\,
      I1 => \mulData[0][2]_i_9_n_0\,
      O => out_data02_out(2),
      S => \mulData[0][7]_i_9_n_0\
    );
\mulData_reg[0][3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][3]_i_8_n_0\,
      I1 => \mulData[0][3]_i_9_n_0\,
      O => out_data02_out(3),
      S => \mulData[0][7]_i_9_n_0\
    );
\mulData_reg[0][4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][4]_i_8_n_0\,
      I1 => \mulData[0][4]_i_9_n_0\,
      O => out_data02_out(4),
      S => \mulData[0][7]_i_9_n_0\
    );
\mulData_reg[0][5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][5]_i_8_n_0\,
      I1 => \mulData[0][5]_i_9_n_0\,
      O => out_data02_out(5),
      S => \mulData[0][7]_i_9_n_0\
    );
\mulData_reg[0][6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][6]_i_8_n_0\,
      I1 => \mulData[0][6]_i_9_n_0\,
      O => out_data02_out(6),
      S => \mulData[0][7]_i_9_n_0\
    );
\mulData_reg[0][7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][7]_i_10_n_0\,
      I1 => \mulData[0][7]_i_11_n_0\,
      O => out_data02_out(7),
      S => \mulData[0][7]_i_9_n_0\
    );
\mulData_reg[7][1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][1]_i_12_n_0\,
      I1 => \mulData[7][1]_i_13_n_0\,
      O => out_data00_out(0),
      S => plusOp(9)
    );
\mulData_reg[7][2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][2]_i_12_n_0\,
      I1 => \mulData[7][2]_i_13_n_0\,
      O => out_data00_out(1),
      S => plusOp(9)
    );
\mulData_reg[7][3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][3]_i_12_n_0\,
      I1 => \mulData[7][3]_i_13_n_0\,
      O => out_data00_out(2),
      S => plusOp(9)
    );
\mulData_reg[7][4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][4]_i_12_n_0\,
      I1 => \mulData[7][4]_i_13_n_0\,
      O => out_data00_out(3),
      S => plusOp(9)
    );
\mulData_reg[7][5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][5]_i_12_n_0\,
      I1 => \mulData[7][5]_i_13_n_0\,
      O => out_data00_out(4),
      S => plusOp(9)
    );
\mulData_reg[7][6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][6]_i_12_n_0\,
      I1 => \mulData[7][6]_i_13_n_0\,
      O => out_data00_out(5),
      S => plusOp(9)
    );
\mulData_reg[7][7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][7]_i_12_n_0\,
      I1 => \mulData[7][7]_i_13_n_0\,
      O => out_data00_out(6),
      S => plusOp(9)
    );
\mulData_reg[7][8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][8]_i_16_n_0\,
      I1 => \mulData[7][8]_i_17_n_0\,
      O => out_data00_out(7),
      S => plusOp(9)
    );
\rdPtr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer(1),
      I2 => E(0),
      O => lineBuffReadData(0)
    );
\rdPtr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => rdPtr(0),
      I1 => \rdPtr[6]_i_2_n_0\,
      I2 => rdPtr(6),
      O => plusOp(6)
    );
\rdPtr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rdPtr(4),
      I1 => rdPtr(2),
      I2 => rdPtr(1),
      I3 => rdPtr(3),
      I4 => rdPtr(5),
      O => \rdPtr[6]_i_2_n_0\
    );
\rdPtr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4404"
    )
        port map (
      I0 => \rdPtr[7]_i_2_n_0\,
      I1 => rdPtr(0),
      I2 => rdPtr(9),
      I3 => rdPtr(8),
      I4 => rdPtr(7),
      O => \rdPtr__0\(7)
    );
\rdPtr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rdPtr(5),
      I1 => rdPtr(3),
      I2 => rdPtr(1),
      I3 => rdPtr(2),
      I4 => rdPtr(4),
      I5 => rdPtr(6),
      O => \rdPtr[7]_i_2_n_0\
    );
\rdPtr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => rdPtr(7),
      I1 => \rdPtr[7]_i_2_n_0\,
      I2 => rdPtr(0),
      I3 => rdPtr(8),
      O => plusOp(8)
    );
\rdPtr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4F0F0B0"
    )
        port map (
      I0 => \rdPtr[7]_i_2_n_0\,
      I1 => rdPtr(0),
      I2 => rdPtr(9),
      I3 => rdPtr(8),
      I4 => rdPtr(7),
      O => \rdPtr__0\(9)
    );
\rdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(0),
      Q => rdPtr(0),
      R => \^sr\(0)
    );
\rdPtr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep_n_0\,
      R => \^sr\(0)
    );
\rdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(1),
      Q => rdPtr(1),
      R => \^sr\(0)
    );
\rdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(2),
      Q => rdPtr(2),
      R => \^sr\(0)
    );
\rdPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(3),
      Q => rdPtr(3),
      R => \^sr\(0)
    );
\rdPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(4),
      Q => rdPtr(4),
      R => \^sr\(0)
    );
\rdPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(5),
      Q => rdPtr(5),
      R => \^sr\(0)
    );
\rdPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => plusOp(6),
      Q => rdPtr(6),
      R => \^sr\(0)
    );
\rdPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(7),
      Q => rdPtr(7),
      R => \^sr\(0)
    );
\rdPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => plusOp(8),
      Q => rdPtr(8),
      R => \^sr\(0)
    );
\rdPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(0),
      D => \rdPtr__0\(9),
      Q => rdPtr(9),
      R => \^sr\(0)
    );
\wrPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      O => wrPtr(0)
    );
\wrPtr[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => currentWrLineBuffer(1),
      I1 => out_tvalid,
      I2 => currentWrLineBuffer(0),
      O => lineBuffDataValid(0)
    );
\wrPtr[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr[10]_i_3_n_0\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => \wrPtr_reg_n_0_[10]\,
      O => wrPtr(10)
    );
\wrPtr[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \wrPtr[10]_i_3_n_0\
    );
\wrPtr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => wrPtr(1)
    );
\wrPtr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[1]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[2]\,
      O => wrPtr(2)
    );
\wrPtr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[2]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[1]\,
      I3 => \wrPtr_reg_n_0_[3]\,
      O => wrPtr(3)
    );
\wrPtr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[3]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      O => wrPtr(4)
    );
\wrPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[4]\,
      I1 => \wrPtr_reg_n_0_[2]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[1]\,
      I4 => \wrPtr_reg_n_0_[3]\,
      I5 => \wrPtr_reg_n_0_[5]\,
      O => wrPtr(5)
    );
\wrPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => wrPtr(6)
    );
\wrPtr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => \wrPtr[6]_i_2_n_0\
    );
\wrPtr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5551"
    )
        port map (
      I0 => \wrPtr[10]_i_3_n_0\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[7]\,
      O => wrPtr(7)
    );
\wrPtr[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[7]\,
      I1 => \wrPtr[10]_i_3_n_0\,
      I2 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(8)
    );
\wrPtr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B4F0E0"
    )
        port map (
      I0 => \wrPtr[10]_i_3_n_0\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[9]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(9)
    );
\wrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(0),
      Q => \wrPtr_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\wrPtr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(10),
      Q => \wrPtr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\wrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(1),
      Q => \wrPtr_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\wrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(2),
      Q => \wrPtr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\wrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(3),
      Q => \wrPtr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\wrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(4),
      Q => \wrPtr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\wrPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(5),
      Q => \wrPtr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\wrPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(6),
      Q => \wrPtr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\wrPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(7),
      Q => \wrPtr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\wrPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(8),
      Q => \wrPtr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\wrPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(0),
      D => wrPtr(9),
      Q => \wrPtr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0_line_buffer_0 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdPtr_reg[9]_0\ : out STD_LOGIC;
    \rdPtr_reg[9]_1\ : out STD_LOGIC;
    \rdPtr_reg[9]_2\ : out STD_LOGIC;
    \rdPtr_reg[9]_3\ : out STD_LOGIC;
    \rdPtr_reg[9]_4\ : out STD_LOGIC;
    \rdPtr_reg[9]_5\ : out STD_LOGIC;
    \rdPtr_reg[9]_6\ : out STD_LOGIC;
    \rdPtr_reg[9]_7\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdPtr_reg[0]_0\ : out STD_LOGIC;
    \rdPtr_reg[0]_1\ : out STD_LOGIC;
    \rdPtr_reg[0]_2\ : out STD_LOGIC;
    \rdPtr_reg[0]_3\ : out STD_LOGIC;
    \rdPtr_reg[0]_4\ : out STD_LOGIC;
    \rdPtr_reg[0]_5\ : out STD_LOGIC;
    \rdPtr_reg[0]_6\ : out STD_LOGIC;
    \rdPtr_reg[0]_7\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdPtr_reg[8]_0\ : out STD_LOGIC;
    \rdPtr_reg[8]_1\ : out STD_LOGIC;
    \rdPtr_reg[8]_2\ : out STD_LOGIC;
    \rdPtr_reg[8]_3\ : out STD_LOGIC;
    \rdPtr_reg[8]_4\ : out STD_LOGIC;
    \rdPtr_reg[8]_5\ : out STD_LOGIC;
    \rdPtr_reg[8]_6\ : out STD_LOGIC;
    \rdPtr_reg[8]_7\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    out_data0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[2][0]\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mulData_reg[2][0]_0\ : in STD_LOGIC;
    \mulData_reg[2][1]\ : in STD_LOGIC;
    \mulData_reg[2][1]_0\ : in STD_LOGIC;
    \mulData_reg[2][2]\ : in STD_LOGIC;
    \mulData_reg[2][2]_0\ : in STD_LOGIC;
    \mulData_reg[2][3]\ : in STD_LOGIC;
    \mulData_reg[2][3]_0\ : in STD_LOGIC;
    \mulData_reg[2][4]\ : in STD_LOGIC;
    \mulData_reg[2][4]_0\ : in STD_LOGIC;
    \mulData_reg[2][5]\ : in STD_LOGIC;
    \mulData_reg[2][5]_0\ : in STD_LOGIC;
    \mulData_reg[2][6]\ : in STD_LOGIC;
    \mulData_reg[2][6]_0\ : in STD_LOGIC;
    \mulData_reg[2][7]\ : in STD_LOGIC;
    \mulData_reg[2][7]_0\ : in STD_LOGIC;
    out_data00_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[1][1]\ : in STD_LOGIC;
    \mulData_reg[1][1]_0\ : in STD_LOGIC;
    \mulData_reg[1][2]\ : in STD_LOGIC;
    \mulData_reg[1][2]_0\ : in STD_LOGIC;
    \mulData_reg[1][3]\ : in STD_LOGIC;
    \mulData_reg[1][3]_0\ : in STD_LOGIC;
    \mulData_reg[1][4]\ : in STD_LOGIC;
    \mulData_reg[1][4]_0\ : in STD_LOGIC;
    \mulData_reg[1][5]\ : in STD_LOGIC;
    \mulData_reg[1][5]_0\ : in STD_LOGIC;
    \mulData_reg[1][6]\ : in STD_LOGIC;
    \mulData_reg[1][6]_0\ : in STD_LOGIC;
    \mulData_reg[1][7]\ : in STD_LOGIC;
    \mulData_reg[1][7]_0\ : in STD_LOGIC;
    \mulData_reg[1][8]\ : in STD_LOGIC;
    \mulData_reg[1][8]_0\ : in STD_LOGIC;
    out_data02_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[0][0]\ : in STD_LOGIC;
    \mulData_reg[0][0]_0\ : in STD_LOGIC;
    \mulData_reg[0][1]\ : in STD_LOGIC;
    \mulData_reg[0][1]_0\ : in STD_LOGIC;
    \mulData_reg[0][2]\ : in STD_LOGIC;
    \mulData_reg[0][2]_0\ : in STD_LOGIC;
    \mulData_reg[0][3]\ : in STD_LOGIC;
    \mulData_reg[0][3]_0\ : in STD_LOGIC;
    \mulData_reg[0][4]\ : in STD_LOGIC;
    \mulData_reg[0][4]_0\ : in STD_LOGIC;
    \mulData_reg[0][5]\ : in STD_LOGIC;
    \mulData_reg[0][5]_0\ : in STD_LOGIC;
    \mulData_reg[0][6]\ : in STD_LOGIC;
    \mulData_reg[0][6]_0\ : in STD_LOGIC;
    \mulData_reg[0][7]\ : in STD_LOGIC;
    \mulData_reg[0][7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    currentWrLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_tvalid : in STD_LOGIC;
    \mulData[0][7]_i_8_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_gaussian_0_0_line_buffer_0 : entity is "line_buffer";
end base_axis_gaussian_0_0_line_buffer_0;

architecture STRUCTURE of base_axis_gaussian_0_0_line_buffer_0 is
  signal \lB_reg_r1_0_63_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_128_191_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_192_255_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_256_319_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_320_383_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_384_447_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_448_511_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_512_575_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_576_639_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_640_703_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_64_127_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_2__0_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_3__0_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_4__0_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_5__0_n_0\ : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal lineBuffDataValid : STD_LOGIC_VECTOR ( 1 to 1 );
  signal lineBuffReadData : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mulData[0][0]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_30_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_31_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_32_n_0\ : STD_LOGIC;
  signal \rdPtr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdPtr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdPtr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rdPtr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdPtr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rdptr_reg[0]_0\ : STD_LOGIC;
  signal \^rdptr_reg[0]_1\ : STD_LOGIC;
  signal \^rdptr_reg[0]_2\ : STD_LOGIC;
  signal \^rdptr_reg[0]_3\ : STD_LOGIC;
  signal \^rdptr_reg[0]_4\ : STD_LOGIC;
  signal \^rdptr_reg[0]_5\ : STD_LOGIC;
  signal \^rdptr_reg[0]_6\ : STD_LOGIC;
  signal \^rdptr_reg[0]_7\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_1\ : STD_LOGIC;
  signal \^rdptr_reg[8]_2\ : STD_LOGIC;
  signal \^rdptr_reg[8]_3\ : STD_LOGIC;
  signal \^rdptr_reg[8]_4\ : STD_LOGIC;
  signal \^rdptr_reg[8]_5\ : STD_LOGIC;
  signal \^rdptr_reg[8]_6\ : STD_LOGIC;
  signal \^rdptr_reg[8]_7\ : STD_LOGIC;
  signal \^rdptr_reg[9]_0\ : STD_LOGIC;
  signal \^rdptr_reg[9]_1\ : STD_LOGIC;
  signal \^rdptr_reg[9]_2\ : STD_LOGIC;
  signal \^rdptr_reg[9]_3\ : STD_LOGIC;
  signal \^rdptr_reg[9]_4\ : STD_LOGIC;
  signal \^rdptr_reg[9]_5\ : STD_LOGIC;
  signal \^rdptr_reg[9]_6\ : STD_LOGIC;
  signal \^rdptr_reg[9]_7\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal wrPtr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wrPtr[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \wrPtr[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lB_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lB_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_0_2 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_3_5 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_6_6 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_7_7 : label is "U0/SC/lB_1/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mulData[0][0]_i_14\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_15\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_16\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_17\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_14\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_15\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_16\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_17\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_14\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_15\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_16\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_17\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_14\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_15\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_16\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_17\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_14\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_15\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_16\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_17\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_14\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_15\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_16\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_17\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_14\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_15\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_16\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_17\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_18\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_19\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_20\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_21\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_22\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_23\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mulData[7][1]_i_25\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mulData[7][8]_i_31\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdPtr[6]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rdPtr[7]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rdPtr[8]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \rdPtr[9]_i_1__0\ : label is "soft_lutpair31";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep\ : label is "rdPtr_reg[0]";
  attribute SOFT_HLUTNM of \wrPtr[0]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \wrPtr[10]_i_2__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wrPtr[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \wrPtr[2]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wrPtr[3]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wrPtr[4]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wrPtr[6]_i_2__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \wrPtr[7]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wrPtr[8]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wrPtr[9]_i_1__0\ : label is "soft_lutpair33";
begin
  \rdPtr_reg[0]_0\ <= \^rdptr_reg[0]_0\;
  \rdPtr_reg[0]_1\ <= \^rdptr_reg[0]_1\;
  \rdPtr_reg[0]_2\ <= \^rdptr_reg[0]_2\;
  \rdPtr_reg[0]_3\ <= \^rdptr_reg[0]_3\;
  \rdPtr_reg[0]_4\ <= \^rdptr_reg[0]_4\;
  \rdPtr_reg[0]_5\ <= \^rdptr_reg[0]_5\;
  \rdPtr_reg[0]_6\ <= \^rdptr_reg[0]_6\;
  \rdPtr_reg[0]_7\ <= \^rdptr_reg[0]_7\;
  \rdPtr_reg[8]_0\ <= \^rdptr_reg[8]_0\;
  \rdPtr_reg[8]_1\ <= \^rdptr_reg[8]_1\;
  \rdPtr_reg[8]_2\ <= \^rdptr_reg[8]_2\;
  \rdPtr_reg[8]_3\ <= \^rdptr_reg[8]_3\;
  \rdPtr_reg[8]_4\ <= \^rdptr_reg[8]_4\;
  \rdPtr_reg[8]_5\ <= \^rdptr_reg[8]_5\;
  \rdPtr_reg[8]_6\ <= \^rdptr_reg[8]_6\;
  \rdPtr_reg[8]_7\ <= \^rdptr_reg[8]_7\;
  \rdPtr_reg[9]_0\ <= \^rdptr_reg[9]_0\;
  \rdPtr_reg[9]_1\ <= \^rdptr_reg[9]_1\;
  \rdPtr_reg[9]_2\ <= \^rdptr_reg[9]_2\;
  \rdPtr_reg[9]_3\ <= \^rdptr_reg[9]_3\;
  \rdPtr_reg[9]_4\ <= \^rdptr_reg[9]_4\;
  \rdPtr_reg[9]_5\ <= \^rdptr_reg[9]_5\;
  \rdPtr_reg[9]_6\ <= \^rdptr_reg[9]_6\;
  \rdPtr_reg[9]_7\ <= \^rdptr_reg[9]_7\;
lB_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_0_63_0_2_n_0,
      DOB => lB_reg_r1_0_63_0_2_n_1,
      DOC => lB_reg_r1_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
\lB_reg_r1_0_63_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_0_63_3_5_n_0,
      DOB => lB_reg_r1_0_63_3_5_n_1,
      DOC => lB_reg_r1_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_128_191_0_2_n_0,
      DOB => lB_reg_r1_128_191_0_2_n_1,
      DOC => lB_reg_r1_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
\lB_reg_r1_128_191_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[7]\,
      O => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_128_191_3_5_n_0,
      DOB => lB_reg_r1_128_191_3_5_n_1,
      DOC => lB_reg_r1_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_192_255_0_2_n_0,
      DOB => lB_reg_r1_192_255_0_2_n_1,
      DOC => lB_reg_r1_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
\lB_reg_r1_192_255_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_192_255_3_5_n_0,
      DOB => lB_reg_r1_192_255_3_5_n_1,
      DOC => lB_reg_r1_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_256_319_0_2_n_0,
      DOB => lB_reg_r1_256_319_0_2_n_1,
      DOC => lB_reg_r1_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
\lB_reg_r1_256_319_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_256_319_3_5_n_0,
      DOB => lB_reg_r1_256_319_3_5_n_1,
      DOC => lB_reg_r1_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_320_383_0_2_n_0,
      DOB => lB_reg_r1_320_383_0_2_n_1,
      DOC => lB_reg_r1_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
\lB_reg_r1_320_383_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_320_383_3_5_n_0,
      DOB => lB_reg_r1_320_383_3_5_n_1,
      DOC => lB_reg_r1_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_384_447_0_2_n_0,
      DOB => lB_reg_r1_384_447_0_2_n_1,
      DOC => lB_reg_r1_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
\lB_reg_r1_384_447_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_384_447_3_5_n_0,
      DOB => lB_reg_r1_384_447_3_5_n_1,
      DOC => lB_reg_r1_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_448_511_0_2_n_0,
      DOB => lB_reg_r1_448_511_0_2_n_1,
      DOC => lB_reg_r1_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
\lB_reg_r1_448_511_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => s_axi_aresetn,
      I4 => lineBuffDataValid(1),
      I5 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_448_511_3_5_n_0,
      DOB => lB_reg_r1_448_511_3_5_n_1,
      DOC => lB_reg_r1_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_512_575_0_2_n_0,
      DOB => lB_reg_r1_512_575_0_2_n_1,
      DOC => lB_reg_r1_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
\lB_reg_r1_512_575_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      I5 => \wrPtr_reg_n_0_[9]\,
      O => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r1_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_512_575_3_5_n_0,
      DOB => lB_reg_r1_512_575_3_5_n_1,
      DOC => lB_reg_r1_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r1_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r1_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_576_639_0_2_n_0,
      DOB => lB_reg_r1_576_639_0_2_n_1,
      DOC => lB_reg_r1_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
\lB_reg_r1_576_639_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r1_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_576_639_3_5_n_0,
      DOB => lB_reg_r1_576_639_3_5_n_1,
      DOC => lB_reg_r1_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r1_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r1_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_640_703_0_2_n_0,
      DOB => lB_reg_r1_640_703_0_2_n_1,
      DOC => lB_reg_r1_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
\lB_reg_r1_640_703_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(1),
      O => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r1_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_640_703_3_5_n_0,
      DOB => lB_reg_r1_640_703_3_5_n_1,
      DOC => lB_reg_r1_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r1_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r1_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r1_64_127_0_2_n_0,
      DOB => lB_reg_r1_64_127_0_2_n_1,
      DOC => lB_reg_r1_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
\lB_reg_r1_64_127_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(1),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r1_64_127_3_5_n_0,
      DOB => lB_reg_r1_64_127_3_5_n_1,
      DOC => lB_reg_r1_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r1_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r1_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_0_63_0_2_n_0,
      DOB => lB_reg_r2_0_63_0_2_n_1,
      DOC => lB_reg_r2_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
\lB_reg_r2_0_63_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr__0\(5)
    );
\lB_reg_r2_0_63_0_2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      O => \rdPtr__0\(4)
    );
\lB_reg_r2_0_63_0_2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      O => \rdPtr__0\(3)
    );
\lB_reg_r2_0_63_0_2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      O => \rdPtr__0\(2)
    );
\lB_reg_r2_0_63_0_2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      O => \rdPtr__0\(1)
    );
\lB_reg_r2_0_63_0_2_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      O => \rdPtr__0\(0)
    );
lB_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_0_63_3_5_n_0,
      DOB => lB_reg_r2_0_63_3_5_n_1,
      DOC => lB_reg_r2_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_0_63_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_0_63_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_128_191_0_2_n_0,
      DOB => lB_reg_r2_128_191_0_2_n_1,
      DOC => lB_reg_r2_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_128_191_3_5_n_0,
      DOB => lB_reg_r2_128_191_3_5_n_1,
      DOC => lB_reg_r2_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_128_191_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_128_191_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_192_255_0_2_n_0,
      DOB => lB_reg_r2_192_255_0_2_n_1,
      DOC => lB_reg_r2_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_192_255_3_5_n_0,
      DOB => lB_reg_r2_192_255_3_5_n_1,
      DOC => lB_reg_r2_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_192_255_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_192_255_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_256_319_0_2_n_0,
      DOB => lB_reg_r2_256_319_0_2_n_1,
      DOC => lB_reg_r2_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_256_319_3_5_n_0,
      DOB => lB_reg_r2_256_319_3_5_n_1,
      DOC => lB_reg_r2_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_256_319_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_256_319_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_320_383_0_2_n_0,
      DOB => lB_reg_r2_320_383_0_2_n_1,
      DOC => lB_reg_r2_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_320_383_3_5_n_0,
      DOB => lB_reg_r2_320_383_3_5_n_1,
      DOC => lB_reg_r2_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_320_383_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_320_383_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_384_447_0_2_n_0,
      DOB => lB_reg_r2_384_447_0_2_n_1,
      DOC => lB_reg_r2_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_384_447_3_5_n_0,
      DOB => lB_reg_r2_384_447_3_5_n_1,
      DOC => lB_reg_r2_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_384_447_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_384_447_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_448_511_0_2_n_0,
      DOB => lB_reg_r2_448_511_0_2_n_1,
      DOC => lB_reg_r2_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_448_511_3_5_n_0,
      DOB => lB_reg_r2_448_511_3_5_n_1,
      DOC => lB_reg_r2_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_448_511_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_448_511_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_512_575_0_2_n_0,
      DOB => lB_reg_r2_512_575_0_2_n_1,
      DOC => lB_reg_r2_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r2_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_512_575_3_5_n_0,
      DOB => lB_reg_r2_512_575_3_5_n_1,
      DOC => lB_reg_r2_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r2_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_512_575_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r2_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_512_575_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_576_639_0_2_n_0,
      DOB => lB_reg_r2_576_639_0_2_n_1,
      DOC => lB_reg_r2_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r2_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_576_639_3_5_n_0,
      DOB => lB_reg_r2_576_639_3_5_n_1,
      DOC => lB_reg_r2_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r2_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_576_639_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r2_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_576_639_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_640_703_0_2_n_0,
      DOB => lB_reg_r2_640_703_0_2_n_1,
      DOC => lB_reg_r2_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r2_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_640_703_3_5_n_0,
      DOB => lB_reg_r2_640_703_3_5_n_1,
      DOC => lB_reg_r2_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r2_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_640_703_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r2_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_640_703_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r2_64_127_0_2_n_0,
      DOB => lB_reg_r2_64_127_0_2_n_1,
      DOC => lB_reg_r2_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r2_64_127_3_5_n_0,
      DOB => lB_reg_r2_64_127_3_5_n_1,
      DOC => lB_reg_r2_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r2_64_127_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r2_64_127_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_0_63_0_2_n_0,
      DOB => lB_reg_r3_0_63_0_2_n_1,
      DOC => lB_reg_r3_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
\lB_reg_r3_0_63_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \lB_reg_r3_0_63_0_2_i_1__0_n_0\
    );
\lB_reg_r3_0_63_0_2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[3]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[4]\,
      O => \lB_reg_r3_0_63_0_2_i_2__0_n_0\
    );
\lB_reg_r3_0_63_0_2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[2]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[3]\,
      O => \lB_reg_r3_0_63_0_2_i_3__0_n_0\
    );
\lB_reg_r3_0_63_0_2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      O => \lB_reg_r3_0_63_0_2_i_4__0_n_0\
    );
\lB_reg_r3_0_63_0_2_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      O => \lB_reg_r3_0_63_0_2_i_5__0_n_0\
    );
lB_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_0_63_3_5_n_0,
      DOB => lB_reg_r3_0_63_3_5_n_1,
      DOC => lB_reg_r3_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__0_n_0\
    );
lB_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_128_191_0_2_n_0,
      DOB => lB_reg_r3_128_191_0_2_n_1,
      DOC => lB_reg_r3_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_128_191_3_5_n_0,
      DOB => lB_reg_r3_128_191_3_5_n_1,
      DOC => lB_reg_r3_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__0_n_0\
    );
lB_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_192_255_0_2_n_0,
      DOB => lB_reg_r3_192_255_0_2_n_1,
      DOC => lB_reg_r3_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_192_255_3_5_n_0,
      DOB => lB_reg_r3_192_255_3_5_n_1,
      DOC => lB_reg_r3_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__0_n_0\
    );
lB_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_256_319_0_2_n_0,
      DOB => lB_reg_r3_256_319_0_2_n_1,
      DOC => lB_reg_r3_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_256_319_3_5_n_0,
      DOB => lB_reg_r3_256_319_3_5_n_1,
      DOC => lB_reg_r3_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__0_n_0\
    );
lB_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_320_383_0_2_n_0,
      DOB => lB_reg_r3_320_383_0_2_n_1,
      DOC => lB_reg_r3_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_320_383_3_5_n_0,
      DOB => lB_reg_r3_320_383_3_5_n_1,
      DOC => lB_reg_r3_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__0_n_0\
    );
lB_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_384_447_0_2_n_0,
      DOB => lB_reg_r3_384_447_0_2_n_1,
      DOC => lB_reg_r3_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_384_447_3_5_n_0,
      DOB => lB_reg_r3_384_447_3_5_n_1,
      DOC => lB_reg_r3_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__0_n_0\
    );
lB_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_448_511_0_2_n_0,
      DOB => lB_reg_r3_448_511_0_2_n_1,
      DOC => lB_reg_r3_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_448_511_3_5_n_0,
      DOB => lB_reg_r3_448_511_3_5_n_1,
      DOC => lB_reg_r3_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__0_n_0\
    );
lB_reg_r3_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_512_575_0_2_n_0,
      DOB => lB_reg_r3_512_575_0_2_n_1,
      DOC => lB_reg_r3_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r3_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_512_575_3_5_n_0,
      DOB => lB_reg_r3_512_575_3_5_n_1,
      DOC => lB_reg_r3_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r3_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r3_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__0_n_0\
    );
lB_reg_r3_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_576_639_0_2_n_0,
      DOB => lB_reg_r3_576_639_0_2_n_1,
      DOC => lB_reg_r3_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r3_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_576_639_3_5_n_0,
      DOB => lB_reg_r3_576_639_3_5_n_1,
      DOC => lB_reg_r3_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r3_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r3_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__0_n_0\
    );
lB_reg_r3_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_640_703_0_2_n_0,
      DOB => lB_reg_r3_640_703_0_2_n_1,
      DOC => lB_reg_r3_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r3_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_640_703_3_5_n_0,
      DOB => lB_reg_r3_640_703_3_5_n_1,
      DOC => lB_reg_r3_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r3_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r3_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__0_n_0\
    );
lB_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(0),
      DIB => \mulData[0][7]_i_8_0\(1),
      DIC => \mulData[0][7]_i_8_0\(2),
      DID => '0',
      DOA => lB_reg_r3_64_127_0_2_n_0,
      DOB => lB_reg_r3_64_127_0_2_n_1,
      DOC => lB_reg_r3_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_8_0\(3),
      DIB => \mulData[0][7]_i_8_0\(4),
      DIC => \mulData[0][7]_i_8_0\(5),
      DID => '0',
      DOA => lB_reg_r3_64_127_3_5_n_0,
      DOB => lB_reg_r3_64_127_3_5_n_1,
      DOC => lB_reg_r3_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(6),
      DPO => lB_reg_r3_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
lB_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_8_0\(7),
      DPO => lB_reg_r3_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__0_n_0\
    );
\mulData[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_0\,
      I1 => out_data02_out(0),
      I2 => \mulData_reg[0][0]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[0][0]_0\,
      O => D(0)
    );
\mulData[0][0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_0,
      O => \mulData[0][0]_i_14_n_0\
    );
\mulData[0][0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_0,
      O => \mulData[0][0]_i_15_n_0\
    );
\mulData[0][0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_0,
      O => \mulData[0][0]_i_16_n_0\
    );
\mulData[0][0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_0,
      O => \mulData[0][0]_i_17_n_0\
    );
\mulData[0][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][0]_i_14_n_0\,
      I1 => \mulData[0][0]_i_15_n_0\,
      I2 => \mulData[0][7]_i_20_n_0\,
      I3 => \mulData[0][0]_i_16_n_0\,
      I4 => \mulData[0][7]_i_22_n_0\,
      I5 => \mulData[0][0]_i_17_n_0\,
      O => \mulData[0][0]_i_6_n_0\
    );
\mulData[0][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_0,
      I3 => \mulData[0][7]_i_22_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_0,
      I5 => \mulData[0][7]_i_20_n_0\,
      O => \mulData[0][0]_i_7_n_0\
    );
\mulData[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_1\,
      I1 => out_data02_out(1),
      I2 => \mulData_reg[0][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[0][1]_0\,
      O => D(1)
    );
\mulData[0][1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_1,
      O => \mulData[0][1]_i_14_n_0\
    );
\mulData[0][1]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_1,
      O => \mulData[0][1]_i_15_n_0\
    );
\mulData[0][1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_1,
      O => \mulData[0][1]_i_16_n_0\
    );
\mulData[0][1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_1,
      O => \mulData[0][1]_i_17_n_0\
    );
\mulData[0][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][1]_i_14_n_0\,
      I1 => \mulData[0][1]_i_15_n_0\,
      I2 => \mulData[0][7]_i_20_n_0\,
      I3 => \mulData[0][1]_i_16_n_0\,
      I4 => \mulData[0][7]_i_22_n_0\,
      I5 => \mulData[0][1]_i_17_n_0\,
      O => \mulData[0][1]_i_6_n_0\
    );
\mulData[0][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_1,
      I3 => \mulData[0][7]_i_22_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_1,
      I5 => \mulData[0][7]_i_20_n_0\,
      O => \mulData[0][1]_i_7_n_0\
    );
\mulData[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_2\,
      I1 => out_data02_out(2),
      I2 => \mulData_reg[0][2]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[0][2]_0\,
      O => D(2)
    );
\mulData[0][2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_2,
      O => \mulData[0][2]_i_14_n_0\
    );
\mulData[0][2]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_2,
      O => \mulData[0][2]_i_15_n_0\
    );
\mulData[0][2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_2,
      O => \mulData[0][2]_i_16_n_0\
    );
\mulData[0][2]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_2,
      O => \mulData[0][2]_i_17_n_0\
    );
\mulData[0][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][2]_i_14_n_0\,
      I1 => \mulData[0][2]_i_15_n_0\,
      I2 => \mulData[0][7]_i_20_n_0\,
      I3 => \mulData[0][2]_i_16_n_0\,
      I4 => \mulData[0][7]_i_22_n_0\,
      I5 => \mulData[0][2]_i_17_n_0\,
      O => \mulData[0][2]_i_6_n_0\
    );
\mulData[0][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_2,
      I3 => \mulData[0][7]_i_22_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_2,
      I5 => \mulData[0][7]_i_20_n_0\,
      O => \mulData[0][2]_i_7_n_0\
    );
\mulData[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_3\,
      I1 => out_data02_out(3),
      I2 => \mulData_reg[0][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[0][3]_0\,
      O => D(3)
    );
\mulData[0][3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_0,
      O => \mulData[0][3]_i_14_n_0\
    );
\mulData[0][3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_0,
      O => \mulData[0][3]_i_15_n_0\
    );
\mulData[0][3]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_0,
      O => \mulData[0][3]_i_16_n_0\
    );
\mulData[0][3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_0,
      O => \mulData[0][3]_i_17_n_0\
    );
\mulData[0][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][3]_i_14_n_0\,
      I1 => \mulData[0][3]_i_15_n_0\,
      I2 => \mulData[0][7]_i_20_n_0\,
      I3 => \mulData[0][3]_i_16_n_0\,
      I4 => \mulData[0][7]_i_22_n_0\,
      I5 => \mulData[0][3]_i_17_n_0\,
      O => \mulData[0][3]_i_6_n_0\
    );
\mulData[0][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_0,
      I3 => \mulData[0][7]_i_22_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_0,
      I5 => \mulData[0][7]_i_20_n_0\,
      O => \mulData[0][3]_i_7_n_0\
    );
\mulData[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_4\,
      I1 => out_data02_out(4),
      I2 => \mulData_reg[0][4]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[0][4]_0\,
      O => D(4)
    );
\mulData[0][4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_1,
      O => \mulData[0][4]_i_14_n_0\
    );
\mulData[0][4]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_1,
      O => \mulData[0][4]_i_15_n_0\
    );
\mulData[0][4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_1,
      O => \mulData[0][4]_i_16_n_0\
    );
\mulData[0][4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_1,
      O => \mulData[0][4]_i_17_n_0\
    );
\mulData[0][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][4]_i_14_n_0\,
      I1 => \mulData[0][4]_i_15_n_0\,
      I2 => \mulData[0][7]_i_20_n_0\,
      I3 => \mulData[0][4]_i_16_n_0\,
      I4 => \mulData[0][7]_i_22_n_0\,
      I5 => \mulData[0][4]_i_17_n_0\,
      O => \mulData[0][4]_i_6_n_0\
    );
\mulData[0][4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_1,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_1,
      I3 => \mulData[0][7]_i_22_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_1,
      I5 => \mulData[0][7]_i_20_n_0\,
      O => \mulData[0][4]_i_7_n_0\
    );
\mulData[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_5\,
      I1 => out_data02_out(5),
      I2 => \mulData_reg[0][5]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[0][5]_0\,
      O => D(5)
    );
\mulData[0][5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_2,
      O => \mulData[0][5]_i_14_n_0\
    );
\mulData[0][5]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_2,
      O => \mulData[0][5]_i_15_n_0\
    );
\mulData[0][5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_2,
      O => \mulData[0][5]_i_16_n_0\
    );
\mulData[0][5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_2,
      O => \mulData[0][5]_i_17_n_0\
    );
\mulData[0][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][5]_i_14_n_0\,
      I1 => \mulData[0][5]_i_15_n_0\,
      I2 => \mulData[0][7]_i_20_n_0\,
      I3 => \mulData[0][5]_i_16_n_0\,
      I4 => \mulData[0][7]_i_22_n_0\,
      I5 => \mulData[0][5]_i_17_n_0\,
      O => \mulData[0][5]_i_6_n_0\
    );
\mulData[0][5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_2,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_2,
      I3 => \mulData[0][7]_i_22_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_2,
      I5 => \mulData[0][7]_i_20_n_0\,
      O => \mulData[0][5]_i_7_n_0\
    );
\mulData[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_6\,
      I1 => out_data02_out(6),
      I2 => \mulData_reg[0][6]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[0][6]_0\,
      O => D(6)
    );
\mulData[0][6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_6_6_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_384_447_6_6_n_0,
      O => \mulData[0][6]_i_14_n_0\
    );
\mulData[0][6]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_6_6_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_256_319_6_6_n_0,
      O => \mulData[0][6]_i_15_n_0\
    );
\mulData[0][6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_6_6_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_128_191_6_6_n_0,
      O => \mulData[0][6]_i_16_n_0\
    );
\mulData[0][6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_6_6_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_0_63_6_6_n_0,
      O => \mulData[0][6]_i_17_n_0\
    );
\mulData[0][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][6]_i_14_n_0\,
      I1 => \mulData[0][6]_i_15_n_0\,
      I2 => \mulData[0][7]_i_20_n_0\,
      I3 => \mulData[0][6]_i_16_n_0\,
      I4 => \mulData[0][7]_i_22_n_0\,
      I5 => \mulData[0][6]_i_17_n_0\,
      O => \mulData[0][6]_i_6_n_0\
    );
\mulData[0][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_6_6_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_576_639_6_6_n_0,
      I3 => \mulData[0][7]_i_22_n_0\,
      I4 => lB_reg_r3_640_703_6_6_n_0,
      I5 => \mulData[0][7]_i_20_n_0\,
      O => \mulData[0][6]_i_7_n_0\
    );
\mulData[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_7\,
      I1 => out_data02_out(7),
      I2 => \mulData_reg[0][7]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[0][7]_0\,
      O => D(7)
    );
\mulData[0][7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_7_7_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_384_447_7_7_n_0,
      O => \mulData[0][7]_i_18_n_0\
    );
\mulData[0][7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_7_7_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_256_319_7_7_n_0,
      O => \mulData[0][7]_i_19_n_0\
    );
\mulData[0][7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__0_n_0\,
      I2 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[0][7]_i_20_n_0\
    );
\mulData[0][7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_7_7_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_128_191_7_7_n_0,
      O => \mulData[0][7]_i_21_n_0\
    );
\mulData[0][7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdPtr[7]_i_2__0_n_0\,
      I1 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[0][7]_i_22_n_0\
    );
\mulData[0][7]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_7_7_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_0_63_7_7_n_0,
      O => \mulData[0][7]_i_23_n_0\
    );
\mulData[0][7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \mulData[0][7]_i_24_n_0\
    );
\mulData[0][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[8]\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \rdPtr[7]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[0][7]_i_6_n_0\
    );
\mulData[0][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][7]_i_18_n_0\,
      I1 => \mulData[0][7]_i_19_n_0\,
      I2 => \mulData[0][7]_i_20_n_0\,
      I3 => \mulData[0][7]_i_21_n_0\,
      I4 => \mulData[0][7]_i_22_n_0\,
      I5 => \mulData[0][7]_i_23_n_0\,
      O => \mulData[0][7]_i_7_n_0\
    );
\mulData[0][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_7_7_n_0,
      I1 => \mulData[0][7]_i_24_n_0\,
      I2 => lB_reg_r3_576_639_7_7_n_0,
      I3 => \mulData[0][7]_i_22_n_0\,
      I4 => lB_reg_r3_640_703_7_7_n_0,
      I5 => \mulData[0][7]_i_20_n_0\,
      O => \mulData[0][7]_i_8_n_0\
    );
\mulData[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_0\,
      I1 => out_data00_out(0),
      I2 => \mulData_reg[1][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[1][1]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(0)
    );
\mulData[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_1\,
      I1 => out_data00_out(1),
      I2 => \mulData_reg[1][2]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[1][2]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(1)
    );
\mulData[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_2\,
      I1 => out_data00_out(2),
      I2 => \mulData_reg[1][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[1][3]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(2)
    );
\mulData[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_3\,
      I1 => out_data00_out(3),
      I2 => \mulData_reg[1][4]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[1][4]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(3)
    );
\mulData[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_4\,
      I1 => out_data00_out(4),
      I2 => \mulData_reg[1][5]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[1][5]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(4)
    );
\mulData[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_5\,
      I1 => out_data00_out(5),
      I2 => \mulData_reg[1][6]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[1][6]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(5)
    );
\mulData[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_6\,
      I1 => out_data00_out(6),
      I2 => \mulData_reg[1][7]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[1][7]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(6)
    );
\mulData[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_7\,
      I1 => out_data00_out(7),
      I2 => \mulData_reg[1][8]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[1][8]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(7)
    );
\mulData[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_0\,
      I1 => out_data0(0),
      I2 => \mulData_reg[2][0]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[2][0]_0\,
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\mulData[2][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][0]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][0]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][0]_i_8_n_0\,
      O => \^rdptr_reg[9]_0\
    );
\mulData[2][0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][0]_i_6_n_0\
    );
\mulData[2][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_0,
      I1 => lB_reg_r1_384_447_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_0,
      O => \mulData[2][0]_i_7_n_0\
    );
\mulData[2][0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_0,
      I1 => lB_reg_r1_128_191_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_0,
      O => \mulData[2][0]_i_8_n_0\
    );
\mulData[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_1\,
      I1 => out_data0(1),
      I2 => \mulData_reg[2][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[2][1]_0\,
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\mulData[2][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][1]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][1]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][1]_i_8_n_0\,
      O => \^rdptr_reg[9]_1\
    );
\mulData[2][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][1]_i_6_n_0\
    );
\mulData[2][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_1,
      I1 => lB_reg_r1_384_447_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_1,
      O => \mulData[2][1]_i_7_n_0\
    );
\mulData[2][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_1,
      I1 => lB_reg_r1_128_191_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_1,
      O => \mulData[2][1]_i_8_n_0\
    );
\mulData[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_2\,
      I1 => out_data0(2),
      I2 => \mulData_reg[2][2]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[2][2]_0\,
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\mulData[2][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][2]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][2]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][2]_i_8_n_0\,
      O => \^rdptr_reg[9]_2\
    );
\mulData[2][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][2]_i_6_n_0\
    );
\mulData[2][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_2,
      I1 => lB_reg_r1_384_447_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_2,
      O => \mulData[2][2]_i_7_n_0\
    );
\mulData[2][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_2,
      I1 => lB_reg_r1_128_191_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_2,
      O => \mulData[2][2]_i_8_n_0\
    );
\mulData[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_3\,
      I1 => out_data0(3),
      I2 => \mulData_reg[2][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[2][3]_0\,
      O => \currentRdLineBuffer_reg[1]\(3)
    );
\mulData[2][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][3]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][3]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][3]_i_8_n_0\,
      O => \^rdptr_reg[9]_3\
    );
\mulData[2][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][3]_i_6_n_0\
    );
\mulData[2][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_0,
      I1 => lB_reg_r1_384_447_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_0,
      O => \mulData[2][3]_i_7_n_0\
    );
\mulData[2][3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_0,
      I1 => lB_reg_r1_128_191_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_0,
      O => \mulData[2][3]_i_8_n_0\
    );
\mulData[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_4\,
      I1 => out_data0(4),
      I2 => \mulData_reg[2][4]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[2][4]_0\,
      O => \currentRdLineBuffer_reg[1]\(4)
    );
\mulData[2][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][4]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][4]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][4]_i_8_n_0\,
      O => \^rdptr_reg[9]_4\
    );
\mulData[2][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][4]_i_6_n_0\
    );
\mulData[2][4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_1,
      I1 => lB_reg_r1_384_447_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_1,
      O => \mulData[2][4]_i_7_n_0\
    );
\mulData[2][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_1,
      I1 => lB_reg_r1_128_191_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_1,
      O => \mulData[2][4]_i_8_n_0\
    );
\mulData[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_5\,
      I1 => out_data0(5),
      I2 => \mulData_reg[2][5]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[2][5]_0\,
      O => \currentRdLineBuffer_reg[1]\(5)
    );
\mulData[2][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][5]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][5]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][5]_i_8_n_0\,
      O => \^rdptr_reg[9]_5\
    );
\mulData[2][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][5]_i_6_n_0\
    );
\mulData[2][5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_2,
      I1 => lB_reg_r1_384_447_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_2,
      O => \mulData[2][5]_i_7_n_0\
    );
\mulData[2][5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_2,
      I1 => lB_reg_r1_128_191_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_2,
      O => \mulData[2][5]_i_8_n_0\
    );
\mulData[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_6\,
      I1 => out_data0(6),
      I2 => \mulData_reg[2][6]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[2][6]_0\,
      O => \currentRdLineBuffer_reg[1]\(6)
    );
\mulData[2][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][6]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][6]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][6]_i_8_n_0\,
      O => \^rdptr_reg[9]_6\
    );
\mulData[2][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_6_6_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_6_6_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][6]_i_6_n_0\
    );
\mulData[2][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_6_6_n_0,
      I1 => lB_reg_r1_384_447_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_6_6_n_0,
      O => \mulData[2][6]_i_7_n_0\
    );
\mulData[2][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_6_6_n_0,
      I1 => lB_reg_r1_128_191_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_6_6_n_0,
      O => \mulData[2][6]_i_8_n_0\
    );
\mulData[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_7\,
      I1 => out_data0(7),
      I2 => \mulData_reg[2][7]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[2][7]_0\,
      O => \currentRdLineBuffer_reg[1]\(7)
    );
\mulData[2][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][7]_i_6_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][7]_i_7_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][7]_i_8_n_0\,
      O => \^rdptr_reg[9]_7\
    );
\mulData[2][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_7_7_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_7_7_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][7]_i_6_n_0\
    );
\mulData[2][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_7_7_n_0,
      I1 => lB_reg_r1_384_447_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_7_7_n_0,
      O => \mulData[2][7]_i_7_n_0\
    );
\mulData[2][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_7_7_n_0,
      I1 => lB_reg_r1_128_191_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_7_7_n_0,
      O => \mulData[2][7]_i_8_n_0\
    );
\mulData[7][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][1]_i_22_n_0\,
      I1 => \mulData[7][1]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData[7][1]_i_24_n_0\,
      I4 => \mulData[7][8]_i_31_n_0\,
      I5 => \mulData[7][1]_i_25_n_0\,
      O => \mulData[7][1]_i_10_n_0\
    );
\mulData[7][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_0,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_0,
      I3 => \mulData[7][8]_i_31_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_0,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData[7][1]_i_11_n_0\
    );
\mulData[7][1]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_0,
      O => \mulData[7][1]_i_22_n_0\
    );
\mulData[7][1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_0,
      O => \mulData[7][1]_i_23_n_0\
    );
\mulData[7][1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_0,
      O => \mulData[7][1]_i_24_n_0\
    );
\mulData[7][1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_0,
      O => \mulData[7][1]_i_25_n_0\
    );
\mulData[7][2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][2]_i_22_n_0\,
      I1 => \mulData[7][2]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData[7][2]_i_24_n_0\,
      I4 => \mulData[7][8]_i_31_n_0\,
      I5 => \mulData[7][2]_i_25_n_0\,
      O => \mulData[7][2]_i_10_n_0\
    );
\mulData[7][2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_1,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_1,
      I3 => \mulData[7][8]_i_31_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_1,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData[7][2]_i_11_n_0\
    );
\mulData[7][2]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_1,
      O => \mulData[7][2]_i_22_n_0\
    );
\mulData[7][2]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_1,
      O => \mulData[7][2]_i_23_n_0\
    );
\mulData[7][2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_1,
      O => \mulData[7][2]_i_24_n_0\
    );
\mulData[7][2]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_1,
      O => \mulData[7][2]_i_25_n_0\
    );
\mulData[7][3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][3]_i_22_n_0\,
      I1 => \mulData[7][3]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData[7][3]_i_24_n_0\,
      I4 => \mulData[7][8]_i_31_n_0\,
      I5 => \mulData[7][3]_i_25_n_0\,
      O => \mulData[7][3]_i_10_n_0\
    );
\mulData[7][3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_2,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_2,
      I3 => \mulData[7][8]_i_31_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_2,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData[7][3]_i_11_n_0\
    );
\mulData[7][3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_2,
      O => \mulData[7][3]_i_22_n_0\
    );
\mulData[7][3]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_2,
      O => \mulData[7][3]_i_23_n_0\
    );
\mulData[7][3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_2,
      O => \mulData[7][3]_i_24_n_0\
    );
\mulData[7][3]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_2,
      O => \mulData[7][3]_i_25_n_0\
    );
\mulData[7][4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][4]_i_22_n_0\,
      I1 => \mulData[7][4]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData[7][4]_i_24_n_0\,
      I4 => \mulData[7][8]_i_31_n_0\,
      I5 => \mulData[7][4]_i_25_n_0\,
      O => \mulData[7][4]_i_10_n_0\
    );
\mulData[7][4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_0,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_0,
      I3 => \mulData[7][8]_i_31_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_0,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData[7][4]_i_11_n_0\
    );
\mulData[7][4]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_0,
      O => \mulData[7][4]_i_22_n_0\
    );
\mulData[7][4]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_0,
      O => \mulData[7][4]_i_23_n_0\
    );
\mulData[7][4]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_0,
      O => \mulData[7][4]_i_24_n_0\
    );
\mulData[7][4]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_0,
      O => \mulData[7][4]_i_25_n_0\
    );
\mulData[7][5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][5]_i_22_n_0\,
      I1 => \mulData[7][5]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData[7][5]_i_24_n_0\,
      I4 => \mulData[7][8]_i_31_n_0\,
      I5 => \mulData[7][5]_i_25_n_0\,
      O => \mulData[7][5]_i_10_n_0\
    );
\mulData[7][5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_1,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_1,
      I3 => \mulData[7][8]_i_31_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_1,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData[7][5]_i_11_n_0\
    );
\mulData[7][5]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_1,
      O => \mulData[7][5]_i_22_n_0\
    );
\mulData[7][5]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_1,
      O => \mulData[7][5]_i_23_n_0\
    );
\mulData[7][5]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_1,
      O => \mulData[7][5]_i_24_n_0\
    );
\mulData[7][5]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_1,
      O => \mulData[7][5]_i_25_n_0\
    );
\mulData[7][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][6]_i_22_n_0\,
      I1 => \mulData[7][6]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData[7][6]_i_24_n_0\,
      I4 => \mulData[7][8]_i_31_n_0\,
      I5 => \mulData[7][6]_i_25_n_0\,
      O => \mulData[7][6]_i_10_n_0\
    );
\mulData[7][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_2,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_2,
      I3 => \mulData[7][8]_i_31_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_2,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData[7][6]_i_11_n_0\
    );
\mulData[7][6]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_2,
      O => \mulData[7][6]_i_22_n_0\
    );
\mulData[7][6]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_2,
      O => \mulData[7][6]_i_23_n_0\
    );
\mulData[7][6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_2,
      O => \mulData[7][6]_i_24_n_0\
    );
\mulData[7][6]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_2,
      O => \mulData[7][6]_i_25_n_0\
    );
\mulData[7][7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][7]_i_22_n_0\,
      I1 => \mulData[7][7]_i_23_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData[7][7]_i_24_n_0\,
      I4 => \mulData[7][8]_i_31_n_0\,
      I5 => \mulData[7][7]_i_25_n_0\,
      O => \mulData[7][7]_i_10_n_0\
    );
\mulData[7][7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_6_6_n_0,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_6_6_n_0,
      I3 => \mulData[7][8]_i_31_n_0\,
      I4 => lB_reg_r2_640_703_6_6_n_0,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData[7][7]_i_11_n_0\
    );
\mulData[7][7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_6_6_n_0,
      O => \mulData[7][7]_i_22_n_0\
    );
\mulData[7][7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_6_6_n_0,
      O => \mulData[7][7]_i_23_n_0\
    );
\mulData[7][7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_6_6_n_0,
      O => \mulData[7][7]_i_24_n_0\
    );
\mulData[7][7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_6_6_n_0,
      O => \mulData[7][7]_i_25_n_0\
    );
\mulData[7][8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FF00"
    )
        port map (
      I0 => \rdPtr[7]_i_2__0_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[8]\,
      I3 => \rdPtr_reg_n_0_[9]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[7][8]_i_12_n_0\
    );
\mulData[7][8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][8]_i_28_n_0\,
      I1 => \mulData[7][8]_i_29_n_0\,
      I2 => \rdPtr[8]_i_1__0_n_0\,
      I3 => \mulData[7][8]_i_30_n_0\,
      I4 => \mulData[7][8]_i_31_n_0\,
      I5 => \mulData[7][8]_i_32_n_0\,
      O => \mulData[7][8]_i_13_n_0\
    );
\mulData[7][8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_7_7_n_0,
      I1 => \rdPtr[6]_i_1__0_n_0\,
      I2 => lB_reg_r2_576_639_7_7_n_0,
      I3 => \mulData[7][8]_i_31_n_0\,
      I4 => lB_reg_r2_640_703_7_7_n_0,
      I5 => \rdPtr[8]_i_1__0_n_0\,
      O => \mulData[7][8]_i_14_n_0\
    );
\mulData[7][8]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_7_7_n_0,
      O => \mulData[7][8]_i_28_n_0\
    );
\mulData[7][8]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_7_7_n_0,
      O => \mulData[7][8]_i_29_n_0\
    );
\mulData[7][8]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_7_7_n_0,
      O => \mulData[7][8]_i_30_n_0\
    );
\mulData[7][8]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[7]_i_2__0_n_0\,
      I2 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[7][8]_i_31_n_0\
    );
\mulData[7][8]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__0_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_7_7_n_0,
      O => \mulData[7][8]_i_32_n_0\
    );
\mulData_reg[0][0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][0]_i_6_n_0\,
      I1 => \mulData[0][0]_i_7_n_0\,
      O => \^rdptr_reg[8]_0\,
      S => \mulData[0][7]_i_6_n_0\
    );
\mulData_reg[0][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][1]_i_6_n_0\,
      I1 => \mulData[0][1]_i_7_n_0\,
      O => \^rdptr_reg[8]_1\,
      S => \mulData[0][7]_i_6_n_0\
    );
\mulData_reg[0][2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][2]_i_6_n_0\,
      I1 => \mulData[0][2]_i_7_n_0\,
      O => \^rdptr_reg[8]_2\,
      S => \mulData[0][7]_i_6_n_0\
    );
\mulData_reg[0][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][3]_i_6_n_0\,
      I1 => \mulData[0][3]_i_7_n_0\,
      O => \^rdptr_reg[8]_3\,
      S => \mulData[0][7]_i_6_n_0\
    );
\mulData_reg[0][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][4]_i_6_n_0\,
      I1 => \mulData[0][4]_i_7_n_0\,
      O => \^rdptr_reg[8]_4\,
      S => \mulData[0][7]_i_6_n_0\
    );
\mulData_reg[0][5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][5]_i_6_n_0\,
      I1 => \mulData[0][5]_i_7_n_0\,
      O => \^rdptr_reg[8]_5\,
      S => \mulData[0][7]_i_6_n_0\
    );
\mulData_reg[0][6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][6]_i_6_n_0\,
      I1 => \mulData[0][6]_i_7_n_0\,
      O => \^rdptr_reg[8]_6\,
      S => \mulData[0][7]_i_6_n_0\
    );
\mulData_reg[0][7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][7]_i_7_n_0\,
      I1 => \mulData[0][7]_i_8_n_0\,
      O => \^rdptr_reg[8]_7\,
      S => \mulData[0][7]_i_6_n_0\
    );
\mulData_reg[7][1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][1]_i_10_n_0\,
      I1 => \mulData[7][1]_i_11_n_0\,
      O => \^rdptr_reg[0]_0\,
      S => \mulData[7][8]_i_12_n_0\
    );
\mulData_reg[7][2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][2]_i_10_n_0\,
      I1 => \mulData[7][2]_i_11_n_0\,
      O => \^rdptr_reg[0]_1\,
      S => \mulData[7][8]_i_12_n_0\
    );
\mulData_reg[7][3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][3]_i_10_n_0\,
      I1 => \mulData[7][3]_i_11_n_0\,
      O => \^rdptr_reg[0]_2\,
      S => \mulData[7][8]_i_12_n_0\
    );
\mulData_reg[7][4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][4]_i_10_n_0\,
      I1 => \mulData[7][4]_i_11_n_0\,
      O => \^rdptr_reg[0]_3\,
      S => \mulData[7][8]_i_12_n_0\
    );
\mulData_reg[7][5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][5]_i_10_n_0\,
      I1 => \mulData[7][5]_i_11_n_0\,
      O => \^rdptr_reg[0]_4\,
      S => \mulData[7][8]_i_12_n_0\
    );
\mulData_reg[7][6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][6]_i_10_n_0\,
      I1 => \mulData[7][6]_i_11_n_0\,
      O => \^rdptr_reg[0]_5\,
      S => \mulData[7][8]_i_12_n_0\
    );
\mulData_reg[7][7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][7]_i_10_n_0\,
      I1 => \mulData[7][7]_i_11_n_0\,
      O => \^rdptr_reg[0]_6\,
      S => \mulData[7][8]_i_12_n_0\
    );
\mulData_reg[7][8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][8]_i_13_n_0\,
      I1 => \mulData[7][8]_i_14_n_0\,
      O => \^rdptr_reg[0]_7\,
      S => \mulData[7][8]_i_12_n_0\
    );
\rdPtr[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => currentRdLineBuffer(1),
      I1 => currentRdLineBuffer(0),
      I2 => E(0),
      O => lineBuffReadData(1)
    );
\rdPtr[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[6]_i_2__0_n_0\,
      I2 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[6]_i_1__0_n_0\
    );
\rdPtr[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr[6]_i_2__0_n_0\
    );
\rdPtr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4404"
    )
        port map (
      I0 => \rdPtr[7]_i_2__0_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(7)
    );
\rdPtr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[7]_i_2__0_n_0\
    );
\rdPtr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__0_n_0\,
      I2 => \rdPtr_reg_n_0_[0]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      O => \rdPtr[8]_i_1__0_n_0\
    );
\rdPtr[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4F0F0B0"
    )
        port map (
      I0 => \rdPtr[7]_i_2__0_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(9)
    );
\rdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\rdPtr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep_n_0\,
      R => SR(0)
    );
\rdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(1),
      Q => \rdPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\rdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(2),
      Q => \rdPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\rdPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(3),
      Q => \rdPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\rdPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(4),
      Q => \rdPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\rdPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(5),
      Q => \rdPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\rdPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr[6]_i_1__0_n_0\,
      Q => \rdPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\rdPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(7),
      Q => \rdPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\rdPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr[8]_i_1__0_n_0\,
      Q => \rdPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\rdPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(1),
      D => \rdPtr__0\(9),
      Q => \rdPtr_reg_n_0_[9]\,
      R => SR(0)
    );
\wrPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      O => wrPtr(0)
    );
\wrPtr[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => currentWrLineBuffer(1),
      I1 => out_tvalid,
      I2 => currentWrLineBuffer(0),
      O => lineBuffDataValid(1)
    );
\wrPtr[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr[10]_i_3__0_n_0\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => \wrPtr_reg_n_0_[10]\,
      O => wrPtr(10)
    );
\wrPtr[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__0_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \wrPtr[10]_i_3__0_n_0\
    );
\wrPtr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => wrPtr(1)
    );
\wrPtr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[1]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[2]\,
      O => wrPtr(2)
    );
\wrPtr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[2]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[1]\,
      I3 => \wrPtr_reg_n_0_[3]\,
      O => wrPtr(3)
    );
\wrPtr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[3]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      O => wrPtr(4)
    );
\wrPtr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[4]\,
      I1 => \wrPtr_reg_n_0_[2]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[1]\,
      I4 => \wrPtr_reg_n_0_[3]\,
      I5 => \wrPtr_reg_n_0_[5]\,
      O => wrPtr(5)
    );
\wrPtr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__0_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => wrPtr(6)
    );
\wrPtr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => \wrPtr[6]_i_2__0_n_0\
    );
\wrPtr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5551"
    )
        port map (
      I0 => \wrPtr[10]_i_3__0_n_0\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[7]\,
      O => wrPtr(7)
    );
\wrPtr[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[7]\,
      I1 => \wrPtr[10]_i_3__0_n_0\,
      I2 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(8)
    );
\wrPtr[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B4F0E0"
    )
        port map (
      I0 => \wrPtr[10]_i_3__0_n_0\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[9]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(9)
    );
\wrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(0),
      Q => \wrPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\wrPtr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(10),
      Q => \wrPtr_reg_n_0_[10]\,
      R => SR(0)
    );
\wrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(1),
      Q => \wrPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\wrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(2),
      Q => \wrPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\wrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(3),
      Q => \wrPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\wrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(4),
      Q => \wrPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\wrPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(5),
      Q => \wrPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\wrPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(6),
      Q => \wrPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\wrPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(7),
      Q => \wrPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\wrPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(8),
      Q => \wrPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\wrPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(1),
      D => wrPtr(9),
      Q => \wrPtr_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0_line_buffer_1 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdPtr_reg[9]_0\ : out STD_LOGIC;
    \rdPtr_reg[9]_1\ : out STD_LOGIC;
    \rdPtr_reg[9]_2\ : out STD_LOGIC;
    \rdPtr_reg[9]_3\ : out STD_LOGIC;
    \rdPtr_reg[9]_4\ : out STD_LOGIC;
    \rdPtr_reg[9]_5\ : out STD_LOGIC;
    \rdPtr_reg[9]_6\ : out STD_LOGIC;
    \rdPtr_reg[9]_7\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdPtr_reg[0]_0\ : out STD_LOGIC;
    \rdPtr_reg[0]_1\ : out STD_LOGIC;
    \rdPtr_reg[0]_2\ : out STD_LOGIC;
    \rdPtr_reg[0]_3\ : out STD_LOGIC;
    \rdPtr_reg[0]_4\ : out STD_LOGIC;
    \rdPtr_reg[0]_5\ : out STD_LOGIC;
    \rdPtr_reg[0]_6\ : out STD_LOGIC;
    \rdPtr_reg[0]_7\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdPtr_reg[8]_0\ : out STD_LOGIC;
    \rdPtr_reg[8]_1\ : out STD_LOGIC;
    \rdPtr_reg[8]_2\ : out STD_LOGIC;
    \rdPtr_reg[8]_3\ : out STD_LOGIC;
    \rdPtr_reg[8]_4\ : out STD_LOGIC;
    \rdPtr_reg[8]_5\ : out STD_LOGIC;
    \rdPtr_reg[8]_6\ : out STD_LOGIC;
    \rdPtr_reg[8]_7\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \mulData_reg[5][1]\ : in STD_LOGIC;
    out_data0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mulData_reg[5][1]_0\ : in STD_LOGIC;
    \mulData_reg[5][2]\ : in STD_LOGIC;
    \mulData_reg[5][2]_0\ : in STD_LOGIC;
    \mulData_reg[5][3]\ : in STD_LOGIC;
    \mulData_reg[5][3]_0\ : in STD_LOGIC;
    \mulData_reg[5][4]\ : in STD_LOGIC;
    \mulData_reg[5][4]_0\ : in STD_LOGIC;
    \mulData_reg[5][5]\ : in STD_LOGIC;
    \mulData_reg[5][5]_0\ : in STD_LOGIC;
    \mulData_reg[5][6]\ : in STD_LOGIC;
    \mulData_reg[5][6]_0\ : in STD_LOGIC;
    \mulData_reg[5][7]\ : in STD_LOGIC;
    \mulData_reg[5][7]_0\ : in STD_LOGIC;
    \mulData_reg[5][8]\ : in STD_LOGIC;
    \mulData_reg[5][8]_0\ : in STD_LOGIC;
    \mulData_reg[4][2]\ : in STD_LOGIC;
    out_data00_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[4][2]_0\ : in STD_LOGIC;
    \mulData_reg[4][3]\ : in STD_LOGIC;
    \mulData_reg[4][3]_0\ : in STD_LOGIC;
    \mulData_reg[4][4]\ : in STD_LOGIC;
    \mulData_reg[4][4]_0\ : in STD_LOGIC;
    \mulData_reg[4][5]\ : in STD_LOGIC;
    \mulData_reg[4][5]_0\ : in STD_LOGIC;
    \mulData_reg[4][6]\ : in STD_LOGIC;
    \mulData_reg[4][6]_0\ : in STD_LOGIC;
    \mulData_reg[4][7]\ : in STD_LOGIC;
    \mulData_reg[4][7]_0\ : in STD_LOGIC;
    \mulData_reg[4][8]\ : in STD_LOGIC;
    \mulData_reg[4][8]_0\ : in STD_LOGIC;
    \mulData_reg[4][9]\ : in STD_LOGIC;
    \mulData_reg[4][9]_0\ : in STD_LOGIC;
    \mulData_reg[3][1]\ : in STD_LOGIC;
    out_data02_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[3][1]_0\ : in STD_LOGIC;
    \mulData_reg[3][2]\ : in STD_LOGIC;
    \mulData_reg[3][2]_0\ : in STD_LOGIC;
    \mulData_reg[3][3]\ : in STD_LOGIC;
    \mulData_reg[3][3]_0\ : in STD_LOGIC;
    \mulData_reg[3][4]\ : in STD_LOGIC;
    \mulData_reg[3][4]_0\ : in STD_LOGIC;
    \mulData_reg[3][5]\ : in STD_LOGIC;
    \mulData_reg[3][5]_0\ : in STD_LOGIC;
    \mulData_reg[3][6]\ : in STD_LOGIC;
    \mulData_reg[3][6]_0\ : in STD_LOGIC;
    \mulData_reg[3][7]\ : in STD_LOGIC;
    \mulData_reg[3][7]_0\ : in STD_LOGIC;
    \mulData_reg[3][8]\ : in STD_LOGIC;
    \mulData_reg[3][8]_0\ : in STD_LOGIC;
    out_tvalid : in STD_LOGIC;
    currentWrLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulData[0][7]_i_17_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_gaussian_0_0_line_buffer_1 : entity is "line_buffer";
end base_axis_gaussian_0_0_line_buffer_1;

architecture STRUCTURE of base_axis_gaussian_0_0_line_buffer_1 is
  signal lB_reg_r1_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal lineBuffDataValid : STD_LOGIC_VECTOR ( 2 to 2 );
  signal lineBuffReadData : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \mulData[0][0]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_28_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_29_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_39_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_40_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_42_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_44_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_8_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_9_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_26_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_27_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_9_n_0\ : STD_LOGIC;
  signal plusOp1_in : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \rdPtr[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \rdPtr[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \rdPtr[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \rdPtr[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \rdPtr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rdptr_reg[0]_0\ : STD_LOGIC;
  signal \^rdptr_reg[0]_1\ : STD_LOGIC;
  signal \^rdptr_reg[0]_2\ : STD_LOGIC;
  signal \^rdptr_reg[0]_3\ : STD_LOGIC;
  signal \^rdptr_reg[0]_4\ : STD_LOGIC;
  signal \^rdptr_reg[0]_5\ : STD_LOGIC;
  signal \^rdptr_reg[0]_6\ : STD_LOGIC;
  signal \^rdptr_reg[0]_7\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_1\ : STD_LOGIC;
  signal \^rdptr_reg[8]_2\ : STD_LOGIC;
  signal \^rdptr_reg[8]_3\ : STD_LOGIC;
  signal \^rdptr_reg[8]_4\ : STD_LOGIC;
  signal \^rdptr_reg[8]_5\ : STD_LOGIC;
  signal \^rdptr_reg[8]_6\ : STD_LOGIC;
  signal \^rdptr_reg[8]_7\ : STD_LOGIC;
  signal \^rdptr_reg[9]_0\ : STD_LOGIC;
  signal \^rdptr_reg[9]_1\ : STD_LOGIC;
  signal \^rdptr_reg[9]_2\ : STD_LOGIC;
  signal \^rdptr_reg[9]_3\ : STD_LOGIC;
  signal \^rdptr_reg[9]_4\ : STD_LOGIC;
  signal \^rdptr_reg[9]_5\ : STD_LOGIC;
  signal \^rdptr_reg[9]_6\ : STD_LOGIC;
  signal \^rdptr_reg[9]_7\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal wrPtr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wrPtr[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \wrPtr[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lB_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lB_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_0_2 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_3_5 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_6_6 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_7_7 : label is "U0/SC/lB_2/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mulData[0][0]_i_26\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_27\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_28\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_29\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_26\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_27\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_28\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_29\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_26\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_27\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_28\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_29\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_26\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_27\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_28\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_29\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_26\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_27\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_28\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_29\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_26\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_27\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_28\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_29\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_26\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_27\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_28\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_29\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_39\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_40\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_41\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_42\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_43\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_44\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mulData[7][1]_i_21\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mulData[7][8]_i_26\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rdPtr[6]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rdPtr[7]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \rdPtr[8]_i_1__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rdPtr[9]_i_1__1\ : label is "soft_lutpair56";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep\ : label is "rdPtr_reg[0]";
  attribute SOFT_HLUTNM of \wrPtr[0]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wrPtr[10]_i_2__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \wrPtr[1]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wrPtr[2]_i_1__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \wrPtr[3]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \wrPtr[4]_i_1__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \wrPtr[6]_i_2__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \wrPtr[7]_i_1__1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \wrPtr[8]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \wrPtr[9]_i_1__1\ : label is "soft_lutpair58";
begin
  \rdPtr_reg[0]_0\ <= \^rdptr_reg[0]_0\;
  \rdPtr_reg[0]_1\ <= \^rdptr_reg[0]_1\;
  \rdPtr_reg[0]_2\ <= \^rdptr_reg[0]_2\;
  \rdPtr_reg[0]_3\ <= \^rdptr_reg[0]_3\;
  \rdPtr_reg[0]_4\ <= \^rdptr_reg[0]_4\;
  \rdPtr_reg[0]_5\ <= \^rdptr_reg[0]_5\;
  \rdPtr_reg[0]_6\ <= \^rdptr_reg[0]_6\;
  \rdPtr_reg[0]_7\ <= \^rdptr_reg[0]_7\;
  \rdPtr_reg[8]_0\ <= \^rdptr_reg[8]_0\;
  \rdPtr_reg[8]_1\ <= \^rdptr_reg[8]_1\;
  \rdPtr_reg[8]_2\ <= \^rdptr_reg[8]_2\;
  \rdPtr_reg[8]_3\ <= \^rdptr_reg[8]_3\;
  \rdPtr_reg[8]_4\ <= \^rdptr_reg[8]_4\;
  \rdPtr_reg[8]_5\ <= \^rdptr_reg[8]_5\;
  \rdPtr_reg[8]_6\ <= \^rdptr_reg[8]_6\;
  \rdPtr_reg[8]_7\ <= \^rdptr_reg[8]_7\;
  \rdPtr_reg[9]_0\ <= \^rdptr_reg[9]_0\;
  \rdPtr_reg[9]_1\ <= \^rdptr_reg[9]_1\;
  \rdPtr_reg[9]_2\ <= \^rdptr_reg[9]_2\;
  \rdPtr_reg[9]_3\ <= \^rdptr_reg[9]_3\;
  \rdPtr_reg[9]_4\ <= \^rdptr_reg[9]_4\;
  \rdPtr_reg[9]_5\ <= \^rdptr_reg[9]_5\;
  \rdPtr_reg[9]_6\ <= \^rdptr_reg[9]_6\;
  \rdPtr_reg[9]_7\ <= \^rdptr_reg[9]_7\;
lB_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_0_63_0_2_n_0,
      DOB => lB_reg_r1_0_63_0_2_n_1,
      DOC => lB_reg_r1_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_0_63_3_5_n_0,
      DOB => lB_reg_r1_0_63_3_5_n_1,
      DOC => lB_reg_r1_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_128_191_0_2_n_0,
      DOB => lB_reg_r1_128_191_0_2_n_1,
      DOC => lB_reg_r1_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_128_191_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[7]\,
      O => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_128_191_3_5_n_0,
      DOB => lB_reg_r1_128_191_3_5_n_1,
      DOC => lB_reg_r1_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_192_255_0_2_n_0,
      DOB => lB_reg_r1_192_255_0_2_n_1,
      DOC => lB_reg_r1_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_192_255_3_5_n_0,
      DOB => lB_reg_r1_192_255_3_5_n_1,
      DOC => lB_reg_r1_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_256_319_0_2_n_0,
      DOB => lB_reg_r1_256_319_0_2_n_1,
      DOC => lB_reg_r1_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_256_319_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[8]\,
      O => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_256_319_3_5_n_0,
      DOB => lB_reg_r1_256_319_3_5_n_1,
      DOC => lB_reg_r1_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_320_383_0_2_n_0,
      DOB => lB_reg_r1_320_383_0_2_n_1,
      DOC => lB_reg_r1_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_320_383_3_5_n_0,
      DOB => lB_reg_r1_320_383_3_5_n_1,
      DOC => lB_reg_r1_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_384_447_0_2_n_0,
      DOB => lB_reg_r1_384_447_0_2_n_1,
      DOC => lB_reg_r1_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_384_447_3_5_n_0,
      DOB => lB_reg_r1_384_447_3_5_n_1,
      DOC => lB_reg_r1_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_448_511_0_2_n_0,
      DOB => lB_reg_r1_448_511_0_2_n_1,
      DOC => lB_reg_r1_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => s_axi_aresetn,
      I4 => lineBuffDataValid(2),
      I5 => \wrPtr_reg_n_0_[8]\,
      O => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_448_511_3_5_n_0,
      DOB => lB_reg_r1_448_511_3_5_n_1,
      DOC => lB_reg_r1_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_512_575_0_2_n_0,
      DOB => lB_reg_r1_512_575_0_2_n_1,
      DOC => lB_reg_r1_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_512_575_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      I5 => \wrPtr_reg_n_0_[9]\,
      O => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_512_575_3_5_n_0,
      DOB => lB_reg_r1_512_575_3_5_n_1,
      DOC => lB_reg_r1_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_576_639_0_2_n_0,
      DOB => lB_reg_r1_576_639_0_2_n_1,
      DOC => lB_reg_r1_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_576_639_3_5_n_0,
      DOB => lB_reg_r1_576_639_3_5_n_1,
      DOC => lB_reg_r1_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_640_703_0_2_n_0,
      DOB => lB_reg_r1_640_703_0_2_n_1,
      DOC => lB_reg_r1_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => s_axi_aresetn,
      I5 => lineBuffDataValid(2),
      O => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_640_703_3_5_n_0,
      DOB => lB_reg_r1_640_703_3_5_n_1,
      DOC => lB_reg_r1_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r1_64_127_0_2_n_0,
      DOB => lB_reg_r1_64_127_0_2_n_1,
      DOC => lB_reg_r1_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r1_64_127_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => lineBuffDataValid(2),
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r1_64_127_3_5_n_0,
      DOB => lB_reg_r1_64_127_3_5_n_1,
      DOC => lB_reg_r1_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r1_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r1_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_0_63_0_2_n_0,
      DOB => lB_reg_r2_0_63_0_2_n_1,
      DOC => lB_reg_r2_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
\lB_reg_r2_0_63_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr__0\(5)
    );
\lB_reg_r2_0_63_0_2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      O => \rdPtr__0\(4)
    );
\lB_reg_r2_0_63_0_2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      O => \rdPtr__0\(3)
    );
\lB_reg_r2_0_63_0_2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      O => \rdPtr__0\(2)
    );
\lB_reg_r2_0_63_0_2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      O => \rdPtr__0\(1)
    );
\lB_reg_r2_0_63_0_2_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      O => \rdPtr__0\(0)
    );
lB_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_0_63_3_5_n_0,
      DOB => lB_reg_r2_0_63_3_5_n_1,
      DOC => lB_reg_r2_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_0_63_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_0_63_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_128_191_0_2_n_0,
      DOB => lB_reg_r2_128_191_0_2_n_1,
      DOC => lB_reg_r2_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_128_191_3_5_n_0,
      DOB => lB_reg_r2_128_191_3_5_n_1,
      DOC => lB_reg_r2_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_128_191_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_128_191_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_192_255_0_2_n_0,
      DOB => lB_reg_r2_192_255_0_2_n_1,
      DOC => lB_reg_r2_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_192_255_3_5_n_0,
      DOB => lB_reg_r2_192_255_3_5_n_1,
      DOC => lB_reg_r2_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_192_255_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_192_255_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_256_319_0_2_n_0,
      DOB => lB_reg_r2_256_319_0_2_n_1,
      DOC => lB_reg_r2_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_256_319_3_5_n_0,
      DOB => lB_reg_r2_256_319_3_5_n_1,
      DOC => lB_reg_r2_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_256_319_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_256_319_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_320_383_0_2_n_0,
      DOB => lB_reg_r2_320_383_0_2_n_1,
      DOC => lB_reg_r2_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_320_383_3_5_n_0,
      DOB => lB_reg_r2_320_383_3_5_n_1,
      DOC => lB_reg_r2_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_320_383_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_320_383_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_384_447_0_2_n_0,
      DOB => lB_reg_r2_384_447_0_2_n_1,
      DOC => lB_reg_r2_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_384_447_3_5_n_0,
      DOB => lB_reg_r2_384_447_3_5_n_1,
      DOC => lB_reg_r2_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_384_447_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_384_447_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_448_511_0_2_n_0,
      DOB => lB_reg_r2_448_511_0_2_n_1,
      DOC => lB_reg_r2_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_448_511_3_5_n_0,
      DOB => lB_reg_r2_448_511_3_5_n_1,
      DOC => lB_reg_r2_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_448_511_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_448_511_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_512_575_0_2_n_0,
      DOB => lB_reg_r2_512_575_0_2_n_1,
      DOC => lB_reg_r2_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r2_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_512_575_3_5_n_0,
      DOB => lB_reg_r2_512_575_3_5_n_1,
      DOC => lB_reg_r2_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r2_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_512_575_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r2_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_512_575_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_576_639_0_2_n_0,
      DOB => lB_reg_r2_576_639_0_2_n_1,
      DOC => lB_reg_r2_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r2_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_576_639_3_5_n_0,
      DOB => lB_reg_r2_576_639_3_5_n_1,
      DOC => lB_reg_r2_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r2_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_576_639_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r2_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_576_639_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_640_703_0_2_n_0,
      DOB => lB_reg_r2_640_703_0_2_n_1,
      DOC => lB_reg_r2_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r2_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_640_703_3_5_n_0,
      DOB => lB_reg_r2_640_703_3_5_n_1,
      DOC => lB_reg_r2_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r2_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_640_703_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r2_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_640_703_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r2_64_127_0_2_n_0,
      DOB => lB_reg_r2_64_127_0_2_n_1,
      DOC => lB_reg_r2_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r2_64_127_3_5_n_0,
      DOB => lB_reg_r2_64_127_3_5_n_1,
      DOC => lB_reg_r2_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r2_64_127_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r2_64_127_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_0_63_0_2_n_0,
      DOB => lB_reg_r3_0_63_0_2_n_1,
      DOC => lB_reg_r3_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
\lB_reg_r3_0_63_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => plusOp1_in(5)
    );
\lB_reg_r3_0_63_0_2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[3]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[4]\,
      O => plusOp1_in(4)
    );
\lB_reg_r3_0_63_0_2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[2]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[3]\,
      O => plusOp1_in(3)
    );
\lB_reg_r3_0_63_0_2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      O => plusOp1_in(2)
    );
\lB_reg_r3_0_63_0_2_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      O => plusOp1_in(1)
    );
lB_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_0_63_3_5_n_0,
      DOB => lB_reg_r3_0_63_3_5_n_1,
      DOC => lB_reg_r3_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_0_63_0_2_i_1_n_0
    );
lB_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_128_191_0_2_n_0,
      DOB => lB_reg_r3_128_191_0_2_n_1,
      DOC => lB_reg_r3_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_128_191_3_5_n_0,
      DOB => lB_reg_r3_128_191_3_5_n_1,
      DOC => lB_reg_r3_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_128_191_0_2_i_1_n_0
    );
lB_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_192_255_0_2_n_0,
      DOB => lB_reg_r3_192_255_0_2_n_1,
      DOC => lB_reg_r3_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_192_255_3_5_n_0,
      DOB => lB_reg_r3_192_255_3_5_n_1,
      DOC => lB_reg_r3_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_192_255_0_2_i_1_n_0
    );
lB_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_256_319_0_2_n_0,
      DOB => lB_reg_r3_256_319_0_2_n_1,
      DOC => lB_reg_r3_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_256_319_3_5_n_0,
      DOB => lB_reg_r3_256_319_3_5_n_1,
      DOC => lB_reg_r3_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_256_319_0_2_i_1_n_0
    );
lB_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_320_383_0_2_n_0,
      DOB => lB_reg_r3_320_383_0_2_n_1,
      DOC => lB_reg_r3_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_320_383_3_5_n_0,
      DOB => lB_reg_r3_320_383_3_5_n_1,
      DOC => lB_reg_r3_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_320_383_0_2_i_1_n_0
    );
lB_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_384_447_0_2_n_0,
      DOB => lB_reg_r3_384_447_0_2_n_1,
      DOC => lB_reg_r3_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_384_447_3_5_n_0,
      DOB => lB_reg_r3_384_447_3_5_n_1,
      DOC => lB_reg_r3_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_384_447_0_2_i_1_n_0
    );
lB_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_448_511_0_2_n_0,
      DOB => lB_reg_r3_448_511_0_2_n_1,
      DOC => lB_reg_r3_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_448_511_3_5_n_0,
      DOB => lB_reg_r3_448_511_3_5_n_1,
      DOC => lB_reg_r3_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_448_511_0_2_i_1_n_0
    );
lB_reg_r3_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_512_575_0_2_n_0,
      DOB => lB_reg_r3_512_575_0_2_n_1,
      DOC => lB_reg_r3_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r3_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_512_575_3_5_n_0,
      DOB => lB_reg_r3_512_575_3_5_n_1,
      DOC => lB_reg_r3_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r3_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r3_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_512_575_0_2_i_1_n_0
    );
lB_reg_r3_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_576_639_0_2_n_0,
      DOB => lB_reg_r3_576_639_0_2_n_1,
      DOC => lB_reg_r3_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r3_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_576_639_3_5_n_0,
      DOB => lB_reg_r3_576_639_3_5_n_1,
      DOC => lB_reg_r3_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r3_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r3_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_576_639_0_2_i_1_n_0
    );
lB_reg_r3_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_640_703_0_2_n_0,
      DOB => lB_reg_r3_640_703_0_2_n_1,
      DOC => lB_reg_r3_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r3_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_640_703_3_5_n_0,
      DOB => lB_reg_r3_640_703_3_5_n_1,
      DOC => lB_reg_r3_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r3_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r3_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_640_703_0_2_i_1_n_0
    );
lB_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(0),
      DIB => \mulData[0][7]_i_17_0\(1),
      DIC => \mulData[0][7]_i_17_0\(2),
      DID => '0',
      DOA => lB_reg_r3_64_127_0_2_n_0,
      DOB => lB_reg_r3_64_127_0_2_n_1,
      DOC => lB_reg_r3_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5 downto 1) => plusOp1_in(5 downto 1),
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_17_0\(3),
      DIB => \mulData[0][7]_i_17_0\(4),
      DIC => \mulData[0][7]_i_17_0\(5),
      DID => '0',
      DOA => lB_reg_r3_64_127_3_5_n_0,
      DOB => lB_reg_r3_64_127_3_5_n_1,
      DOC => lB_reg_r3_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(6),
      DPO => lB_reg_r3_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
lB_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_17_0\(7),
      DPO => lB_reg_r3_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => plusOp1_in(1),
      DPRA2 => plusOp1_in(2),
      DPRA3 => plusOp1_in(3),
      DPRA4 => plusOp1_in(4),
      DPRA5 => plusOp1_in(5),
      SPO => NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => lB_reg_r1_64_127_0_2_i_1_n_0
    );
\mulData[0][0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][0]_i_26_n_0\,
      I1 => \mulData[0][0]_i_27_n_0\,
      I2 => plusOp1_in(8),
      I3 => \mulData[0][0]_i_28_n_0\,
      I4 => plusOp1_in(7),
      I5 => \mulData[0][0]_i_29_n_0\,
      O => \mulData[0][0]_i_12_n_0\
    );
\mulData[0][0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_0_2_n_0,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_0_2_n_0,
      I5 => plusOp1_in(8),
      O => \mulData[0][0]_i_13_n_0\
    );
\mulData[0][0]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_0_2_n_0,
      O => \mulData[0][0]_i_26_n_0\
    );
\mulData[0][0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_0_2_n_0,
      O => \mulData[0][0]_i_27_n_0\
    );
\mulData[0][0]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_0_2_n_0,
      O => \mulData[0][0]_i_28_n_0\
    );
\mulData[0][0]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_0_2_n_0,
      O => \mulData[0][0]_i_29_n_0\
    );
\mulData[0][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][1]_i_26_n_0\,
      I1 => \mulData[0][1]_i_27_n_0\,
      I2 => plusOp1_in(8),
      I3 => \mulData[0][1]_i_28_n_0\,
      I4 => plusOp1_in(7),
      I5 => \mulData[0][1]_i_29_n_0\,
      O => \mulData[0][1]_i_12_n_0\
    );
\mulData[0][1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_0_2_n_1,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_0_2_n_1,
      I5 => plusOp1_in(8),
      O => \mulData[0][1]_i_13_n_0\
    );
\mulData[0][1]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_0_2_n_1,
      O => \mulData[0][1]_i_26_n_0\
    );
\mulData[0][1]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_0_2_n_1,
      O => \mulData[0][1]_i_27_n_0\
    );
\mulData[0][1]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_0_2_n_1,
      O => \mulData[0][1]_i_28_n_0\
    );
\mulData[0][1]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_0_2_n_1,
      O => \mulData[0][1]_i_29_n_0\
    );
\mulData[0][2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][2]_i_26_n_0\,
      I1 => \mulData[0][2]_i_27_n_0\,
      I2 => plusOp1_in(8),
      I3 => \mulData[0][2]_i_28_n_0\,
      I4 => plusOp1_in(7),
      I5 => \mulData[0][2]_i_29_n_0\,
      O => \mulData[0][2]_i_12_n_0\
    );
\mulData[0][2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_0_2_n_2,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_0_2_n_2,
      I5 => plusOp1_in(8),
      O => \mulData[0][2]_i_13_n_0\
    );
\mulData[0][2]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_0_2_n_2,
      O => \mulData[0][2]_i_26_n_0\
    );
\mulData[0][2]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_0_2_n_2,
      O => \mulData[0][2]_i_27_n_0\
    );
\mulData[0][2]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_0_2_n_2,
      O => \mulData[0][2]_i_28_n_0\
    );
\mulData[0][2]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_0_2_n_2,
      O => \mulData[0][2]_i_29_n_0\
    );
\mulData[0][3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][3]_i_26_n_0\,
      I1 => \mulData[0][3]_i_27_n_0\,
      I2 => plusOp1_in(8),
      I3 => \mulData[0][3]_i_28_n_0\,
      I4 => plusOp1_in(7),
      I5 => \mulData[0][3]_i_29_n_0\,
      O => \mulData[0][3]_i_12_n_0\
    );
\mulData[0][3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_3_5_n_0,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_3_5_n_0,
      I5 => plusOp1_in(8),
      O => \mulData[0][3]_i_13_n_0\
    );
\mulData[0][3]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_3_5_n_0,
      O => \mulData[0][3]_i_26_n_0\
    );
\mulData[0][3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_3_5_n_0,
      O => \mulData[0][3]_i_27_n_0\
    );
\mulData[0][3]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_3_5_n_0,
      O => \mulData[0][3]_i_28_n_0\
    );
\mulData[0][3]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_3_5_n_0,
      O => \mulData[0][3]_i_29_n_0\
    );
\mulData[0][4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][4]_i_26_n_0\,
      I1 => \mulData[0][4]_i_27_n_0\,
      I2 => plusOp1_in(8),
      I3 => \mulData[0][4]_i_28_n_0\,
      I4 => plusOp1_in(7),
      I5 => \mulData[0][4]_i_29_n_0\,
      O => \mulData[0][4]_i_12_n_0\
    );
\mulData[0][4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_3_5_n_1,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_3_5_n_1,
      I5 => plusOp1_in(8),
      O => \mulData[0][4]_i_13_n_0\
    );
\mulData[0][4]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_3_5_n_1,
      O => \mulData[0][4]_i_26_n_0\
    );
\mulData[0][4]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_3_5_n_1,
      O => \mulData[0][4]_i_27_n_0\
    );
\mulData[0][4]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_3_5_n_1,
      O => \mulData[0][4]_i_28_n_0\
    );
\mulData[0][4]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_1,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_3_5_n_1,
      O => \mulData[0][4]_i_29_n_0\
    );
\mulData[0][5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][5]_i_26_n_0\,
      I1 => \mulData[0][5]_i_27_n_0\,
      I2 => plusOp1_in(8),
      I3 => \mulData[0][5]_i_28_n_0\,
      I4 => plusOp1_in(7),
      I5 => \mulData[0][5]_i_29_n_0\,
      O => \mulData[0][5]_i_12_n_0\
    );
\mulData[0][5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_3_5_n_2,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_3_5_n_2,
      I5 => plusOp1_in(8),
      O => \mulData[0][5]_i_13_n_0\
    );
\mulData[0][5]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_3_5_n_2,
      O => \mulData[0][5]_i_26_n_0\
    );
\mulData[0][5]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_3_5_n_2,
      O => \mulData[0][5]_i_27_n_0\
    );
\mulData[0][5]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_3_5_n_2,
      O => \mulData[0][5]_i_28_n_0\
    );
\mulData[0][5]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_2,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_3_5_n_2,
      O => \mulData[0][5]_i_29_n_0\
    );
\mulData[0][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][6]_i_26_n_0\,
      I1 => \mulData[0][6]_i_27_n_0\,
      I2 => plusOp1_in(8),
      I3 => \mulData[0][6]_i_28_n_0\,
      I4 => plusOp1_in(7),
      I5 => \mulData[0][6]_i_29_n_0\,
      O => \mulData[0][6]_i_12_n_0\
    );
\mulData[0][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_6_6_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_6_6_n_0,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_6_6_n_0,
      I5 => plusOp1_in(8),
      O => \mulData[0][6]_i_13_n_0\
    );
\mulData[0][6]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_6_6_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_6_6_n_0,
      O => \mulData[0][6]_i_26_n_0\
    );
\mulData[0][6]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_6_6_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_6_6_n_0,
      O => \mulData[0][6]_i_27_n_0\
    );
\mulData[0][6]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_6_6_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_6_6_n_0,
      O => \mulData[0][6]_i_28_n_0\
    );
\mulData[0][6]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_6_6_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_6_6_n_0,
      O => \mulData[0][6]_i_29_n_0\
    );
\mulData[0][7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[8]\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \rdPtr[7]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[7]\,
      O => plusOp1_in(9)
    );
\mulData[0][7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][7]_i_39_n_0\,
      I1 => \mulData[0][7]_i_40_n_0\,
      I2 => plusOp1_in(8),
      I3 => \mulData[0][7]_i_42_n_0\,
      I4 => plusOp1_in(7),
      I5 => \mulData[0][7]_i_44_n_0\,
      O => \mulData[0][7]_i_16_n_0\
    );
\mulData[0][7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_7_7_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_576_639_7_7_n_0,
      I3 => plusOp1_in(7),
      I4 => lB_reg_r3_640_703_7_7_n_0,
      I5 => plusOp1_in(8),
      O => \mulData[0][7]_i_17_n_0\
    );
\mulData[0][7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_7_7_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_384_447_7_7_n_0,
      O => \mulData[0][7]_i_39_n_0\
    );
\mulData[0][7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_7_7_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_256_319_7_7_n_0,
      O => \mulData[0][7]_i_40_n_0\
    );
\mulData[0][7]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__1_n_0\,
      I2 => \rdPtr_reg_n_0_[8]\,
      O => plusOp1_in(8)
    );
\mulData[0][7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_7_7_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_128_191_7_7_n_0,
      O => \mulData[0][7]_i_42_n_0\
    );
\mulData[0][7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdPtr[7]_i_2__1_n_0\,
      I1 => \rdPtr_reg_n_0_[7]\,
      O => plusOp1_in(7)
    );
\mulData[0][7]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_7_7_n_0,
      I1 => plusOp1_in(6),
      I2 => lB_reg_r3_0_63_7_7_n_0,
      O => \mulData[0][7]_i_44_n_0\
    );
\mulData[0][7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => plusOp1_in(6)
    );
\mulData[2][0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][0]_i_15_n_0\
    );
\mulData[2][0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_0,
      I1 => lB_reg_r1_384_447_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_0,
      O => \mulData[2][0]_i_16_n_0\
    );
\mulData[2][0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_0,
      I1 => lB_reg_r1_128_191_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_0,
      O => \mulData[2][0]_i_17_n_0\
    );
\mulData[2][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][0]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][0]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][0]_i_17_n_0\,
      O => \^rdptr_reg[9]_0\
    );
\mulData[2][1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][1]_i_15_n_0\
    );
\mulData[2][1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_1,
      I1 => lB_reg_r1_384_447_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_1,
      O => \mulData[2][1]_i_16_n_0\
    );
\mulData[2][1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_1,
      I1 => lB_reg_r1_128_191_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_1,
      O => \mulData[2][1]_i_17_n_0\
    );
\mulData[2][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][1]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][1]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][1]_i_17_n_0\,
      O => \^rdptr_reg[9]_1\
    );
\mulData[2][2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][2]_i_15_n_0\
    );
\mulData[2][2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_2,
      I1 => lB_reg_r1_384_447_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_2,
      O => \mulData[2][2]_i_16_n_0\
    );
\mulData[2][2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_2,
      I1 => lB_reg_r1_128_191_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_2,
      O => \mulData[2][2]_i_17_n_0\
    );
\mulData[2][2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][2]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][2]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][2]_i_17_n_0\,
      O => \^rdptr_reg[9]_2\
    );
\mulData[2][3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][3]_i_15_n_0\
    );
\mulData[2][3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_0,
      I1 => lB_reg_r1_384_447_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_0,
      O => \mulData[2][3]_i_16_n_0\
    );
\mulData[2][3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_0,
      I1 => lB_reg_r1_128_191_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_0,
      O => \mulData[2][3]_i_17_n_0\
    );
\mulData[2][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][3]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][3]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][3]_i_17_n_0\,
      O => \^rdptr_reg[9]_3\
    );
\mulData[2][4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][4]_i_15_n_0\
    );
\mulData[2][4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_1,
      I1 => lB_reg_r1_384_447_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_1,
      O => \mulData[2][4]_i_16_n_0\
    );
\mulData[2][4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_1,
      I1 => lB_reg_r1_128_191_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_1,
      O => \mulData[2][4]_i_17_n_0\
    );
\mulData[2][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][4]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][4]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][4]_i_17_n_0\,
      O => \^rdptr_reg[9]_4\
    );
\mulData[2][5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][5]_i_15_n_0\
    );
\mulData[2][5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_2,
      I1 => lB_reg_r1_384_447_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_2,
      O => \mulData[2][5]_i_16_n_0\
    );
\mulData[2][5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_2,
      I1 => lB_reg_r1_128_191_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_2,
      O => \mulData[2][5]_i_17_n_0\
    );
\mulData[2][5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][5]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][5]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][5]_i_17_n_0\,
      O => \^rdptr_reg[9]_5\
    );
\mulData[2][6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_6_6_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_6_6_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][6]_i_15_n_0\
    );
\mulData[2][6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_6_6_n_0,
      I1 => lB_reg_r1_384_447_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_6_6_n_0,
      O => \mulData[2][6]_i_16_n_0\
    );
\mulData[2][6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_6_6_n_0,
      I1 => lB_reg_r1_128_191_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_6_6_n_0,
      O => \mulData[2][6]_i_17_n_0\
    );
\mulData[2][6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][6]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][6]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][6]_i_17_n_0\,
      O => \^rdptr_reg[9]_6\
    );
\mulData[2][7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_7_7_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_7_7_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][7]_i_15_n_0\
    );
\mulData[2][7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_7_7_n_0,
      I1 => lB_reg_r1_384_447_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_7_7_n_0,
      O => \mulData[2][7]_i_16_n_0\
    );
\mulData[2][7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_7_7_n_0,
      I1 => lB_reg_r1_128_191_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_7_7_n_0,
      O => \mulData[2][7]_i_17_n_0\
    );
\mulData[2][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][7]_i_15_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][7]_i_16_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][7]_i_17_n_0\,
      O => \^rdptr_reg[9]_7\
    );
\mulData[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_0\,
      I1 => \mulData_reg[3][1]\,
      I2 => out_data02_out(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[3][1]_0\,
      O => \currentRdLineBuffer_reg[1]_1\(0)
    );
\mulData[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_1\,
      I1 => \mulData_reg[3][2]\,
      I2 => out_data02_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[3][2]_0\,
      O => \currentRdLineBuffer_reg[1]_1\(1)
    );
\mulData[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_2\,
      I1 => \mulData_reg[3][3]\,
      I2 => out_data02_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[3][3]_0\,
      O => \currentRdLineBuffer_reg[1]_1\(2)
    );
\mulData[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_3\,
      I1 => \mulData_reg[3][4]\,
      I2 => out_data02_out(3),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[3][4]_0\,
      O => \currentRdLineBuffer_reg[1]_1\(3)
    );
\mulData[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_4\,
      I1 => \mulData_reg[3][5]\,
      I2 => out_data02_out(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[3][5]_0\,
      O => \currentRdLineBuffer_reg[1]_1\(4)
    );
\mulData[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_5\,
      I1 => \mulData_reg[3][6]\,
      I2 => out_data02_out(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[3][6]_0\,
      O => \currentRdLineBuffer_reg[1]_1\(5)
    );
\mulData[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_6\,
      I1 => \mulData_reg[3][7]\,
      I2 => out_data02_out(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[3][7]_0\,
      O => \currentRdLineBuffer_reg[1]_1\(6)
    );
\mulData[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_7\,
      I1 => \mulData_reg[3][8]\,
      I2 => out_data02_out(7),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[3][8]_0\,
      O => \currentRdLineBuffer_reg[1]_1\(7)
    );
\mulData[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_0\,
      I1 => \mulData_reg[4][2]\,
      I2 => out_data00_out(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[4][2]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(0)
    );
\mulData[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_1\,
      I1 => \mulData_reg[4][3]\,
      I2 => out_data00_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[4][3]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(1)
    );
\mulData[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_2\,
      I1 => \mulData_reg[4][4]\,
      I2 => out_data00_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[4][4]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(2)
    );
\mulData[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_3\,
      I1 => \mulData_reg[4][5]\,
      I2 => out_data00_out(3),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[4][5]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(3)
    );
\mulData[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_4\,
      I1 => \mulData_reg[4][6]\,
      I2 => out_data00_out(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[4][6]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(4)
    );
\mulData[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_5\,
      I1 => \mulData_reg[4][7]\,
      I2 => out_data00_out(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[4][7]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(5)
    );
\mulData[4][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_6\,
      I1 => \mulData_reg[4][8]\,
      I2 => out_data00_out(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[4][8]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(6)
    );
\mulData[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_7\,
      I1 => \mulData_reg[4][9]\,
      I2 => out_data00_out(7),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[4][9]_0\,
      O => \currentRdLineBuffer_reg[1]_0\(7)
    );
\mulData[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_0\,
      I1 => \mulData_reg[5][1]\,
      I2 => out_data0(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[5][1]_0\,
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\mulData[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_1\,
      I1 => \mulData_reg[5][2]\,
      I2 => out_data0(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[5][2]_0\,
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\mulData[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_2\,
      I1 => \mulData_reg[5][3]\,
      I2 => out_data0(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[5][3]_0\,
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\mulData[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_3\,
      I1 => \mulData_reg[5][4]\,
      I2 => out_data0(3),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[5][4]_0\,
      O => \currentRdLineBuffer_reg[1]\(3)
    );
\mulData[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_4\,
      I1 => \mulData_reg[5][5]\,
      I2 => out_data0(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[5][5]_0\,
      O => \currentRdLineBuffer_reg[1]\(4)
    );
\mulData[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_5\,
      I1 => \mulData_reg[5][6]\,
      I2 => out_data0(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[5][6]_0\,
      O => \currentRdLineBuffer_reg[1]\(5)
    );
\mulData[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_6\,
      I1 => \mulData_reg[5][7]\,
      I2 => out_data0(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[5][7]_0\,
      O => \currentRdLineBuffer_reg[1]\(6)
    );
\mulData[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_7\,
      I1 => \mulData_reg[5][8]\,
      I2 => out_data0(7),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mulData_reg[5][8]_0\,
      O => \currentRdLineBuffer_reg[1]\(7)
    );
\mulData[7][1]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_0,
      O => \mulData[7][1]_i_18_n_0\
    );
\mulData[7][1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_0,
      O => \mulData[7][1]_i_19_n_0\
    );
\mulData[7][1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_0,
      O => \mulData[7][1]_i_20_n_0\
    );
\mulData[7][1]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_0,
      O => \mulData[7][1]_i_21_n_0\
    );
\mulData[7][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][1]_i_18_n_0\,
      I1 => \mulData[7][1]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData[7][1]_i_20_n_0\,
      I4 => \mulData[7][8]_i_26_n_0\,
      I5 => \mulData[7][1]_i_21_n_0\,
      O => \mulData[7][1]_i_8_n_0\
    );
\mulData[7][1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_0,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_0,
      I3 => \mulData[7][8]_i_26_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_0,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData[7][1]_i_9_n_0\
    );
\mulData[7][2]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_1,
      O => \mulData[7][2]_i_18_n_0\
    );
\mulData[7][2]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_1,
      O => \mulData[7][2]_i_19_n_0\
    );
\mulData[7][2]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_1,
      O => \mulData[7][2]_i_20_n_0\
    );
\mulData[7][2]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_1,
      O => \mulData[7][2]_i_21_n_0\
    );
\mulData[7][2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][2]_i_18_n_0\,
      I1 => \mulData[7][2]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData[7][2]_i_20_n_0\,
      I4 => \mulData[7][8]_i_26_n_0\,
      I5 => \mulData[7][2]_i_21_n_0\,
      O => \mulData[7][2]_i_8_n_0\
    );
\mulData[7][2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_1,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_1,
      I3 => \mulData[7][8]_i_26_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_1,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData[7][2]_i_9_n_0\
    );
\mulData[7][3]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_2,
      O => \mulData[7][3]_i_18_n_0\
    );
\mulData[7][3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_2,
      O => \mulData[7][3]_i_19_n_0\
    );
\mulData[7][3]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_2,
      O => \mulData[7][3]_i_20_n_0\
    );
\mulData[7][3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_2,
      O => \mulData[7][3]_i_21_n_0\
    );
\mulData[7][3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][3]_i_18_n_0\,
      I1 => \mulData[7][3]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData[7][3]_i_20_n_0\,
      I4 => \mulData[7][8]_i_26_n_0\,
      I5 => \mulData[7][3]_i_21_n_0\,
      O => \mulData[7][3]_i_8_n_0\
    );
\mulData[7][3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_2,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_2,
      I3 => \mulData[7][8]_i_26_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_2,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData[7][3]_i_9_n_0\
    );
\mulData[7][4]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_0,
      O => \mulData[7][4]_i_18_n_0\
    );
\mulData[7][4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_0,
      O => \mulData[7][4]_i_19_n_0\
    );
\mulData[7][4]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_0,
      O => \mulData[7][4]_i_20_n_0\
    );
\mulData[7][4]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_0,
      O => \mulData[7][4]_i_21_n_0\
    );
\mulData[7][4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][4]_i_18_n_0\,
      I1 => \mulData[7][4]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData[7][4]_i_20_n_0\,
      I4 => \mulData[7][8]_i_26_n_0\,
      I5 => \mulData[7][4]_i_21_n_0\,
      O => \mulData[7][4]_i_8_n_0\
    );
\mulData[7][4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_0,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_0,
      I3 => \mulData[7][8]_i_26_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_0,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData[7][4]_i_9_n_0\
    );
\mulData[7][5]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_1,
      O => \mulData[7][5]_i_18_n_0\
    );
\mulData[7][5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_1,
      O => \mulData[7][5]_i_19_n_0\
    );
\mulData[7][5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_1,
      O => \mulData[7][5]_i_20_n_0\
    );
\mulData[7][5]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_1,
      O => \mulData[7][5]_i_21_n_0\
    );
\mulData[7][5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][5]_i_18_n_0\,
      I1 => \mulData[7][5]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData[7][5]_i_20_n_0\,
      I4 => \mulData[7][8]_i_26_n_0\,
      I5 => \mulData[7][5]_i_21_n_0\,
      O => \mulData[7][5]_i_8_n_0\
    );
\mulData[7][5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_1,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_1,
      I3 => \mulData[7][8]_i_26_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_1,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData[7][5]_i_9_n_0\
    );
\mulData[7][6]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_2,
      O => \mulData[7][6]_i_18_n_0\
    );
\mulData[7][6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_2,
      O => \mulData[7][6]_i_19_n_0\
    );
\mulData[7][6]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_2,
      O => \mulData[7][6]_i_20_n_0\
    );
\mulData[7][6]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_2,
      O => \mulData[7][6]_i_21_n_0\
    );
\mulData[7][6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][6]_i_18_n_0\,
      I1 => \mulData[7][6]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData[7][6]_i_20_n_0\,
      I4 => \mulData[7][8]_i_26_n_0\,
      I5 => \mulData[7][6]_i_21_n_0\,
      O => \mulData[7][6]_i_8_n_0\
    );
\mulData[7][6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_2,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_2,
      I3 => \mulData[7][8]_i_26_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_2,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData[7][6]_i_9_n_0\
    );
\mulData[7][7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_6_6_n_0,
      O => \mulData[7][7]_i_18_n_0\
    );
\mulData[7][7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_6_6_n_0,
      O => \mulData[7][7]_i_19_n_0\
    );
\mulData[7][7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_6_6_n_0,
      O => \mulData[7][7]_i_20_n_0\
    );
\mulData[7][7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_6_6_n_0,
      O => \mulData[7][7]_i_21_n_0\
    );
\mulData[7][7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][7]_i_18_n_0\,
      I1 => \mulData[7][7]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData[7][7]_i_20_n_0\,
      I4 => \mulData[7][8]_i_26_n_0\,
      I5 => \mulData[7][7]_i_21_n_0\,
      O => \mulData[7][7]_i_8_n_0\
    );
\mulData[7][7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_6_6_n_0,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_6_6_n_0,
      I3 => \mulData[7][8]_i_26_n_0\,
      I4 => lB_reg_r2_640_703_6_6_n_0,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData[7][7]_i_9_n_0\
    );
\mulData[7][8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][8]_i_23_n_0\,
      I1 => \mulData[7][8]_i_24_n_0\,
      I2 => \rdPtr[8]_i_1__1_n_0\,
      I3 => \mulData[7][8]_i_25_n_0\,
      I4 => \mulData[7][8]_i_26_n_0\,
      I5 => \mulData[7][8]_i_27_n_0\,
      O => \mulData[7][8]_i_10_n_0\
    );
\mulData[7][8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_7_7_n_0,
      I1 => \rdPtr[6]_i_1__1_n_0\,
      I2 => lB_reg_r2_576_639_7_7_n_0,
      I3 => \mulData[7][8]_i_26_n_0\,
      I4 => lB_reg_r2_640_703_7_7_n_0,
      I5 => \rdPtr[8]_i_1__1_n_0\,
      O => \mulData[7][8]_i_11_n_0\
    );
\mulData[7][8]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_7_7_n_0,
      O => \mulData[7][8]_i_23_n_0\
    );
\mulData[7][8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_7_7_n_0,
      O => \mulData[7][8]_i_24_n_0\
    );
\mulData[7][8]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_7_7_n_0,
      O => \mulData[7][8]_i_25_n_0\
    );
\mulData[7][8]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[7]_i_2__1_n_0\,
      I2 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[7][8]_i_26_n_0\
    );
\mulData[7][8]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__1_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_7_7_n_0,
      O => \mulData[7][8]_i_27_n_0\
    );
\mulData[7][8]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FF00"
    )
        port map (
      I0 => \rdPtr[7]_i_2__1_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[8]\,
      I3 => \rdPtr_reg_n_0_[9]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[7][8]_i_9_n_0\
    );
\mulData_reg[0][0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][0]_i_12_n_0\,
      I1 => \mulData[0][0]_i_13_n_0\,
      O => \^rdptr_reg[8]_0\,
      S => plusOp1_in(9)
    );
\mulData_reg[0][1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][1]_i_12_n_0\,
      I1 => \mulData[0][1]_i_13_n_0\,
      O => \^rdptr_reg[8]_1\,
      S => plusOp1_in(9)
    );
\mulData_reg[0][2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][2]_i_12_n_0\,
      I1 => \mulData[0][2]_i_13_n_0\,
      O => \^rdptr_reg[8]_2\,
      S => plusOp1_in(9)
    );
\mulData_reg[0][3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][3]_i_12_n_0\,
      I1 => \mulData[0][3]_i_13_n_0\,
      O => \^rdptr_reg[8]_3\,
      S => plusOp1_in(9)
    );
\mulData_reg[0][4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][4]_i_12_n_0\,
      I1 => \mulData[0][4]_i_13_n_0\,
      O => \^rdptr_reg[8]_4\,
      S => plusOp1_in(9)
    );
\mulData_reg[0][5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][5]_i_12_n_0\,
      I1 => \mulData[0][5]_i_13_n_0\,
      O => \^rdptr_reg[8]_5\,
      S => plusOp1_in(9)
    );
\mulData_reg[0][6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][6]_i_12_n_0\,
      I1 => \mulData[0][6]_i_13_n_0\,
      O => \^rdptr_reg[8]_6\,
      S => plusOp1_in(9)
    );
\mulData_reg[0][7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][7]_i_16_n_0\,
      I1 => \mulData[0][7]_i_17_n_0\,
      O => \^rdptr_reg[8]_7\,
      S => plusOp1_in(9)
    );
\mulData_reg[7][1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][1]_i_8_n_0\,
      I1 => \mulData[7][1]_i_9_n_0\,
      O => \^rdptr_reg[0]_0\,
      S => \mulData[7][8]_i_9_n_0\
    );
\mulData_reg[7][2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][2]_i_8_n_0\,
      I1 => \mulData[7][2]_i_9_n_0\,
      O => \^rdptr_reg[0]_1\,
      S => \mulData[7][8]_i_9_n_0\
    );
\mulData_reg[7][3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][3]_i_8_n_0\,
      I1 => \mulData[7][3]_i_9_n_0\,
      O => \^rdptr_reg[0]_2\,
      S => \mulData[7][8]_i_9_n_0\
    );
\mulData_reg[7][4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][4]_i_8_n_0\,
      I1 => \mulData[7][4]_i_9_n_0\,
      O => \^rdptr_reg[0]_3\,
      S => \mulData[7][8]_i_9_n_0\
    );
\mulData_reg[7][5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][5]_i_8_n_0\,
      I1 => \mulData[7][5]_i_9_n_0\,
      O => \^rdptr_reg[0]_4\,
      S => \mulData[7][8]_i_9_n_0\
    );
\mulData_reg[7][6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][6]_i_8_n_0\,
      I1 => \mulData[7][6]_i_9_n_0\,
      O => \^rdptr_reg[0]_5\,
      S => \mulData[7][8]_i_9_n_0\
    );
\mulData_reg[7][7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][7]_i_8_n_0\,
      I1 => \mulData[7][7]_i_9_n_0\,
      O => \^rdptr_reg[0]_6\,
      S => \mulData[7][8]_i_9_n_0\
    );
\mulData_reg[7][8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][8]_i_10_n_0\,
      I1 => \mulData[7][8]_i_11_n_0\,
      O => \^rdptr_reg[0]_7\,
      S => \mulData[7][8]_i_9_n_0\
    );
\rdPtr[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer(1),
      I2 => E(0),
      O => lineBuffReadData(2)
    );
\rdPtr[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[6]_i_2__1_n_0\,
      I2 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[6]_i_1__1_n_0\
    );
\rdPtr[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr[6]_i_2__1_n_0\
    );
\rdPtr[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4404"
    )
        port map (
      I0 => \rdPtr[7]_i_2__1_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(7)
    );
\rdPtr[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[7]_i_2__1_n_0\
    );
\rdPtr[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__1_n_0\,
      I2 => \rdPtr_reg_n_0_[0]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      O => \rdPtr[8]_i_1__1_n_0\
    );
\rdPtr[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4F0F0B0"
    )
        port map (
      I0 => \rdPtr[7]_i_2__1_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(9)
    );
\rdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\rdPtr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep_n_0\,
      R => SR(0)
    );
\rdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(1),
      Q => \rdPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\rdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(2),
      Q => \rdPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\rdPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(3),
      Q => \rdPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\rdPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(4),
      Q => \rdPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\rdPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(5),
      Q => \rdPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\rdPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr[6]_i_1__1_n_0\,
      Q => \rdPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\rdPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(7),
      Q => \rdPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\rdPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr[8]_i_1__1_n_0\,
      Q => \rdPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\rdPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(2),
      D => \rdPtr__0\(9),
      Q => \rdPtr_reg_n_0_[9]\,
      R => SR(0)
    );
\wrPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      O => wrPtr(0)
    );
\wrPtr[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => out_tvalid,
      I1 => currentWrLineBuffer(1),
      I2 => currentWrLineBuffer(0),
      O => lineBuffDataValid(2)
    );
\wrPtr[10]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr[10]_i_3__1_n_0\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => \wrPtr_reg_n_0_[10]\,
      O => wrPtr(10)
    );
\wrPtr[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__1_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \wrPtr[10]_i_3__1_n_0\
    );
\wrPtr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => wrPtr(1)
    );
\wrPtr[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[1]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[2]\,
      O => wrPtr(2)
    );
\wrPtr[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[2]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[1]\,
      I3 => \wrPtr_reg_n_0_[3]\,
      O => wrPtr(3)
    );
\wrPtr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[3]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      O => wrPtr(4)
    );
\wrPtr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[4]\,
      I1 => \wrPtr_reg_n_0_[2]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[1]\,
      I4 => \wrPtr_reg_n_0_[3]\,
      I5 => \wrPtr_reg_n_0_[5]\,
      O => wrPtr(5)
    );
\wrPtr[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__1_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => wrPtr(6)
    );
\wrPtr[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => \wrPtr[6]_i_2__1_n_0\
    );
\wrPtr[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5551"
    )
        port map (
      I0 => \wrPtr[10]_i_3__1_n_0\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[7]\,
      O => wrPtr(7)
    );
\wrPtr[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[7]\,
      I1 => \wrPtr[10]_i_3__1_n_0\,
      I2 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(8)
    );
\wrPtr[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B4F0E0"
    )
        port map (
      I0 => \wrPtr[10]_i_3__1_n_0\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[9]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(9)
    );
\wrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(0),
      Q => \wrPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\wrPtr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(10),
      Q => \wrPtr_reg_n_0_[10]\,
      R => SR(0)
    );
\wrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(1),
      Q => \wrPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\wrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(2),
      Q => \wrPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\wrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(3),
      Q => \wrPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\wrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(4),
      Q => \wrPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\wrPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(5),
      Q => \wrPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\wrPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(6),
      Q => \wrPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\wrPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(7),
      Q => \wrPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\wrPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(8),
      Q => \wrPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\wrPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(2),
      D => wrPtr(9),
      Q => \wrPtr_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0_line_buffer_2 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdPtr_reg[9]_0\ : out STD_LOGIC;
    \rdPtr_reg[9]_1\ : out STD_LOGIC;
    \rdPtr_reg[9]_2\ : out STD_LOGIC;
    \rdPtr_reg[9]_3\ : out STD_LOGIC;
    \rdPtr_reg[9]_4\ : out STD_LOGIC;
    \rdPtr_reg[9]_5\ : out STD_LOGIC;
    \rdPtr_reg[9]_6\ : out STD_LOGIC;
    \rdPtr_reg[9]_7\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdPtr_reg[0]_0\ : out STD_LOGIC;
    \rdPtr_reg[0]_1\ : out STD_LOGIC;
    \rdPtr_reg[0]_2\ : out STD_LOGIC;
    \rdPtr_reg[0]_3\ : out STD_LOGIC;
    \rdPtr_reg[0]_4\ : out STD_LOGIC;
    \rdPtr_reg[0]_5\ : out STD_LOGIC;
    \rdPtr_reg[0]_6\ : out STD_LOGIC;
    \rdPtr_reg[0]_7\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdPtr_reg[8]_0\ : out STD_LOGIC;
    \rdPtr_reg[8]_1\ : out STD_LOGIC;
    \rdPtr_reg[8]_2\ : out STD_LOGIC;
    \rdPtr_reg[8]_3\ : out STD_LOGIC;
    \rdPtr_reg[8]_4\ : out STD_LOGIC;
    \rdPtr_reg[8]_5\ : out STD_LOGIC;
    \rdPtr_reg[8]_6\ : out STD_LOGIC;
    \rdPtr_reg[8]_7\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \mulData[0][7]_i_14_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mulData_reg[8][0]\ : in STD_LOGIC;
    \mulData_reg[8][0]_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_data0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[8][1]\ : in STD_LOGIC;
    \mulData_reg[8][1]_0\ : in STD_LOGIC;
    \mulData_reg[8][2]\ : in STD_LOGIC;
    \mulData_reg[8][2]_0\ : in STD_LOGIC;
    \mulData_reg[8][3]\ : in STD_LOGIC;
    \mulData_reg[8][3]_0\ : in STD_LOGIC;
    \mulData_reg[8][4]\ : in STD_LOGIC;
    \mulData_reg[8][4]_0\ : in STD_LOGIC;
    \mulData_reg[8][5]\ : in STD_LOGIC;
    \mulData_reg[8][5]_0\ : in STD_LOGIC;
    \mulData_reg[8][6]\ : in STD_LOGIC;
    \mulData_reg[8][6]_0\ : in STD_LOGIC;
    \mulData_reg[8][7]\ : in STD_LOGIC;
    \mulData_reg[8][7]_0\ : in STD_LOGIC;
    \mulData_reg[7][1]\ : in STD_LOGIC;
    \mulData_reg[7][1]_0\ : in STD_LOGIC;
    out_data00_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[7][2]\ : in STD_LOGIC;
    \mulData_reg[7][2]_0\ : in STD_LOGIC;
    \mulData_reg[7][3]\ : in STD_LOGIC;
    \mulData_reg[7][3]_0\ : in STD_LOGIC;
    \mulData_reg[7][4]\ : in STD_LOGIC;
    \mulData_reg[7][4]_0\ : in STD_LOGIC;
    \mulData_reg[7][5]\ : in STD_LOGIC;
    \mulData_reg[7][5]_0\ : in STD_LOGIC;
    \mulData_reg[7][6]\ : in STD_LOGIC;
    \mulData_reg[7][6]_0\ : in STD_LOGIC;
    \mulData_reg[7][7]\ : in STD_LOGIC;
    \mulData_reg[7][7]_0\ : in STD_LOGIC;
    \mulData_reg[7][8]\ : in STD_LOGIC;
    \mulData_reg[7][8]_0\ : in STD_LOGIC;
    \mulData_reg[6][0]\ : in STD_LOGIC;
    \mulData_reg[6][0]_0\ : in STD_LOGIC;
    out_data02_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mulData_reg[6][1]\ : in STD_LOGIC;
    \mulData_reg[6][1]_0\ : in STD_LOGIC;
    \mulData_reg[6][2]\ : in STD_LOGIC;
    \mulData_reg[6][2]_0\ : in STD_LOGIC;
    \mulData_reg[6][3]\ : in STD_LOGIC;
    \mulData_reg[6][3]_0\ : in STD_LOGIC;
    \mulData_reg[6][4]\ : in STD_LOGIC;
    \mulData_reg[6][4]_0\ : in STD_LOGIC;
    \mulData_reg[6][5]\ : in STD_LOGIC;
    \mulData_reg[6][5]_0\ : in STD_LOGIC;
    \mulData_reg[6][6]\ : in STD_LOGIC;
    \mulData_reg[6][6]_0\ : in STD_LOGIC;
    \mulData_reg[6][7]\ : in STD_LOGIC;
    \mulData_reg[6][7]_0\ : in STD_LOGIC;
    currentWrLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_gaussian_0_0_line_buffer_2 : entity is "line_buffer";
end base_axis_gaussian_0_0_line_buffer_2;

architecture STRUCTURE of base_axis_gaussian_0_0_line_buffer_2 is
  signal \lB_reg_r1_0_63_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_128_191_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_192_255_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_256_319_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_320_383_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_384_447_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_448_511_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_512_575_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_512_575_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_576_639_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_576_639_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_640_703_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_640_703_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r1_64_127_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_2__2_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_3__2_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_4__2_n_0\ : STD_LOGIC;
  signal \lB_reg_r3_0_63_0_2_i_5__2_n_0\ : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_512_575_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_512_575_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_512_575_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_576_639_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_576_639_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_576_639_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_640_703_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_640_703_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_640_703_7_7_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal lB_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal lB_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal lB_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal lineBuffDataValid : STD_LOGIC_VECTOR ( 3 to 3 );
  signal lineBuffReadData : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \mulData[0][0]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[0][0]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[0][1]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[0][2]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[0][3]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[0][4]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[0][5]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_10_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_11_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_23_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_24_n_0\ : STD_LOGIC;
  signal \mulData[0][6]_i_25_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_32_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_33_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_34_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_35_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_36_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_37_n_0\ : STD_LOGIC;
  signal \mulData[0][7]_i_38_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[2][0]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[2][1]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[2][2]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[2][3]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[2][4]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[2][5]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[2][6]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_12_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_13_n_0\ : STD_LOGIC;
  signal \mulData[2][7]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[7][1]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[7][2]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[7][3]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[7][4]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[7][5]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[7][6]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_14_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_15_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_16_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_17_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[7][7]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_18_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_19_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_20_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_21_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_22_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_6_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_7_n_0\ : STD_LOGIC;
  signal \mulData[7][8]_i_8_n_0\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \rdPtr[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \rdPtr[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \rdPtr[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \rdPtr[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \rdPtr__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^rdptr_reg[0]_0\ : STD_LOGIC;
  signal \^rdptr_reg[0]_1\ : STD_LOGIC;
  signal \^rdptr_reg[0]_2\ : STD_LOGIC;
  signal \^rdptr_reg[0]_3\ : STD_LOGIC;
  signal \^rdptr_reg[0]_4\ : STD_LOGIC;
  signal \^rdptr_reg[0]_5\ : STD_LOGIC;
  signal \^rdptr_reg[0]_6\ : STD_LOGIC;
  signal \^rdptr_reg[0]_7\ : STD_LOGIC;
  signal \rdPtr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_0\ : STD_LOGIC;
  signal \^rdptr_reg[8]_1\ : STD_LOGIC;
  signal \^rdptr_reg[8]_2\ : STD_LOGIC;
  signal \^rdptr_reg[8]_3\ : STD_LOGIC;
  signal \^rdptr_reg[8]_4\ : STD_LOGIC;
  signal \^rdptr_reg[8]_5\ : STD_LOGIC;
  signal \^rdptr_reg[8]_6\ : STD_LOGIC;
  signal \^rdptr_reg[8]_7\ : STD_LOGIC;
  signal \^rdptr_reg[9]_0\ : STD_LOGIC;
  signal \^rdptr_reg[9]_1\ : STD_LOGIC;
  signal \^rdptr_reg[9]_2\ : STD_LOGIC;
  signal \^rdptr_reg[9]_3\ : STD_LOGIC;
  signal \^rdptr_reg[9]_4\ : STD_LOGIC;
  signal \^rdptr_reg[9]_5\ : STD_LOGIC;
  signal \^rdptr_reg[9]_6\ : STD_LOGIC;
  signal \^rdptr_reg[9]_7\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal wrPtr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wrPtr[10]_i_3__2_n_0\ : STD_LOGIC;
  signal \wrPtr[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wrPtr_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of lB_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of lB_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of lB_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_0_63_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_128_191_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_192_255_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_256_319_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_320_383_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_384_447_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_448_511_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r1_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_512_575_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r1_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r1_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_576_639_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r1_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r1_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_640_703_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r1_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r1_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r1_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r1_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r1_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r1_64_127_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r1_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_0_63_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_128_191_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_192_255_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_256_319_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_320_383_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_384_447_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_448_511_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_512_575_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r2_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r2_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_576_639_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r2_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r2_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_640_703_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r2_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r2_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r2_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r2_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r2_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r2_64_127_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r2_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_0_63_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_0_63_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_0_63_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_0_63_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of lB_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of lB_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_128_191_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_128_191_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_128_191_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_128_191_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_128_191_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of lB_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of lB_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_192_255_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_192_255_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_192_255_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_192_255_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_192_255_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of lB_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of lB_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_256_319_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_256_319_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_256_319_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_256_319_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_256_319_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of lB_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of lB_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_320_383_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_320_383_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_320_383_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_320_383_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_320_383_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of lB_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of lB_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_384_447_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_384_447_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_384_447_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_384_447_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_384_447_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of lB_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of lB_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_448_511_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_448_511_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_448_511_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_448_511_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_448_511_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of lB_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of lB_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_0_2 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_0_2 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_512_575_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_3_5 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_3_5 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_512_575_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_6_6 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_6_6 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_512_575_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_512_575_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_512_575_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_512_575_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_512_575_7_7 : label is 512;
  attribute ram_addr_end of lB_reg_r3_512_575_7_7 : label is 575;
  attribute ram_offset of lB_reg_r3_512_575_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_512_575_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_0_2 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_0_2 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_576_639_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_3_5 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_3_5 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_576_639_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_6_6 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_6_6 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_576_639_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_576_639_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_576_639_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_576_639_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_576_639_7_7 : label is 576;
  attribute ram_addr_end of lB_reg_r3_576_639_7_7 : label is 639;
  attribute ram_offset of lB_reg_r3_576_639_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_576_639_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_0_2 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_0_2 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_640_703_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_3_5 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_3_5 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_640_703_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_6_6 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_6_6 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_640_703_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_640_703_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_640_703_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_640_703_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_640_703_7_7 : label is 640;
  attribute ram_addr_end of lB_reg_r3_640_703_7_7 : label is 641;
  attribute ram_offset of lB_reg_r3_640_703_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_640_703_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_0_2 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_0_2 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of lB_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of lB_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_3_5 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_3_5 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of lB_reg_r3_64_127_3_5 : label is 5;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_6_6 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_6_6 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_6_6 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of lB_reg_r3_64_127_6_6 : label is 6;
  attribute RTL_RAM_BITS of lB_reg_r3_64_127_7_7 : label is 5136;
  attribute RTL_RAM_NAME of lB_reg_r3_64_127_7_7 : label is "U0/SC/lB_3/lB";
  attribute RTL_RAM_TYPE of lB_reg_r3_64_127_7_7 : label is "RAM_SDP";
  attribute ram_addr_begin of lB_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of lB_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of lB_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of lB_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of lB_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mulData[0][0]_i_22\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_23\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_24\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mulData[0][0]_i_25\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_22\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_23\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_24\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mulData[0][1]_i_25\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_22\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_23\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_24\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mulData[0][2]_i_25\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_22\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_23\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_24\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mulData[0][3]_i_25\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_22\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_23\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_24\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mulData[0][4]_i_25\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_22\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_23\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_24\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mulData[0][5]_i_25\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_22\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_23\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_24\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mulData[0][6]_i_25\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_32\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_33\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_34\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_35\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_36\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mulData[0][7]_i_37\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mulData[7][1]_i_17\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mulData[7][8]_i_21\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rdPtr[6]_i_1__2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rdPtr[7]_i_1__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rdPtr[8]_i_1__2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rdPtr[9]_i_1__2\ : label is "soft_lutpair81";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]\ : label is "rdPtr_reg[0]";
  attribute ORIG_CELL_NAME of \rdPtr_reg[0]_rep\ : label is "rdPtr_reg[0]";
  attribute SOFT_HLUTNM of \wrPtr[0]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \wrPtr[10]_i_2__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wrPtr[1]_i_1__2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \wrPtr[2]_i_1__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \wrPtr[3]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wrPtr[4]_i_1__2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wrPtr[6]_i_2__2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \wrPtr[7]_i_1__2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wrPtr[8]_i_1__2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wrPtr[9]_i_1__2\ : label is "soft_lutpair84";
begin
  \rdPtr_reg[0]_0\ <= \^rdptr_reg[0]_0\;
  \rdPtr_reg[0]_1\ <= \^rdptr_reg[0]_1\;
  \rdPtr_reg[0]_2\ <= \^rdptr_reg[0]_2\;
  \rdPtr_reg[0]_3\ <= \^rdptr_reg[0]_3\;
  \rdPtr_reg[0]_4\ <= \^rdptr_reg[0]_4\;
  \rdPtr_reg[0]_5\ <= \^rdptr_reg[0]_5\;
  \rdPtr_reg[0]_6\ <= \^rdptr_reg[0]_6\;
  \rdPtr_reg[0]_7\ <= \^rdptr_reg[0]_7\;
  \rdPtr_reg[8]_0\ <= \^rdptr_reg[8]_0\;
  \rdPtr_reg[8]_1\ <= \^rdptr_reg[8]_1\;
  \rdPtr_reg[8]_2\ <= \^rdptr_reg[8]_2\;
  \rdPtr_reg[8]_3\ <= \^rdptr_reg[8]_3\;
  \rdPtr_reg[8]_4\ <= \^rdptr_reg[8]_4\;
  \rdPtr_reg[8]_5\ <= \^rdptr_reg[8]_5\;
  \rdPtr_reg[8]_6\ <= \^rdptr_reg[8]_6\;
  \rdPtr_reg[8]_7\ <= \^rdptr_reg[8]_7\;
  \rdPtr_reg[9]_0\ <= \^rdptr_reg[9]_0\;
  \rdPtr_reg[9]_1\ <= \^rdptr_reg[9]_1\;
  \rdPtr_reg[9]_2\ <= \^rdptr_reg[9]_2\;
  \rdPtr_reg[9]_3\ <= \^rdptr_reg[9]_3\;
  \rdPtr_reg[9]_4\ <= \^rdptr_reg[9]_4\;
  \rdPtr_reg[9]_5\ <= \^rdptr_reg[9]_5\;
  \rdPtr_reg[9]_6\ <= \^rdptr_reg[9]_6\;
  \rdPtr_reg[9]_7\ <= \^rdptr_reg[9]_7\;
lB_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_0_63_0_2_n_0,
      DOB => lB_reg_r1_0_63_0_2_n_1,
      DOC => lB_reg_r1_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
\lB_reg_r1_0_63_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => p_3_in,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[9]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r1_0_63_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => currentWrLineBuffer(1),
      I1 => currentWrLineBuffer(0),
      I2 => out_tvalid,
      I3 => s_axi_aresetn,
      O => p_3_in
    );
lB_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_0_63_3_5_n_0,
      DOB => lB_reg_r1_0_63_3_5_n_1,
      DOC => lB_reg_r1_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_128_191_0_2_n_0,
      DOB => lB_reg_r1_128_191_0_2_n_1,
      DOC => lB_reg_r1_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
\lB_reg_r1_128_191_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => p_3_in,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[9]\,
      I4 => \wrPtr_reg_n_0_[7]\,
      O => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_128_191_3_5_n_0,
      DOB => lB_reg_r1_128_191_3_5_n_1,
      DOC => lB_reg_r1_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_192_255_0_2_n_0,
      DOB => lB_reg_r1_192_255_0_2_n_1,
      DOC => lB_reg_r1_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
\lB_reg_r1_192_255_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => p_3_in,
      O => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_192_255_3_5_n_0,
      DOB => lB_reg_r1_192_255_3_5_n_1,
      DOC => lB_reg_r1_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_256_319_0_2_n_0,
      DOB => lB_reg_r1_256_319_0_2_n_1,
      DOC => lB_reg_r1_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
\lB_reg_r1_256_319_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => p_3_in,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[9]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_256_319_3_5_n_0,
      DOB => lB_reg_r1_256_319_3_5_n_1,
      DOC => lB_reg_r1_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_320_383_0_2_n_0,
      DOB => lB_reg_r1_320_383_0_2_n_1,
      DOC => lB_reg_r1_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
\lB_reg_r1_320_383_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => p_3_in,
      O => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_320_383_3_5_n_0,
      DOB => lB_reg_r1_320_383_3_5_n_1,
      DOC => lB_reg_r1_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_384_447_0_2_n_0,
      DOB => lB_reg_r1_384_447_0_2_n_1,
      DOC => lB_reg_r1_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
\lB_reg_r1_384_447_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => p_3_in,
      O => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_384_447_3_5_n_0,
      DOB => lB_reg_r1_384_447_3_5_n_1,
      DOC => lB_reg_r1_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_448_511_0_2_n_0,
      DOB => lB_reg_r1_448_511_0_2_n_1,
      DOC => lB_reg_r1_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
\lB_reg_r1_448_511_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => p_3_in,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_448_511_3_5_n_0,
      DOB => lB_reg_r1_448_511_3_5_n_1,
      DOC => lB_reg_r1_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r1_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_512_575_0_2_n_0,
      DOB => lB_reg_r1_512_575_0_2_n_1,
      DOC => lB_reg_r1_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r1_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
\lB_reg_r1_512_575_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => p_3_in,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => \wrPtr_reg_n_0_[9]\,
      O => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r1_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_512_575_3_5_n_0,
      DOB => lB_reg_r1_512_575_3_5_n_1,
      DOC => lB_reg_r1_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r1_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r1_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r1_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r1_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_576_639_0_2_n_0,
      DOB => lB_reg_r1_576_639_0_2_n_1,
      DOC => lB_reg_r1_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r1_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
\lB_reg_r1_576_639_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[6]\,
      I3 => \wrPtr_reg_n_0_[7]\,
      I4 => p_3_in,
      O => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r1_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_576_639_3_5_n_0,
      DOB => lB_reg_r1_576_639_3_5_n_1,
      DOC => lB_reg_r1_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r1_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r1_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r1_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r1_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_640_703_0_2_n_0,
      DOB => lB_reg_r1_640_703_0_2_n_1,
      DOC => lB_reg_r1_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r1_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
\lB_reg_r1_640_703_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[8]\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[6]\,
      I4 => p_3_in,
      O => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r1_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_640_703_3_5_n_0,
      DOB => lB_reg_r1_640_703_3_5_n_1,
      DOC => lB_reg_r1_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r1_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r1_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r1_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r1_64_127_0_2_n_0,
      DOB => lB_reg_r1_64_127_0_2_n_1,
      DOC => lB_reg_r1_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
\lB_reg_r1_64_127_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => p_3_in,
      I1 => \wrPtr_reg_n_0_[8]\,
      I2 => \wrPtr_reg_n_0_[7]\,
      I3 => \wrPtr_reg_n_0_[9]\,
      I4 => \wrPtr_reg_n_0_[6]\,
      O => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \rdPtr_reg_n_0_[5]\,
      ADDRA(4) => \rdPtr_reg_n_0_[4]\,
      ADDRA(3) => \rdPtr_reg_n_0_[3]\,
      ADDRA(2) => \rdPtr_reg_n_0_[2]\,
      ADDRA(1) => \rdPtr_reg_n_0_[1]\,
      ADDRA(0) => \rdPtr_reg_n_0_[0]\,
      ADDRB(5) => \rdPtr_reg_n_0_[5]\,
      ADDRB(4) => \rdPtr_reg_n_0_[4]\,
      ADDRB(3) => \rdPtr_reg_n_0_[3]\,
      ADDRB(2) => \rdPtr_reg_n_0_[2]\,
      ADDRB(1) => \rdPtr_reg_n_0_[1]\,
      ADDRB(0) => \rdPtr_reg_n_0_[0]\,
      ADDRC(5) => \rdPtr_reg_n_0_[5]\,
      ADDRC(4) => \rdPtr_reg_n_0_[4]\,
      ADDRC(3) => \rdPtr_reg_n_0_[3]\,
      ADDRC(2) => \rdPtr_reg_n_0_[2]\,
      ADDRC(1) => \rdPtr_reg_n_0_[1]\,
      ADDRC(0) => \rdPtr_reg_n_0_[0]\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r1_64_127_3_5_n_0,
      DOB => lB_reg_r1_64_127_3_5_n_1,
      DOC => lB_reg_r1_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r1_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r1_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg_n_0_[0]\,
      DPRA1 => \rdPtr_reg_n_0_[1]\,
      DPRA2 => \rdPtr_reg_n_0_[2]\,
      DPRA3 => \rdPtr_reg_n_0_[3]\,
      DPRA4 => \rdPtr_reg_n_0_[4]\,
      DPRA5 => \rdPtr_reg_n_0_[5]\,
      SPO => NLW_lB_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_0_63_0_2_n_0,
      DOB => lB_reg_r2_0_63_0_2_n_1,
      DOC => lB_reg_r2_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
\lB_reg_r2_0_63_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr__0\(5)
    );
\lB_reg_r2_0_63_0_2_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      O => \rdPtr__0\(4)
    );
\lB_reg_r2_0_63_0_2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      O => \rdPtr__0\(3)
    );
\lB_reg_r2_0_63_0_2_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      O => \rdPtr__0\(2)
    );
\lB_reg_r2_0_63_0_2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      O => \rdPtr__0\(1)
    );
\lB_reg_r2_0_63_0_2_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      O => \rdPtr__0\(0)
    );
lB_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_0_63_3_5_n_0,
      DOB => lB_reg_r2_0_63_3_5_n_1,
      DOC => lB_reg_r2_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_0_63_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_0_63_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_128_191_0_2_n_0,
      DOB => lB_reg_r2_128_191_0_2_n_1,
      DOC => lB_reg_r2_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_128_191_3_5_n_0,
      DOB => lB_reg_r2_128_191_3_5_n_1,
      DOC => lB_reg_r2_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_128_191_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_128_191_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_192_255_0_2_n_0,
      DOB => lB_reg_r2_192_255_0_2_n_1,
      DOC => lB_reg_r2_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_192_255_3_5_n_0,
      DOB => lB_reg_r2_192_255_3_5_n_1,
      DOC => lB_reg_r2_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_192_255_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_192_255_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_256_319_0_2_n_0,
      DOB => lB_reg_r2_256_319_0_2_n_1,
      DOC => lB_reg_r2_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_256_319_3_5_n_0,
      DOB => lB_reg_r2_256_319_3_5_n_1,
      DOC => lB_reg_r2_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_256_319_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_256_319_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_320_383_0_2_n_0,
      DOB => lB_reg_r2_320_383_0_2_n_1,
      DOC => lB_reg_r2_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_320_383_3_5_n_0,
      DOB => lB_reg_r2_320_383_3_5_n_1,
      DOC => lB_reg_r2_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_320_383_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_320_383_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_384_447_0_2_n_0,
      DOB => lB_reg_r2_384_447_0_2_n_1,
      DOC => lB_reg_r2_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_384_447_3_5_n_0,
      DOB => lB_reg_r2_384_447_3_5_n_1,
      DOC => lB_reg_r2_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_384_447_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_384_447_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_448_511_0_2_n_0,
      DOB => lB_reg_r2_448_511_0_2_n_1,
      DOC => lB_reg_r2_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_448_511_3_5_n_0,
      DOB => lB_reg_r2_448_511_3_5_n_1,
      DOC => lB_reg_r2_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_448_511_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_448_511_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r2_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_512_575_0_2_n_0,
      DOB => lB_reg_r2_512_575_0_2_n_1,
      DOC => lB_reg_r2_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r2_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r2_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_512_575_3_5_n_0,
      DOB => lB_reg_r2_512_575_3_5_n_1,
      DOC => lB_reg_r2_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r2_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r2_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_512_575_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r2_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_512_575_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r2_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_576_639_0_2_n_0,
      DOB => lB_reg_r2_576_639_0_2_n_1,
      DOC => lB_reg_r2_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r2_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r2_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_576_639_3_5_n_0,
      DOB => lB_reg_r2_576_639_3_5_n_1,
      DOC => lB_reg_r2_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r2_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r2_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_576_639_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r2_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_576_639_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r2_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_640_703_0_2_n_0,
      DOB => lB_reg_r2_640_703_0_2_n_1,
      DOC => lB_reg_r2_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r2_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r2_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_640_703_3_5_n_0,
      DOB => lB_reg_r2_640_703_3_5_n_1,
      DOC => lB_reg_r2_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r2_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r2_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_640_703_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r2_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_640_703_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r2_64_127_0_2_n_0,
      DOB => lB_reg_r2_64_127_0_2_n_1,
      DOC => lB_reg_r2_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRB(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRC(5 downto 0) => \rdPtr__0\(5 downto 0),
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r2_64_127_3_5_n_0,
      DOB => lB_reg_r2_64_127_3_5_n_1,
      DOC => lB_reg_r2_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r2_64_127_6_6_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r2_64_127_7_7_n_0,
      DPRA0 => \rdPtr__0\(0),
      DPRA1 => \rdPtr__0\(1),
      DPRA2 => \rdPtr__0\(2),
      DPRA3 => \rdPtr__0\(3),
      DPRA4 => \rdPtr__0\(4),
      DPRA5 => \rdPtr__0\(5),
      SPO => NLW_lB_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_0_63_0_2_n_0,
      DOB => lB_reg_r3_0_63_0_2_n_1,
      DOC => lB_reg_r3_0_63_0_2_n_2,
      DOD => NLW_lB_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \lB_reg_r3_0_63_0_2_i_1__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[3]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[2]\,
      I3 => \rdPtr_reg_n_0_[4]\,
      O => \lB_reg_r3_0_63_0_2_i_2__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[2]\,
      I1 => \rdPtr_reg_n_0_[1]\,
      I2 => \rdPtr_reg_n_0_[3]\,
      O => \lB_reg_r3_0_63_0_2_i_3__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      O => \lB_reg_r3_0_63_0_2_i_4__2_n_0\
    );
\lB_reg_r3_0_63_0_2_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[1]\,
      O => \lB_reg_r3_0_63_0_2_i_5__2_n_0\
    );
lB_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_0_63_3_5_n_0,
      DOB => lB_reg_r3_0_63_3_5_n_1,
      DOC => lB_reg_r3_0_63_3_5_n_2,
      DOD => NLW_lB_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_0_63_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_0_63_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_0_63_0_2_i_1__2_n_0\
    );
lB_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_128_191_0_2_n_0,
      DOB => lB_reg_r3_128_191_0_2_n_1,
      DOC => lB_reg_r3_128_191_0_2_n_2,
      DOD => NLW_lB_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_128_191_3_5_n_0,
      DOB => lB_reg_r3_128_191_3_5_n_1,
      DOC => lB_reg_r3_128_191_3_5_n_2,
      DOD => NLW_lB_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_128_191_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_128_191_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_128_191_0_2_i_1__2_n_0\
    );
lB_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_192_255_0_2_n_0,
      DOB => lB_reg_r3_192_255_0_2_n_1,
      DOC => lB_reg_r3_192_255_0_2_n_2,
      DOD => NLW_lB_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_192_255_3_5_n_0,
      DOB => lB_reg_r3_192_255_3_5_n_1,
      DOC => lB_reg_r3_192_255_3_5_n_2,
      DOD => NLW_lB_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_192_255_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_192_255_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_192_255_0_2_i_1__2_n_0\
    );
lB_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_256_319_0_2_n_0,
      DOB => lB_reg_r3_256_319_0_2_n_1,
      DOC => lB_reg_r3_256_319_0_2_n_2,
      DOD => NLW_lB_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_256_319_3_5_n_0,
      DOB => lB_reg_r3_256_319_3_5_n_1,
      DOC => lB_reg_r3_256_319_3_5_n_2,
      DOD => NLW_lB_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_256_319_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_256_319_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_256_319_0_2_i_1__2_n_0\
    );
lB_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_320_383_0_2_n_0,
      DOB => lB_reg_r3_320_383_0_2_n_1,
      DOC => lB_reg_r3_320_383_0_2_n_2,
      DOD => NLW_lB_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_320_383_3_5_n_0,
      DOB => lB_reg_r3_320_383_3_5_n_1,
      DOC => lB_reg_r3_320_383_3_5_n_2,
      DOD => NLW_lB_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_320_383_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_320_383_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_320_383_0_2_i_1__2_n_0\
    );
lB_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_384_447_0_2_n_0,
      DOB => lB_reg_r3_384_447_0_2_n_1,
      DOC => lB_reg_r3_384_447_0_2_n_2,
      DOD => NLW_lB_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_384_447_3_5_n_0,
      DOB => lB_reg_r3_384_447_3_5_n_1,
      DOC => lB_reg_r3_384_447_3_5_n_2,
      DOD => NLW_lB_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_384_447_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_384_447_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_384_447_0_2_i_1__2_n_0\
    );
lB_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_448_511_0_2_n_0,
      DOB => lB_reg_r3_448_511_0_2_n_1,
      DOC => lB_reg_r3_448_511_0_2_n_2,
      DOD => NLW_lB_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_448_511_3_5_n_0,
      DOB => lB_reg_r3_448_511_3_5_n_1,
      DOC => lB_reg_r3_448_511_3_5_n_2,
      DOD => NLW_lB_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_448_511_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_448_511_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_448_511_0_2_i_1__2_n_0\
    );
lB_reg_r3_512_575_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_512_575_0_2_n_0,
      DOB => lB_reg_r3_512_575_0_2_n_1,
      DOC => lB_reg_r3_512_575_0_2_n_2,
      DOD => NLW_lB_reg_r3_512_575_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r3_512_575_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_512_575_3_5_n_0,
      DOB => lB_reg_r3_512_575_3_5_n_1,
      DOC => lB_reg_r3_512_575_3_5_n_2,
      DOD => NLW_lB_reg_r3_512_575_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r3_512_575_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_512_575_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_512_575_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r3_512_575_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_512_575_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_512_575_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_512_575_0_2_i_1__2_n_0\
    );
lB_reg_r3_576_639_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_576_639_0_2_n_0,
      DOB => lB_reg_r3_576_639_0_2_n_1,
      DOC => lB_reg_r3_576_639_0_2_n_2,
      DOD => NLW_lB_reg_r3_576_639_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r3_576_639_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_576_639_3_5_n_0,
      DOB => lB_reg_r3_576_639_3_5_n_1,
      DOC => lB_reg_r3_576_639_3_5_n_2,
      DOD => NLW_lB_reg_r3_576_639_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r3_576_639_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_576_639_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_576_639_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r3_576_639_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_576_639_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_576_639_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_576_639_0_2_i_1__2_n_0\
    );
lB_reg_r3_640_703_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_640_703_0_2_n_0,
      DOB => lB_reg_r3_640_703_0_2_n_1,
      DOC => lB_reg_r3_640_703_0_2_n_2,
      DOD => NLW_lB_reg_r3_640_703_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r3_640_703_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_640_703_3_5_n_0,
      DOB => lB_reg_r3_640_703_3_5_n_1,
      DOC => lB_reg_r3_640_703_3_5_n_2,
      DOD => NLW_lB_reg_r3_640_703_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r3_640_703_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_640_703_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_640_703_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r3_640_703_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_640_703_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_640_703_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_640_703_0_2_i_1__2_n_0\
    );
lB_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(0),
      DIB => \mulData[0][7]_i_14_0\(1),
      DIC => \mulData[0][7]_i_14_0\(2),
      DID => '0',
      DOA => lB_reg_r3_64_127_0_2_n_0,
      DOB => lB_reg_r3_64_127_0_2_n_1,
      DOC => lB_reg_r3_64_127_0_2_n_2,
      DOD => NLW_lB_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRA(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRA(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRA(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRA(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRB(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRB(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRB(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRB(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRB(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRC(5) => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      ADDRC(3) => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      ADDRC(2) => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      ADDRC(1) => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      ADDRC(0) => \rdPtr_reg[0]_rep_n_0\,
      ADDRD(5) => \wrPtr_reg_n_0_[5]\,
      ADDRD(4) => \wrPtr_reg_n_0_[4]\,
      ADDRD(3) => \wrPtr_reg_n_0_[3]\,
      ADDRD(2) => \wrPtr_reg_n_0_[2]\,
      ADDRD(1) => \wrPtr_reg_n_0_[1]\,
      ADDRD(0) => \wrPtr_reg_n_0_[0]\,
      DIA => \mulData[0][7]_i_14_0\(3),
      DIB => \mulData[0][7]_i_14_0\(4),
      DIC => \mulData[0][7]_i_14_0\(5),
      DID => '0',
      DOA => lB_reg_r3_64_127_3_5_n_0,
      DOB => lB_reg_r3_64_127_3_5_n_1,
      DOC => lB_reg_r3_64_127_3_5_n_2,
      DOD => NLW_lB_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(6),
      DPO => lB_reg_r3_64_127_6_6_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
lB_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
    generic map(
      INIT => X"0000000000000000"
    )
        port map (
      A0 => \wrPtr_reg_n_0_[0]\,
      A1 => \wrPtr_reg_n_0_[1]\,
      A2 => \wrPtr_reg_n_0_[2]\,
      A3 => \wrPtr_reg_n_0_[3]\,
      A4 => \wrPtr_reg_n_0_[4]\,
      A5 => \wrPtr_reg_n_0_[5]\,
      D => \mulData[0][7]_i_14_0\(7),
      DPO => lB_reg_r3_64_127_7_7_n_0,
      DPRA0 => \rdPtr_reg[0]_rep_n_0\,
      DPRA1 => \lB_reg_r3_0_63_0_2_i_5__2_n_0\,
      DPRA2 => \lB_reg_r3_0_63_0_2_i_4__2_n_0\,
      DPRA3 => \lB_reg_r3_0_63_0_2_i_3__2_n_0\,
      DPRA4 => \lB_reg_r3_0_63_0_2_i_2__2_n_0\,
      DPRA5 => \lB_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_lB_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => s_axi_aclk,
      WE => \lB_reg_r1_64_127_0_2_i_1__2_n_0\
    );
\mulData[0][0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][0]_i_22_n_0\,
      I1 => \mulData[0][0]_i_23_n_0\,
      I2 => \mulData[0][7]_i_34_n_0\,
      I3 => \mulData[0][0]_i_24_n_0\,
      I4 => \mulData[0][7]_i_36_n_0\,
      I5 => \mulData[0][0]_i_25_n_0\,
      O => \mulData[0][0]_i_10_n_0\
    );
\mulData[0][0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_0,
      I3 => \mulData[0][7]_i_36_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_0,
      I5 => \mulData[0][7]_i_34_n_0\,
      O => \mulData[0][0]_i_11_n_0\
    );
\mulData[0][0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_0,
      O => \mulData[0][0]_i_22_n_0\
    );
\mulData[0][0]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_0,
      O => \mulData[0][0]_i_23_n_0\
    );
\mulData[0][0]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_0,
      O => \mulData[0][0]_i_24_n_0\
    );
\mulData[0][0]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_0,
      O => \mulData[0][0]_i_25_n_0\
    );
\mulData[0][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][1]_i_22_n_0\,
      I1 => \mulData[0][1]_i_23_n_0\,
      I2 => \mulData[0][7]_i_34_n_0\,
      I3 => \mulData[0][1]_i_24_n_0\,
      I4 => \mulData[0][7]_i_36_n_0\,
      I5 => \mulData[0][1]_i_25_n_0\,
      O => \mulData[0][1]_i_10_n_0\
    );
\mulData[0][1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_1,
      I3 => \mulData[0][7]_i_36_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_1,
      I5 => \mulData[0][7]_i_34_n_0\,
      O => \mulData[0][1]_i_11_n_0\
    );
\mulData[0][1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_1,
      O => \mulData[0][1]_i_22_n_0\
    );
\mulData[0][1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_1,
      O => \mulData[0][1]_i_23_n_0\
    );
\mulData[0][1]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_1,
      O => \mulData[0][1]_i_24_n_0\
    );
\mulData[0][1]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_1,
      O => \mulData[0][1]_i_25_n_0\
    );
\mulData[0][2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][2]_i_22_n_0\,
      I1 => \mulData[0][2]_i_23_n_0\,
      I2 => \mulData[0][7]_i_34_n_0\,
      I3 => \mulData[0][2]_i_24_n_0\,
      I4 => \mulData[0][7]_i_36_n_0\,
      I5 => \mulData[0][2]_i_25_n_0\,
      O => \mulData[0][2]_i_10_n_0\
    );
\mulData[0][2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_0_2_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_576_639_0_2_n_2,
      I3 => \mulData[0][7]_i_36_n_0\,
      I4 => lB_reg_r3_640_703_0_2_n_2,
      I5 => \mulData[0][7]_i_34_n_0\,
      O => \mulData[0][2]_i_11_n_0\
    );
\mulData[0][2]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_0_2_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_384_447_0_2_n_2,
      O => \mulData[0][2]_i_22_n_0\
    );
\mulData[0][2]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_0_2_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_256_319_0_2_n_2,
      O => \mulData[0][2]_i_23_n_0\
    );
\mulData[0][2]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_0_2_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_128_191_0_2_n_2,
      O => \mulData[0][2]_i_24_n_0\
    );
\mulData[0][2]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_0_2_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_0_63_0_2_n_2,
      O => \mulData[0][2]_i_25_n_0\
    );
\mulData[0][3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][3]_i_22_n_0\,
      I1 => \mulData[0][3]_i_23_n_0\,
      I2 => \mulData[0][7]_i_34_n_0\,
      I3 => \mulData[0][3]_i_24_n_0\,
      I4 => \mulData[0][7]_i_36_n_0\,
      I5 => \mulData[0][3]_i_25_n_0\,
      O => \mulData[0][3]_i_10_n_0\
    );
\mulData[0][3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_0,
      I3 => \mulData[0][7]_i_36_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_0,
      I5 => \mulData[0][7]_i_34_n_0\,
      O => \mulData[0][3]_i_11_n_0\
    );
\mulData[0][3]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_0,
      O => \mulData[0][3]_i_22_n_0\
    );
\mulData[0][3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_0,
      O => \mulData[0][3]_i_23_n_0\
    );
\mulData[0][3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_0,
      O => \mulData[0][3]_i_24_n_0\
    );
\mulData[0][3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_0,
      O => \mulData[0][3]_i_25_n_0\
    );
\mulData[0][4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][4]_i_22_n_0\,
      I1 => \mulData[0][4]_i_23_n_0\,
      I2 => \mulData[0][7]_i_34_n_0\,
      I3 => \mulData[0][4]_i_24_n_0\,
      I4 => \mulData[0][7]_i_36_n_0\,
      I5 => \mulData[0][4]_i_25_n_0\,
      O => \mulData[0][4]_i_10_n_0\
    );
\mulData[0][4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_1,
      I3 => \mulData[0][7]_i_36_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_1,
      I5 => \mulData[0][7]_i_34_n_0\,
      O => \mulData[0][4]_i_11_n_0\
    );
\mulData[0][4]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_1,
      O => \mulData[0][4]_i_22_n_0\
    );
\mulData[0][4]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_1,
      O => \mulData[0][4]_i_23_n_0\
    );
\mulData[0][4]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_1,
      O => \mulData[0][4]_i_24_n_0\
    );
\mulData[0][4]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_1,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_1,
      O => \mulData[0][4]_i_25_n_0\
    );
\mulData[0][5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][5]_i_22_n_0\,
      I1 => \mulData[0][5]_i_23_n_0\,
      I2 => \mulData[0][7]_i_34_n_0\,
      I3 => \mulData[0][5]_i_24_n_0\,
      I4 => \mulData[0][7]_i_36_n_0\,
      I5 => \mulData[0][5]_i_25_n_0\,
      O => \mulData[0][5]_i_10_n_0\
    );
\mulData[0][5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_3_5_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_576_639_3_5_n_2,
      I3 => \mulData[0][7]_i_36_n_0\,
      I4 => lB_reg_r3_640_703_3_5_n_2,
      I5 => \mulData[0][7]_i_34_n_0\,
      O => \mulData[0][5]_i_11_n_0\
    );
\mulData[0][5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_3_5_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_384_447_3_5_n_2,
      O => \mulData[0][5]_i_22_n_0\
    );
\mulData[0][5]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_3_5_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_256_319_3_5_n_2,
      O => \mulData[0][5]_i_23_n_0\
    );
\mulData[0][5]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_3_5_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_128_191_3_5_n_2,
      O => \mulData[0][5]_i_24_n_0\
    );
\mulData[0][5]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_3_5_n_2,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_0_63_3_5_n_2,
      O => \mulData[0][5]_i_25_n_0\
    );
\mulData[0][6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][6]_i_22_n_0\,
      I1 => \mulData[0][6]_i_23_n_0\,
      I2 => \mulData[0][7]_i_34_n_0\,
      I3 => \mulData[0][6]_i_24_n_0\,
      I4 => \mulData[0][7]_i_36_n_0\,
      I5 => \mulData[0][6]_i_25_n_0\,
      O => \mulData[0][6]_i_10_n_0\
    );
\mulData[0][6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_6_6_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_576_639_6_6_n_0,
      I3 => \mulData[0][7]_i_36_n_0\,
      I4 => lB_reg_r3_640_703_6_6_n_0,
      I5 => \mulData[0][7]_i_34_n_0\,
      O => \mulData[0][6]_i_11_n_0\
    );
\mulData[0][6]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_6_6_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_384_447_6_6_n_0,
      O => \mulData[0][6]_i_22_n_0\
    );
\mulData[0][6]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_6_6_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_256_319_6_6_n_0,
      O => \mulData[0][6]_i_23_n_0\
    );
\mulData[0][6]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_6_6_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_128_191_6_6_n_0,
      O => \mulData[0][6]_i_24_n_0\
    );
\mulData[0][6]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_6_6_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_0_63_6_6_n_0,
      O => \mulData[0][6]_i_25_n_0\
    );
\mulData[0][7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C6CC"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[8]\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \rdPtr[7]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[0][7]_i_12_n_0\
    );
\mulData[0][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[0][7]_i_32_n_0\,
      I1 => \mulData[0][7]_i_33_n_0\,
      I2 => \mulData[0][7]_i_34_n_0\,
      I3 => \mulData[0][7]_i_35_n_0\,
      I4 => \mulData[0][7]_i_36_n_0\,
      I5 => \mulData[0][7]_i_37_n_0\,
      O => \mulData[0][7]_i_13_n_0\
    );
\mulData[0][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r3_512_575_7_7_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_576_639_7_7_n_0,
      I3 => \mulData[0][7]_i_36_n_0\,
      I4 => lB_reg_r3_640_703_7_7_n_0,
      I5 => \mulData[0][7]_i_34_n_0\,
      O => \mulData[0][7]_i_14_n_0\
    );
\mulData[0][7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_448_511_7_7_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_384_447_7_7_n_0,
      O => \mulData[0][7]_i_32_n_0\
    );
\mulData[0][7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_320_383_7_7_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_256_319_7_7_n_0,
      O => \mulData[0][7]_i_33_n_0\
    );
\mulData[0][7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__2_n_0\,
      I2 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[0][7]_i_34_n_0\
    );
\mulData[0][7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_192_255_7_7_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_128_191_7_7_n_0,
      O => \mulData[0][7]_i_35_n_0\
    );
\mulData[0][7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdPtr[7]_i_2__2_n_0\,
      I1 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[0][7]_i_36_n_0\
    );
\mulData[0][7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lB_reg_r3_64_127_7_7_n_0,
      I1 => \mulData[0][7]_i_38_n_0\,
      I2 => lB_reg_r3_0_63_7_7_n_0,
      O => \mulData[0][7]_i_37_n_0\
    );
\mulData[0][7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \mulData[0][7]_i_38_n_0\
    );
\mulData[2][0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][0]_i_12_n_0\
    );
\mulData[2][0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_0,
      I1 => lB_reg_r1_384_447_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_0,
      O => \mulData[2][0]_i_13_n_0\
    );
\mulData[2][0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_0,
      I1 => lB_reg_r1_128_191_0_2_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_0,
      O => \mulData[2][0]_i_14_n_0\
    );
\mulData[2][0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][0]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][0]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][0]_i_14_n_0\,
      O => \^rdptr_reg[9]_0\
    );
\mulData[2][1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][1]_i_12_n_0\
    );
\mulData[2][1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_1,
      I1 => lB_reg_r1_384_447_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_1,
      O => \mulData[2][1]_i_13_n_0\
    );
\mulData[2][1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_1,
      I1 => lB_reg_r1_128_191_0_2_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_1,
      O => \mulData[2][1]_i_14_n_0\
    );
\mulData[2][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][1]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][1]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][1]_i_14_n_0\,
      O => \^rdptr_reg[9]_1\
    );
\mulData[2][2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_0_2_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_0_2_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][2]_i_12_n_0\
    );
\mulData[2][2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_0_2_n_2,
      I1 => lB_reg_r1_384_447_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_0_2_n_2,
      O => \mulData[2][2]_i_13_n_0\
    );
\mulData[2][2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_0_2_n_2,
      I1 => lB_reg_r1_128_191_0_2_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_0_2_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_0_2_n_2,
      O => \mulData[2][2]_i_14_n_0\
    );
\mulData[2][2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][2]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][2]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][2]_i_14_n_0\,
      O => \^rdptr_reg[9]_2\
    );
\mulData[2][3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][3]_i_12_n_0\
    );
\mulData[2][3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_0,
      I1 => lB_reg_r1_384_447_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_0,
      O => \mulData[2][3]_i_13_n_0\
    );
\mulData[2][3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_0,
      I1 => lB_reg_r1_128_191_3_5_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_0,
      O => \mulData[2][3]_i_14_n_0\
    );
\mulData[2][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][3]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][3]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][3]_i_14_n_0\,
      O => \^rdptr_reg[9]_3\
    );
\mulData[2][4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_1,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_1,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][4]_i_12_n_0\
    );
\mulData[2][4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_1,
      I1 => lB_reg_r1_384_447_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_1,
      O => \mulData[2][4]_i_13_n_0\
    );
\mulData[2][4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_1,
      I1 => lB_reg_r1_128_191_3_5_n_1,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_1,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_1,
      O => \mulData[2][4]_i_14_n_0\
    );
\mulData[2][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][4]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][4]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][4]_i_14_n_0\,
      O => \^rdptr_reg[9]_4\
    );
\mulData[2][5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_3_5_n_2,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_3_5_n_2,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][5]_i_12_n_0\
    );
\mulData[2][5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_3_5_n_2,
      I1 => lB_reg_r1_384_447_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_3_5_n_2,
      O => \mulData[2][5]_i_13_n_0\
    );
\mulData[2][5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_3_5_n_2,
      I1 => lB_reg_r1_128_191_3_5_n_2,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_3_5_n_2,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_3_5_n_2,
      O => \mulData[2][5]_i_14_n_0\
    );
\mulData[2][5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][5]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][5]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][5]_i_14_n_0\,
      O => \^rdptr_reg[9]_5\
    );
\mulData[2][6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_6_6_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_6_6_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][6]_i_12_n_0\
    );
\mulData[2][6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_6_6_n_0,
      I1 => lB_reg_r1_384_447_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_6_6_n_0,
      O => \mulData[2][6]_i_13_n_0\
    );
\mulData[2][6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_6_6_n_0,
      I1 => lB_reg_r1_128_191_6_6_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_6_6_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_6_6_n_0,
      O => \mulData[2][6]_i_14_n_0\
    );
\mulData[2][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][6]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][6]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][6]_i_14_n_0\,
      O => \^rdptr_reg[9]_6\
    );
\mulData[2][7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r1_512_575_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[6]\,
      I2 => lB_reg_r1_576_639_7_7_n_0,
      I3 => \rdPtr_reg_n_0_[7]\,
      I4 => lB_reg_r1_640_703_7_7_n_0,
      I5 => \rdPtr_reg_n_0_[8]\,
      O => \mulData[2][7]_i_12_n_0\
    );
\mulData[2][7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_448_511_7_7_n_0,
      I1 => lB_reg_r1_384_447_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_320_383_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_256_319_7_7_n_0,
      O => \mulData[2][7]_i_13_n_0\
    );
\mulData[2][7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lB_reg_r1_192_255_7_7_n_0,
      I1 => lB_reg_r1_128_191_7_7_n_0,
      I2 => \rdPtr_reg_n_0_[7]\,
      I3 => lB_reg_r1_64_127_7_7_n_0,
      I4 => \rdPtr_reg_n_0_[6]\,
      I5 => lB_reg_r1_0_63_7_7_n_0,
      O => \mulData[2][7]_i_14_n_0\
    );
\mulData[2][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mulData[2][7]_i_12_n_0\,
      I1 => \rdPtr_reg_n_0_[9]\,
      I2 => \mulData[2][7]_i_13_n_0\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \mulData[2][7]_i_14_n_0\,
      O => \^rdptr_reg[9]_7\
    );
\mulData[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_0\,
      I1 => \mulData_reg[6][0]\,
      I2 => \mulData_reg[6][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(0),
      O => \currentRdLineBuffer_reg[1]_1\(0)
    );
\mulData[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_1\,
      I1 => \mulData_reg[6][1]\,
      I2 => \mulData_reg[6][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(1),
      O => \currentRdLineBuffer_reg[1]_1\(1)
    );
\mulData[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_2\,
      I1 => \mulData_reg[6][2]\,
      I2 => \mulData_reg[6][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(2),
      O => \currentRdLineBuffer_reg[1]_1\(2)
    );
\mulData[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_3\,
      I1 => \mulData_reg[6][3]\,
      I2 => \mulData_reg[6][3]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(3),
      O => \currentRdLineBuffer_reg[1]_1\(3)
    );
\mulData[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_4\,
      I1 => \mulData_reg[6][4]\,
      I2 => \mulData_reg[6][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(4),
      O => \currentRdLineBuffer_reg[1]_1\(4)
    );
\mulData[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_5\,
      I1 => \mulData_reg[6][5]\,
      I2 => \mulData_reg[6][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(5),
      O => \currentRdLineBuffer_reg[1]_1\(5)
    );
\mulData[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_6\,
      I1 => \mulData_reg[6][6]\,
      I2 => \mulData_reg[6][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(6),
      O => \currentRdLineBuffer_reg[1]_1\(6)
    );
\mulData[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[8]_7\,
      I1 => \mulData_reg[6][7]\,
      I2 => \mulData_reg[6][7]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data02_out(7),
      O => \currentRdLineBuffer_reg[1]_1\(7)
    );
\mulData[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_0\,
      I1 => \mulData_reg[7][1]\,
      I2 => \mulData_reg[7][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(0),
      O => \currentRdLineBuffer_reg[1]_0\(0)
    );
\mulData[7][1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_0,
      O => \mulData[7][1]_i_14_n_0\
    );
\mulData[7][1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_0,
      O => \mulData[7][1]_i_15_n_0\
    );
\mulData[7][1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_0,
      O => \mulData[7][1]_i_16_n_0\
    );
\mulData[7][1]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_0,
      O => \mulData[7][1]_i_17_n_0\
    );
\mulData[7][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][1]_i_14_n_0\,
      I1 => \mulData[7][1]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData[7][1]_i_16_n_0\,
      I4 => \mulData[7][8]_i_21_n_0\,
      I5 => \mulData[7][1]_i_17_n_0\,
      O => \mulData[7][1]_i_6_n_0\
    );
\mulData[7][1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_0,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_0,
      I3 => \mulData[7][8]_i_21_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_0,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData[7][1]_i_7_n_0\
    );
\mulData[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_1\,
      I1 => \mulData_reg[7][2]\,
      I2 => \mulData_reg[7][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(1),
      O => \currentRdLineBuffer_reg[1]_0\(1)
    );
\mulData[7][2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_1,
      O => \mulData[7][2]_i_14_n_0\
    );
\mulData[7][2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_1,
      O => \mulData[7][2]_i_15_n_0\
    );
\mulData[7][2]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_1,
      O => \mulData[7][2]_i_16_n_0\
    );
\mulData[7][2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_1,
      O => \mulData[7][2]_i_17_n_0\
    );
\mulData[7][2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][2]_i_14_n_0\,
      I1 => \mulData[7][2]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData[7][2]_i_16_n_0\,
      I4 => \mulData[7][8]_i_21_n_0\,
      I5 => \mulData[7][2]_i_17_n_0\,
      O => \mulData[7][2]_i_6_n_0\
    );
\mulData[7][2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_1,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_1,
      I3 => \mulData[7][8]_i_21_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_1,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData[7][2]_i_7_n_0\
    );
\mulData[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_2\,
      I1 => \mulData_reg[7][3]\,
      I2 => \mulData_reg[7][3]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(2),
      O => \currentRdLineBuffer_reg[1]_0\(2)
    );
\mulData[7][3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_0_2_n_2,
      O => \mulData[7][3]_i_14_n_0\
    );
\mulData[7][3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_0_2_n_2,
      O => \mulData[7][3]_i_15_n_0\
    );
\mulData[7][3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_0_2_n_2,
      O => \mulData[7][3]_i_16_n_0\
    );
\mulData[7][3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_0_2_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_0_2_n_2,
      O => \mulData[7][3]_i_17_n_0\
    );
\mulData[7][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][3]_i_14_n_0\,
      I1 => \mulData[7][3]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData[7][3]_i_16_n_0\,
      I4 => \mulData[7][8]_i_21_n_0\,
      I5 => \mulData[7][3]_i_17_n_0\,
      O => \mulData[7][3]_i_6_n_0\
    );
\mulData[7][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_0_2_n_2,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_0_2_n_2,
      I3 => \mulData[7][8]_i_21_n_0\,
      I4 => lB_reg_r2_640_703_0_2_n_2,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData[7][3]_i_7_n_0\
    );
\mulData[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_3\,
      I1 => \mulData_reg[7][4]\,
      I2 => \mulData_reg[7][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(3),
      O => \currentRdLineBuffer_reg[1]_0\(3)
    );
\mulData[7][4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_0,
      O => \mulData[7][4]_i_14_n_0\
    );
\mulData[7][4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_0,
      O => \mulData[7][4]_i_15_n_0\
    );
\mulData[7][4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_0,
      O => \mulData[7][4]_i_16_n_0\
    );
\mulData[7][4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_0,
      O => \mulData[7][4]_i_17_n_0\
    );
\mulData[7][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][4]_i_14_n_0\,
      I1 => \mulData[7][4]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData[7][4]_i_16_n_0\,
      I4 => \mulData[7][8]_i_21_n_0\,
      I5 => \mulData[7][4]_i_17_n_0\,
      O => \mulData[7][4]_i_6_n_0\
    );
\mulData[7][4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_0,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_0,
      I3 => \mulData[7][8]_i_21_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_0,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData[7][4]_i_7_n_0\
    );
\mulData[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_4\,
      I1 => \mulData_reg[7][5]\,
      I2 => \mulData_reg[7][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(4),
      O => \currentRdLineBuffer_reg[1]_0\(4)
    );
\mulData[7][5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_1,
      O => \mulData[7][5]_i_14_n_0\
    );
\mulData[7][5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_1,
      O => \mulData[7][5]_i_15_n_0\
    );
\mulData[7][5]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_1,
      O => \mulData[7][5]_i_16_n_0\
    );
\mulData[7][5]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_1,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_1,
      O => \mulData[7][5]_i_17_n_0\
    );
\mulData[7][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][5]_i_14_n_0\,
      I1 => \mulData[7][5]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData[7][5]_i_16_n_0\,
      I4 => \mulData[7][8]_i_21_n_0\,
      I5 => \mulData[7][5]_i_17_n_0\,
      O => \mulData[7][5]_i_6_n_0\
    );
\mulData[7][5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_1,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_1,
      I3 => \mulData[7][8]_i_21_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_1,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData[7][5]_i_7_n_0\
    );
\mulData[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_5\,
      I1 => \mulData_reg[7][6]\,
      I2 => \mulData_reg[7][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(5),
      O => \currentRdLineBuffer_reg[1]_0\(5)
    );
\mulData[7][6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_3_5_n_2,
      O => \mulData[7][6]_i_14_n_0\
    );
\mulData[7][6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_3_5_n_2,
      O => \mulData[7][6]_i_15_n_0\
    );
\mulData[7][6]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_3_5_n_2,
      O => \mulData[7][6]_i_16_n_0\
    );
\mulData[7][6]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_3_5_n_2,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_3_5_n_2,
      O => \mulData[7][6]_i_17_n_0\
    );
\mulData[7][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][6]_i_14_n_0\,
      I1 => \mulData[7][6]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData[7][6]_i_16_n_0\,
      I4 => \mulData[7][8]_i_21_n_0\,
      I5 => \mulData[7][6]_i_17_n_0\,
      O => \mulData[7][6]_i_6_n_0\
    );
\mulData[7][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_3_5_n_2,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_3_5_n_2,
      I3 => \mulData[7][8]_i_21_n_0\,
      I4 => lB_reg_r2_640_703_3_5_n_2,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData[7][6]_i_7_n_0\
    );
\mulData[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_6\,
      I1 => \mulData_reg[7][7]\,
      I2 => \mulData_reg[7][7]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(6),
      O => \currentRdLineBuffer_reg[1]_0\(6)
    );
\mulData[7][7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_6_6_n_0,
      O => \mulData[7][7]_i_14_n_0\
    );
\mulData[7][7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_6_6_n_0,
      O => \mulData[7][7]_i_15_n_0\
    );
\mulData[7][7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_6_6_n_0,
      O => \mulData[7][7]_i_16_n_0\
    );
\mulData[7][7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_6_6_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_6_6_n_0,
      O => \mulData[7][7]_i_17_n_0\
    );
\mulData[7][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][7]_i_14_n_0\,
      I1 => \mulData[7][7]_i_15_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData[7][7]_i_16_n_0\,
      I4 => \mulData[7][8]_i_21_n_0\,
      I5 => \mulData[7][7]_i_17_n_0\,
      O => \mulData[7][7]_i_6_n_0\
    );
\mulData[7][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_6_6_n_0,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_6_6_n_0,
      I3 => \mulData[7][8]_i_21_n_0\,
      I4 => lB_reg_r2_640_703_6_6_n_0,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData[7][7]_i_7_n_0\
    );
\mulData[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[0]_7\,
      I1 => \mulData_reg[7][8]\,
      I2 => \mulData_reg[7][8]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data00_out(7),
      O => \currentRdLineBuffer_reg[1]_0\(7)
    );
\mulData[7][8]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_448_511_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_384_447_7_7_n_0,
      O => \mulData[7][8]_i_18_n_0\
    );
\mulData[7][8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_320_383_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_256_319_7_7_n_0,
      O => \mulData[7][8]_i_19_n_0\
    );
\mulData[7][8]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_192_255_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_128_191_7_7_n_0,
      O => \mulData[7][8]_i_20_n_0\
    );
\mulData[7][8]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[7]_i_2__2_n_0\,
      I2 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[7][8]_i_21_n_0\
    );
\mulData[7][8]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFBA208"
    )
        port map (
      I0 => lB_reg_r2_64_127_7_7_n_0,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr[6]_i_2__2_n_0\,
      I3 => \rdPtr_reg_n_0_[6]\,
      I4 => lB_reg_r2_0_63_7_7_n_0,
      O => \mulData[7][8]_i_22_n_0\
    );
\mulData[7][8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FF00"
    )
        port map (
      I0 => \rdPtr[7]_i_2__2_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[8]\,
      I3 => \rdPtr_reg_n_0_[9]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \mulData[7][8]_i_6_n_0\
    );
\mulData[7][8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \mulData[7][8]_i_18_n_0\,
      I1 => \mulData[7][8]_i_19_n_0\,
      I2 => \rdPtr[8]_i_1__2_n_0\,
      I3 => \mulData[7][8]_i_20_n_0\,
      I4 => \mulData[7][8]_i_21_n_0\,
      I5 => \mulData[7][8]_i_22_n_0\,
      O => \mulData[7][8]_i_7_n_0\
    );
\mulData[7][8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => lB_reg_r2_512_575_7_7_n_0,
      I1 => \rdPtr[6]_i_1__2_n_0\,
      I2 => lB_reg_r2_576_639_7_7_n_0,
      I3 => \mulData[7][8]_i_21_n_0\,
      I4 => lB_reg_r2_640_703_7_7_n_0,
      I5 => \rdPtr[8]_i_1__2_n_0\,
      O => \mulData[7][8]_i_8_n_0\
    );
\mulData[8][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_0\,
      I1 => \mulData_reg[8][0]\,
      I2 => \mulData_reg[8][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data0(0),
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\mulData[8][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_1\,
      I1 => \mulData_reg[8][1]\,
      I2 => \mulData_reg[8][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data0(1),
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\mulData[8][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_2\,
      I1 => \mulData_reg[8][2]\,
      I2 => \mulData_reg[8][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data0(2),
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\mulData[8][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_3\,
      I1 => \mulData_reg[8][3]\,
      I2 => \mulData_reg[8][3]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data0(3),
      O => \currentRdLineBuffer_reg[1]\(3)
    );
\mulData[8][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_4\,
      I1 => \mulData_reg[8][4]\,
      I2 => \mulData_reg[8][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data0(4),
      O => \currentRdLineBuffer_reg[1]\(4)
    );
\mulData[8][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_5\,
      I1 => \mulData_reg[8][5]\,
      I2 => \mulData_reg[8][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data0(5),
      O => \currentRdLineBuffer_reg[1]\(5)
    );
\mulData[8][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_6\,
      I1 => \mulData_reg[8][6]\,
      I2 => \mulData_reg[8][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data0(6),
      O => \currentRdLineBuffer_reg[1]\(6)
    );
\mulData[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \^rdptr_reg[9]_7\,
      I1 => \mulData_reg[8][7]\,
      I2 => \mulData_reg[8][7]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => out_data0(7),
      O => \currentRdLineBuffer_reg[1]\(7)
    );
\mulData_reg[0][0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][0]_i_10_n_0\,
      I1 => \mulData[0][0]_i_11_n_0\,
      O => \^rdptr_reg[8]_0\,
      S => \mulData[0][7]_i_12_n_0\
    );
\mulData_reg[0][1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][1]_i_10_n_0\,
      I1 => \mulData[0][1]_i_11_n_0\,
      O => \^rdptr_reg[8]_1\,
      S => \mulData[0][7]_i_12_n_0\
    );
\mulData_reg[0][2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][2]_i_10_n_0\,
      I1 => \mulData[0][2]_i_11_n_0\,
      O => \^rdptr_reg[8]_2\,
      S => \mulData[0][7]_i_12_n_0\
    );
\mulData_reg[0][3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][3]_i_10_n_0\,
      I1 => \mulData[0][3]_i_11_n_0\,
      O => \^rdptr_reg[8]_3\,
      S => \mulData[0][7]_i_12_n_0\
    );
\mulData_reg[0][4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][4]_i_10_n_0\,
      I1 => \mulData[0][4]_i_11_n_0\,
      O => \^rdptr_reg[8]_4\,
      S => \mulData[0][7]_i_12_n_0\
    );
\mulData_reg[0][5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][5]_i_10_n_0\,
      I1 => \mulData[0][5]_i_11_n_0\,
      O => \^rdptr_reg[8]_5\,
      S => \mulData[0][7]_i_12_n_0\
    );
\mulData_reg[0][6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][6]_i_10_n_0\,
      I1 => \mulData[0][6]_i_11_n_0\,
      O => \^rdptr_reg[8]_6\,
      S => \mulData[0][7]_i_12_n_0\
    );
\mulData_reg[0][7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[0][7]_i_13_n_0\,
      I1 => \mulData[0][7]_i_14_n_0\,
      O => \^rdptr_reg[8]_7\,
      S => \mulData[0][7]_i_12_n_0\
    );
\mulData_reg[7][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][1]_i_6_n_0\,
      I1 => \mulData[7][1]_i_7_n_0\,
      O => \^rdptr_reg[0]_0\,
      S => \mulData[7][8]_i_6_n_0\
    );
\mulData_reg[7][2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][2]_i_6_n_0\,
      I1 => \mulData[7][2]_i_7_n_0\,
      O => \^rdptr_reg[0]_1\,
      S => \mulData[7][8]_i_6_n_0\
    );
\mulData_reg[7][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][3]_i_6_n_0\,
      I1 => \mulData[7][3]_i_7_n_0\,
      O => \^rdptr_reg[0]_2\,
      S => \mulData[7][8]_i_6_n_0\
    );
\mulData_reg[7][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][4]_i_6_n_0\,
      I1 => \mulData[7][4]_i_7_n_0\,
      O => \^rdptr_reg[0]_3\,
      S => \mulData[7][8]_i_6_n_0\
    );
\mulData_reg[7][5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][5]_i_6_n_0\,
      I1 => \mulData[7][5]_i_7_n_0\,
      O => \^rdptr_reg[0]_4\,
      S => \mulData[7][8]_i_6_n_0\
    );
\mulData_reg[7][6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][6]_i_6_n_0\,
      I1 => \mulData[7][6]_i_7_n_0\,
      O => \^rdptr_reg[0]_5\,
      S => \mulData[7][8]_i_6_n_0\
    );
\mulData_reg[7][7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][7]_i_6_n_0\,
      I1 => \mulData[7][7]_i_7_n_0\,
      O => \^rdptr_reg[0]_6\,
      S => \mulData[7][8]_i_6_n_0\
    );
\mulData_reg[7][8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mulData[7][8]_i_7_n_0\,
      I1 => \mulData[7][8]_i_8_n_0\,
      O => \^rdptr_reg[0]_7\,
      S => \mulData[7][8]_i_6_n_0\
    );
\rdPtr[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => E(0),
      I2 => currentRdLineBuffer(1),
      O => lineBuffReadData(3)
    );
\rdPtr[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[0]\,
      I1 => \rdPtr[6]_i_2__2_n_0\,
      I2 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[6]_i_1__2_n_0\
    );
\rdPtr[6]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[4]\,
      I1 => \rdPtr_reg_n_0_[2]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[3]\,
      I4 => \rdPtr_reg_n_0_[5]\,
      O => \rdPtr[6]_i_2__2_n_0\
    );
\rdPtr[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB4404"
    )
        port map (
      I0 => \rdPtr[7]_i_2__2_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(7)
    );
\rdPtr[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[5]\,
      I1 => \rdPtr_reg_n_0_[3]\,
      I2 => \rdPtr_reg_n_0_[1]\,
      I3 => \rdPtr_reg_n_0_[2]\,
      I4 => \rdPtr_reg_n_0_[4]\,
      I5 => \rdPtr_reg_n_0_[6]\,
      O => \rdPtr[7]_i_2__2_n_0\
    );
\rdPtr[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \rdPtr_reg_n_0_[7]\,
      I1 => \rdPtr[7]_i_2__2_n_0\,
      I2 => \rdPtr_reg_n_0_[0]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      O => \rdPtr[8]_i_1__2_n_0\
    );
\rdPtr[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4F0F0B0"
    )
        port map (
      I0 => \rdPtr[7]_i_2__2_n_0\,
      I1 => \rdPtr_reg_n_0_[0]\,
      I2 => \rdPtr_reg_n_0_[9]\,
      I3 => \rdPtr_reg_n_0_[8]\,
      I4 => \rdPtr_reg_n_0_[7]\,
      O => \rdPtr__0\(9)
    );
\rdPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\rdPtr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(0),
      Q => \rdPtr_reg[0]_rep_n_0\,
      R => SR(0)
    );
\rdPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(1),
      Q => \rdPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\rdPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(2),
      Q => \rdPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\rdPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(3),
      Q => \rdPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\rdPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(4),
      Q => \rdPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\rdPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(5),
      Q => \rdPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\rdPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr[6]_i_1__2_n_0\,
      Q => \rdPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\rdPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(7),
      Q => \rdPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\rdPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr[8]_i_1__2_n_0\,
      Q => \rdPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\rdPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffReadData(3),
      D => \rdPtr__0\(9),
      Q => \rdPtr_reg_n_0_[9]\,
      R => SR(0)
    );
\wrPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      O => wrPtr(0)
    );
\wrPtr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => out_tvalid,
      I1 => currentWrLineBuffer(1),
      I2 => currentWrLineBuffer(0),
      O => lineBuffDataValid(3)
    );
\wrPtr[10]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[9]\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr[10]_i_3__2_n_0\,
      I3 => \wrPtr_reg_n_0_[8]\,
      I4 => \wrPtr_reg_n_0_[10]\,
      O => wrPtr(10)
    );
\wrPtr[10]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__2_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => \wrPtr[10]_i_3__2_n_0\
    );
\wrPtr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => wrPtr(1)
    );
\wrPtr[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[1]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[2]\,
      O => wrPtr(2)
    );
\wrPtr[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[2]\,
      I1 => \wrPtr_reg_n_0_[0]\,
      I2 => \wrPtr_reg_n_0_[1]\,
      I3 => \wrPtr_reg_n_0_[3]\,
      O => wrPtr(3)
    );
\wrPtr[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[3]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      O => wrPtr(4)
    );
\wrPtr[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[4]\,
      I1 => \wrPtr_reg_n_0_[2]\,
      I2 => \wrPtr_reg_n_0_[0]\,
      I3 => \wrPtr_reg_n_0_[1]\,
      I4 => \wrPtr_reg_n_0_[3]\,
      I5 => \wrPtr_reg_n_0_[5]\,
      O => wrPtr(5)
    );
\wrPtr[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[5]\,
      I1 => \wrPtr_reg_n_0_[3]\,
      I2 => \wrPtr[6]_i_2__2_n_0\,
      I3 => \wrPtr_reg_n_0_[2]\,
      I4 => \wrPtr_reg_n_0_[4]\,
      I5 => \wrPtr_reg_n_0_[6]\,
      O => wrPtr(6)
    );
\wrPtr[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[0]\,
      I1 => \wrPtr_reg_n_0_[1]\,
      O => \wrPtr[6]_i_2__2_n_0\
    );
\wrPtr[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5551"
    )
        port map (
      I0 => \wrPtr[10]_i_3__2_n_0\,
      I1 => \wrPtr_reg_n_0_[9]\,
      I2 => \wrPtr_reg_n_0_[8]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[7]\,
      O => wrPtr(7)
    );
\wrPtr[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \wrPtr_reg_n_0_[7]\,
      I1 => \wrPtr[10]_i_3__2_n_0\,
      I2 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(8)
    );
\wrPtr[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B4B4F0E0"
    )
        port map (
      I0 => \wrPtr[10]_i_3__2_n_0\,
      I1 => \wrPtr_reg_n_0_[7]\,
      I2 => \wrPtr_reg_n_0_[9]\,
      I3 => \wrPtr_reg_n_0_[10]\,
      I4 => \wrPtr_reg_n_0_[8]\,
      O => wrPtr(9)
    );
\wrPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(0),
      Q => \wrPtr_reg_n_0_[0]\,
      R => SR(0)
    );
\wrPtr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(10),
      Q => \wrPtr_reg_n_0_[10]\,
      R => SR(0)
    );
\wrPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(1),
      Q => \wrPtr_reg_n_0_[1]\,
      R => SR(0)
    );
\wrPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(2),
      Q => \wrPtr_reg_n_0_[2]\,
      R => SR(0)
    );
\wrPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(3),
      Q => \wrPtr_reg_n_0_[3]\,
      R => SR(0)
    );
\wrPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(4),
      Q => \wrPtr_reg_n_0_[4]\,
      R => SR(0)
    );
\wrPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(5),
      Q => \wrPtr_reg_n_0_[5]\,
      R => SR(0)
    );
\wrPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(6),
      Q => \wrPtr_reg_n_0_[6]\,
      R => SR(0)
    );
\wrPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(7),
      Q => \wrPtr_reg_n_0_[7]\,
      R => SR(0)
    );
\wrPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(8),
      Q => \wrPtr_reg_n_0_[8]\,
      R => SR(0)
    );
\wrPtr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lineBuffDataValid(3),
      D => wrPtr(9),
      Q => \wrPtr_reg_n_0_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0_rgb2gray is
  port (
    out_tvalid : out STD_LOGIC;
    \m_axis_tdata_reg[23]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_axis_tdata_reg[23]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[23]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[21]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axis_tdata_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axis_tdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \grayPixel_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    grayPixel0_carry_i_3_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \multOp__25_carry_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grayPixel0_carry__0_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grayPixel0_carry__0_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0_carry__1_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel0_carry__1_i_2_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grayPixel0_carry_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___24_carry_i_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grayPixel0_carry_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0_carry__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0_carry__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel0_carry__1_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grayPixel0__41_carry_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \multOp_inferred__1/i___27_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___27_carry__0_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grayPixel_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grayPixel_reg[4]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grayPixel0__41_carry__2_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel0__41_carry_i_4_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grayPixel0__41_carry__1_i_1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_gaussian_0_0_rgb2gray : entity is "rgb2gray";
end base_axis_gaussian_0_0_rgb2gray;

architecture STRUCTURE of base_axis_gaussian_0_0_rgb2gray is
  signal \C__0\ : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \grayPixel0__41_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_n_1\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_n_2\ : STD_LOGIC;
  signal \grayPixel0__41_carry__0_n_3\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_n_1\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_n_2\ : STD_LOGIC;
  signal \grayPixel0__41_carry__1_n_3\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_n_2\ : STD_LOGIC;
  signal \grayPixel0__41_carry__2_n_3\ : STD_LOGIC;
  signal \grayPixel0__41_carry_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_n_0\ : STD_LOGIC;
  signal \grayPixel0__41_carry_n_1\ : STD_LOGIC;
  signal \grayPixel0__41_carry_n_2\ : STD_LOGIC;
  signal \grayPixel0__41_carry_n_3\ : STD_LOGIC;
  signal \grayPixel0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__0_n_1\ : STD_LOGIC;
  signal \grayPixel0_carry__0_n_2\ : STD_LOGIC;
  signal \grayPixel0_carry__0_n_3\ : STD_LOGIC;
  signal \grayPixel0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__1_n_1\ : STD_LOGIC;
  signal \grayPixel0_carry__1_n_2\ : STD_LOGIC;
  signal \grayPixel0_carry__1_n_3\ : STD_LOGIC;
  signal \grayPixel0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__2_n_0\ : STD_LOGIC;
  signal \grayPixel0_carry__2_n_2\ : STD_LOGIC;
  signal \grayPixel0_carry__2_n_3\ : STD_LOGIC;
  signal grayPixel0_carry_i_1_n_0 : STD_LOGIC;
  signal grayPixel0_carry_i_2_n_0 : STD_LOGIC;
  signal grayPixel0_carry_i_3_n_0 : STD_LOGIC;
  signal grayPixel0_carry_n_0 : STD_LOGIC;
  signal grayPixel0_carry_n_1 : STD_LOGIC;
  signal grayPixel0_carry_n_2 : STD_LOGIC;
  signal grayPixel0_carry_n_3 : STD_LOGIC;
  signal \i___24_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___27_carry_i_3_n_0\ : STD_LOGIC;
  signal multOp : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \multOp__25_carry__0_n_0\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_1\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_2\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_3\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_4\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_5\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_6\ : STD_LOGIC;
  signal \multOp__25_carry__0_n_7\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_1\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_2\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_3\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_4\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_5\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_6\ : STD_LOGIC;
  signal \multOp__25_carry__1_n_7\ : STD_LOGIC;
  signal \multOp__25_carry_i_1_n_0\ : STD_LOGIC;
  signal \multOp__25_carry_i_2_n_0\ : STD_LOGIC;
  signal \multOp__25_carry_i_3_n_0\ : STD_LOGIC;
  signal \multOp__25_carry_n_0\ : STD_LOGIC;
  signal \multOp__25_carry_n_1\ : STD_LOGIC;
  signal \multOp__25_carry_n_2\ : STD_LOGIC;
  signal \multOp__25_carry_n_3\ : STD_LOGIC;
  signal \multOp__25_carry_n_4\ : STD_LOGIC;
  signal \multOp__25_carry_n_5\ : STD_LOGIC;
  signal \multOp__25_carry_n_6\ : STD_LOGIC;
  signal \multOp__25_carry_n_7\ : STD_LOGIC;
  signal \multOp_carry__0_n_0\ : STD_LOGIC;
  signal \multOp_carry__0_n_1\ : STD_LOGIC;
  signal \multOp_carry__0_n_2\ : STD_LOGIC;
  signal \multOp_carry__0_n_3\ : STD_LOGIC;
  signal \multOp_carry__0_n_7\ : STD_LOGIC;
  signal multOp_carry_n_0 : STD_LOGIC;
  signal multOp_carry_n_1 : STD_LOGIC;
  signal multOp_carry_n_2 : STD_LOGIC;
  signal multOp_carry_n_3 : STD_LOGIC;
  signal multOp_carry_n_4 : STD_LOGIC;
  signal multOp_carry_n_5 : STD_LOGIC;
  signal multOp_carry_n_6 : STD_LOGIC;
  signal multOp_carry_n_7 : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_4\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_5\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_6\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__0_n_7\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__1_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__1_n_6\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry__1_n_7\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_4\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_5\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_6\ : STD_LOGIC;
  signal \multOp_inferred__0/i___24_carry_n_7\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \multOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__0_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__0_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__0_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__0_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__1_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__1_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__1_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry__1_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i___27_carry_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_6\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__0_n_7\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \multOp_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_grayPixel0__41_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_grayPixel0__41_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_grayPixel0__41_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grayPixel0__41_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_grayPixel0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_grayPixel0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_grayPixel0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_multOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__0/i___24_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__0/i___24_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multOp_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__1/i___27_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_multOp_inferred__1/i___27_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_multOp_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grayPixel0__41_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \grayPixel0__41_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \grayPixel0__41_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \grayPixel0__41_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__0/i___24_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__0/i___24_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__0/i___24_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__1/i___27_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__1/i___27_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__1/i___27_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \multOp_inferred__1/i___27_carry__2\ : label is 35;
begin
  O(1 downto 0) <= \^o\(1 downto 0);
\grayPixel0__41_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grayPixel0__41_carry_n_0\,
      CO(2) => \grayPixel0__41_carry_n_1\,
      CO(1) => \grayPixel0__41_carry_n_2\,
      CO(0) => \grayPixel0__41_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => multOp(4 downto 1),
      O(3 downto 0) => \NLW_grayPixel0__41_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \grayPixel0__41_carry_i_1_n_0\,
      S(2) => \grayPixel0__41_carry_i_2_n_0\,
      S(1) => \grayPixel0__41_carry_i_3_n_0\,
      S(0) => \grayPixel0__41_carry_i_4_n_0\
    );
\grayPixel0__41_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0__41_carry_n_0\,
      CO(3) => \grayPixel0__41_carry__0_n_0\,
      CO(2) => \grayPixel0__41_carry__0_n_1\,
      CO(1) => \grayPixel0__41_carry__0_n_2\,
      CO(0) => \grayPixel0__41_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => multOp(8 downto 5),
      O(3) => p_0_in(0),
      O(2 downto 0) => \NLW_grayPixel0__41_carry__0_O_UNCONNECTED\(2 downto 0),
      S(3) => \grayPixel0__41_carry__0_i_1_n_0\,
      S(2) => \grayPixel0__41_carry__0_i_2_n_0\,
      S(1) => \grayPixel0__41_carry__0_i_3_n_0\,
      S(0) => \grayPixel0__41_carry__0_i_4_n_0\
    );
\grayPixel0__41_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(8),
      I1 => \C__0\(8),
      O => \grayPixel0__41_carry__0_i_1_n_0\
    );
\grayPixel0__41_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(7),
      I1 => \C__0\(7),
      O => \grayPixel0__41_carry__0_i_2_n_0\
    );
\grayPixel0__41_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(6),
      I1 => \C__0\(6),
      O => \grayPixel0__41_carry__0_i_3_n_0\
    );
\grayPixel0__41_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(5),
      I1 => \C__0\(5),
      O => \grayPixel0__41_carry__0_i_4_n_0\
    );
\grayPixel0__41_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0__41_carry__0_n_0\,
      CO(3) => \grayPixel0__41_carry__1_n_0\,
      CO(2) => \grayPixel0__41_carry__1_n_1\,
      CO(1) => \grayPixel0__41_carry__1_n_2\,
      CO(0) => \grayPixel0__41_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => multOp(12 downto 9),
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3) => \grayPixel0__41_carry__1_i_1_n_0\,
      S(2) => \grayPixel0__41_carry__1_i_2_n_0\,
      S(1) => \grayPixel0__41_carry__1_i_3_n_0\,
      S(0) => \grayPixel0__41_carry__1_i_4_n_0\
    );
\grayPixel0__41_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(12),
      I1 => \C__0\(12),
      O => \grayPixel0__41_carry__1_i_1_n_0\
    );
\grayPixel0__41_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(11),
      I1 => \C__0\(11),
      O => \grayPixel0__41_carry__1_i_2_n_0\
    );
\grayPixel0__41_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(10),
      I1 => \C__0\(10),
      O => \grayPixel0__41_carry__1_i_3_n_0\
    );
\grayPixel0__41_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(9),
      I1 => \C__0\(9),
      O => \grayPixel0__41_carry__1_i_4_n_0\
    );
\grayPixel0__41_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0__41_carry__1_n_0\,
      CO(3 downto 2) => \NLW_grayPixel0__41_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grayPixel0__41_carry__2_n_2\,
      CO(0) => \grayPixel0__41_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => multOp(14 downto 13),
      O(3) => \NLW_grayPixel0__41_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(7 downto 5),
      S(3) => '0',
      S(2) => \grayPixel0__41_carry__2_i_1_n_0\,
      S(1) => \grayPixel0__41_carry__2_i_2_n_0\,
      S(0) => \grayPixel0__41_carry__2_i_3_n_0\
    );
\grayPixel0__41_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(15),
      I1 => \grayPixel0_carry__2_n_0\,
      O => \grayPixel0__41_carry__2_i_1_n_0\
    );
\grayPixel0__41_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(14),
      I1 => \C__0\(14),
      O => \grayPixel0__41_carry__2_i_2_n_0\
    );
\grayPixel0__41_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(13),
      I1 => \C__0\(13),
      O => \grayPixel0__41_carry__2_i_3_n_0\
    );
\grayPixel0__41_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(4),
      I1 => \C__0\(4),
      O => \grayPixel0__41_carry_i_1_n_0\
    );
\grayPixel0__41_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(3),
      I1 => \C__0\(3),
      O => \grayPixel0__41_carry_i_2_n_0\
    );
\grayPixel0__41_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(2),
      I1 => \C__0\(2),
      O => \grayPixel0__41_carry_i_3_n_0\
    );
\grayPixel0__41_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp(1),
      I1 => \C__0\(1),
      O => \grayPixel0__41_carry_i_4_n_0\
    );
grayPixel0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => grayPixel0_carry_n_0,
      CO(2) => grayPixel0_carry_n_1,
      CO(1) => grayPixel0_carry_n_2,
      CO(0) => grayPixel0_carry_n_3,
      CYINIT => '0',
      DI(3) => \multOp_inferred__0/i___24_carry_n_7\,
      DI(2) => \multOp_inferred__0/i__carry_n_6\,
      DI(1) => \multOp_inferred__0/i__carry_n_7\,
      DI(0) => Q(0),
      O(3 downto 1) => \C__0\(3 downto 1),
      O(0) => NLW_grayPixel0_carry_O_UNCONNECTED(0),
      S(3) => grayPixel0_carry_i_1_n_0,
      S(2) => grayPixel0_carry_i_2_n_0,
      S(1) => grayPixel0_carry_i_3_n_0,
      S(0) => \grayPixel0__41_carry_i_4_0\(0)
    );
\grayPixel0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => grayPixel0_carry_n_0,
      CO(3) => \grayPixel0_carry__0_n_0\,
      CO(2) => \grayPixel0_carry__0_n_1\,
      CO(1) => \grayPixel0_carry__0_n_2\,
      CO(0) => \grayPixel0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_inferred__0/i___24_carry__0_n_7\,
      DI(2) => \multOp_inferred__0/i___24_carry_n_4\,
      DI(1) => \multOp_inferred__0/i___24_carry_n_5\,
      DI(0) => \multOp_inferred__0/i___24_carry_n_6\,
      O(3 downto 0) => \C__0\(7 downto 4),
      S(3) => \grayPixel0_carry__0_i_1_n_0\,
      S(2) => \grayPixel0_carry__0_i_2_n_0\,
      S(1) => \grayPixel0_carry__0_i_3_n_0\,
      S(0) => \grayPixel0_carry__0_i_4_n_0\
    );
\grayPixel0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__0_n_7\,
      I1 => \multOp__25_carry__0_n_6\,
      O => \grayPixel0_carry__0_i_1_n_0\
    );
\grayPixel0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry_n_4\,
      I1 => \multOp__25_carry__0_n_7\,
      O => \grayPixel0_carry__0_i_2_n_0\
    );
\grayPixel0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry_n_5\,
      I1 => \multOp__25_carry_n_4\,
      O => \grayPixel0_carry__0_i_3_n_0\
    );
\grayPixel0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry_n_6\,
      I1 => \multOp__25_carry_n_5\,
      O => \grayPixel0_carry__0_i_4_n_0\
    );
\grayPixel0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0_carry__0_n_0\,
      CO(3) => \grayPixel0_carry__1_n_0\,
      CO(2) => \grayPixel0_carry__1_n_1\,
      CO(1) => \grayPixel0_carry__1_n_2\,
      CO(0) => \grayPixel0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_inferred__0/i___24_carry__1_n_7\,
      DI(2) => \multOp_inferred__0/i___24_carry__0_n_4\,
      DI(1) => \multOp_inferred__0/i___24_carry__0_n_5\,
      DI(0) => \multOp_inferred__0/i___24_carry__0_n_6\,
      O(3 downto 0) => \C__0\(11 downto 8),
      S(3) => \grayPixel0_carry__1_i_1_n_0\,
      S(2) => \grayPixel0_carry__1_i_2_n_0\,
      S(1) => \grayPixel0_carry__1_i_3_n_0\,
      S(0) => \grayPixel0_carry__1_i_4_n_0\
    );
\grayPixel0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__1_n_7\,
      I1 => \multOp__25_carry__1_n_6\,
      O => \grayPixel0_carry__1_i_1_n_0\
    );
\grayPixel0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__0_n_4\,
      I1 => \multOp__25_carry__1_n_7\,
      O => \grayPixel0_carry__1_i_2_n_0\
    );
\grayPixel0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__0_n_5\,
      I1 => \multOp__25_carry__0_n_4\,
      O => \grayPixel0_carry__1_i_3_n_0\
    );
\grayPixel0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__0_n_6\,
      I1 => \multOp__25_carry__0_n_5\,
      O => \grayPixel0_carry__1_i_4_n_0\
    );
\grayPixel0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grayPixel0_carry__1_n_0\,
      CO(3) => \grayPixel0_carry__2_n_0\,
      CO(2) => \NLW_grayPixel0_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \grayPixel0_carry__2_n_2\,
      CO(0) => \grayPixel0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \multOp_inferred__0/i___24_carry__1_n_6\,
      O(3) => \NLW_grayPixel0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \C__0\(14 downto 12),
      S(3) => '1',
      S(2) => \grayPixel0__41_carry__1_i_1_0\(0),
      S(1) => \multOp__25_carry__1_n_4\,
      S(0) => \grayPixel0_carry__2_i_2_n_0\
    );
\grayPixel0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry__1_n_6\,
      I1 => \multOp__25_carry__1_n_5\,
      O => \grayPixel0_carry__2_i_2_n_0\
    );
grayPixel0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i___24_carry_n_7\,
      I1 => \multOp__25_carry_n_6\,
      O => grayPixel0_carry_i_1_n_0
    );
grayPixel0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i__carry_n_6\,
      I1 => \multOp__25_carry_n_7\,
      O => grayPixel0_carry_i_2_n_0
    );
grayPixel0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__0/i__carry_n_7\,
      I1 => multOp_carry_n_7,
      O => grayPixel0_carry_i_3_n_0
    );
\grayPixel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(0),
      Q => \grayPixel_reg[7]_0\(0),
      R => '0'
    );
\grayPixel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(1),
      Q => \grayPixel_reg[7]_0\(1),
      R => '0'
    );
\grayPixel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(2),
      Q => \grayPixel_reg[7]_0\(2),
      R => '0'
    );
\grayPixel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(3),
      Q => \grayPixel_reg[7]_0\(3),
      R => '0'
    );
\grayPixel_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(4),
      Q => \grayPixel_reg[7]_0\(4),
      R => '0'
    );
\grayPixel_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(5),
      Q => \grayPixel_reg[7]_0\(5),
      R => '0'
    );
\grayPixel_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(6),
      Q => \grayPixel_reg[7]_0\(6),
      R => '0'
    );
\grayPixel_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => p_0_in(7),
      Q => \grayPixel_reg[7]_0\(7),
      R => '0'
    );
grayValid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => E(0),
      Q => out_tvalid,
      R => '0'
    );
\i___24_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^o\(0),
      I1 => Q(0),
      O => \i___24_carry_i_3_n_0\
    );
\i___27_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__1/i__carry__0_n_6\,
      I1 => Q(10),
      O => \i___27_carry_i_1_n_0\
    );
\i___27_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__1/i__carry__0_n_7\,
      I1 => Q(9),
      O => \i___27_carry_i_2_n_0\
    );
\i___27_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_inferred__1/i__carry_n_4\,
      I1 => Q(8),
      O => \i___27_carry_i_3_n_0\
    );
\multOp__25_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp__25_carry_n_0\,
      CO(2) => \multOp__25_carry_n_1\,
      CO(1) => \multOp__25_carry_n_2\,
      CO(0) => \multOp__25_carry_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_carry__0_n_7\,
      DI(2) => multOp_carry_n_4,
      DI(1) => multOp_carry_n_5,
      DI(0) => '0',
      O(3) => \multOp__25_carry_n_4\,
      O(2) => \multOp__25_carry_n_5\,
      O(1) => \multOp__25_carry_n_6\,
      O(0) => \multOp__25_carry_n_7\,
      S(3) => \multOp__25_carry_i_1_n_0\,
      S(2) => \multOp__25_carry_i_2_n_0\,
      S(1) => \multOp__25_carry_i_3_n_0\,
      S(0) => multOp_carry_n_6
    );
\multOp__25_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp__25_carry_n_0\,
      CO(3) => \multOp__25_carry__0_n_0\,
      CO(2) => \multOp__25_carry__0_n_1\,
      CO(1) => \multOp__25_carry__0_n_2\,
      CO(0) => \multOp__25_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \grayPixel0_carry__0_i_2_0\(2 downto 0),
      DI(0) => Q(16),
      O(3) => \multOp__25_carry__0_n_4\,
      O(2) => \multOp__25_carry__0_n_5\,
      O(1) => \multOp__25_carry__0_n_6\,
      O(0) => \multOp__25_carry__0_n_7\,
      S(3 downto 0) => \grayPixel0_carry__0_i_2_1\(3 downto 0)
    );
\multOp__25_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp__25_carry__0_n_0\,
      CO(3) => \m_axis_tdata_reg[21]\(0),
      CO(2) => \multOp__25_carry__1_n_1\,
      CO(1) => \multOp__25_carry__1_n_2\,
      CO(0) => \multOp__25_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Q(21),
      DI(0) => \grayPixel0_carry__1_i_2_0\(0),
      O(3) => \multOp__25_carry__1_n_4\,
      O(2) => \multOp__25_carry__1_n_5\,
      O(1) => \multOp__25_carry__1_n_6\,
      O(0) => \multOp__25_carry__1_n_7\,
      S(3 downto 2) => Q(23 downto 22),
      S(1 downto 0) => \grayPixel0_carry__1_i_2_1\(1 downto 0)
    );
\multOp__25_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multOp_carry__0_n_7\,
      I1 => Q(18),
      O => \multOp__25_carry_i_1_n_0\
    );
\multOp__25_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_carry_n_4,
      I1 => Q(17),
      O => \multOp__25_carry_i_2_n_0\
    );
\multOp__25_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => multOp_carry_n_5,
      I1 => Q(16),
      O => \multOp__25_carry_i_3_n_0\
    );
multOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => multOp_carry_n_0,
      CO(2) => multOp_carry_n_1,
      CO(1) => multOp_carry_n_2,
      CO(0) => multOp_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => Q(20 downto 18),
      DI(0) => '0',
      O(3) => multOp_carry_n_4,
      O(2) => multOp_carry_n_5,
      O(1) => multOp_carry_n_6,
      O(0) => multOp_carry_n_7,
      S(3 downto 1) => grayPixel0_carry_i_3_0(2 downto 0),
      S(0) => Q(17)
    );
\multOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => multOp_carry_n_0,
      CO(3) => \multOp_carry__0_n_0\,
      CO(2) => \multOp_carry__0_n_1\,
      CO(1) => \multOp_carry__0_n_2\,
      CO(0) => \multOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(23 downto 21),
      O(3 downto 1) => \m_axis_tdata_reg[23]\(2 downto 0),
      O(0) => \multOp_carry__0_n_7\,
      S(3) => Q(22),
      S(2 downto 0) => \multOp__25_carry_0\(2 downto 0)
    );
\multOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_carry__0_n_0\,
      CO(3 downto 2) => \NLW_multOp_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_axis_tdata_reg[23]_0\(0),
      CO(0) => \NLW_multOp_carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_multOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_tdata_reg[23]_1\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(23)
    );
\multOp_inferred__0/i___24_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp_inferred__0/i___24_carry_n_0\,
      CO(2) => \multOp_inferred__0/i___24_carry_n_1\,
      CO(1) => \multOp_inferred__0/i___24_carry_n_2\,
      CO(0) => \multOp_inferred__0/i___24_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => grayPixel0_carry_1(1 downto 0),
      DI(1) => \i___24_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \multOp_inferred__0/i___24_carry_n_4\,
      O(2) => \multOp_inferred__0/i___24_carry_n_5\,
      O(1) => \multOp_inferred__0/i___24_carry_n_6\,
      O(0) => \multOp_inferred__0/i___24_carry_n_7\,
      S(3 downto 0) => S(3 downto 0)
    );
\multOp_inferred__0/i___24_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i___24_carry_n_0\,
      CO(3) => \multOp_inferred__0/i___24_carry__0_n_0\,
      CO(2) => \multOp_inferred__0/i___24_carry__0_n_1\,
      CO(1) => \multOp_inferred__0/i___24_carry__0_n_2\,
      CO(0) => \multOp_inferred__0/i___24_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \grayPixel0_carry__0_0\(3 downto 0),
      O(3) => \multOp_inferred__0/i___24_carry__0_n_4\,
      O(2) => \multOp_inferred__0/i___24_carry__0_n_5\,
      O(1) => \multOp_inferred__0/i___24_carry__0_n_6\,
      O(0) => \multOp_inferred__0/i___24_carry__0_n_7\,
      S(3 downto 0) => \grayPixel0_carry__0_1\(3 downto 0)
    );
\multOp_inferred__0/i___24_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i___24_carry__0_n_0\,
      CO(3 downto 1) => \NLW_multOp_inferred__0/i___24_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \multOp_inferred__0/i___24_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \grayPixel0_carry__1_0\(0),
      O(3 downto 2) => \NLW_multOp_inferred__0/i___24_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \multOp_inferred__0/i___24_carry__1_n_6\,
      O(0) => \multOp_inferred__0/i___24_carry__1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \grayPixel0_carry__1_1\(1 downto 0)
    );
\multOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp_inferred__0/i__carry_n_0\,
      CO(2) => \multOp_inferred__0/i__carry_n_1\,
      CO(1) => \multOp_inferred__0/i__carry_n_2\,
      CO(0) => \multOp_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => Q(4 downto 2),
      DI(0) => '0',
      O(3 downto 2) => \^o\(1 downto 0),
      O(1) => \multOp_inferred__0/i__carry_n_6\,
      O(0) => \multOp_inferred__0/i__carry_n_7\,
      S(3 downto 1) => grayPixel0_carry_0(2 downto 0),
      S(0) => Q(1)
    );
\multOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i__carry_n_0\,
      CO(3) => \multOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \multOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \multOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \multOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => Q(7 downto 5),
      O(3 downto 0) => \m_axis_tdata_reg[7]\(3 downto 0),
      S(3) => Q(6),
      S(2 downto 0) => \i___24_carry_i_1\(2 downto 0)
    );
\multOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__0/i__carry__0_n_0\,
      CO(3 downto 2) => \NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_multOp_inferred__0/i__carry__1_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_multOp_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \m_axis_tdata_reg[7]_0\(0),
      S(3 downto 1) => B"001",
      S(0) => Q(7)
    );
\multOp_inferred__1/i___27_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp_inferred__1/i___27_carry_n_0\,
      CO(2) => \multOp_inferred__1/i___27_carry_n_1\,
      CO(1) => \multOp_inferred__1/i___27_carry_n_2\,
      CO(0) => \multOp_inferred__1/i___27_carry_n_3\,
      CYINIT => '0',
      DI(3) => \multOp_inferred__1/i__carry__0_n_6\,
      DI(2) => \multOp_inferred__1/i__carry__0_n_7\,
      DI(1) => \multOp_inferred__1/i__carry_n_4\,
      DI(0) => '0',
      O(3 downto 0) => multOp(6 downto 3),
      S(3) => \i___27_carry_i_1_n_0\,
      S(2) => \i___27_carry_i_2_n_0\,
      S(1) => \i___27_carry_i_3_n_0\,
      S(0) => \multOp_inferred__1/i__carry_n_5\
    );
\multOp_inferred__1/i___27_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i___27_carry_n_0\,
      CO(3) => \multOp_inferred__1/i___27_carry__0_n_0\,
      CO(2) => \multOp_inferred__1/i___27_carry__0_n_1\,
      CO(1) => \multOp_inferred__1/i___27_carry__0_n_2\,
      CO(0) => \multOp_inferred__1/i___27_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \grayPixel_reg[4]_0\(2 downto 0),
      DI(0) => Q(8),
      O(3 downto 0) => multOp(10 downto 7),
      S(3 downto 0) => \grayPixel_reg[4]_1\(3 downto 0)
    );
\multOp_inferred__1/i___27_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i___27_carry__0_n_0\,
      CO(3) => \multOp_inferred__1/i___27_carry__1_n_0\,
      CO(2) => \multOp_inferred__1/i___27_carry__1_n_1\,
      CO(1) => \multOp_inferred__1/i___27_carry__1_n_2\,
      CO(0) => \multOp_inferred__1/i___27_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => multOp(14 downto 11),
      S(3 downto 0) => \grayPixel_reg[7]_1\(3 downto 0)
    );
\multOp_inferred__1/i___27_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i___27_carry__1_n_0\,
      CO(3 downto 0) => \NLW_multOp_inferred__1/i___27_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_multOp_inferred__1/i___27_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => multOp(15),
      S(3 downto 1) => B"000",
      S(0) => \grayPixel0__41_carry__2_i_1_0\(0)
    );
\multOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \multOp_inferred__1/i__carry_n_0\,
      CO(2) => \multOp_inferred__1/i__carry_n_1\,
      CO(1) => \multOp_inferred__1/i__carry_n_2\,
      CO(0) => \multOp_inferred__1/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => Q(9 downto 8),
      DI(1 downto 0) => B"01",
      O(3) => \multOp_inferred__1/i__carry_n_4\,
      O(2) => \multOp_inferred__1/i__carry_n_5\,
      O(1 downto 0) => multOp(2 downto 1),
      S(3 downto 1) => \grayPixel0__41_carry_0\(2 downto 0),
      S(0) => Q(8)
    );
\multOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i__carry_n_0\,
      CO(3) => \multOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \multOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \multOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \multOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(13 downto 10),
      O(3 downto 2) => \m_axis_tdata_reg[13]\(1 downto 0),
      O(1) => \multOp_inferred__1/i__carry__0_n_6\,
      O(0) => \multOp_inferred__1/i__carry__0_n_7\,
      S(3 downto 0) => \multOp_inferred__1/i___27_carry_0\(3 downto 0)
    );
\multOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \multOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \m_axis_tdata_reg[15]\(0),
      CO(1) => \NLW_multOp_inferred__1/i__carry__1_CO_UNCONNECTED\(1),
      CO(0) => \multOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => Q(15 downto 14),
      O(3 downto 2) => \NLW_multOp_inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \m_axis_tdata_reg[15]_0\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \i___27_carry__0_i_5\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0_gaussian_control is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    gauss_tvalid : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_5\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_7\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \mulData[0][7]_i_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    out_tvalid : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_gaussian_0_0_gaussian_control : entity is "gaussian_control";
end base_axis_gaussian_0_0_gaussian_control;

architecture STRUCTURE of base_axis_gaussian_0_0_gaussian_control is
  signal currentRdLineBuffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal currentRdLineBuffer0 : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_1_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_2_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[1]_i_1_n_0\ : STD_LOGIC;
  signal currentWrLineBuffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \currentWrLineBuffer[0]_i_1_n_0\ : STD_LOGIC;
  signal \currentWrLineBuffer[1]_i_1_n_0\ : STD_LOGIC;
  signal \currentWrLineBuffer[1]_i_2_n_0\ : STD_LOGIC;
  signal \^gauss_tvalid\ : STD_LOGIC;
  signal lB_1_n_10 : STD_LOGIC;
  signal lB_1_n_11 : STD_LOGIC;
  signal lB_1_n_12 : STD_LOGIC;
  signal lB_1_n_13 : STD_LOGIC;
  signal lB_1_n_14 : STD_LOGIC;
  signal lB_1_n_15 : STD_LOGIC;
  signal lB_1_n_24 : STD_LOGIC;
  signal lB_1_n_25 : STD_LOGIC;
  signal lB_1_n_26 : STD_LOGIC;
  signal lB_1_n_27 : STD_LOGIC;
  signal lB_1_n_28 : STD_LOGIC;
  signal lB_1_n_29 : STD_LOGIC;
  signal lB_1_n_30 : STD_LOGIC;
  signal lB_1_n_31 : STD_LOGIC;
  signal lB_1_n_40 : STD_LOGIC;
  signal lB_1_n_41 : STD_LOGIC;
  signal lB_1_n_42 : STD_LOGIC;
  signal lB_1_n_43 : STD_LOGIC;
  signal lB_1_n_44 : STD_LOGIC;
  signal lB_1_n_45 : STD_LOGIC;
  signal lB_1_n_46 : STD_LOGIC;
  signal lB_1_n_47 : STD_LOGIC;
  signal lB_1_n_8 : STD_LOGIC;
  signal lB_1_n_9 : STD_LOGIC;
  signal lB_2_n_10 : STD_LOGIC;
  signal lB_2_n_11 : STD_LOGIC;
  signal lB_2_n_12 : STD_LOGIC;
  signal lB_2_n_13 : STD_LOGIC;
  signal lB_2_n_14 : STD_LOGIC;
  signal lB_2_n_15 : STD_LOGIC;
  signal lB_2_n_24 : STD_LOGIC;
  signal lB_2_n_25 : STD_LOGIC;
  signal lB_2_n_26 : STD_LOGIC;
  signal lB_2_n_27 : STD_LOGIC;
  signal lB_2_n_28 : STD_LOGIC;
  signal lB_2_n_29 : STD_LOGIC;
  signal lB_2_n_30 : STD_LOGIC;
  signal lB_2_n_31 : STD_LOGIC;
  signal lB_2_n_40 : STD_LOGIC;
  signal lB_2_n_41 : STD_LOGIC;
  signal lB_2_n_42 : STD_LOGIC;
  signal lB_2_n_43 : STD_LOGIC;
  signal lB_2_n_44 : STD_LOGIC;
  signal lB_2_n_45 : STD_LOGIC;
  signal lB_2_n_46 : STD_LOGIC;
  signal lB_2_n_47 : STD_LOGIC;
  signal lB_2_n_8 : STD_LOGIC;
  signal lB_2_n_9 : STD_LOGIC;
  signal lB_3_n_10 : STD_LOGIC;
  signal lB_3_n_11 : STD_LOGIC;
  signal lB_3_n_12 : STD_LOGIC;
  signal lB_3_n_13 : STD_LOGIC;
  signal lB_3_n_14 : STD_LOGIC;
  signal lB_3_n_15 : STD_LOGIC;
  signal lB_3_n_24 : STD_LOGIC;
  signal lB_3_n_25 : STD_LOGIC;
  signal lB_3_n_26 : STD_LOGIC;
  signal lB_3_n_27 : STD_LOGIC;
  signal lB_3_n_28 : STD_LOGIC;
  signal lB_3_n_29 : STD_LOGIC;
  signal lB_3_n_30 : STD_LOGIC;
  signal lB_3_n_31 : STD_LOGIC;
  signal lB_3_n_40 : STD_LOGIC;
  signal lB_3_n_41 : STD_LOGIC;
  signal lB_3_n_42 : STD_LOGIC;
  signal lB_3_n_43 : STD_LOGIC;
  signal lB_3_n_44 : STD_LOGIC;
  signal lB_3_n_45 : STD_LOGIC;
  signal lB_3_n_46 : STD_LOGIC;
  signal lB_3_n_47 : STD_LOGIC;
  signal lB_3_n_8 : STD_LOGIC;
  signal lB_3_n_9 : STD_LOGIC;
  signal out_data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_data00_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_data02_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixelCounter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pixelCounter[6]_i_2_n_0\ : STD_LOGIC;
  signal \pixelCounter[9]_i_2_n_0\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[8]\ : STD_LOGIC;
  signal \pixelCounter_reg_n_0_[9]\ : STD_LOGIC;
  signal rdCounter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdCounter[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[8]\ : STD_LOGIC;
  signal \rdCounter_reg_n_0_[9]\ : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal state_i_1_n_0 : STD_LOGIC;
  signal \totalPixelCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_4_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_5_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_6_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[10]_i_7_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_4_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_5_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_6_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_4_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_5_n_0\ : STD_LOGIC;
  signal totalPixelCounter_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \totalPixelCounter_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[10]_i_2_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_totalPixelCounter_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_totalPixelCounter_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \currentRdLineBuffer[0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \currentRdLineBuffer[1]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \currentWrLineBuffer[1]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \pixelCounter[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pixelCounter[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \pixelCounter[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pixelCounter[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pixelCounter[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pixelCounter[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pixelCounter[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \pixelCounter[9]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pixelCounter[9]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rdCounter[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rdCounter[2]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rdCounter[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rdCounter[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \rdCounter[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rdCounter[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \rdCounter[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rdCounter[9]_i_1\ : label is "soft_lutpair109";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \totalPixelCounter_reg[10]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \totalPixelCounter_reg[10]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \totalPixelCounter_reg[4]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \totalPixelCounter_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \totalPixelCounter_reg[8]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \totalPixelCounter_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  gauss_tvalid <= \^gauss_tvalid\;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
\currentRdLineBuffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00001000"
    )
        port map (
      I0 => \currentRdLineBuffer[0]_i_2_n_0\,
      I1 => \rdCounter_reg_n_0_[7]\,
      I2 => \^gauss_tvalid\,
      I3 => \rdCounter_reg_n_0_[9]\,
      I4 => \rdCounter_reg_n_0_[8]\,
      I5 => currentRdLineBuffer(0),
      O => \currentRdLineBuffer[0]_i_1_n_0\
    );
\currentRdLineBuffer[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \rdCounter[6]_i_2_n_0\,
      I1 => \rdCounter_reg_n_0_[6]\,
      O => \currentRdLineBuffer[0]_i_2_n_0\
    );
\currentRdLineBuffer[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer0,
      I2 => currentRdLineBuffer(1),
      O => \currentRdLineBuffer[1]_i_1_n_0\
    );
\currentRdLineBuffer[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[8]\,
      I1 => \rdCounter_reg_n_0_[9]\,
      I2 => \^gauss_tvalid\,
      I3 => \rdCounter_reg_n_0_[7]\,
      I4 => \currentRdLineBuffer[0]_i_2_n_0\,
      O => currentRdLineBuffer0
    );
\currentRdLineBuffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \currentRdLineBuffer[0]_i_1_n_0\,
      Q => currentRdLineBuffer(0),
      R => \^s_axi_aresetn_0\
    );
\currentRdLineBuffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \currentRdLineBuffer[1]_i_1_n_0\,
      Q => currentRdLineBuffer(1),
      R => \^s_axi_aresetn_0\
    );
\currentWrLineBuffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00001000"
    )
        port map (
      I0 => \pixelCounter[9]_i_2_n_0\,
      I1 => \pixelCounter_reg_n_0_[7]\,
      I2 => out_tvalid,
      I3 => \pixelCounter_reg_n_0_[9]\,
      I4 => \pixelCounter_reg_n_0_[8]\,
      I5 => currentWrLineBuffer(0),
      O => \currentWrLineBuffer[0]_i_1_n_0\
    );
\currentWrLineBuffer[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000020"
    )
        port map (
      I0 => currentWrLineBuffer(0),
      I1 => \currentWrLineBuffer[1]_i_2_n_0\,
      I2 => out_tvalid,
      I3 => \pixelCounter_reg_n_0_[7]\,
      I4 => \pixelCounter[9]_i_2_n_0\,
      I5 => currentWrLineBuffer(1),
      O => \currentWrLineBuffer[1]_i_1_n_0\
    );
\currentWrLineBuffer[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[8]\,
      I1 => \pixelCounter_reg_n_0_[9]\,
      O => \currentWrLineBuffer[1]_i_2_n_0\
    );
\currentWrLineBuffer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \currentWrLineBuffer[0]_i_1_n_0\,
      Q => currentWrLineBuffer(0),
      R => \^s_axi_aresetn_0\
    );
\currentWrLineBuffer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \currentWrLineBuffer[1]_i_1_n_0\,
      Q => currentWrLineBuffer(1),
      R => \^s_axi_aresetn_0\
    );
lB_0: entity work.base_axis_gaussian_0_0_line_buffer
     port map (
      E(0) => \^gauss_tvalid\,
      SR(0) => \^s_axi_aresetn_0\,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      currentWrLineBuffer(1 downto 0) => currentWrLineBuffer(1 downto 0),
      \mulData[0][7]_i_11_0\(7 downto 0) => \mulData[0][7]_i_11\(7 downto 0),
      out_data0(7 downto 0) => out_data0(7 downto 0),
      out_data00_out(7 downto 0) => out_data00_out(7 downto 0),
      out_data02_out(7 downto 0) => out_data02_out(7 downto 0),
      out_tvalid => out_tvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
lB_1: entity work.base_axis_gaussian_0_0_line_buffer_0
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => \^gauss_tvalid\,
      SR(0) => \^s_axi_aresetn_0\,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(7 downto 0) => \currentRdLineBuffer_reg[1]_0\(7 downto 0),
      \currentRdLineBuffer_reg[1]_0\(7 downto 0) => \currentRdLineBuffer_reg[1]_3\(7 downto 0),
      currentWrLineBuffer(1 downto 0) => currentWrLineBuffer(1 downto 0),
      \mulData[0][7]_i_8_0\(7 downto 0) => \mulData[0][7]_i_11\(7 downto 0),
      \mulData_reg[0][0]\ => lB_3_n_40,
      \mulData_reg[0][0]_0\ => lB_2_n_40,
      \mulData_reg[0][1]\ => lB_3_n_41,
      \mulData_reg[0][1]_0\ => lB_2_n_41,
      \mulData_reg[0][2]\ => lB_3_n_42,
      \mulData_reg[0][2]_0\ => lB_2_n_42,
      \mulData_reg[0][3]\ => lB_3_n_43,
      \mulData_reg[0][3]_0\ => lB_2_n_43,
      \mulData_reg[0][4]\ => lB_3_n_44,
      \mulData_reg[0][4]_0\ => lB_2_n_44,
      \mulData_reg[0][5]\ => lB_3_n_45,
      \mulData_reg[0][5]_0\ => lB_2_n_45,
      \mulData_reg[0][6]\ => lB_3_n_46,
      \mulData_reg[0][6]_0\ => lB_2_n_46,
      \mulData_reg[0][7]\ => lB_3_n_47,
      \mulData_reg[0][7]_0\ => lB_2_n_47,
      \mulData_reg[1][1]\ => lB_3_n_24,
      \mulData_reg[1][1]_0\ => lB_2_n_24,
      \mulData_reg[1][2]\ => lB_3_n_25,
      \mulData_reg[1][2]_0\ => lB_2_n_25,
      \mulData_reg[1][3]\ => lB_3_n_26,
      \mulData_reg[1][3]_0\ => lB_2_n_26,
      \mulData_reg[1][4]\ => lB_3_n_27,
      \mulData_reg[1][4]_0\ => lB_2_n_27,
      \mulData_reg[1][5]\ => lB_3_n_28,
      \mulData_reg[1][5]_0\ => lB_2_n_28,
      \mulData_reg[1][6]\ => lB_3_n_29,
      \mulData_reg[1][6]_0\ => lB_2_n_29,
      \mulData_reg[1][7]\ => lB_3_n_30,
      \mulData_reg[1][7]_0\ => lB_2_n_30,
      \mulData_reg[1][8]\ => lB_3_n_31,
      \mulData_reg[1][8]_0\ => lB_2_n_31,
      \mulData_reg[2][0]\ => lB_3_n_8,
      \mulData_reg[2][0]_0\ => lB_2_n_8,
      \mulData_reg[2][1]\ => lB_3_n_9,
      \mulData_reg[2][1]_0\ => lB_2_n_9,
      \mulData_reg[2][2]\ => lB_3_n_10,
      \mulData_reg[2][2]_0\ => lB_2_n_10,
      \mulData_reg[2][3]\ => lB_3_n_11,
      \mulData_reg[2][3]_0\ => lB_2_n_11,
      \mulData_reg[2][4]\ => lB_3_n_12,
      \mulData_reg[2][4]_0\ => lB_2_n_12,
      \mulData_reg[2][5]\ => lB_3_n_13,
      \mulData_reg[2][5]_0\ => lB_2_n_13,
      \mulData_reg[2][6]\ => lB_3_n_14,
      \mulData_reg[2][6]_0\ => lB_2_n_14,
      \mulData_reg[2][7]\ => lB_3_n_15,
      \mulData_reg[2][7]_0\ => lB_2_n_15,
      out_data0(7 downto 0) => out_data0(7 downto 0),
      out_data00_out(7 downto 0) => out_data00_out(7 downto 0),
      out_data02_out(7 downto 0) => out_data02_out(7 downto 0),
      out_tvalid => out_tvalid,
      \rdPtr_reg[0]_0\ => lB_1_n_24,
      \rdPtr_reg[0]_1\ => lB_1_n_25,
      \rdPtr_reg[0]_2\ => lB_1_n_26,
      \rdPtr_reg[0]_3\ => lB_1_n_27,
      \rdPtr_reg[0]_4\ => lB_1_n_28,
      \rdPtr_reg[0]_5\ => lB_1_n_29,
      \rdPtr_reg[0]_6\ => lB_1_n_30,
      \rdPtr_reg[0]_7\ => lB_1_n_31,
      \rdPtr_reg[8]_0\ => lB_1_n_40,
      \rdPtr_reg[8]_1\ => lB_1_n_41,
      \rdPtr_reg[8]_2\ => lB_1_n_42,
      \rdPtr_reg[8]_3\ => lB_1_n_43,
      \rdPtr_reg[8]_4\ => lB_1_n_44,
      \rdPtr_reg[8]_5\ => lB_1_n_45,
      \rdPtr_reg[8]_6\ => lB_1_n_46,
      \rdPtr_reg[8]_7\ => lB_1_n_47,
      \rdPtr_reg[9]_0\ => lB_1_n_8,
      \rdPtr_reg[9]_1\ => lB_1_n_9,
      \rdPtr_reg[9]_2\ => lB_1_n_10,
      \rdPtr_reg[9]_3\ => lB_1_n_11,
      \rdPtr_reg[9]_4\ => lB_1_n_12,
      \rdPtr_reg[9]_5\ => lB_1_n_13,
      \rdPtr_reg[9]_6\ => lB_1_n_14,
      \rdPtr_reg[9]_7\ => lB_1_n_15,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
lB_2: entity work.base_axis_gaussian_0_0_line_buffer_1
     port map (
      E(0) => \^gauss_tvalid\,
      SR(0) => \^s_axi_aresetn_0\,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(7 downto 0) => \currentRdLineBuffer_reg[1]_1\(7 downto 0),
      \currentRdLineBuffer_reg[1]_0\(7 downto 0) => \currentRdLineBuffer_reg[1]_4\(7 downto 0),
      \currentRdLineBuffer_reg[1]_1\(7 downto 0) => \currentRdLineBuffer_reg[1]_6\(7 downto 0),
      currentWrLineBuffer(1 downto 0) => currentWrLineBuffer(1 downto 0),
      \mulData[0][7]_i_17_0\(7 downto 0) => \mulData[0][7]_i_11\(7 downto 0),
      \mulData_reg[3][1]\ => lB_1_n_40,
      \mulData_reg[3][1]_0\ => lB_3_n_40,
      \mulData_reg[3][2]\ => lB_1_n_41,
      \mulData_reg[3][2]_0\ => lB_3_n_41,
      \mulData_reg[3][3]\ => lB_1_n_42,
      \mulData_reg[3][3]_0\ => lB_3_n_42,
      \mulData_reg[3][4]\ => lB_1_n_43,
      \mulData_reg[3][4]_0\ => lB_3_n_43,
      \mulData_reg[3][5]\ => lB_1_n_44,
      \mulData_reg[3][5]_0\ => lB_3_n_44,
      \mulData_reg[3][6]\ => lB_1_n_45,
      \mulData_reg[3][6]_0\ => lB_3_n_45,
      \mulData_reg[3][7]\ => lB_1_n_46,
      \mulData_reg[3][7]_0\ => lB_3_n_46,
      \mulData_reg[3][8]\ => lB_1_n_47,
      \mulData_reg[3][8]_0\ => lB_3_n_47,
      \mulData_reg[4][2]\ => lB_1_n_24,
      \mulData_reg[4][2]_0\ => lB_3_n_24,
      \mulData_reg[4][3]\ => lB_1_n_25,
      \mulData_reg[4][3]_0\ => lB_3_n_25,
      \mulData_reg[4][4]\ => lB_1_n_26,
      \mulData_reg[4][4]_0\ => lB_3_n_26,
      \mulData_reg[4][5]\ => lB_1_n_27,
      \mulData_reg[4][5]_0\ => lB_3_n_27,
      \mulData_reg[4][6]\ => lB_1_n_28,
      \mulData_reg[4][6]_0\ => lB_3_n_28,
      \mulData_reg[4][7]\ => lB_1_n_29,
      \mulData_reg[4][7]_0\ => lB_3_n_29,
      \mulData_reg[4][8]\ => lB_1_n_30,
      \mulData_reg[4][8]_0\ => lB_3_n_30,
      \mulData_reg[4][9]\ => lB_1_n_31,
      \mulData_reg[4][9]_0\ => lB_3_n_31,
      \mulData_reg[5][1]\ => lB_1_n_8,
      \mulData_reg[5][1]_0\ => lB_3_n_8,
      \mulData_reg[5][2]\ => lB_1_n_9,
      \mulData_reg[5][2]_0\ => lB_3_n_9,
      \mulData_reg[5][3]\ => lB_1_n_10,
      \mulData_reg[5][3]_0\ => lB_3_n_10,
      \mulData_reg[5][4]\ => lB_1_n_11,
      \mulData_reg[5][4]_0\ => lB_3_n_11,
      \mulData_reg[5][5]\ => lB_1_n_12,
      \mulData_reg[5][5]_0\ => lB_3_n_12,
      \mulData_reg[5][6]\ => lB_1_n_13,
      \mulData_reg[5][6]_0\ => lB_3_n_13,
      \mulData_reg[5][7]\ => lB_1_n_14,
      \mulData_reg[5][7]_0\ => lB_3_n_14,
      \mulData_reg[5][8]\ => lB_1_n_15,
      \mulData_reg[5][8]_0\ => lB_3_n_15,
      out_data0(7 downto 0) => out_data0(7 downto 0),
      out_data00_out(7 downto 0) => out_data00_out(7 downto 0),
      out_data02_out(7 downto 0) => out_data02_out(7 downto 0),
      out_tvalid => out_tvalid,
      \rdPtr_reg[0]_0\ => lB_2_n_24,
      \rdPtr_reg[0]_1\ => lB_2_n_25,
      \rdPtr_reg[0]_2\ => lB_2_n_26,
      \rdPtr_reg[0]_3\ => lB_2_n_27,
      \rdPtr_reg[0]_4\ => lB_2_n_28,
      \rdPtr_reg[0]_5\ => lB_2_n_29,
      \rdPtr_reg[0]_6\ => lB_2_n_30,
      \rdPtr_reg[0]_7\ => lB_2_n_31,
      \rdPtr_reg[8]_0\ => lB_2_n_40,
      \rdPtr_reg[8]_1\ => lB_2_n_41,
      \rdPtr_reg[8]_2\ => lB_2_n_42,
      \rdPtr_reg[8]_3\ => lB_2_n_43,
      \rdPtr_reg[8]_4\ => lB_2_n_44,
      \rdPtr_reg[8]_5\ => lB_2_n_45,
      \rdPtr_reg[8]_6\ => lB_2_n_46,
      \rdPtr_reg[8]_7\ => lB_2_n_47,
      \rdPtr_reg[9]_0\ => lB_2_n_8,
      \rdPtr_reg[9]_1\ => lB_2_n_9,
      \rdPtr_reg[9]_2\ => lB_2_n_10,
      \rdPtr_reg[9]_3\ => lB_2_n_11,
      \rdPtr_reg[9]_4\ => lB_2_n_12,
      \rdPtr_reg[9]_5\ => lB_2_n_13,
      \rdPtr_reg[9]_6\ => lB_2_n_14,
      \rdPtr_reg[9]_7\ => lB_2_n_15,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
lB_3: entity work.base_axis_gaussian_0_0_line_buffer_2
     port map (
      E(0) => \^gauss_tvalid\,
      SR(0) => \^s_axi_aresetn_0\,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(7 downto 0) => \currentRdLineBuffer_reg[1]_2\(7 downto 0),
      \currentRdLineBuffer_reg[1]_0\(7 downto 0) => \currentRdLineBuffer_reg[1]_5\(7 downto 0),
      \currentRdLineBuffer_reg[1]_1\(7 downto 0) => \currentRdLineBuffer_reg[1]_7\(7 downto 0),
      currentWrLineBuffer(1 downto 0) => currentWrLineBuffer(1 downto 0),
      \mulData[0][7]_i_14_0\(7 downto 0) => \mulData[0][7]_i_11\(7 downto 0),
      \mulData_reg[6][0]\ => lB_2_n_40,
      \mulData_reg[6][0]_0\ => lB_1_n_40,
      \mulData_reg[6][1]\ => lB_2_n_41,
      \mulData_reg[6][1]_0\ => lB_1_n_41,
      \mulData_reg[6][2]\ => lB_2_n_42,
      \mulData_reg[6][2]_0\ => lB_1_n_42,
      \mulData_reg[6][3]\ => lB_2_n_43,
      \mulData_reg[6][3]_0\ => lB_1_n_43,
      \mulData_reg[6][4]\ => lB_2_n_44,
      \mulData_reg[6][4]_0\ => lB_1_n_44,
      \mulData_reg[6][5]\ => lB_2_n_45,
      \mulData_reg[6][5]_0\ => lB_1_n_45,
      \mulData_reg[6][6]\ => lB_2_n_46,
      \mulData_reg[6][6]_0\ => lB_1_n_46,
      \mulData_reg[6][7]\ => lB_2_n_47,
      \mulData_reg[6][7]_0\ => lB_1_n_47,
      \mulData_reg[7][1]\ => lB_2_n_24,
      \mulData_reg[7][1]_0\ => lB_1_n_24,
      \mulData_reg[7][2]\ => lB_2_n_25,
      \mulData_reg[7][2]_0\ => lB_1_n_25,
      \mulData_reg[7][3]\ => lB_2_n_26,
      \mulData_reg[7][3]_0\ => lB_1_n_26,
      \mulData_reg[7][4]\ => lB_2_n_27,
      \mulData_reg[7][4]_0\ => lB_1_n_27,
      \mulData_reg[7][5]\ => lB_2_n_28,
      \mulData_reg[7][5]_0\ => lB_1_n_28,
      \mulData_reg[7][6]\ => lB_2_n_29,
      \mulData_reg[7][6]_0\ => lB_1_n_29,
      \mulData_reg[7][7]\ => lB_2_n_30,
      \mulData_reg[7][7]_0\ => lB_1_n_30,
      \mulData_reg[7][8]\ => lB_2_n_31,
      \mulData_reg[7][8]_0\ => lB_1_n_31,
      \mulData_reg[8][0]\ => lB_2_n_8,
      \mulData_reg[8][0]_0\ => lB_1_n_8,
      \mulData_reg[8][1]\ => lB_2_n_9,
      \mulData_reg[8][1]_0\ => lB_1_n_9,
      \mulData_reg[8][2]\ => lB_2_n_10,
      \mulData_reg[8][2]_0\ => lB_1_n_10,
      \mulData_reg[8][3]\ => lB_2_n_11,
      \mulData_reg[8][3]_0\ => lB_1_n_11,
      \mulData_reg[8][4]\ => lB_2_n_12,
      \mulData_reg[8][4]_0\ => lB_1_n_12,
      \mulData_reg[8][5]\ => lB_2_n_13,
      \mulData_reg[8][5]_0\ => lB_1_n_13,
      \mulData_reg[8][6]\ => lB_2_n_14,
      \mulData_reg[8][6]_0\ => lB_1_n_14,
      \mulData_reg[8][7]\ => lB_2_n_15,
      \mulData_reg[8][7]_0\ => lB_1_n_15,
      out_data0(7 downto 0) => out_data0(7 downto 0),
      out_data00_out(7 downto 0) => out_data00_out(7 downto 0),
      out_data02_out(7 downto 0) => out_data02_out(7 downto 0),
      out_tvalid => out_tvalid,
      \rdPtr_reg[0]_0\ => lB_3_n_24,
      \rdPtr_reg[0]_1\ => lB_3_n_25,
      \rdPtr_reg[0]_2\ => lB_3_n_26,
      \rdPtr_reg[0]_3\ => lB_3_n_27,
      \rdPtr_reg[0]_4\ => lB_3_n_28,
      \rdPtr_reg[0]_5\ => lB_3_n_29,
      \rdPtr_reg[0]_6\ => lB_3_n_30,
      \rdPtr_reg[0]_7\ => lB_3_n_31,
      \rdPtr_reg[8]_0\ => lB_3_n_40,
      \rdPtr_reg[8]_1\ => lB_3_n_41,
      \rdPtr_reg[8]_2\ => lB_3_n_42,
      \rdPtr_reg[8]_3\ => lB_3_n_43,
      \rdPtr_reg[8]_4\ => lB_3_n_44,
      \rdPtr_reg[8]_5\ => lB_3_n_45,
      \rdPtr_reg[8]_6\ => lB_3_n_46,
      \rdPtr_reg[8]_7\ => lB_3_n_47,
      \rdPtr_reg[9]_0\ => lB_3_n_8,
      \rdPtr_reg[9]_1\ => lB_3_n_9,
      \rdPtr_reg[9]_2\ => lB_3_n_10,
      \rdPtr_reg[9]_3\ => lB_3_n_11,
      \rdPtr_reg[9]_4\ => lB_3_n_12,
      \rdPtr_reg[9]_5\ => lB_3_n_13,
      \rdPtr_reg[9]_6\ => lB_3_n_14,
      \rdPtr_reg[9]_7\ => lB_3_n_15,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
\pixelCounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[0]\,
      O => pixelCounter(0)
    );
\pixelCounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[0]\,
      I1 => \pixelCounter_reg_n_0_[1]\,
      O => pixelCounter(1)
    );
\pixelCounter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[1]\,
      I1 => \pixelCounter_reg_n_0_[0]\,
      I2 => \pixelCounter_reg_n_0_[2]\,
      O => pixelCounter(2)
    );
\pixelCounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[2]\,
      I1 => \pixelCounter_reg_n_0_[0]\,
      I2 => \pixelCounter_reg_n_0_[1]\,
      I3 => \pixelCounter_reg_n_0_[3]\,
      O => pixelCounter(3)
    );
\pixelCounter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[3]\,
      I1 => \pixelCounter_reg_n_0_[1]\,
      I2 => \pixelCounter_reg_n_0_[0]\,
      I3 => \pixelCounter_reg_n_0_[2]\,
      I4 => \pixelCounter_reg_n_0_[4]\,
      O => pixelCounter(4)
    );
\pixelCounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[4]\,
      I1 => \pixelCounter_reg_n_0_[2]\,
      I2 => \pixelCounter_reg_n_0_[0]\,
      I3 => \pixelCounter_reg_n_0_[1]\,
      I4 => \pixelCounter_reg_n_0_[3]\,
      I5 => \pixelCounter_reg_n_0_[5]\,
      O => pixelCounter(5)
    );
\pixelCounter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pixelCounter[6]_i_2_n_0\,
      I1 => \pixelCounter_reg_n_0_[6]\,
      O => pixelCounter(6)
    );
\pixelCounter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[4]\,
      I1 => \pixelCounter_reg_n_0_[2]\,
      I2 => \pixelCounter_reg_n_0_[0]\,
      I3 => \pixelCounter_reg_n_0_[1]\,
      I4 => \pixelCounter_reg_n_0_[3]\,
      I5 => \pixelCounter_reg_n_0_[5]\,
      O => \pixelCounter[6]_i_2_n_0\
    );
\pixelCounter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA51"
    )
        port map (
      I0 => \pixelCounter[9]_i_2_n_0\,
      I1 => \pixelCounter_reg_n_0_[9]\,
      I2 => \pixelCounter_reg_n_0_[8]\,
      I3 => \pixelCounter_reg_n_0_[7]\,
      O => pixelCounter(7)
    );
\pixelCounter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[7]\,
      I1 => \pixelCounter[9]_i_2_n_0\,
      I2 => \pixelCounter_reg_n_0_[8]\,
      O => pixelCounter(8)
    );
\pixelCounter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA68"
    )
        port map (
      I0 => \pixelCounter_reg_n_0_[9]\,
      I1 => \pixelCounter_reg_n_0_[8]\,
      I2 => \pixelCounter_reg_n_0_[7]\,
      I3 => \pixelCounter[9]_i_2_n_0\,
      O => pixelCounter(9)
    );
\pixelCounter[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \pixelCounter[6]_i_2_n_0\,
      I1 => \pixelCounter_reg_n_0_[6]\,
      O => \pixelCounter[9]_i_2_n_0\
    );
\pixelCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(0),
      Q => \pixelCounter_reg_n_0_[0]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(1),
      Q => \pixelCounter_reg_n_0_[1]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(2),
      Q => \pixelCounter_reg_n_0_[2]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(3),
      Q => \pixelCounter_reg_n_0_[3]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(4),
      Q => \pixelCounter_reg_n_0_[4]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(5),
      Q => \pixelCounter_reg_n_0_[5]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(6),
      Q => \pixelCounter_reg_n_0_[6]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(7),
      Q => \pixelCounter_reg_n_0_[7]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(8),
      Q => \pixelCounter_reg_n_0_[8]\,
      R => \^s_axi_aresetn_0\
    );
\pixelCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => out_tvalid,
      D => pixelCounter(9),
      Q => \pixelCounter_reg_n_0_[9]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[0]\,
      O => rdCounter(0)
    );
\rdCounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[0]\,
      I1 => \rdCounter_reg_n_0_[1]\,
      O => rdCounter(1)
    );
\rdCounter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[1]\,
      I1 => \rdCounter_reg_n_0_[0]\,
      I2 => \rdCounter_reg_n_0_[2]\,
      O => rdCounter(2)
    );
\rdCounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[2]\,
      I1 => \rdCounter_reg_n_0_[0]\,
      I2 => \rdCounter_reg_n_0_[1]\,
      I3 => \rdCounter_reg_n_0_[3]\,
      O => rdCounter(3)
    );
\rdCounter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[3]\,
      I1 => \rdCounter_reg_n_0_[1]\,
      I2 => \rdCounter_reg_n_0_[0]\,
      I3 => \rdCounter_reg_n_0_[2]\,
      I4 => \rdCounter_reg_n_0_[4]\,
      O => rdCounter(4)
    );
\rdCounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[4]\,
      I1 => \rdCounter_reg_n_0_[2]\,
      I2 => \rdCounter_reg_n_0_[0]\,
      I3 => \rdCounter_reg_n_0_[1]\,
      I4 => \rdCounter_reg_n_0_[3]\,
      I5 => \rdCounter_reg_n_0_[5]\,
      O => rdCounter(5)
    );
\rdCounter[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdCounter[6]_i_2_n_0\,
      I1 => \rdCounter_reg_n_0_[6]\,
      O => rdCounter(6)
    );
\rdCounter[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[4]\,
      I1 => \rdCounter_reg_n_0_[2]\,
      I2 => \rdCounter_reg_n_0_[0]\,
      I3 => \rdCounter_reg_n_0_[1]\,
      I4 => \rdCounter_reg_n_0_[3]\,
      I5 => \rdCounter_reg_n_0_[5]\,
      O => \rdCounter[6]_i_2_n_0\
    );
\rdCounter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA51"
    )
        port map (
      I0 => \currentRdLineBuffer[0]_i_2_n_0\,
      I1 => \rdCounter_reg_n_0_[9]\,
      I2 => \rdCounter_reg_n_0_[8]\,
      I3 => \rdCounter_reg_n_0_[7]\,
      O => rdCounter(7)
    );
\rdCounter[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \rdCounter_reg_n_0_[7]\,
      I1 => \currentRdLineBuffer[0]_i_2_n_0\,
      I2 => \rdCounter_reg_n_0_[8]\,
      O => rdCounter(8)
    );
\rdCounter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4E0"
    )
        port map (
      I0 => \currentRdLineBuffer[0]_i_2_n_0\,
      I1 => \rdCounter_reg_n_0_[7]\,
      I2 => \rdCounter_reg_n_0_[9]\,
      I3 => \rdCounter_reg_n_0_[8]\,
      O => rdCounter(9)
    );
\rdCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(0),
      Q => \rdCounter_reg_n_0_[0]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(1),
      Q => \rdCounter_reg_n_0_[1]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(2),
      Q => \rdCounter_reg_n_0_[2]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(3),
      Q => \rdCounter_reg_n_0_[3]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(4),
      Q => \rdCounter_reg_n_0_[4]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(5),
      Q => \rdCounter_reg_n_0_[5]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(6),
      Q => \rdCounter_reg_n_0_[6]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(7),
      Q => \rdCounter_reg_n_0_[7]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(8),
      Q => \rdCounter_reg_n_0_[8]\,
      R => \^s_axi_aresetn_0\
    );
\rdCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^gauss_tvalid\,
      D => rdCounter(9),
      Q => \rdCounter_reg_n_0_[9]\,
      R => \^s_axi_aresetn_0\
    );
state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C50505050505050"
    )
        port map (
      I0 => currentRdLineBuffer0,
      I1 => totalPixelCounter_reg(10),
      I2 => \^gauss_tvalid\,
      I3 => totalPixelCounter_reg(9),
      I4 => totalPixelCounter_reg(8),
      I5 => totalPixelCounter_reg(7),
      O => state_i_1_n_0
    );
state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => state_i_1_n_0,
      Q => \^gauss_tvalid\,
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => totalPixelCounter_reg(0),
      O => \totalPixelCounter[0]_i_1_n_0\
    );
\totalPixelCounter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAFAFAFEFAFA"
    )
        port map (
      I0 => \totalPixelCounter[10]_i_3_n_0\,
      I1 => totalPixelCounter_reg(0),
      I2 => \totalPixelCounter[10]_i_4_n_0\,
      I3 => out_tvalid,
      I4 => \^gauss_tvalid\,
      I5 => totalPixelCounter_reg(1),
      O => \totalPixelCounter[10]_i_1_n_0\
    );
\totalPixelCounter[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => totalPixelCounter_reg(2),
      I1 => totalPixelCounter_reg(5),
      I2 => totalPixelCounter_reg(6),
      I3 => totalPixelCounter_reg(4),
      I4 => \totalPixelCounter[10]_i_7_n_0\,
      I5 => totalPixelCounter_reg(3),
      O => \totalPixelCounter[10]_i_3_n_0\
    );
\totalPixelCounter[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF00FF00FF00EF0"
    )
        port map (
      I0 => totalPixelCounter_reg(8),
      I1 => totalPixelCounter_reg(7),
      I2 => out_tvalid,
      I3 => \^gauss_tvalid\,
      I4 => totalPixelCounter_reg(10),
      I5 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[10]_i_4_n_0\
    );
\totalPixelCounter[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(10),
      I1 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[10]_i_5_n_0\
    );
\totalPixelCounter[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(8),
      I1 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[10]_i_6_n_0\
    );
\totalPixelCounter[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gauss_tvalid\,
      I1 => out_tvalid,
      O => \totalPixelCounter[10]_i_7_n_0\
    );
\totalPixelCounter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => totalPixelCounter_reg(1),
      O => \totalPixelCounter[4]_i_2_n_0\
    );
\totalPixelCounter[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(3),
      I1 => totalPixelCounter_reg(4),
      O => \totalPixelCounter[4]_i_3_n_0\
    );
\totalPixelCounter[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(2),
      I1 => totalPixelCounter_reg(3),
      O => \totalPixelCounter[4]_i_4_n_0\
    );
\totalPixelCounter[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(1),
      I1 => totalPixelCounter_reg(2),
      O => \totalPixelCounter[4]_i_5_n_0\
    );
\totalPixelCounter[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => totalPixelCounter_reg(1),
      I1 => \^gauss_tvalid\,
      I2 => out_tvalid,
      O => \totalPixelCounter[4]_i_6_n_0\
    );
\totalPixelCounter[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(7),
      I1 => totalPixelCounter_reg(8),
      O => \totalPixelCounter[8]_i_2_n_0\
    );
\totalPixelCounter[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(6),
      I1 => totalPixelCounter_reg(7),
      O => \totalPixelCounter[8]_i_3_n_0\
    );
\totalPixelCounter[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(5),
      I1 => totalPixelCounter_reg(6),
      O => \totalPixelCounter[8]_i_4_n_0\
    );
\totalPixelCounter[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => totalPixelCounter_reg(4),
      I1 => totalPixelCounter_reg(5),
      O => \totalPixelCounter[8]_i_5_n_0\
    );
\totalPixelCounter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter[0]_i_1_n_0\,
      Q => totalPixelCounter_reg(0),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[10]_i_2_n_6\,
      Q => totalPixelCounter_reg(10),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_totalPixelCounter_reg[10]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \totalPixelCounter_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => totalPixelCounter_reg(8),
      O(3 downto 2) => \NLW_totalPixelCounter_reg[10]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \totalPixelCounter_reg[10]_i_2_n_6\,
      O(0) => \totalPixelCounter_reg[10]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \totalPixelCounter[10]_i_5_n_0\,
      S(0) => \totalPixelCounter[10]_i_6_n_0\
    );
\totalPixelCounter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_7\,
      Q => totalPixelCounter_reg(1),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_6\,
      Q => totalPixelCounter_reg(2),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_5\,
      Q => totalPixelCounter_reg(3),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_4\,
      Q => totalPixelCounter_reg(4),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \totalPixelCounter_reg[4]_i_1_n_0\,
      CO(2) => \totalPixelCounter_reg[4]_i_1_n_1\,
      CO(1) => \totalPixelCounter_reg[4]_i_1_n_2\,
      CO(0) => \totalPixelCounter_reg[4]_i_1_n_3\,
      CYINIT => totalPixelCounter_reg(0),
      DI(3 downto 1) => totalPixelCounter_reg(3 downto 1),
      DI(0) => \totalPixelCounter[4]_i_2_n_0\,
      O(3) => \totalPixelCounter_reg[4]_i_1_n_4\,
      O(2) => \totalPixelCounter_reg[4]_i_1_n_5\,
      O(1) => \totalPixelCounter_reg[4]_i_1_n_6\,
      O(0) => \totalPixelCounter_reg[4]_i_1_n_7\,
      S(3) => \totalPixelCounter[4]_i_3_n_0\,
      S(2) => \totalPixelCounter[4]_i_4_n_0\,
      S(1) => \totalPixelCounter[4]_i_5_n_0\,
      S(0) => \totalPixelCounter[4]_i_6_n_0\
    );
\totalPixelCounter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_7\,
      Q => totalPixelCounter_reg(5),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_6\,
      Q => totalPixelCounter_reg(6),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_5\,
      Q => totalPixelCounter_reg(7),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_4\,
      Q => totalPixelCounter_reg(8),
      R => \^s_axi_aresetn_0\
    );
\totalPixelCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[4]_i_1_n_0\,
      CO(3) => \totalPixelCounter_reg[8]_i_1_n_0\,
      CO(2) => \totalPixelCounter_reg[8]_i_1_n_1\,
      CO(1) => \totalPixelCounter_reg[8]_i_1_n_2\,
      CO(0) => \totalPixelCounter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => totalPixelCounter_reg(7 downto 4),
      O(3) => \totalPixelCounter_reg[8]_i_1_n_4\,
      O(2) => \totalPixelCounter_reg[8]_i_1_n_5\,
      O(1) => \totalPixelCounter_reg[8]_i_1_n_6\,
      O(0) => \totalPixelCounter_reg[8]_i_1_n_7\,
      S(3) => \totalPixelCounter[8]_i_2_n_0\,
      S(2) => \totalPixelCounter[8]_i_3_n_0\,
      S(1) => \totalPixelCounter[8]_i_4_n_0\,
      S(0) => \totalPixelCounter[8]_i_5_n_0\
    );
\totalPixelCounter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \totalPixelCounter[10]_i_1_n_0\,
      D => \totalPixelCounter_reg[10]_i_2_n_7\,
      Q => totalPixelCounter_reg(9),
      R => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0_axis_gaussian is
  port (
    m_axis_tlast : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tready : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_axis_gaussian_0_0_axis_gaussian : entity is "axis_gaussian";
end base_axis_gaussian_0_0_axis_gaussian;

architecture STRUCTURE of base_axis_gaussian_0_0_axis_gaussian is
  signal A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal C : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal F_n_1 : STD_LOGIC;
  signal F_n_13 : STD_LOGIC;
  signal F_n_14 : STD_LOGIC;
  signal F_n_15 : STD_LOGIC;
  signal F_n_16 : STD_LOGIC;
  signal F_n_17 : STD_LOGIC;
  signal F_n_18 : STD_LOGIC;
  signal F_n_19 : STD_LOGIC;
  signal F_n_2 : STD_LOGIC;
  signal F_n_20 : STD_LOGIC;
  signal F_n_21 : STD_LOGIC;
  signal F_n_22 : STD_LOGIC;
  signal F_n_23 : STD_LOGIC;
  signal F_n_24 : STD_LOGIC;
  signal F_n_25 : STD_LOGIC;
  signal F_n_26 : STD_LOGIC;
  signal F_n_27 : STD_LOGIC;
  signal F_n_28 : STD_LOGIC;
  signal F_n_29 : STD_LOGIC;
  signal F_n_3 : STD_LOGIC;
  signal F_n_30 : STD_LOGIC;
  signal F_n_31 : STD_LOGIC;
  signal F_n_32 : STD_LOGIC;
  signal F_n_33 : STD_LOGIC;
  signal F_n_34 : STD_LOGIC;
  signal F_n_35 : STD_LOGIC;
  signal F_n_36 : STD_LOGIC;
  signal F_n_37 : STD_LOGIC;
  signal F_n_38 : STD_LOGIC;
  signal F_n_39 : STD_LOGIC;
  signal F_n_4 : STD_LOGIC;
  signal F_n_40 : STD_LOGIC;
  signal F_n_41 : STD_LOGIC;
  signal F_n_42 : STD_LOGIC;
  signal F_n_43 : STD_LOGIC;
  signal F_n_44 : STD_LOGIC;
  signal F_n_45 : STD_LOGIC;
  signal F_n_46 : STD_LOGIC;
  signal F_n_47 : STD_LOGIC;
  signal F_n_48 : STD_LOGIC;
  signal F_n_49 : STD_LOGIC;
  signal F_n_50 : STD_LOGIC;
  signal F_n_51 : STD_LOGIC;
  signal F_n_52 : STD_LOGIC;
  signal F_n_53 : STD_LOGIC;
  signal F_n_54 : STD_LOGIC;
  signal F_n_55 : STD_LOGIC;
  signal F_n_56 : STD_LOGIC;
  signal F_n_57 : STD_LOGIC;
  signal F_n_58 : STD_LOGIC;
  signal F_n_59 : STD_LOGIC;
  signal F_n_60 : STD_LOGIC;
  signal F_n_61 : STD_LOGIC;
  signal F_n_62 : STD_LOGIC;
  signal F_n_63 : STD_LOGIC;
  signal F_n_64 : STD_LOGIC;
  signal F_n_65 : STD_LOGIC;
  signal F_n_66 : STD_LOGIC;
  signal F_n_67 : STD_LOGIC;
  signal F_n_68 : STD_LOGIC;
  signal F_n_69 : STD_LOGIC;
  signal F_n_70 : STD_LOGIC;
  signal F_n_71 : STD_LOGIC;
  signal F_n_72 : STD_LOGIC;
  signal F_n_73 : STD_LOGIC;
  signal F_n_74 : STD_LOGIC;
  signal F_n_75 : STD_LOGIC;
  signal F_n_76 : STD_LOGIC;
  signal F_n_77 : STD_LOGIC;
  signal F_n_78 : STD_LOGIC;
  signal F_n_79 : STD_LOGIC;
  signal F_n_80 : STD_LOGIC;
  signal F_n_81 : STD_LOGIC;
  signal F_n_82 : STD_LOGIC;
  signal F_n_83 : STD_LOGIC;
  signal F_n_84 : STD_LOGIC;
  signal F_n_85 : STD_LOGIC;
  signal F_n_86 : STD_LOGIC;
  signal F_n_87 : STD_LOGIC;
  signal F_n_88 : STD_LOGIC;
  signal F_n_89 : STD_LOGIC;
  signal F_n_90 : STD_LOGIC;
  signal RTG_n_1 : STD_LOGIC;
  signal RTG_n_10 : STD_LOGIC;
  signal RTG_n_11 : STD_LOGIC;
  signal RTG_n_12 : STD_LOGIC;
  signal RTG_n_13 : STD_LOGIC;
  signal RTG_n_14 : STD_LOGIC;
  signal RTG_n_15 : STD_LOGIC;
  signal RTG_n_16 : STD_LOGIC;
  signal RTG_n_17 : STD_LOGIC;
  signal RTG_n_18 : STD_LOGIC;
  signal RTG_n_19 : STD_LOGIC;
  signal RTG_n_2 : STD_LOGIC;
  signal RTG_n_3 : STD_LOGIC;
  signal RTG_n_4 : STD_LOGIC;
  signal RTG_n_5 : STD_LOGIC;
  signal RTG_n_6 : STD_LOGIC;
  signal RTG_n_7 : STD_LOGIC;
  signal RTG_n_8 : STD_LOGIC;
  signal RTG_n_9 : STD_LOGIC;
  signal SC_n_0 : STD_LOGIC;
  signal SC_n_10 : STD_LOGIC;
  signal SC_n_11 : STD_LOGIC;
  signal SC_n_12 : STD_LOGIC;
  signal SC_n_13 : STD_LOGIC;
  signal SC_n_14 : STD_LOGIC;
  signal SC_n_15 : STD_LOGIC;
  signal SC_n_16 : STD_LOGIC;
  signal SC_n_17 : STD_LOGIC;
  signal SC_n_2 : STD_LOGIC;
  signal SC_n_26 : STD_LOGIC;
  signal SC_n_27 : STD_LOGIC;
  signal SC_n_28 : STD_LOGIC;
  signal SC_n_29 : STD_LOGIC;
  signal SC_n_3 : STD_LOGIC;
  signal SC_n_30 : STD_LOGIC;
  signal SC_n_31 : STD_LOGIC;
  signal SC_n_32 : STD_LOGIC;
  signal SC_n_33 : STD_LOGIC;
  signal SC_n_34 : STD_LOGIC;
  signal SC_n_35 : STD_LOGIC;
  signal SC_n_36 : STD_LOGIC;
  signal SC_n_37 : STD_LOGIC;
  signal SC_n_38 : STD_LOGIC;
  signal SC_n_39 : STD_LOGIC;
  signal SC_n_4 : STD_LOGIC;
  signal SC_n_40 : STD_LOGIC;
  signal SC_n_41 : STD_LOGIC;
  signal SC_n_42 : STD_LOGIC;
  signal SC_n_43 : STD_LOGIC;
  signal SC_n_44 : STD_LOGIC;
  signal SC_n_45 : STD_LOGIC;
  signal SC_n_46 : STD_LOGIC;
  signal SC_n_47 : STD_LOGIC;
  signal SC_n_48 : STD_LOGIC;
  signal SC_n_49 : STD_LOGIC;
  signal SC_n_5 : STD_LOGIC;
  signal SC_n_50 : STD_LOGIC;
  signal SC_n_51 : STD_LOGIC;
  signal SC_n_52 : STD_LOGIC;
  signal SC_n_53 : STD_LOGIC;
  signal SC_n_54 : STD_LOGIC;
  signal SC_n_55 : STD_LOGIC;
  signal SC_n_56 : STD_LOGIC;
  signal SC_n_57 : STD_LOGIC;
  signal SC_n_58 : STD_LOGIC;
  signal SC_n_59 : STD_LOGIC;
  signal SC_n_6 : STD_LOGIC;
  signal SC_n_60 : STD_LOGIC;
  signal SC_n_61 : STD_LOGIC;
  signal SC_n_62 : STD_LOGIC;
  signal SC_n_63 : STD_LOGIC;
  signal SC_n_64 : STD_LOGIC;
  signal SC_n_65 : STD_LOGIC;
  signal SC_n_7 : STD_LOGIC;
  signal SC_n_8 : STD_LOGIC;
  signal SC_n_9 : STD_LOGIC;
  signal fifo_tvalid : STD_LOGIC;
  signal gauss_tvalid : STD_LOGIC;
  signal grayPixel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_tvalid : STD_LOGIC;
begin
F: entity work.base_axis_gaussian_0_0_fifo
     port map (
      CO(0) => RTG_n_13,
      DI(3) => F_n_42,
      DI(2) => F_n_43,
      DI(1) => F_n_44,
      DI(0) => F_n_45,
      O(1) => RTG_n_7,
      O(0) => RTG_n_8,
      Q(23 downto 16) => A(7 downto 0),
      Q(15) => F_n_13,
      Q(14) => F_n_14,
      Q(13) => F_n_15,
      Q(12) => F_n_16,
      Q(11) => F_n_17,
      Q(10) => F_n_18,
      Q(9) => F_n_19,
      Q(8) => F_n_20,
      Q(7) => F_n_21,
      Q(6) => F_n_22,
      Q(5) => F_n_23,
      Q(4) => F_n_24,
      Q(3) => F_n_25,
      Q(2) => F_n_26,
      Q(1) => F_n_27,
      Q(0) => F_n_28,
      S(3) => F_n_1,
      S(2) => F_n_2,
      S(1) => F_n_3,
      S(0) => F_n_4,
      fifo_tvalid => fifo_tvalid,
      \grayPixel0_carry__2\(0) => RTG_n_6,
      \m_axis_tdata_reg[0]_0\(0) => F_n_81,
      \m_axis_tdata_reg[13]_0\(3) => F_n_38,
      \m_axis_tdata_reg[13]_0\(2) => F_n_39,
      \m_axis_tdata_reg[13]_0\(1) => F_n_40,
      \m_axis_tdata_reg[13]_0\(0) => F_n_41,
      \m_axis_tdata_reg[13]_1\(2) => F_n_74,
      \m_axis_tdata_reg[13]_1\(1) => F_n_75,
      \m_axis_tdata_reg[13]_1\(0) => F_n_76,
      \m_axis_tdata_reg[14]_0\(3) => F_n_70,
      \m_axis_tdata_reg[14]_0\(2) => F_n_71,
      \m_axis_tdata_reg[14]_0\(1) => F_n_72,
      \m_axis_tdata_reg[14]_0\(0) => F_n_73,
      \m_axis_tdata_reg[14]_1\(3) => F_n_77,
      \m_axis_tdata_reg[14]_1\(2) => F_n_78,
      \m_axis_tdata_reg[14]_1\(1) => F_n_79,
      \m_axis_tdata_reg[14]_1\(0) => F_n_80,
      \m_axis_tdata_reg[15]_0\(0) => F_n_46,
      \m_axis_tdata_reg[15]_1\(1) => F_n_89,
      \m_axis_tdata_reg[15]_1\(0) => F_n_90,
      \m_axis_tdata_reg[20]_0\(2) => F_n_48,
      \m_axis_tdata_reg[20]_0\(1) => F_n_49,
      \m_axis_tdata_reg[20]_0\(0) => F_n_50,
      \m_axis_tdata_reg[20]_1\(1) => F_n_61,
      \m_axis_tdata_reg[20]_1\(0) => F_n_62,
      \m_axis_tdata_reg[21]_0\(0) => F_n_47,
      \m_axis_tdata_reg[21]_1\(2) => F_n_58,
      \m_axis_tdata_reg[21]_1\(1) => F_n_59,
      \m_axis_tdata_reg[21]_1\(0) => F_n_60,
      \m_axis_tdata_reg[22]_0\(3) => F_n_54,
      \m_axis_tdata_reg[22]_0\(2) => F_n_55,
      \m_axis_tdata_reg[22]_0\(1) => F_n_56,
      \m_axis_tdata_reg[22]_0\(0) => F_n_57,
      \m_axis_tdata_reg[22]_1\(0) => F_n_63,
      \m_axis_tdata_reg[23]_0\(2) => F_n_51,
      \m_axis_tdata_reg[23]_0\(1) => F_n_52,
      \m_axis_tdata_reg[23]_0\(0) => F_n_53,
      \m_axis_tdata_reg[2]_0\(1) => F_n_82,
      \m_axis_tdata_reg[2]_0\(0) => F_n_83,
      \m_axis_tdata_reg[4]_0\(3) => F_n_29,
      \m_axis_tdata_reg[4]_0\(2) => F_n_30,
      \m_axis_tdata_reg[4]_0\(1) => F_n_31,
      \m_axis_tdata_reg[4]_0\(0) => F_n_32,
      \m_axis_tdata_reg[4]_1\(2) => F_n_64,
      \m_axis_tdata_reg[4]_1\(1) => F_n_65,
      \m_axis_tdata_reg[4]_1\(0) => F_n_66,
      \m_axis_tdata_reg[6]_0\(1) => F_n_33,
      \m_axis_tdata_reg[6]_0\(0) => F_n_34,
      \m_axis_tdata_reg[6]_1\(3) => F_n_84,
      \m_axis_tdata_reg[6]_1\(2) => F_n_85,
      \m_axis_tdata_reg[6]_1\(1) => F_n_86,
      \m_axis_tdata_reg[6]_1\(0) => F_n_87,
      \m_axis_tdata_reg[7]_0\(2) => F_n_67,
      \m_axis_tdata_reg[7]_0\(1) => F_n_68,
      \m_axis_tdata_reg[7]_0\(0) => F_n_69,
      \m_axis_tdata_reg[7]_1\(0) => F_n_88,
      \m_axis_tdata_reg[9]_0\(2) => F_n_35,
      \m_axis_tdata_reg[9]_0\(1) => F_n_36,
      \m_axis_tdata_reg[9]_0\(0) => F_n_37,
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      \multOp__25_carry__0\(2) => RTG_n_1,
      \multOp__25_carry__0\(1) => RTG_n_2,
      \multOp__25_carry__0\(0) => RTG_n_3,
      \multOp__25_carry__0_0\(0) => RTG_n_5,
      \multOp__25_carry__1\(0) => RTG_n_4,
      \multOp_inferred__0/i___24_carry__0\(3) => RTG_n_9,
      \multOp_inferred__0/i___24_carry__0\(2) => RTG_n_10,
      \multOp_inferred__0/i___24_carry__0\(1) => RTG_n_11,
      \multOp_inferred__0/i___24_carry__0\(0) => RTG_n_12,
      \multOp_inferred__0/i___24_carry__0_0\(0) => RTG_n_14,
      \multOp_inferred__1/i___27_carry__0\(1) => RTG_n_15,
      \multOp_inferred__1/i___27_carry__0\(0) => RTG_n_16,
      \multOp_inferred__1/i___27_carry__0_0\(1) => RTG_n_18,
      \multOp_inferred__1/i___27_carry__0_0\(0) => RTG_n_19,
      \multOp_inferred__1/i___27_carry__2\(0) => RTG_n_17,
      read_while_write_p1_reg_0 => SC_n_0,
      s_axi_aclk => s_axi_aclk,
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
G: entity work.base_axis_gaussian_0_0_gaussian
     port map (
      D(7) => SC_n_50,
      D(6) => SC_n_51,
      D(5) => SC_n_52,
      D(4) => SC_n_53,
      D(3) => SC_n_54,
      D(2) => SC_n_55,
      D(1) => SC_n_56,
      D(0) => SC_n_57,
      gauss_tvalid => gauss_tvalid,
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tvalid => m_axis_tvalid,
      \mulData_reg[1][8]_0\(7) => SC_n_26,
      \mulData_reg[1][8]_0\(6) => SC_n_27,
      \mulData_reg[1][8]_0\(5) => SC_n_28,
      \mulData_reg[1][8]_0\(4) => SC_n_29,
      \mulData_reg[1][8]_0\(3) => SC_n_30,
      \mulData_reg[1][8]_0\(2) => SC_n_31,
      \mulData_reg[1][8]_0\(1) => SC_n_32,
      \mulData_reg[1][8]_0\(0) => SC_n_33,
      \mulData_reg[2][7]_0\(7) => SC_n_2,
      \mulData_reg[2][7]_0\(6) => SC_n_3,
      \mulData_reg[2][7]_0\(5) => SC_n_4,
      \mulData_reg[2][7]_0\(4) => SC_n_5,
      \mulData_reg[2][7]_0\(3) => SC_n_6,
      \mulData_reg[2][7]_0\(2) => SC_n_7,
      \mulData_reg[2][7]_0\(1) => SC_n_8,
      \mulData_reg[2][7]_0\(0) => SC_n_9,
      \mulData_reg[3][8]_0\(7) => SC_n_58,
      \mulData_reg[3][8]_0\(6) => SC_n_59,
      \mulData_reg[3][8]_0\(5) => SC_n_60,
      \mulData_reg[3][8]_0\(4) => SC_n_61,
      \mulData_reg[3][8]_0\(3) => SC_n_62,
      \mulData_reg[3][8]_0\(2) => SC_n_63,
      \mulData_reg[3][8]_0\(1) => SC_n_64,
      \mulData_reg[3][8]_0\(0) => SC_n_65,
      \mulData_reg[4][9]_0\(7) => SC_n_34,
      \mulData_reg[4][9]_0\(6) => SC_n_35,
      \mulData_reg[4][9]_0\(5) => SC_n_36,
      \mulData_reg[4][9]_0\(4) => SC_n_37,
      \mulData_reg[4][9]_0\(3) => SC_n_38,
      \mulData_reg[4][9]_0\(2) => SC_n_39,
      \mulData_reg[4][9]_0\(1) => SC_n_40,
      \mulData_reg[4][9]_0\(0) => SC_n_41,
      \mulData_reg[5][8]_0\(7) => SC_n_10,
      \mulData_reg[5][8]_0\(6) => SC_n_11,
      \mulData_reg[5][8]_0\(5) => SC_n_12,
      \mulData_reg[5][8]_0\(4) => SC_n_13,
      \mulData_reg[5][8]_0\(3) => SC_n_14,
      \mulData_reg[5][8]_0\(2) => SC_n_15,
      \mulData_reg[5][8]_0\(1) => SC_n_16,
      \mulData_reg[5][8]_0\(0) => SC_n_17,
      \mulData_reg[6][7]_0\(7 downto 0) => C(7 downto 0),
      \mulData_reg[7][8]_0\(7) => SC_n_42,
      \mulData_reg[7][8]_0\(6) => SC_n_43,
      \mulData_reg[7][8]_0\(5) => SC_n_44,
      \mulData_reg[7][8]_0\(4) => SC_n_45,
      \mulData_reg[7][8]_0\(3) => SC_n_46,
      \mulData_reg[7][8]_0\(2) => SC_n_47,
      \mulData_reg[7][8]_0\(1) => SC_n_48,
      \mulData_reg[7][8]_0\(0) => SC_n_49,
      \mulData_reg[8][7]_0\(7 downto 0) => B(7 downto 0),
      s_axi_aclk => s_axi_aclk
    );
RTG: entity work.base_axis_gaussian_0_0_rgb2gray
     port map (
      CO(0) => RTG_n_13,
      DI(3) => F_n_42,
      DI(2) => F_n_43,
      DI(1) => F_n_44,
      DI(0) => F_n_45,
      E(0) => fifo_tvalid,
      O(1) => RTG_n_7,
      O(0) => RTG_n_8,
      Q(23 downto 16) => A(7 downto 0),
      Q(15) => F_n_13,
      Q(14) => F_n_14,
      Q(13) => F_n_15,
      Q(12) => F_n_16,
      Q(11) => F_n_17,
      Q(10) => F_n_18,
      Q(9) => F_n_19,
      Q(8) => F_n_20,
      Q(7) => F_n_21,
      Q(6) => F_n_22,
      Q(5) => F_n_23,
      Q(4) => F_n_24,
      Q(3) => F_n_25,
      Q(2) => F_n_26,
      Q(1) => F_n_27,
      Q(0) => F_n_28,
      S(3) => F_n_1,
      S(2) => F_n_2,
      S(1) => F_n_3,
      S(0) => F_n_4,
      \grayPixel0__41_carry_0\(2) => F_n_35,
      \grayPixel0__41_carry_0\(1) => F_n_36,
      \grayPixel0__41_carry_0\(0) => F_n_37,
      \grayPixel0__41_carry__1_i_1_0\(0) => F_n_47,
      \grayPixel0__41_carry__2_i_1_0\(0) => F_n_46,
      \grayPixel0__41_carry_i_4_0\(0) => F_n_81,
      grayPixel0_carry_0(2) => F_n_64,
      grayPixel0_carry_0(1) => F_n_65,
      grayPixel0_carry_0(0) => F_n_66,
      grayPixel0_carry_1(1) => F_n_82,
      grayPixel0_carry_1(0) => F_n_83,
      \grayPixel0_carry__0_0\(3) => F_n_84,
      \grayPixel0_carry__0_0\(2) => F_n_85,
      \grayPixel0_carry__0_0\(1) => F_n_86,
      \grayPixel0_carry__0_0\(0) => F_n_87,
      \grayPixel0_carry__0_1\(3) => F_n_29,
      \grayPixel0_carry__0_1\(2) => F_n_30,
      \grayPixel0_carry__0_1\(1) => F_n_31,
      \grayPixel0_carry__0_1\(0) => F_n_32,
      \grayPixel0_carry__0_i_2_0\(2) => F_n_58,
      \grayPixel0_carry__0_i_2_0\(1) => F_n_59,
      \grayPixel0_carry__0_i_2_0\(0) => F_n_60,
      \grayPixel0_carry__0_i_2_1\(3) => F_n_54,
      \grayPixel0_carry__0_i_2_1\(2) => F_n_55,
      \grayPixel0_carry__0_i_2_1\(1) => F_n_56,
      \grayPixel0_carry__0_i_2_1\(0) => F_n_57,
      \grayPixel0_carry__1_0\(0) => F_n_88,
      \grayPixel0_carry__1_1\(1) => F_n_33,
      \grayPixel0_carry__1_1\(0) => F_n_34,
      \grayPixel0_carry__1_i_2_0\(0) => F_n_63,
      \grayPixel0_carry__1_i_2_1\(1) => F_n_61,
      \grayPixel0_carry__1_i_2_1\(0) => F_n_62,
      grayPixel0_carry_i_3_0(2) => F_n_48,
      grayPixel0_carry_i_3_0(1) => F_n_49,
      grayPixel0_carry_i_3_0(0) => F_n_50,
      \grayPixel_reg[4]_0\(2) => F_n_74,
      \grayPixel_reg[4]_0\(1) => F_n_75,
      \grayPixel_reg[4]_0\(0) => F_n_76,
      \grayPixel_reg[4]_1\(3) => F_n_70,
      \grayPixel_reg[4]_1\(2) => F_n_71,
      \grayPixel_reg[4]_1\(1) => F_n_72,
      \grayPixel_reg[4]_1\(0) => F_n_73,
      \grayPixel_reg[7]_0\(7 downto 0) => grayPixel(7 downto 0),
      \grayPixel_reg[7]_1\(3) => F_n_77,
      \grayPixel_reg[7]_1\(2) => F_n_78,
      \grayPixel_reg[7]_1\(1) => F_n_79,
      \grayPixel_reg[7]_1\(0) => F_n_80,
      \i___24_carry_i_1\(2) => F_n_67,
      \i___24_carry_i_1\(1) => F_n_68,
      \i___24_carry_i_1\(0) => F_n_69,
      \i___27_carry__0_i_5\(1) => F_n_89,
      \i___27_carry__0_i_5\(0) => F_n_90,
      \m_axis_tdata_reg[13]\(1) => RTG_n_15,
      \m_axis_tdata_reg[13]\(0) => RTG_n_16,
      \m_axis_tdata_reg[15]\(0) => RTG_n_17,
      \m_axis_tdata_reg[15]_0\(1) => RTG_n_18,
      \m_axis_tdata_reg[15]_0\(0) => RTG_n_19,
      \m_axis_tdata_reg[21]\(0) => RTG_n_6,
      \m_axis_tdata_reg[23]\(2) => RTG_n_1,
      \m_axis_tdata_reg[23]\(1) => RTG_n_2,
      \m_axis_tdata_reg[23]\(0) => RTG_n_3,
      \m_axis_tdata_reg[23]_0\(0) => RTG_n_4,
      \m_axis_tdata_reg[23]_1\(0) => RTG_n_5,
      \m_axis_tdata_reg[7]\(3) => RTG_n_9,
      \m_axis_tdata_reg[7]\(2) => RTG_n_10,
      \m_axis_tdata_reg[7]\(1) => RTG_n_11,
      \m_axis_tdata_reg[7]\(0) => RTG_n_12,
      \m_axis_tdata_reg[7]_0\(0) => RTG_n_14,
      \multOp__25_carry_0\(2) => F_n_51,
      \multOp__25_carry_0\(1) => F_n_52,
      \multOp__25_carry_0\(0) => F_n_53,
      \multOp_inferred__1/i___27_carry_0\(3) => F_n_38,
      \multOp_inferred__1/i___27_carry_0\(2) => F_n_39,
      \multOp_inferred__1/i___27_carry_0\(1) => F_n_40,
      \multOp_inferred__1/i___27_carry_0\(0) => F_n_41,
      out_tvalid => out_tvalid,
      s_axi_aclk => s_axi_aclk
    );
SC: entity work.base_axis_gaussian_0_0_gaussian_control
     port map (
      D(7) => SC_n_50,
      D(6) => SC_n_51,
      D(5) => SC_n_52,
      D(4) => SC_n_53,
      D(3) => SC_n_54,
      D(2) => SC_n_55,
      D(1) => SC_n_56,
      D(0) => SC_n_57,
      \currentRdLineBuffer_reg[1]_0\(7) => SC_n_2,
      \currentRdLineBuffer_reg[1]_0\(6) => SC_n_3,
      \currentRdLineBuffer_reg[1]_0\(5) => SC_n_4,
      \currentRdLineBuffer_reg[1]_0\(4) => SC_n_5,
      \currentRdLineBuffer_reg[1]_0\(3) => SC_n_6,
      \currentRdLineBuffer_reg[1]_0\(2) => SC_n_7,
      \currentRdLineBuffer_reg[1]_0\(1) => SC_n_8,
      \currentRdLineBuffer_reg[1]_0\(0) => SC_n_9,
      \currentRdLineBuffer_reg[1]_1\(7) => SC_n_10,
      \currentRdLineBuffer_reg[1]_1\(6) => SC_n_11,
      \currentRdLineBuffer_reg[1]_1\(5) => SC_n_12,
      \currentRdLineBuffer_reg[1]_1\(4) => SC_n_13,
      \currentRdLineBuffer_reg[1]_1\(3) => SC_n_14,
      \currentRdLineBuffer_reg[1]_1\(2) => SC_n_15,
      \currentRdLineBuffer_reg[1]_1\(1) => SC_n_16,
      \currentRdLineBuffer_reg[1]_1\(0) => SC_n_17,
      \currentRdLineBuffer_reg[1]_2\(7 downto 0) => B(7 downto 0),
      \currentRdLineBuffer_reg[1]_3\(7) => SC_n_26,
      \currentRdLineBuffer_reg[1]_3\(6) => SC_n_27,
      \currentRdLineBuffer_reg[1]_3\(5) => SC_n_28,
      \currentRdLineBuffer_reg[1]_3\(4) => SC_n_29,
      \currentRdLineBuffer_reg[1]_3\(3) => SC_n_30,
      \currentRdLineBuffer_reg[1]_3\(2) => SC_n_31,
      \currentRdLineBuffer_reg[1]_3\(1) => SC_n_32,
      \currentRdLineBuffer_reg[1]_3\(0) => SC_n_33,
      \currentRdLineBuffer_reg[1]_4\(7) => SC_n_34,
      \currentRdLineBuffer_reg[1]_4\(6) => SC_n_35,
      \currentRdLineBuffer_reg[1]_4\(5) => SC_n_36,
      \currentRdLineBuffer_reg[1]_4\(4) => SC_n_37,
      \currentRdLineBuffer_reg[1]_4\(3) => SC_n_38,
      \currentRdLineBuffer_reg[1]_4\(2) => SC_n_39,
      \currentRdLineBuffer_reg[1]_4\(1) => SC_n_40,
      \currentRdLineBuffer_reg[1]_4\(0) => SC_n_41,
      \currentRdLineBuffer_reg[1]_5\(7) => SC_n_42,
      \currentRdLineBuffer_reg[1]_5\(6) => SC_n_43,
      \currentRdLineBuffer_reg[1]_5\(5) => SC_n_44,
      \currentRdLineBuffer_reg[1]_5\(4) => SC_n_45,
      \currentRdLineBuffer_reg[1]_5\(3) => SC_n_46,
      \currentRdLineBuffer_reg[1]_5\(2) => SC_n_47,
      \currentRdLineBuffer_reg[1]_5\(1) => SC_n_48,
      \currentRdLineBuffer_reg[1]_5\(0) => SC_n_49,
      \currentRdLineBuffer_reg[1]_6\(7) => SC_n_58,
      \currentRdLineBuffer_reg[1]_6\(6) => SC_n_59,
      \currentRdLineBuffer_reg[1]_6\(5) => SC_n_60,
      \currentRdLineBuffer_reg[1]_6\(4) => SC_n_61,
      \currentRdLineBuffer_reg[1]_6\(3) => SC_n_62,
      \currentRdLineBuffer_reg[1]_6\(2) => SC_n_63,
      \currentRdLineBuffer_reg[1]_6\(1) => SC_n_64,
      \currentRdLineBuffer_reg[1]_6\(0) => SC_n_65,
      \currentRdLineBuffer_reg[1]_7\(7 downto 0) => C(7 downto 0),
      gauss_tvalid => gauss_tvalid,
      \mulData[0][7]_i_11\(7 downto 0) => grayPixel(7 downto 0),
      out_tvalid => out_tvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => SC_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_axis_gaussian_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of base_axis_gaussian_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of base_axis_gaussian_0_0 : entity is "base_axis_gaussian_0_0,axis_gaussian,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of base_axis_gaussian_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of base_axis_gaussian_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of base_axis_gaussian_0_0 : entity is "axis_gaussian,Vivado 2020.1";
end base_axis_gaussian_0_0;

architecture STRUCTURE of base_axis_gaussian_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute x_interface_info of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute x_interface_info of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of m_axis_tvalid : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_RESET s_axi_aresetn, ASSOCIATED_BUSIF m_axis:s_axis, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute x_interface_info of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute x_interface_info of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute x_interface_info of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute x_interface_info of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
  attribute x_interface_parameter of s_axis_tdata : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
U0: entity work.base_axis_gaussian_0_0_axis_gaussian
     port map (
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axis_tdata(23 downto 0) => s_axis_tdata(23 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
end STRUCTURE;
