CxlResult:/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uram_rd_back_v1_0_2/.cxl.verilog.uram_rd_back_v1_0_2.uram_rd_back_v1_0_2.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = uram_rd_back_v1_0_2 ,
	SourcePath = /tools/Xilinx/Vivado/2022.2/data ,
	Simulator = questasim ,
	SimulatorVersion = 2021.2_1 ,
	CompiledLibrary = uram_rd_back_v1_0_2 ,
	CompiledPath = /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uram_rd_back_v1_0_2 ,
	Timestamp = Thu Jul 13 11:22:41 2023 ,
	Time = 1689214961 ,
	Language = verilog ,
	XilinxVersion = 2022.2 ,
	LogFile = /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/uram_rd_back_v1_0_2/.cxl.verilog.uram_rd_back_v1_0_2.uram_rd_back_v1_0_2.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
