/cad/questasim/10.4/questasim/linux_x86_64//vlib /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/secureip
/cad/questasim/10.4/questasim/linux_x86_64//vmap secureip /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/secureip
/cad/questasim/10.4/questasim/linux_x86_64//vlog -source -novopt -64 -work secureip -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/secureip/.cxl.verilog.secureip.secureip.lin64.cmf
/cad/questasim/10.4/questasim/linux_x86_64//vlog  -64 -work secureip -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/secureip/.cxl.verilog.axi_bfm.secureip.lin64.cmf
/cad/questasim/10.4/questasim/linux_x86_64//vlib /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unisim
/cad/questasim/10.4/questasim/linux_x86_64//vmap unisim /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unisim
/cad/questasim/10.4/questasim/linux_x86_64//vcom -source -93 -novopt -64 -work unisim -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unisim/.cxl.vhdl.unisim.unisim.lin64.cmf -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.lin64.cmf
/cad/questasim/10.4/questasim/linux_x86_64//vlib /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unimacro
/cad/questasim/10.4/questasim/linux_x86_64//vmap unimacro /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unimacro
/cad/questasim/10.4/questasim/linux_x86_64//vcom -source -93 -novopt -64 -work unimacro -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf
/cad/questasim/10.4/questasim/linux_x86_64//vlib /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unifast
/cad/questasim/10.4/questasim/linux_x86_64//vmap unifast /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unifast
/cad/questasim/10.4/questasim/linux_x86_64//vcom -source -93 -novopt -64 -work unifast -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unifast/.cxl.vhdl.unifast.unifast.lin64.cmf
/cad/questasim/10.4/questasim/linux_x86_64//vlib /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unisims_ver
/cad/questasim/10.4/questasim/linux_x86_64//vmap unisims_ver /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unisims_ver
/cad/questasim/10.4/questasim/linux_x86_64//vlog -source -novopt -64 -work unisims_ver -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unisims_ver/.cxl.verilog.unisim.unisims_ver.lin64.cmf
/cad/questasim/10.4/questasim/linux_x86_64//vlib /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unimacro_ver
/cad/questasim/10.4/questasim/linux_x86_64//vmap unimacro_ver /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unimacro_ver
/cad/questasim/10.4/questasim/linux_x86_64//vlog -source -novopt -64 -work unimacro_ver -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unimacro_ver/.cxl.verilog.unimacro.unimacro_ver.lin64.cmf
/cad/questasim/10.4/questasim/linux_x86_64//vlib /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unifast_ver
/cad/questasim/10.4/questasim/linux_x86_64//vmap unifast_ver /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unifast_ver
/cad/questasim/10.4/questasim/linux_x86_64//vlog -source -novopt -64 -work unifast_ver -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/unifast_ver/.cxl.verilog.unifast.unifast_ver.lin64.cmf
/cad/questasim/10.4/questasim/linux_x86_64//vlib /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/simprims_ver
/cad/questasim/10.4/questasim/linux_x86_64//vmap simprims_ver /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/simprims_ver
/cad/questasim/10.4/questasim/linux_x86_64//vlog -source -novopt +define+XIL_TIMING -64 -work simprims_ver -f /home/nur/nuraghe/fpga/xilinx_lib_compiling/../../fe/sim/xilinx_libs/simprims_ver/.cxl.verilog.simprim.simprims_ver.lin64.cmf
