

================================================================
== Vitis HLS Report for 'node17'
================================================================
* Date:           Wed Oct  2 17:42:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.664 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   196619|   196619|  0.917 ms|  0.917 ms|  196619|  196619|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop96_loop97_loop98  |   196617|   196617|        22|         12|          1|  16384|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      835|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    41|     3817|     3002|    -|
|Memory               |       64|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     2974|    -|
|Register             |        -|     -|     4840|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|    41|     8657|     6811|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U492    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U493    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U494    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U495    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U496  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U497  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U498  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U499  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U500   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U501   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U502   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U503   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U504   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U505   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U506   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U507   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U508   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U509   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U510   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  41| 3817| 3002|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v218_U     |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_1_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_2_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_3_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_4_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_5_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_6_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_7_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_8_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_9_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_10_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_11_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_12_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_13_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_14_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v218_15_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_U     |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_1_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_2_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_3_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_4_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_5_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_6_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_7_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_8_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_9_U   |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_10_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_11_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_12_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_13_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_14_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_15_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_16_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_17_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_18_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_19_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_20_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_21_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_22_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_23_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_24_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_25_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_26_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_27_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_28_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_29_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_30_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v219_31_U  |node23_v294_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v220_U     |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v220_1_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v220_2_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v220_3_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v220_4_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v220_5_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v220_6_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |v220_7_U   |node23_v296_RAM_AUTO_1R1W  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |       64|  0|   0|    0| 32768| 1792|    56|      1048576|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln645_1_fu_2287_p2             |         +|   0|  0|  22|          15|           1|
    |add_ln645_fu_2302_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln646_1_fu_2516_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln646_fu_2358_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln647_fu_2623_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln655_fu_2560_p2               |         +|   0|  0|  17|          10|          10|
    |add_ln659_fu_2454_p2               |         +|   0|  0|  16|           9|           9|
    |empty_fu_2408_p2                   |         +|   0|  0|  16|           9|           9|
    |and_ln645_fu_2340_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1783                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1785                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2476                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2480                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2500                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2503                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op372_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_2440_p2                   |      icmp|   0|  0|  12|           5|           1|
    |cmp42_fu_2434_p2                   |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln645_fu_2281_p2              |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln646_fu_2308_p2              |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln647_1_fu_2628_p2            |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln647_fu_2334_p2              |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln663_fu_2583_p2              |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln670_fu_2510_p2              |      icmp|   0|  0|  12|           5|           2|
    |ap_block_state20_pp0_stage7_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage8_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage9_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |or_ln645_fu_2322_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln646_1_fu_2370_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln646_fu_2364_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln645_1_fu_2346_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln645_fu_2314_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln646_1_fu_2388_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln646_2_fu_2522_p3          |    select|   0|  0|  11|           1|           1|
    |select_ln646_fu_2376_p3            |    select|   0|  0|   6|           1|           1|
    |v231_10_fu_2795_p3                 |    select|   0|  0|  32|           1|           1|
    |v231_11_fu_2803_p3                 |    select|   0|  0|  32|           1|           1|
    |v231_12_fu_2811_p3                 |    select|   0|  0|  32|           1|           1|
    |v231_13_fu_2855_p3                 |    select|   0|  0|  32|           1|           1|
    |v231_14_fu_2863_p3                 |    select|   0|  0|  32|           1|           1|
    |v231_15_fu_2871_p3                 |    select|   0|  0|  32|           1|           1|
    |v231_1_fu_2669_p3                  |    select|   0|  0|  32|           1|           1|
    |v231_2_fu_2680_p3                  |    select|   0|  0|  32|           1|           1|
    |v231_3_fu_2691_p3                  |    select|   0|  0|  32|           1|           1|
    |v231_4_fu_2718_p3                  |    select|   0|  0|  32|           1|           1|
    |v231_5_fu_2729_p3                  |    select|   0|  0|  32|           1|           1|
    |v231_6_fu_2740_p3                  |    select|   0|  0|  32|           1|           1|
    |v231_7_fu_2751_p3                  |    select|   0|  0|  32|           1|           1|
    |v231_8_fu_2838_p3                  |    select|   0|  0|  32|           1|           1|
    |v231_9_fu_2787_p3                  |    select|   0|  0|  32|           1|           1|
    |v231_fu_2658_p3                    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln645_fu_2328_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 835|         174|         132|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |add91_1112_33_fu_202                     |   9|          2|   32|         64|
    |add91_1_1_319_fu_234                     |   9|          2|   32|         64|
    |add91_1_2_321_fu_238                     |   9|          2|   32|         64|
    |add91_1_37417_fu_230                     |   9|          2|   32|         64|
    |add91_1_3_323_fu_242                     |   9|          2|   32|         64|
    |add91_1_4_325_fu_246                     |   9|          2|   32|         64|
    |add91_1_5_327_fu_250                     |   9|          2|   32|         64|
    |add91_1_6_329_fu_254                     |   9|          2|   32|         64|
    |add91_1_7_331_fu_258                     |   9|          2|   32|         64|
    |add91_2_35_fu_206                        |   9|          2|   32|         64|
    |add91_32061_fu_198                       |   9|          2|   32|         64|
    |add91_3_37_fu_210                        |   9|          2|   32|         64|
    |add91_4_39_fu_214                        |   9|          2|   32|         64|
    |add91_5_311_fu_218                       |   9|          2|   32|         64|
    |add91_6_313_fu_222                       |   9|          2|   32|         64|
    |add91_7_315_fu_226                       |   9|          2|   32|         64|
    |ap_NS_fsm                                |  65|         13|    1|         13|
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_empty_101_reg_1807  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_102_reg_1817  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_103_reg_1927  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_104_reg_1937  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_105_reg_1907  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_106_reg_1917  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_107_reg_1887  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_108_reg_1897  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_109_reg_1867  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_110_reg_1877  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_111_reg_1847  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_112_reg_1857  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_113_reg_1827  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_114_reg_1837  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add91_1112_33_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_1_1_319_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_1_2_321_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_1_37417_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_1_3_323_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_1_4_325_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_1_5_327_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_1_6_329_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_1_7_331_load      |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_2_35_load         |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_32061_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_3_37_load         |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_4_39_load         |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_5_311_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_6_313_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_add91_7_315_load        |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten44_load   |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|   11|         22|
    |ap_sig_allocacmp_v221_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_v222_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v223_load               |   9|          2|    6|         12|
    |grp_fu_1947_p0                           |  37|          7|   32|        224|
    |grp_fu_1947_p1                           |  65|         12|   32|        384|
    |grp_fu_1951_p0                           |  31|          6|   32|        192|
    |grp_fu_1951_p1                           |  65|         12|   32|        384|
    |grp_fu_1955_p0                           |  31|          6|   32|        192|
    |grp_fu_1955_p1                           |  54|         10|   32|        320|
    |grp_fu_1959_p0                           |  31|          6|   32|        192|
    |grp_fu_1959_p1                           |  54|         10|   32|        320|
    |grp_fu_1963_p0                           |  31|          6|   32|        192|
    |grp_fu_1963_p1                           |  31|          6|   32|        192|
    |grp_fu_1967_p0                           |  20|          4|   32|        128|
    |grp_fu_1967_p1                           |  20|          4|   32|        128|
    |grp_fu_1971_p0                           |  20|          4|   32|        128|
    |grp_fu_1971_p1                           |  20|          4|   32|        128|
    |grp_fu_1975_p0                           |  20|          4|   32|        128|
    |grp_fu_1975_p1                           |  20|          4|   32|        128|
    |grp_fu_2003_p0                           |  26|          5|   32|        160|
    |grp_fu_2003_p1                           |  37|          7|   32|        224|
    |grp_fu_2010_p0                           |  31|          6|   32|        192|
    |grp_fu_2010_p1                           |  37|          7|   32|        224|
    |grp_fu_2017_p0                           |  31|          6|   32|        192|
    |grp_fu_2017_p1                           |  37|          7|   32|        224|
    |grp_fu_2024_p0                           |  31|          6|   32|        192|
    |grp_fu_2024_p1                           |  37|          7|   32|        224|
    |grp_fu_2031_p0                           |  37|          7|   32|        224|
    |grp_fu_2031_p1                           |  37|          7|   32|        224|
    |grp_fu_2037_p0                           |  37|          7|   32|        224|
    |grp_fu_2037_p1                           |  37|          7|   32|        224|
    |grp_fu_2043_p0                           |  37|          7|   32|        224|
    |grp_fu_2043_p1                           |  37|          7|   32|        224|
    |grp_fu_2049_p0                           |  31|          6|   32|        192|
    |grp_fu_2049_p1                           |  37|          7|   32|        224|
    |grp_fu_2055_p0                           |  31|          6|   32|        192|
    |grp_fu_2055_p1                           |  37|          7|   32|        224|
    |grp_fu_2061_p0                           |  26|          5|   32|        160|
    |grp_fu_2061_p1                           |  31|          6|   32|        192|
    |grp_fu_2068_p0                           |  26|          5|   32|        160|
    |grp_fu_2068_p1                           |  31|          6|   32|        192|
    |indvar_flatten44_fu_194                  |   9|          2|   15|         30|
    |indvar_flatten_fu_186                    |   9|          2|   11|         22|
    |v218_10_address0                         |  14|          3|    9|         27|
    |v218_11_address0                         |  14|          3|    9|         27|
    |v218_12_address0                         |  14|          3|    9|         27|
    |v218_13_address0                         |  14|          3|    9|         27|
    |v218_14_address0                         |  14|          3|    9|         27|
    |v218_15_address0                         |  14|          3|    9|         27|
    |v218_1_address0                          |  14|          3|    9|         27|
    |v218_2_address0                          |  14|          3|    9|         27|
    |v218_3_address0                          |  14|          3|    9|         27|
    |v218_4_address0                          |  14|          3|    9|         27|
    |v218_5_address0                          |  14|          3|    9|         27|
    |v218_6_address0                          |  14|          3|    9|         27|
    |v218_7_address0                          |  14|          3|    9|         27|
    |v218_8_address0                          |  14|          3|    9|         27|
    |v218_9_address0                          |  14|          3|    9|         27|
    |v218_address0                            |  14|          3|    9|         27|
    |v219_10_address0                         |  14|          3|    9|         27|
    |v219_11_address0                         |  14|          3|    9|         27|
    |v219_12_address0                         |  14|          3|    9|         27|
    |v219_13_address0                         |  14|          3|    9|         27|
    |v219_14_address0                         |  14|          3|    9|         27|
    |v219_15_address0                         |  14|          3|    9|         27|
    |v219_16_address0                         |  14|          3|    9|         27|
    |v219_17_address0                         |  14|          3|    9|         27|
    |v219_18_address0                         |  14|          3|    9|         27|
    |v219_19_address0                         |  14|          3|    9|         27|
    |v219_1_address0                          |  14|          3|    9|         27|
    |v219_20_address0                         |  14|          3|    9|         27|
    |v219_21_address0                         |  14|          3|    9|         27|
    |v219_22_address0                         |  14|          3|    9|         27|
    |v219_23_address0                         |  14|          3|    9|         27|
    |v219_24_address0                         |  14|          3|    9|         27|
    |v219_25_address0                         |  14|          3|    9|         27|
    |v219_26_address0                         |  14|          3|    9|         27|
    |v219_27_address0                         |  14|          3|    9|         27|
    |v219_28_address0                         |  14|          3|    9|         27|
    |v219_29_address0                         |  14|          3|    9|         27|
    |v219_2_address0                          |  14|          3|    9|         27|
    |v219_30_address0                         |  14|          3|    9|         27|
    |v219_31_address0                         |  14|          3|    9|         27|
    |v219_3_address0                          |  14|          3|    9|         27|
    |v219_4_address0                          |  14|          3|    9|         27|
    |v219_5_address0                          |  14|          3|    9|         27|
    |v219_6_address0                          |  14|          3|    9|         27|
    |v219_7_address0                          |  14|          3|    9|         27|
    |v219_8_address0                          |  14|          3|    9|         27|
    |v219_9_address0                          |  14|          3|    9|         27|
    |v219_address0                            |  14|          3|    9|         27|
    |v220_1_address0                          |  14|          3|   10|         30|
    |v220_2_address0                          |  14|          3|   10|         30|
    |v220_3_address0                          |  14|          3|   10|         30|
    |v220_4_address0                          |  14|          3|   10|         30|
    |v220_5_address0                          |  14|          3|   10|         30|
    |v220_6_address0                          |  14|          3|   10|         30|
    |v220_7_address0                          |  14|          3|   10|         30|
    |v220_address0                            |  14|          3|   10|         30|
    |v221_fu_190                              |   9|          2|    6|         12|
    |v222_fu_182                              |   9|          2|    5|         10|
    |v223_fu_178                              |   9|          2|    6|         12|
    |v355_0_0_blk_n                           |   9|          2|    1|          2|
    |v355_0_1_blk_n                           |   9|          2|    1|          2|
    |v355_0_2_blk_n                           |   9|          2|    1|          2|
    |v355_0_3_blk_n                           |   9|          2|    1|          2|
    |v355_0_4_blk_n                           |   9|          2|    1|          2|
    |v355_0_5_blk_n                           |   9|          2|    1|          2|
    |v355_0_6_blk_n                           |   9|          2|    1|          2|
    |v355_0_7_blk_n                           |   9|          2|    1|          2|
    |v355_1_0_blk_n                           |   9|          2|    1|          2|
    |v355_1_1_blk_n                           |   9|          2|    1|          2|
    |v355_1_2_blk_n                           |   9|          2|    1|          2|
    |v355_1_3_blk_n                           |   9|          2|    1|          2|
    |v355_1_4_blk_n                           |   9|          2|    1|          2|
    |v355_1_5_blk_n                           |   9|          2|    1|          2|
    |v355_1_6_blk_n                           |   9|          2|    1|          2|
    |v355_1_7_blk_n                           |   9|          2|    1|          2|
    |v365_0_0_blk_n                           |   9|          2|    1|          2|
    |v365_0_1_blk_n                           |   9|          2|    1|          2|
    |v365_0_2_blk_n                           |   9|          2|    1|          2|
    |v365_0_3_blk_n                           |   9|          2|    1|          2|
    |v365_1_0_blk_n                           |   9|          2|    1|          2|
    |v365_1_1_blk_n                           |   9|          2|    1|          2|
    |v365_1_2_blk_n                           |   9|          2|    1|          2|
    |v365_1_3_blk_n                           |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |2974|        611| 3315|      13105|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add91_1112_33_fu_202                     |  32|   0|   32|          0|
    |add91_1_1_319_fu_234                     |  32|   0|   32|          0|
    |add91_1_2_321_fu_238                     |  32|   0|   32|          0|
    |add91_1_37417_fu_230                     |  32|   0|   32|          0|
    |add91_1_3_323_fu_242                     |  32|   0|   32|          0|
    |add91_1_4_325_fu_246                     |  32|   0|   32|          0|
    |add91_1_5_327_fu_250                     |  32|   0|   32|          0|
    |add91_1_6_329_fu_254                     |  32|   0|   32|          0|
    |add91_1_7_331_fu_258                     |  32|   0|   32|          0|
    |add91_2_35_fu_206                        |  32|   0|   32|          0|
    |add91_32061_fu_198                       |  32|   0|   32|          0|
    |add91_3_37_fu_210                        |  32|   0|   32|          0|
    |add91_4_39_fu_214                        |  32|   0|   32|          0|
    |add91_5_311_fu_218                       |  32|   0|   32|          0|
    |add91_6_313_fu_222                       |  32|   0|   32|          0|
    |add91_7_315_fu_226                       |  32|   0|   32|          0|
    |ap_CS_fsm                                |  12|   0|   12|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_empty_101_reg_1807  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_102_reg_1817  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_103_reg_1927  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_104_reg_1937  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_105_reg_1907  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_106_reg_1917  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_107_reg_1887  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_108_reg_1897  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_109_reg_1867  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_110_reg_1877  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_111_reg_1847  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_112_reg_1857  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_113_reg_1827  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_114_reg_1837  |  32|   0|   32|          0|
    |cmp21_reg_3290                           |   1|   0|    1|          0|
    |cmp42_reg_3286                           |   1|   0|    1|          0|
    |empty_101_reg_1807                       |  32|   0|   32|          0|
    |empty_102_reg_1817                       |  32|   0|   32|          0|
    |empty_103_reg_1927                       |  32|   0|   32|          0|
    |empty_104_reg_1937                       |  32|   0|   32|          0|
    |empty_105_reg_1907                       |  32|   0|   32|          0|
    |empty_106_reg_1917                       |  32|   0|   32|          0|
    |empty_107_reg_1887                       |  32|   0|   32|          0|
    |empty_108_reg_1897                       |  32|   0|   32|          0|
    |empty_109_reg_1867                       |  32|   0|   32|          0|
    |empty_110_reg_1877                       |  32|   0|   32|          0|
    |empty_111_reg_1847                       |  32|   0|   32|          0|
    |empty_112_reg_1857                       |  32|   0|   32|          0|
    |empty_113_reg_1827                       |  32|   0|   32|          0|
    |empty_114_reg_1837                       |  32|   0|   32|          0|
    |icmp_ln645_reg_3186                      |   1|   0|    1|          0|
    |icmp_ln645_reg_3186_pp0_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln647_1_reg_3920                    |   1|   0|    1|          0|
    |icmp_ln647_1_reg_3920_pp0_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln663_reg_3760                      |   1|   0|    1|          0|
    |icmp_ln670_reg_3546                      |   1|   0|    1|          0|
    |icmp_ln670_reg_3546_pp0_iter1_reg        |   1|   0|    1|          0|
    |indvar_flatten44_fu_194                  |  15|   0|   15|          0|
    |indvar_flatten_fu_186                    |  11|   0|   11|          0|
    |or_ln646_reg_3195                        |   1|   0|    1|          0|
    |reg_2139                                 |  32|   0|   32|          0|
    |reg_2145                                 |  32|   0|   32|          0|
    |reg_2151                                 |  32|   0|   32|          0|
    |reg_2157                                 |  32|   0|   32|          0|
    |reg_2163                                 |  32|   0|   32|          0|
    |reg_2168                                 |  32|   0|   32|          0|
    |reg_2173                                 |  32|   0|   32|          0|
    |reg_2178                                 |  32|   0|   32|          0|
    |reg_2203                                 |  32|   0|   32|          0|
    |select_ln646_reg_3199                    |   6|   0|    6|          0|
    |tmp12_reg_4481                           |  32|   0|   32|          0|
    |tmp27_reg_4496                           |  32|   0|   32|          0|
    |tmp32_reg_4501                           |  32|   0|   32|          0|
    |tmp52_reg_4461                           |  32|   0|   32|          0|
    |tmp57_reg_4456                           |  32|   0|   32|          0|
    |tmp72_reg_4441                           |  32|   0|   32|          0|
    |tmp7_reg_4476                            |  32|   0|   32|          0|
    |tmp_reg_4436                             |  32|   0|   32|          0|
    |trunc_ln646_reg_3190                     |   5|   0|    5|          0|
    |v218_10_addr_reg_3256                    |   9|   0|    9|          0|
    |v218_10_addr_reg_3256_pp0_iter1_reg      |   9|   0|    9|          0|
    |v218_10_load_reg_3600                    |  32|   0|   32|          0|
    |v218_11_addr_reg_3261                    |   9|   0|    9|          0|
    |v218_11_addr_reg_3261_pp0_iter1_reg      |   9|   0|    9|          0|
    |v218_11_load_reg_3605                    |  32|   0|   32|          0|
    |v218_12_addr_reg_3266                    |   9|   0|    9|          0|
    |v218_12_addr_reg_3266_pp0_iter1_reg      |   9|   0|    9|          0|
    |v218_12_load_reg_3610                    |  32|   0|   32|          0|
    |v218_13_addr_reg_3271                    |   9|   0|    9|          0|
    |v218_13_addr_reg_3271_pp0_iter1_reg      |   9|   0|    9|          0|
    |v218_13_load_reg_3615                    |  32|   0|   32|          0|
    |v218_14_addr_reg_3276                    |   9|   0|    9|          0|
    |v218_14_addr_reg_3276_pp0_iter1_reg      |   9|   0|    9|          0|
    |v218_14_load_reg_3620                    |  32|   0|   32|          0|
    |v218_15_addr_reg_3281                    |   9|   0|    9|          0|
    |v218_15_addr_reg_3281_pp0_iter1_reg      |   9|   0|    9|          0|
    |v218_15_load_reg_3625                    |  32|   0|   32|          0|
    |v218_1_addr_reg_3211                     |   9|   0|    9|          0|
    |v218_1_addr_reg_3211_pp0_iter1_reg       |   9|   0|    9|          0|
    |v218_1_load_reg_3555                     |  32|   0|   32|          0|
    |v218_2_addr_reg_3216                     |   9|   0|    9|          0|
    |v218_2_addr_reg_3216_pp0_iter1_reg       |   9|   0|    9|          0|
    |v218_2_load_reg_3560                     |  32|   0|   32|          0|
    |v218_3_addr_reg_3221                     |   9|   0|    9|          0|
    |v218_3_addr_reg_3221_pp0_iter1_reg       |   9|   0|    9|          0|
    |v218_3_load_reg_3565                     |  32|   0|   32|          0|
    |v218_4_addr_reg_3226                     |   9|   0|    9|          0|
    |v218_4_addr_reg_3226_pp0_iter1_reg       |   9|   0|    9|          0|
    |v218_4_load_reg_3570                     |  32|   0|   32|          0|
    |v218_5_addr_reg_3231                     |   9|   0|    9|          0|
    |v218_5_addr_reg_3231_pp0_iter1_reg       |   9|   0|    9|          0|
    |v218_5_load_reg_3575                     |  32|   0|   32|          0|
    |v218_6_addr_reg_3236                     |   9|   0|    9|          0|
    |v218_6_addr_reg_3236_pp0_iter1_reg       |   9|   0|    9|          0|
    |v218_6_load_reg_3580                     |  32|   0|   32|          0|
    |v218_7_addr_reg_3241                     |   9|   0|    9|          0|
    |v218_7_addr_reg_3241_pp0_iter1_reg       |   9|   0|    9|          0|
    |v218_7_load_reg_3585                     |  32|   0|   32|          0|
    |v218_8_addr_reg_3246                     |   9|   0|    9|          0|
    |v218_8_addr_reg_3246_pp0_iter1_reg       |   9|   0|    9|          0|
    |v218_8_load_reg_3590                     |  32|   0|   32|          0|
    |v218_9_addr_reg_3251                     |   9|   0|    9|          0|
    |v218_9_addr_reg_3251_pp0_iter1_reg       |   9|   0|    9|          0|
    |v218_9_load_reg_3595                     |  32|   0|   32|          0|
    |v218_addr_reg_3206                       |   9|   0|    9|          0|
    |v218_addr_reg_3206_pp0_iter1_reg         |   9|   0|    9|          0|
    |v218_load_reg_3550                       |  32|   0|   32|          0|
    |v219_10_addr_reg_3481                    |   9|   0|    9|          0|
    |v219_11_addr_reg_3486                    |   9|   0|    9|          0|
    |v219_12_addr_reg_3491                    |   9|   0|    9|          0|
    |v219_13_addr_reg_3496                    |   9|   0|    9|          0|
    |v219_14_addr_reg_3501                    |   9|   0|    9|          0|
    |v219_15_addr_reg_3506                    |   9|   0|    9|          0|
    |v219_16_addr_reg_3675                    |   9|   0|    9|          0|
    |v219_17_addr_reg_3511                    |   9|   0|    9|          0|
    |v219_18_addr_reg_3516                    |   9|   0|    9|          0|
    |v219_19_addr_reg_3521                    |   9|   0|    9|          0|
    |v219_1_addr_reg_3635                     |   9|   0|    9|          0|
    |v219_20_addr_reg_3526                    |   9|   0|    9|          0|
    |v219_21_addr_reg_3531                    |   9|   0|    9|          0|
    |v219_22_addr_reg_3536                    |   9|   0|    9|          0|
    |v219_23_addr_reg_3541                    |   9|   0|    9|          0|
    |v219_24_addr_reg_3680                    |   9|   0|    9|          0|
    |v219_25_addr_reg_3685                    |   9|   0|    9|          0|
    |v219_26_addr_reg_3690                    |   9|   0|    9|          0|
    |v219_27_addr_reg_3695                    |   9|   0|    9|          0|
    |v219_28_addr_reg_3700                    |   9|   0|    9|          0|
    |v219_29_addr_reg_3705                    |   9|   0|    9|          0|
    |v219_2_addr_reg_3640                     |   9|   0|    9|          0|
    |v219_30_addr_reg_3710                    |   9|   0|    9|          0|
    |v219_31_addr_reg_3715                    |   9|   0|    9|          0|
    |v219_3_addr_reg_3645                     |   9|   0|    9|          0|
    |v219_4_addr_reg_3650                     |   9|   0|    9|          0|
    |v219_5_addr_reg_3655                     |   9|   0|    9|          0|
    |v219_6_addr_reg_3660                     |   9|   0|    9|          0|
    |v219_7_addr_reg_3665                     |   9|   0|    9|          0|
    |v219_8_addr_reg_3670                     |   9|   0|    9|          0|
    |v219_9_addr_reg_3476                     |   9|   0|    9|          0|
    |v219_addr_reg_3630                       |   9|   0|    9|          0|
    |v220_1_addr_reg_3725                     |  10|   0|   10|          0|
    |v220_2_addr_reg_3730                     |  10|   0|   10|          0|
    |v220_3_addr_reg_3735                     |  10|   0|   10|          0|
    |v220_4_addr_reg_3740                     |  10|   0|   10|          0|
    |v220_5_addr_reg_3745                     |  10|   0|   10|          0|
    |v220_6_addr_reg_3750                     |  10|   0|   10|          0|
    |v220_7_addr_reg_3755                     |  10|   0|   10|          0|
    |v220_addr_reg_3720                       |  10|   0|   10|          0|
    |v221_fu_190                              |   6|   0|    6|          0|
    |v222_fu_182                              |   5|   0|    5|          0|
    |v223_fu_178                              |   6|   0|    6|          0|
    |v228_10_reg_4095                         |  32|   0|   32|          0|
    |v228_1_reg_3941                          |  32|   0|   32|          0|
    |v228_2_reg_3957                          |  32|   0|   32|          0|
    |v228_7_reg_4104                          |  32|   0|   32|          0|
    |v228_8_reg_4075                          |  32|   0|   32|          0|
    |v228_9_reg_4086                          |  32|   0|   32|          0|
    |v228_reg_3924                            |  32|   0|   32|          0|
    |v230_15_reg_4009                         |  32|   0|   32|          0|
    |v230_1_reg_3951                          |  32|   0|   32|          0|
    |v230_21_reg_4021                         |  32|   0|   32|          0|
    |v230_27_reg_4033                         |  32|   0|   32|          0|
    |v230_2_reg_3967                          |  32|   0|   32|          0|
    |v230_33_reg_4045                         |  32|   0|   32|          0|
    |v230_39_reg_4057                         |  32|   0|   32|          0|
    |v230_3_reg_3985                          |  32|   0|   32|          0|
    |v230_45_reg_4069                         |  32|   0|   32|          0|
    |v230_46_reg_3991                         |  32|   0|   32|          0|
    |v230_47_reg_4003                         |  32|   0|   32|          0|
    |v230_48_reg_4015                         |  32|   0|   32|          0|
    |v230_49_reg_4027                         |  32|   0|   32|          0|
    |v230_50_reg_4039                         |  32|   0|   32|          0|
    |v230_51_reg_4051                         |  32|   0|   32|          0|
    |v230_52_reg_4063                         |  32|   0|   32|          0|
    |v230_9_reg_3997                          |  32|   0|   32|          0|
    |v230_reg_3935                            |  32|   0|   32|          0|
    |v232_14_reg_4376                         |  32|   0|   32|          0|
    |v232_18_reg_4381                         |  32|   0|   32|          0|
    |v232_22_reg_4386                         |  32|   0|   32|          0|
    |v232_24_reg_4266                         |  32|   0|   32|          0|
    |v232_25_reg_4271                         |  32|   0|   32|          0|
    |v232_28_reg_4276                         |  32|   0|   32|          0|
    |v232_30_reg_4136                         |  32|   0|   32|          0|
    |v232_34_reg_4416                         |  32|   0|   32|          0|
    |v232_35_reg_4421                         |  32|   0|   32|          0|
    |v232_38_reg_4191                         |  32|   0|   32|          0|
    |v232_39_reg_4426                         |  32|   0|   32|          0|
    |v232_42_reg_4196                         |  32|   0|   32|          0|
    |v232_44_reg_4331                         |  32|   0|   32|          0|
    |v232_45_reg_4336                         |  32|   0|   32|          0|
    |v232_46_reg_4201                         |  32|   0|   32|          0|
    |v232_48_reg_4341                         |  32|   0|   32|          0|
    |v232_49_reg_4346                         |  32|   0|   32|          0|
    |v232_50_reg_4206                         |  32|   0|   32|          0|
    |v232_52_reg_4356                         |  32|   0|   32|          0|
    |v232_53_reg_4361                         |  32|   0|   32|          0|
    |v232_54_reg_4211                         |  32|   0|   32|          0|
    |v232_58_reg_4216                         |  32|   0|   32|          0|
    |v232_59_reg_4431                         |  32|   0|   32|          0|
    |v232_60_reg_4401                         |  32|   0|   32|          0|
    |v232_61_reg_4406                         |  32|   0|   32|          0|
    |v232_62_reg_4221                         |  32|   0|   32|          0|
    |zext_ln659_1_reg_3294                    |   9|   0|   64|         55|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |4840|   0| 4895|         55|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node17|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node17|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node17|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node17|  return value|
|v355_1_0_din             |  out|   32|     ap_fifo|      v355_1_0|       pointer|
|v355_1_0_num_data_valid  |   in|   10|     ap_fifo|      v355_1_0|       pointer|
|v355_1_0_fifo_cap        |   in|   10|     ap_fifo|      v355_1_0|       pointer|
|v355_1_0_full_n          |   in|    1|     ap_fifo|      v355_1_0|       pointer|
|v355_1_0_write           |  out|    1|     ap_fifo|      v355_1_0|       pointer|
|v355_1_1_din             |  out|   32|     ap_fifo|      v355_1_1|       pointer|
|v355_1_1_num_data_valid  |   in|   10|     ap_fifo|      v355_1_1|       pointer|
|v355_1_1_fifo_cap        |   in|   10|     ap_fifo|      v355_1_1|       pointer|
|v355_1_1_full_n          |   in|    1|     ap_fifo|      v355_1_1|       pointer|
|v355_1_1_write           |  out|    1|     ap_fifo|      v355_1_1|       pointer|
|v355_1_2_din             |  out|   32|     ap_fifo|      v355_1_2|       pointer|
|v355_1_2_num_data_valid  |   in|   10|     ap_fifo|      v355_1_2|       pointer|
|v355_1_2_fifo_cap        |   in|   10|     ap_fifo|      v355_1_2|       pointer|
|v355_1_2_full_n          |   in|    1|     ap_fifo|      v355_1_2|       pointer|
|v355_1_2_write           |  out|    1|     ap_fifo|      v355_1_2|       pointer|
|v355_1_3_din             |  out|   32|     ap_fifo|      v355_1_3|       pointer|
|v355_1_3_num_data_valid  |   in|   10|     ap_fifo|      v355_1_3|       pointer|
|v355_1_3_fifo_cap        |   in|   10|     ap_fifo|      v355_1_3|       pointer|
|v355_1_3_full_n          |   in|    1|     ap_fifo|      v355_1_3|       pointer|
|v355_1_3_write           |  out|    1|     ap_fifo|      v355_1_3|       pointer|
|v355_1_4_din             |  out|   32|     ap_fifo|      v355_1_4|       pointer|
|v355_1_4_num_data_valid  |   in|   10|     ap_fifo|      v355_1_4|       pointer|
|v355_1_4_fifo_cap        |   in|   10|     ap_fifo|      v355_1_4|       pointer|
|v355_1_4_full_n          |   in|    1|     ap_fifo|      v355_1_4|       pointer|
|v355_1_4_write           |  out|    1|     ap_fifo|      v355_1_4|       pointer|
|v355_1_5_din             |  out|   32|     ap_fifo|      v355_1_5|       pointer|
|v355_1_5_num_data_valid  |   in|   10|     ap_fifo|      v355_1_5|       pointer|
|v355_1_5_fifo_cap        |   in|   10|     ap_fifo|      v355_1_5|       pointer|
|v355_1_5_full_n          |   in|    1|     ap_fifo|      v355_1_5|       pointer|
|v355_1_5_write           |  out|    1|     ap_fifo|      v355_1_5|       pointer|
|v355_1_6_din             |  out|   32|     ap_fifo|      v355_1_6|       pointer|
|v355_1_6_num_data_valid  |   in|   10|     ap_fifo|      v355_1_6|       pointer|
|v355_1_6_fifo_cap        |   in|   10|     ap_fifo|      v355_1_6|       pointer|
|v355_1_6_full_n          |   in|    1|     ap_fifo|      v355_1_6|       pointer|
|v355_1_6_write           |  out|    1|     ap_fifo|      v355_1_6|       pointer|
|v355_1_7_din             |  out|   32|     ap_fifo|      v355_1_7|       pointer|
|v355_1_7_num_data_valid  |   in|   10|     ap_fifo|      v355_1_7|       pointer|
|v355_1_7_fifo_cap        |   in|   10|     ap_fifo|      v355_1_7|       pointer|
|v355_1_7_full_n          |   in|    1|     ap_fifo|      v355_1_7|       pointer|
|v355_1_7_write           |  out|    1|     ap_fifo|      v355_1_7|       pointer|
|v365_0_0_dout            |   in|   32|     ap_fifo|      v365_0_0|       pointer|
|v365_0_0_num_data_valid  |   in|   11|     ap_fifo|      v365_0_0|       pointer|
|v365_0_0_fifo_cap        |   in|   11|     ap_fifo|      v365_0_0|       pointer|
|v365_0_0_empty_n         |   in|    1|     ap_fifo|      v365_0_0|       pointer|
|v365_0_0_read            |  out|    1|     ap_fifo|      v365_0_0|       pointer|
|v365_0_1_dout            |   in|   32|     ap_fifo|      v365_0_1|       pointer|
|v365_0_1_num_data_valid  |   in|   11|     ap_fifo|      v365_0_1|       pointer|
|v365_0_1_fifo_cap        |   in|   11|     ap_fifo|      v365_0_1|       pointer|
|v365_0_1_empty_n         |   in|    1|     ap_fifo|      v365_0_1|       pointer|
|v365_0_1_read            |  out|    1|     ap_fifo|      v365_0_1|       pointer|
|v365_0_2_dout            |   in|   32|     ap_fifo|      v365_0_2|       pointer|
|v365_0_2_num_data_valid  |   in|   11|     ap_fifo|      v365_0_2|       pointer|
|v365_0_2_fifo_cap        |   in|   11|     ap_fifo|      v365_0_2|       pointer|
|v365_0_2_empty_n         |   in|    1|     ap_fifo|      v365_0_2|       pointer|
|v365_0_2_read            |  out|    1|     ap_fifo|      v365_0_2|       pointer|
|v365_0_3_dout            |   in|   32|     ap_fifo|      v365_0_3|       pointer|
|v365_0_3_num_data_valid  |   in|   11|     ap_fifo|      v365_0_3|       pointer|
|v365_0_3_fifo_cap        |   in|   11|     ap_fifo|      v365_0_3|       pointer|
|v365_0_3_empty_n         |   in|    1|     ap_fifo|      v365_0_3|       pointer|
|v365_0_3_read            |  out|    1|     ap_fifo|      v365_0_3|       pointer|
|v365_1_0_dout            |   in|   32|     ap_fifo|      v365_1_0|       pointer|
|v365_1_0_num_data_valid  |   in|   11|     ap_fifo|      v365_1_0|       pointer|
|v365_1_0_fifo_cap        |   in|   11|     ap_fifo|      v365_1_0|       pointer|
|v365_1_0_empty_n         |   in|    1|     ap_fifo|      v365_1_0|       pointer|
|v365_1_0_read            |  out|    1|     ap_fifo|      v365_1_0|       pointer|
|v365_1_1_dout            |   in|   32|     ap_fifo|      v365_1_1|       pointer|
|v365_1_1_num_data_valid  |   in|   11|     ap_fifo|      v365_1_1|       pointer|
|v365_1_1_fifo_cap        |   in|   11|     ap_fifo|      v365_1_1|       pointer|
|v365_1_1_empty_n         |   in|    1|     ap_fifo|      v365_1_1|       pointer|
|v365_1_1_read            |  out|    1|     ap_fifo|      v365_1_1|       pointer|
|v365_1_2_dout            |   in|   32|     ap_fifo|      v365_1_2|       pointer|
|v365_1_2_num_data_valid  |   in|   11|     ap_fifo|      v365_1_2|       pointer|
|v365_1_2_fifo_cap        |   in|   11|     ap_fifo|      v365_1_2|       pointer|
|v365_1_2_empty_n         |   in|    1|     ap_fifo|      v365_1_2|       pointer|
|v365_1_2_read            |  out|    1|     ap_fifo|      v365_1_2|       pointer|
|v365_1_3_dout            |   in|   32|     ap_fifo|      v365_1_3|       pointer|
|v365_1_3_num_data_valid  |   in|   11|     ap_fifo|      v365_1_3|       pointer|
|v365_1_3_fifo_cap        |   in|   11|     ap_fifo|      v365_1_3|       pointer|
|v365_1_3_empty_n         |   in|    1|     ap_fifo|      v365_1_3|       pointer|
|v365_1_3_read            |  out|    1|     ap_fifo|      v365_1_3|       pointer|
|v215_0_0_address0        |  out|    9|   ap_memory|      v215_0_0|         array|
|v215_0_0_ce0             |  out|    1|   ap_memory|      v215_0_0|         array|
|v215_0_0_q0              |   in|   32|   ap_memory|      v215_0_0|         array|
|v215_0_1_address0        |  out|    9|   ap_memory|      v215_0_1|         array|
|v215_0_1_ce0             |  out|    1|   ap_memory|      v215_0_1|         array|
|v215_0_1_q0              |   in|   32|   ap_memory|      v215_0_1|         array|
|v215_0_2_address0        |  out|    9|   ap_memory|      v215_0_2|         array|
|v215_0_2_ce0             |  out|    1|   ap_memory|      v215_0_2|         array|
|v215_0_2_q0              |   in|   32|   ap_memory|      v215_0_2|         array|
|v215_0_3_address0        |  out|    9|   ap_memory|      v215_0_3|         array|
|v215_0_3_ce0             |  out|    1|   ap_memory|      v215_0_3|         array|
|v215_0_3_q0              |   in|   32|   ap_memory|      v215_0_3|         array|
|v215_0_4_address0        |  out|    9|   ap_memory|      v215_0_4|         array|
|v215_0_4_ce0             |  out|    1|   ap_memory|      v215_0_4|         array|
|v215_0_4_q0              |   in|   32|   ap_memory|      v215_0_4|         array|
|v215_0_5_address0        |  out|    9|   ap_memory|      v215_0_5|         array|
|v215_0_5_ce0             |  out|    1|   ap_memory|      v215_0_5|         array|
|v215_0_5_q0              |   in|   32|   ap_memory|      v215_0_5|         array|
|v215_0_6_address0        |  out|    9|   ap_memory|      v215_0_6|         array|
|v215_0_6_ce0             |  out|    1|   ap_memory|      v215_0_6|         array|
|v215_0_6_q0              |   in|   32|   ap_memory|      v215_0_6|         array|
|v215_0_7_address0        |  out|    9|   ap_memory|      v215_0_7|         array|
|v215_0_7_ce0             |  out|    1|   ap_memory|      v215_0_7|         array|
|v215_0_7_q0              |   in|   32|   ap_memory|      v215_0_7|         array|
|v215_1_0_address0        |  out|    9|   ap_memory|      v215_1_0|         array|
|v215_1_0_ce0             |  out|    1|   ap_memory|      v215_1_0|         array|
|v215_1_0_q0              |   in|   32|   ap_memory|      v215_1_0|         array|
|v215_1_1_address0        |  out|    9|   ap_memory|      v215_1_1|         array|
|v215_1_1_ce0             |  out|    1|   ap_memory|      v215_1_1|         array|
|v215_1_1_q0              |   in|   32|   ap_memory|      v215_1_1|         array|
|v215_1_2_address0        |  out|    9|   ap_memory|      v215_1_2|         array|
|v215_1_2_ce0             |  out|    1|   ap_memory|      v215_1_2|         array|
|v215_1_2_q0              |   in|   32|   ap_memory|      v215_1_2|         array|
|v215_1_3_address0        |  out|    9|   ap_memory|      v215_1_3|         array|
|v215_1_3_ce0             |  out|    1|   ap_memory|      v215_1_3|         array|
|v215_1_3_q0              |   in|   32|   ap_memory|      v215_1_3|         array|
|v215_1_4_address0        |  out|    9|   ap_memory|      v215_1_4|         array|
|v215_1_4_ce0             |  out|    1|   ap_memory|      v215_1_4|         array|
|v215_1_4_q0              |   in|   32|   ap_memory|      v215_1_4|         array|
|v215_1_5_address0        |  out|    9|   ap_memory|      v215_1_5|         array|
|v215_1_5_ce0             |  out|    1|   ap_memory|      v215_1_5|         array|
|v215_1_5_q0              |   in|   32|   ap_memory|      v215_1_5|         array|
|v215_1_6_address0        |  out|    9|   ap_memory|      v215_1_6|         array|
|v215_1_6_ce0             |  out|    1|   ap_memory|      v215_1_6|         array|
|v215_1_6_q0              |   in|   32|   ap_memory|      v215_1_6|         array|
|v215_1_7_address0        |  out|    9|   ap_memory|      v215_1_7|         array|
|v215_1_7_ce0             |  out|    1|   ap_memory|      v215_1_7|         array|
|v215_1_7_q0              |   in|   32|   ap_memory|      v215_1_7|         array|
|v215_2_0_address0        |  out|    9|   ap_memory|      v215_2_0|         array|
|v215_2_0_ce0             |  out|    1|   ap_memory|      v215_2_0|         array|
|v215_2_0_q0              |   in|   32|   ap_memory|      v215_2_0|         array|
|v215_2_1_address0        |  out|    9|   ap_memory|      v215_2_1|         array|
|v215_2_1_ce0             |  out|    1|   ap_memory|      v215_2_1|         array|
|v215_2_1_q0              |   in|   32|   ap_memory|      v215_2_1|         array|
|v215_2_2_address0        |  out|    9|   ap_memory|      v215_2_2|         array|
|v215_2_2_ce0             |  out|    1|   ap_memory|      v215_2_2|         array|
|v215_2_2_q0              |   in|   32|   ap_memory|      v215_2_2|         array|
|v215_2_3_address0        |  out|    9|   ap_memory|      v215_2_3|         array|
|v215_2_3_ce0             |  out|    1|   ap_memory|      v215_2_3|         array|
|v215_2_3_q0              |   in|   32|   ap_memory|      v215_2_3|         array|
|v215_2_4_address0        |  out|    9|   ap_memory|      v215_2_4|         array|
|v215_2_4_ce0             |  out|    1|   ap_memory|      v215_2_4|         array|
|v215_2_4_q0              |   in|   32|   ap_memory|      v215_2_4|         array|
|v215_2_5_address0        |  out|    9|   ap_memory|      v215_2_5|         array|
|v215_2_5_ce0             |  out|    1|   ap_memory|      v215_2_5|         array|
|v215_2_5_q0              |   in|   32|   ap_memory|      v215_2_5|         array|
|v215_2_6_address0        |  out|    9|   ap_memory|      v215_2_6|         array|
|v215_2_6_ce0             |  out|    1|   ap_memory|      v215_2_6|         array|
|v215_2_6_q0              |   in|   32|   ap_memory|      v215_2_6|         array|
|v215_2_7_address0        |  out|    9|   ap_memory|      v215_2_7|         array|
|v215_2_7_ce0             |  out|    1|   ap_memory|      v215_2_7|         array|
|v215_2_7_q0              |   in|   32|   ap_memory|      v215_2_7|         array|
|v215_3_0_address0        |  out|    9|   ap_memory|      v215_3_0|         array|
|v215_3_0_ce0             |  out|    1|   ap_memory|      v215_3_0|         array|
|v215_3_0_q0              |   in|   32|   ap_memory|      v215_3_0|         array|
|v215_3_1_address0        |  out|    9|   ap_memory|      v215_3_1|         array|
|v215_3_1_ce0             |  out|    1|   ap_memory|      v215_3_1|         array|
|v215_3_1_q0              |   in|   32|   ap_memory|      v215_3_1|         array|
|v215_3_2_address0        |  out|    9|   ap_memory|      v215_3_2|         array|
|v215_3_2_ce0             |  out|    1|   ap_memory|      v215_3_2|         array|
|v215_3_2_q0              |   in|   32|   ap_memory|      v215_3_2|         array|
|v215_3_3_address0        |  out|    9|   ap_memory|      v215_3_3|         array|
|v215_3_3_ce0             |  out|    1|   ap_memory|      v215_3_3|         array|
|v215_3_3_q0              |   in|   32|   ap_memory|      v215_3_3|         array|
|v215_3_4_address0        |  out|    9|   ap_memory|      v215_3_4|         array|
|v215_3_4_ce0             |  out|    1|   ap_memory|      v215_3_4|         array|
|v215_3_4_q0              |   in|   32|   ap_memory|      v215_3_4|         array|
|v215_3_5_address0        |  out|    9|   ap_memory|      v215_3_5|         array|
|v215_3_5_ce0             |  out|    1|   ap_memory|      v215_3_5|         array|
|v215_3_5_q0              |   in|   32|   ap_memory|      v215_3_5|         array|
|v215_3_6_address0        |  out|    9|   ap_memory|      v215_3_6|         array|
|v215_3_6_ce0             |  out|    1|   ap_memory|      v215_3_6|         array|
|v215_3_6_q0              |   in|   32|   ap_memory|      v215_3_6|         array|
|v215_3_7_address0        |  out|    9|   ap_memory|      v215_3_7|         array|
|v215_3_7_ce0             |  out|    1|   ap_memory|      v215_3_7|         array|
|v215_3_7_q0              |   in|   32|   ap_memory|      v215_3_7|         array|
|v355_0_0_din             |  out|   32|     ap_fifo|      v355_0_0|       pointer|
|v355_0_0_num_data_valid  |   in|   10|     ap_fifo|      v355_0_0|       pointer|
|v355_0_0_fifo_cap        |   in|   10|     ap_fifo|      v355_0_0|       pointer|
|v355_0_0_full_n          |   in|    1|     ap_fifo|      v355_0_0|       pointer|
|v355_0_0_write           |  out|    1|     ap_fifo|      v355_0_0|       pointer|
|v355_0_1_din             |  out|   32|     ap_fifo|      v355_0_1|       pointer|
|v355_0_1_num_data_valid  |   in|   10|     ap_fifo|      v355_0_1|       pointer|
|v355_0_1_fifo_cap        |   in|   10|     ap_fifo|      v355_0_1|       pointer|
|v355_0_1_full_n          |   in|    1|     ap_fifo|      v355_0_1|       pointer|
|v355_0_1_write           |  out|    1|     ap_fifo|      v355_0_1|       pointer|
|v355_0_2_din             |  out|   32|     ap_fifo|      v355_0_2|       pointer|
|v355_0_2_num_data_valid  |   in|   10|     ap_fifo|      v355_0_2|       pointer|
|v355_0_2_fifo_cap        |   in|   10|     ap_fifo|      v355_0_2|       pointer|
|v355_0_2_full_n          |   in|    1|     ap_fifo|      v355_0_2|       pointer|
|v355_0_2_write           |  out|    1|     ap_fifo|      v355_0_2|       pointer|
|v355_0_3_din             |  out|   32|     ap_fifo|      v355_0_3|       pointer|
|v355_0_3_num_data_valid  |   in|   10|     ap_fifo|      v355_0_3|       pointer|
|v355_0_3_fifo_cap        |   in|   10|     ap_fifo|      v355_0_3|       pointer|
|v355_0_3_full_n          |   in|    1|     ap_fifo|      v355_0_3|       pointer|
|v355_0_3_write           |  out|    1|     ap_fifo|      v355_0_3|       pointer|
|v355_0_4_din             |  out|   32|     ap_fifo|      v355_0_4|       pointer|
|v355_0_4_num_data_valid  |   in|   10|     ap_fifo|      v355_0_4|       pointer|
|v355_0_4_fifo_cap        |   in|   10|     ap_fifo|      v355_0_4|       pointer|
|v355_0_4_full_n          |   in|    1|     ap_fifo|      v355_0_4|       pointer|
|v355_0_4_write           |  out|    1|     ap_fifo|      v355_0_4|       pointer|
|v355_0_5_din             |  out|   32|     ap_fifo|      v355_0_5|       pointer|
|v355_0_5_num_data_valid  |   in|   10|     ap_fifo|      v355_0_5|       pointer|
|v355_0_5_fifo_cap        |   in|   10|     ap_fifo|      v355_0_5|       pointer|
|v355_0_5_full_n          |   in|    1|     ap_fifo|      v355_0_5|       pointer|
|v355_0_5_write           |  out|    1|     ap_fifo|      v355_0_5|       pointer|
|v355_0_6_din             |  out|   32|     ap_fifo|      v355_0_6|       pointer|
|v355_0_6_num_data_valid  |   in|   10|     ap_fifo|      v355_0_6|       pointer|
|v355_0_6_fifo_cap        |   in|   10|     ap_fifo|      v355_0_6|       pointer|
|v355_0_6_full_n          |   in|    1|     ap_fifo|      v355_0_6|       pointer|
|v355_0_6_write           |  out|    1|     ap_fifo|      v355_0_6|       pointer|
|v355_0_7_din             |  out|   32|     ap_fifo|      v355_0_7|       pointer|
|v355_0_7_num_data_valid  |   in|   10|     ap_fifo|      v355_0_7|       pointer|
|v355_0_7_fifo_cap        |   in|   10|     ap_fifo|      v355_0_7|       pointer|
|v355_0_7_full_n          |   in|    1|     ap_fifo|      v355_0_7|       pointer|
|v355_0_7_write           |  out|    1|     ap_fifo|      v355_0_7|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

