#Build: Synplify Pro (R) V-2023.09M, Build 146R, Jan  4 2024
#install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
#OS: Windows 10 or later
#Hostname: DESKTOP-9J7KET5

# Wed Aug 28 14:31:04 2024

#Implementation: synthesis


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys HDL Compiler, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\CCC_0\TEMP_sb_CCC_0_FCCC.v" (library work)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@W: CG100 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v" (library work)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb_MSS\TEMP_sb_MSS_syn.v" (library work)
@W: CG100 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb_MSS\TEMP_sb_MSS_syn.v":436:13:436:25|User defined pragma syn_black_box detected

@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb_MSS\TEMP_sb_MSS.v" (library work)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v" (library work)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v" (library work)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v" (library work)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\TEMP_sb.v" (library work)
@I::"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP\TEMP.v" (library work)
Verilog syntax check successful!
File D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\CCC_0\TEMP_sb_CCC_0_FCCC.v changed - recompiling
File D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v changed - recompiling
File D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb_MSS\TEMP_sb_MSS_syn.v changed - recompiling
File D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb_MSS\TEMP_sb_MSS.v changed - recompiling
File D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\TEMP_sb.v changed - recompiling
File D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP\TEMP.v changed - recompiling
Selecting top level module TEMP
@N: CG775 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":286:7:286:11|Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
Finished optimization stage 1 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 94MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\CCC_0\TEMP_sb_CCC_0_FCCC.v":5:7:5:24|Synthesizing module TEMP_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on TEMP_sb_CCC_0_FCCC .......
Finished optimization stage 1 on TEMP_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 94MB peak: 94MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1
@W: CG360 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z1 .......
Finished optimization stage 1 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":23:7:23:14|Synthesizing module CoreGPIO in library work.

	FAMILY=32'b00000000000000000000000000001011
	IO_NUM=32'b00000000000000000000000000000010
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b0
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b0
	FIXED_CONFIG_1=1'b0
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b00000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_Z2
@N: CG179 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":428:15:428:26|Removing redundant assignment.
@N: CG179 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":448:15:448:26|Removing redundant assignment.
@N: CG179 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":468:16:468:28|Removing redundant assignment.
@N: CG179 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":504:16:504:28|Removing redundant assignment.
@N: CG179 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":507:16:507:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_Z2 .......
Finished optimization stage 1 on CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 97MB peak: 98MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v":7:0:7:6|Synthesizing module COREI2C in library work.

	FAMILY=32'b00000000000000000000000000010001
	OPERATING_MODE=32'b00000000000000000000000000000000
	BAUD_RATE_FIXED=32'b00000000000000000000000000000000
	BAUD_RATE_VALUE=32'b00000000000000000000000000000000
	BCLK_ENABLED=32'b00000000000000000000000000000000
	GLITCHREG_NUM=32'b00000000000000000000000000000011
	SMB_EN=32'b00000000000000000000000000000000
	IPMI_EN=32'b00000000000000000000000000000000
	FREQUENCY=32'b00000000000000000000000000011110
	FIXED_SLAVE0_ADDR_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE0_ADDR_VALUE=32'b00000000000000000000000000000000
	ADD_SLAVE1_ADDRESS_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_VALUE=32'b00000000000000000000000000000000
	I2C_NUM=32'b00000000000000000000000000000001
	CI2CII=5'b01100
	CI2ClI=8'b00000000
	CI2COl=5'b11100
	CI2CIl=8'b00000000
   Generated name = COREI2C_Z3
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":7:0:7:10|Synthesizing module COREI2CREAL in library work.

	FAMILY=32'b00000000000000000000000000010001
	OPERATING_MODE=32'b00000000000000000000000000000000
	BAUD_RATE_FIXED=32'b00000000000000000000000000000000
	BAUD_RATE_VALUE=32'b00000000000000000000000000000000
	BCLK_ENABLED=32'b00000000000000000000000000000000
	GLITCHREG_NUM=32'b00000000000000000000000000000011
	SMB_EN=32'b00000000000000000000000000000000
	IPMI_EN=32'b00000000000000000000000000000000
	FREQUENCY=32'b00000000000000000000000000011110
	FIXED_SLAVE0_ADDR_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE0_ADDR_VALUE=32'b00000000000000000000000000000000
	ADD_SLAVE1_ADDRESS_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_EN=32'b00000000000000000000000000000000
	FIXED_SLAVE1_ADDR_VALUE=32'b00000000000000000000000000000000
	CI2CI0l=32'b00000000000000000000000000000100
	CI2Cl0l=4'b0101
	CI2CO1l=1'b0
	CI2CI1l=1'b0
	CI2Cl1l=5'b00000
	CI2COO0=8'b00000000
	CI2CIO0=5'b00100
	CI2ClO0=8'b11111000
	CI2COI0=5'b01000
	CI2CII0=8'b00000000
	CI2ClI0=5'b10000
	CI2COl0=8'b01x1x000
	CI2CII=5'b01100
	CI2ClI=8'b00000000
	CI2COl=5'b11100
	CI2CIl=8'b00000000
	CI2CIl0=5'b00000
	CI2Cll0=5'b00001
	CI2CO00=5'b11101
	CI2CI00=5'b00010
	CI2Cl00=5'b00011
	CI2CO10=5'b00100
	CI2CI10=5'b00101
	CI2Cl10=5'b00110
	CI2COO1=5'b00111
	CI2CIO1=5'b01000
	CI2ClO1=5'b01001
	CI2COI1=5'b01010
	CI2CII1=5'b01011
	CI2ClI1=5'b01100
	CI2COl1=5'b01101
	CI2CIl1=5'b01110
	CI2Cll1=5'b01111
	CI2CO01=5'b10000
	CI2CI01=5'b10001
	CI2Cl01=5'b10010
	CI2CO11=5'b10011
	CI2CI11=5'b10100
	CI2Cl11=5'b10101
	CI2COOOI=5'b10110
	CI2CIOOI=5'b10111
	CI2ClOOI=5'b11000
	CI2COIOI=5'b11001
	CI2CIIOI=5'b11010
	CI2ClIOI=5'b11011
	CI2COlOI=5'b11100
	CI2CIlOI=3'b000
	CI2CllOI=3'b001
	CI2CO0OI=3'b010
	CI2CI0OI=3'b011
	CI2Cl0OI=3'b100
	CI2CO1OI=3'b101
	CI2CI1OI=3'b110
	CI2Cl1OI=3'b000
	CI2COOII=3'b001
	CI2CIOII=3'b010
	CI2ClOII=3'b011
	CI2COIII=3'b100
	CI2CIIII=3'b101
	CI2ClIII=3'b110
	CI2COlII=3'b111
	CI2CIlII=3'b000
	CI2CllII=3'b001
	CI2CO0II=3'b010
	CI2CI0II=3'b011
	CI2Cl0II=3'b100
	CI2CO1II=3'b101
	CI2CI1II=3'b110
	CI2Cl1II=32'b00000000000000000000000000001000
	CI2COOlI=32'b00000000000000000000000000000111
   Generated name = COREI2CREAL_Z4
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1038:0:1038:7|Object CI2CIl0I is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1041:0:1041:7|Object CI2Cll0I is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1047:0:1047:7|Object CI2CI00I is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1053:0:1053:7|Object CI2CO10I is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1056:0:1056:7|Object CI2CI10I is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1059:0:1059:7|Object CI2Cl10I is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1106:0:1106:7|Object CI2Cl11I is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1108:0:1108:7|Object CI2COOOl is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1111:0:1111:7|Object CI2CIOOl is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":1113:0:1113:7|Object CI2ClOOl is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on COREI2CREAL_Z4 .......
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":8759:0:8759:5|Pruning unused register CI2ClllI[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":8643:0:8643:5|Pruning unused register CI2ClIlI[6:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":8512:0:8512:5|Pruning unused register CI2ClOlI[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":3385:0:3385:5|Pruning unused register CI2CIl1I. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":3385:0:3385:5|Pruning unused register CI2CO01I. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":3385:0:3385:5|Pruning unused register CI2Cll1I. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":7015:0:7015:5|Pruning unused register CI2CI01I. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":7015:0:7015:5|Optimizing register bit CI2Cl01I to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":7015:0:7015:5|Pruning unused register CI2Cl01I. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREI2CREAL_Z4 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@W: CG133 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v":407:0:407:5|Object CI2CI1 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on COREI2C_Z3 .......
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v":537:0:537:5|Pruning unused register CI2CI0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v":537:0:537:5|Pruning unused register CI2Cl0. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v":453:0:453:5|Pruning unused register CI2CO0[12:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on COREI2C_Z3 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z5
Running optimization stage 1 on CoreResetP_Z5 .......
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreResetP_Z5 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v":5:7:5:26|Synthesizing module TEMP_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on TEMP_sb_FABOSC_0_OSC .......
@W: CL318 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on TEMP_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v":280:7:280:13|Synthesizing module TRIBUFF in library work.
Running optimization stage 1 on TRIBUFF .......
Finished optimization stage 1 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb_MSS\TEMP_sb_MSS_syn.v":5:7:5:13|Synthesizing module MSS_005 in library work.
Running optimization stage 1 on MSS_005 .......
Finished optimization stage 1 on MSS_005 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb_MSS\TEMP_sb_MSS.v":9:7:9:17|Synthesizing module TEMP_sb_MSS in library work.
Running optimization stage 1 on TEMP_sb_MSS .......
Finished optimization stage 1 on TEMP_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\TEMP_sb.v":9:7:9:13|Synthesizing module TEMP_sb in library work.
Running optimization stage 1 on TEMP_sb .......
Finished optimization stage 1 on TEMP_sb (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
@N: CG364 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP\TEMP.v":9:7:9:10|Synthesizing module TEMP in library work.
Running optimization stage 1 on TEMP .......
Finished optimization stage 1 on TEMP (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on TEMP .......
Finished optimization stage 2 on TEMP (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on TEMP_sb .......
Finished optimization stage 2 on TEMP_sb (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on TEMP_sb_MSS .......
Finished optimization stage 2 on TEMP_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on MSS_005 .......
Finished optimization stage 2 on MSS_005 (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on TRIBUFF .......
Finished optimization stage 2 on TRIBUFF (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on TEMP_sb_FABOSC_0_OSC .......
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\work\TEMP_sb\FABOSC_0\TEMP_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Finished optimization stage 2 on TEMP_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 102MB)
Running optimization stage 2 on CoreResetP_Z5 .......
@W: CL177 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z5 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 102MB)
Running optimization stage 2 on COREI2CREAL_Z4 .......
@N: CL201 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":8331:0:8331:5|Trying to extract state machine for register CI2Cl0lI.
Extracted state machine for register CI2Cl0lI
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL201 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":7755:0:7755:5|Trying to extract state machine for register CI2COO0I.
Extracted state machine for register CI2COO0I
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL201 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":5560:0:5560:5|Trying to extract state machine for register CI2CI1lI.
Extracted state machine for register CI2CI1lI
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":88:0:88:10|Input pulse_215us is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":104:0:104:10|Input seradr1apb0 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":149:0:149:10|Input SMBALERT_NI is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":155:0:155:8|Input SMBSUS_NI is unused.
Finished optimization stage 2 on COREI2CREAL_Z4 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 118MB)
Running optimization stage 2 on COREI2C_Z3 .......
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vlog\core_obfuscated\corei2c.v":97:0:97:3|Input BCLK is unused.
Finished optimization stage 2 on COREI2C_Z3 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 118MB)
Running optimization stage 2 on CoreGPIO_Z2 .......
@W: CL246 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v":181:26:181:31|Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 118MB)
Running optimization stage 2 on CoreAPB3_Z1 .......
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":106:18:106:25|Input PRDATAS2 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":123:13:123:20|Input PREADYS2 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"D:\libero_tests\CORE_I2C_TEMP - Copy\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 118MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 118MB)
Running optimization stage 2 on TEMP_sb_CCC_0_FCCC .......
Finished optimization stage 2 on TEMP_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 118MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 118MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 118MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 118MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 118MB)
Running optimization stage 2 on BIBUF .......
Finished optimization stage 2 on BIBUF (CPU Time 0h:00m:00s, Memory Used current: 104MB peak: 118MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 105MB peak: 118MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Wed Aug 28 14:31:08 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

@N|Running in 64-bit mode
File D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 28 14:31:08 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\synwork\TEMP_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 22MB peak: 23MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime

Process completed successfully.
# Wed Aug 28 14:31:08 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 146R, Built Jan  4 2024 08:15:03, @

@N|Running in 64-bit mode
File D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\synwork\TEMP_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 28 14:31:10 2024

###########################################################]
Premap Report

# Wed Aug 28 14:31:10 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202309act, Build 044R, Built Jan  4 2024 08:30:58, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 199MB)

Reading constraint file: D:\libero_tests\CORE_I2C_TEMP - Copy\designer\TEMP\synthesis.fdc
@L: D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\TEMP_scck.rpt 
See clock summary report "D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\TEMP_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 198MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 198MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 198MB peak: 199MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 198MB peak: 200MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 
NConnInternalConnection caching is on
@W: BN132 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance TEMP_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

@N: MO111 :"d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\fabosc_0\temp_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\fabosc_0\temp_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\fabosc_0\temp_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\fabosc_0\temp_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance TEMP_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance TEMP_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance TEMP_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance TEMP_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance TEMP_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance TEMP_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 253MB peak: 253MB)

@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=10 on top level netlist TEMP 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)

@W: MT688 :"d:/libero_tests/core_i2c_temp - copy/designer/temp/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock TEMP_sb_0/CCC_0/GL0 due to black box TEMP_sb_0.CCC_0.CCC_INST 


Clock Summary
******************

          Start                                          Requested     Requested     Clock                                                           Clock                Clock
Level     Clock                                          Frequency     Period        Type                                                            Group                Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       TEMP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                        default_clkgroup     15   
1 .         TEMP_sb_0/CCC_0/GL0                          25.0 MHz      40.000        generated (from TEMP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     165  
===============================================================================================================================================================================



Clock Load Summary
***********************

                                               Clock     Source                                                         Clock Pin                                           Non-clock Pin     Non-clock Pin                                                
Clock                                          Load      Pin                                                            Seq Example                                         Seq Example       Comb Example                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TEMP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     15        TEMP_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     TEMP_sb_0.CORERESETP_0.release_sdif0_core.C         -                 TEMP_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
TEMP_sb_0/CCC_0/GL0                            165       TEMP_sb_0.CCC_0.CCC_INST.GL0(CCC)                              TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 TEMP_sb_0.CCC_0.GL0_INST.I(BUFG)                             
===========================================================================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\TEMP.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 256MB peak: 256MB)

Encoding state machine CI2Cl0lI[6:0] (in view: work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine CI2CI1lI[7:0] (in view: work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine CI2COO0I[6:0] (in view: work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 257MB peak: 257MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\TEMP_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 258MB peak: 258MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 259MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Aug 28 14:31:11 2024

###########################################################]
Map & Optimize Report

# Wed Aug 28 14:31:11 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202309act, Build 044R, Built Jan  4 2024 08:30:58, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 183MB peak: 183MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 199MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 188MB peak: 199MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 199MB)


Vector Gate Optimization Enabled: Optimizing  Partial Hanging Logic. 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 250MB peak: 250MB)

@N: MO111 :"d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\fabosc_0\temp_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\fabosc_0\temp_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\fabosc_0\temp_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\fabosc_0\temp_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.TEMP_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance TEMP_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance TEMP_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BZ173 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":2566:0:2566:3|ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z4(verilog)) mapped in logic.
@N: BZ173 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":2566:0:2566:3|ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z4(verilog)) mapped in logic.
@N: MO106 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":2566:0:2566:3|Found ROM CI2COlll\.CI2COl0I_2[4:0] (in view: work.COREI2CREAL_Z4(verilog)) with 29 words by 5 bits.
@N: BZ173 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v":267:2:267:5|ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.TEMP_sb(verilog)) mapped in logic.
@N: BZ173 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v":267:2:267:5|ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.TEMP_sb(verilog)) mapped in logic.
@N: MO106 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v":267:2:267:5|Found ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.TEMP_sb(verilog)) with 2 words by 2 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 255MB peak: 255MB)

Encoding state machine CI2Cl0lI[6:0] (in view: work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine CI2CI1lI[7:0] (in view: work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine CI2COO0I[6:0] (in view: work.COREI2CREAL_Z4(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 257MB peak: 257MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 269MB peak: 269MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[6] (in view: work.TEMP(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 269MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 269MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 269MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 269MB)

@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif2_core (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif1_core (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif0_core (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.ddr_settled (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.release_sdif3_core (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[5] (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[4] (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[3] (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[2] (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[1] (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance TEMP_sb_0.CORERESETP_0.sm0_state[0] (in view: work.TEMP(verilog)) because it does not drive other instances.
@N: BN362 :"d:\libero_tests\core_i2c_temp - copy\component\actel\directcore\corei2c\7.0.102\rtl\vlog\core_obfuscated\corei2creal.v":5560:0:5560:5|Removing sequential instance TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2CI1lI[7] (in view: work.TEMP(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 267MB peak: 269MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 287MB peak: 287MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    26.78ns		 454 /       137
@N: FP130 |Promoting Net TEMP_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_52 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 287MB peak: 287MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 287MB peak: 288MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 287MB peak: 288MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 287MB peak: 288MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 237MB peak: 288MB)

Writing Analyst data base D:\libero_tests\CORE_I2C_TEMP - Copy\synthesis\synwork\TEMP_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 285MB peak: 288MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 286MB peak: 288MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 286MB peak: 288MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 282MB peak: 288MB)

@W: MT246 :"d:\libero_tests\core_i2c_temp - copy\component\work\temp_sb\ccc_0\temp_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock TEMP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock TEMP_sb_0/CCC_0/GL0 with period 40.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Wed Aug 28 14:31:14 2024
#


Top view:               TEMP
Requested Frequency:    25.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\libero_tests\CORE_I2C_TEMP - Copy\designer\TEMP\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 29.162

                                               Requested     Estimated     Requested     Estimated                Clock                                                           Clock           
Starting Clock                                 Frequency     Frequency     Period        Period        Slack      Type                                                            Group           
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TEMP_sb_0/CCC_0/GL0                            25.0 MHz      92.3 MHz      40.000        10.838        29.162     generated (from TEMP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup
TEMP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      NA            20.000        NA            NA         declared                                                        default_clkgroup
==================================================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
TEMP_sb_0/CCC_0/GL0  TEMP_sb_0/CCC_0/GL0  |  40.000      29.162  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TEMP_sb_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                                Arrival           
Instance                                   Reference               Type        Pin                Net                                              Time        Slack 
                                           Clock                                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                   3.628       29.162
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                   3.569       29.173
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[15]     TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]     3.923       29.206
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                   3.739       29.330
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[14]     TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]     3.567       29.488
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                   3.676       29.507
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[13]     TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[13]     3.604       29.574
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_ADDR[12]     TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]     3.791       29.677
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_WRITE        CoreAPB3_0_APBmslave0_PWRITE                     3.742       29.782
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST     TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_SEL          TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx         3.822       29.792
=====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                                                Required           
Instance                                                 Reference               Type        Pin                Net                                              Time         Slack 
                                                         Clock                                                                                                                      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[0]     TEMP_sb_0/CCC_0/GL0     SLE         EN                 un1_CI2ClI0I_2_sqmuxa                            39.663       29.162
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[1]     TEMP_sb_0/CCC_0/GL0     SLE         EN                 un1_CI2ClI0I_2_sqmuxa                            39.663       29.162
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[2]     TEMP_sb_0/CCC_0/GL0     SLE         EN                 un1_CI2ClI0I_2_sqmuxa                            39.663       29.162
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[3]     TEMP_sb_0/CCC_0/GL0     SLE         EN                 un1_CI2ClI0I_2_sqmuxa                            39.663       29.162
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[4]     TEMP_sb_0/CCC_0/GL0     SLE         EN                 un1_CI2ClI0I_2_sqmuxa                            39.663       29.162
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[5]     TEMP_sb_0/CCC_0/GL0     SLE         EN                 un1_CI2ClI0I_2_sqmuxa                            39.663       29.162
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[6]     TEMP_sb_0/CCC_0/GL0     SLE         EN                 un1_CI2ClI0I_2_sqmuxa                            39.663       29.162
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[7]     TEMP_sb_0/CCC_0/GL0     SLE         EN                 un1_CI2ClI0I_2_sqmuxa                            39.663       29.162
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClIOl        TEMP_sb_0/CCC_0/GL0     SLE         D                  CI2ClIOl_10                                      39.745       29.392
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST                   TEMP_sb_0/CCC_0/GL0     MSS_005     F_HM0_RDATA[1]     TEMP_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]     39.636       29.507
====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      40.000
    - Setup time:                            0.337
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         39.663

    - Propagation time:                      10.500
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     29.162

    Number of logic level(s):                7
    Starting point:                          TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[5]
    Ending point:                            TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[0] / EN
    The start point is clocked by            TEMP_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=20.000 period=40.000) on pin CLK_BASE
    The end   point is clocked by            TEMP_sb_0/CCC_0/GL0 [rising] (rise=0.000 fall=20.000 period=40.000) on pin CLK

Instance / Net                                                                    Pin               Pin               Arrival      No. of    
Name                                                                  Type        Name              Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST                                MSS_005     F_HM0_ADDR[5]     Out     3.628     3.628 f      -         
CoreAPB3_0_APBmslave0_PADDR[5]                                        Net         -                 -       0.745     -            3         
TEMP_sb_0.COREI2C_0_0.CI2CllI\[0\]\.un13_PSELi_1                      CFG2        A                 In      -         4.373 f      -         
TEMP_sb_0.COREI2C_0_0.CI2CllI\[0\]\.un13_PSELi_1                      CFG2        Y                 Out     0.100     4.473 r      -         
un13_PSELi_1                                                          Net         -                 -       0.497     -            2         
TEMP_sb_0.COREI2C_0_0.CI2CllI\[0\]\.un13_PSELi                        CFG3        C                 In      -         4.970 r      -         
TEMP_sb_0.COREI2C_0_0.CI2CllI\[0\]\.un13_PSELi                        CFG3        Y                 Out     0.203     5.173 r      -         
un13_PSELi                                                            Net         -                 -       0.497     -            2         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClIll\.CI2ClI0I5_0_o2     CFG4        D                 In      -         5.670 r      -         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClIll\.CI2ClI0I5_0_o2     CFG4        Y                 Out     0.326     5.997 f      -         
N_113                                                                 Net         -                 -       0.497     -            2         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClIll\.CI2ClI0I5_0_a2     CFG2        A                 In      -         6.493 f      -         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClIll\.CI2ClI0I5_0_a2     CFG2        Y                 Out     0.100     6.593 r      -         
CI2ClI0I5                                                             Net         -                 -       1.135     -            15        
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I_0_sqmuxa_0_a2       CFG2        A                 In      -         7.729 r      -         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I_0_sqmuxa_0_a2       CFG2        Y                 Out     0.100     7.829 f      -         
CI2ClI0I_0_sqmuxa                                                     Net         -                 -       0.745     -            3         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I_2_sqmuxa            CFG4        D                 In      -         8.575 f      -         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I_2_sqmuxa            CFG4        Y                 Out     0.288     8.862 f      -         
CI2ClI0I_2_sqmuxa                                                     Net         -                 -       0.497     -            2         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.un1_CI2ClI0I_2_sqmuxa        CFG4        B                 In      -         9.359 f      -         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.un1_CI2ClI0I_2_sqmuxa        CFG4        Y                 Out     0.164     9.523 f      -         
un1_CI2ClI0I_2_sqmuxa                                                 Net         -                 -       0.977     -            8         
TEMP_sb_0.COREI2C_0_0.CI2CIlI\[0\]\.ui2c.CI2ClI0I[0]                  SLE         EN                In      -         10.500 f     -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 10.838 is 5.247(48.4%) logic and 5.590(51.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"d:/libero_tests/core_i2c_temp - copy/designer/temp/synthesis.fdc":9:0:9:0|Timing constraint (through [get_nets { TEMP_sb_0.CORERESETP_0.ddr_settled TEMP_sb_0.CORERESETP_0.count_ddr_enable TEMP_sb_0.CORERESETP_0.release_sdif*_core TEMP_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/core_i2c_temp - copy/designer/temp/synthesis.fdc":10:0:10:0|Timing constraint (from [get_cells { TEMP_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc TEMP_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/core_i2c_temp - copy/designer/temp/synthesis.fdc":11:0:11:0|Timing constraint (from [get_cells { TEMP_sb_0.CORERESETP_0.MSS_HPMS_READY_int TEMP_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { TEMP_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/core_i2c_temp - copy/designer/temp/synthesis.fdc":12:0:12:0|Timing constraint (through [get_nets { TEMP_sb_0.CORERESETP_0.CONFIG1_DONE TEMP_sb_0.CORERESETP_0.CONFIG2_DONE TEMP_sb_0.CORERESETP_0.SDIF*_PERST_N TEMP_sb_0.CORERESETP_0.SDIF*_PSEL TEMP_sb_0.CORERESETP_0.SDIF*_PWRITE TEMP_sb_0.CORERESETP_0.SDIF*_PRDATA[*] TEMP_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT TEMP_sb_0.CORERESETP_0.SOFT_RESET_F2M TEMP_sb_0.CORERESETP_0.SOFT_M3_RESET TEMP_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET TEMP_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/core_i2c_temp - copy/designer/temp/synthesis.fdc":13:0:13:0|Timing constraint (through [get_pins { TEMP_sb_0.TEMP_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 283MB peak: 288MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 283MB peak: 288MB)

---------------------------------------
Resource Usage Report for TEMP 

Mapping to part: m2s005vf400std
Cell usage:
CCC             1 use
CLKINT          2 uses
MSS_005         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           4 uses
CFG2           92 uses
CFG3           117 uses
CFG4           215 uses

Carry cells:
ARI1            0 uses - used for arithmetic functions
ARI1            10 uses - used for Wide-Mux implementation
Total ARI1      10 uses


Sequential Cells: 
SLE            137 uses

DSP Blocks:    0 of 11 (0%)

I/O ports: 11
I/O primitives: 10
BIBUF          4 uses
INBUF          3 uses
OUTBUF         2 uses
TRIBUFF        1 use


Global Clock Buffers: 2

Total LUTs:    438

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  137 + 0 + 0 + 0 = 137;
Total number of LUTs after P&R:  438 + 0 + 0 + 0 = 438;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 130MB peak: 288MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Aug 28 14:31:14 2024

###########################################################]
