# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../exercise_04.srcs/sources_1/new/flipflop_d.vhd" \
"../../../../exercise_04.srcs/sources_1/new/mux_4to1.vhd" \
"../../../../exercise_04.srcs/sources_1/new/shift_register_structural.vhd" \
"../../../../exercise_04.srcs/sim_1/new/shift_register_structural_test.vhd" \

# Do not sort compile order
nosort
