digraph "0_linux_0b79459b482e85cb7426aa7da683a9f2c97aeae1_2@pointer" {
"1000603" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000112" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000585" [label="(Call,msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))"];
"1000587" [label="(Call,msr == vcpu->kvm->arch.xen_hvm_config.msr)"];
"1000120" [label="(Call,msr = msr_info->index)"];
"1000607" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000606" [label="(Return,return kvm_pmu_set_msr(vcpu, msr, data);)"];
"1000615" [label="(Call,vcpu_unimpl(vcpu, \"unhandled wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000624" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000552" [label="(Call,guest_cpuid_has_osvw(vcpu))"];
"1000586" [label="(Identifier,msr)"];
"1000589" [label="(Call,vcpu->kvm->arch.xen_hvm_config.msr)"];
"1000603" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000625" [label="(Identifier,vcpu)"];
"1000489" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000616" [label="(Identifier,vcpu)"];
"1000604" [label="(Identifier,vcpu)"];
"1000121" [label="(Identifier,msr)"];
"1000600" [label="(Identifier,vcpu)"];
"1000609" [label="(Identifier,msr)"];
"1000626" [label="(Literal,\"ignored wrmsr: 0x%x data %llx\n\")"];
"1000220" [label="(Call,kvm_set_apic_base(vcpu, data))"];
"1000237" [label="(Call,guest_cpuid_has_tsc_adjust(vcpu))"];
"1000122" [label="(Call,msr_info->index)"];
"1000607" [label="(Call,kvm_pmu_set_msr(vcpu, msr, data))"];
"1000623" [label="(Block,)"];
"1000112" [label="(MethodParameterIn,struct kvm_vcpu *vcpu)"];
"1000127" [label="(Identifier,data)"];
"1000605" [label="(Identifier,msr)"];
"1000624" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000430" [label="(Call,accumulate_steal_time(vcpu))"];
"1000126" [label="(Call,data = msr_info->data)"];
"1000449" [label="(Call,set_msr_mce(vcpu, msr, data))"];
"1000619" [label="(Identifier,data)"];
"1000608" [label="(Identifier,vcpu)"];
"1000207" [label="(Call,vcpu_unimpl(vcpu, \"%s: MSR_IA32_DEBUGCTLMSR 0x%llx, nop\n\",\n\t\t\t    __func__, data))"];
"1000183" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented MMIO_CONF_BASE wrmsr: \"\n\t\t\t\t    \"0x%llx\n\", data))"];
"1000628" [label="(Identifier,data)"];
"1000629" [label="(ControlStructure,break;)"];
"1000585" [label="(Call,msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr))"];
"1000170" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented HWCR wrmsr: 0x%llx\n\",\n\t\t\t\t    data))"];
"1000461" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000485" [label="(Call,kvm_pmu_msr(vcpu, msr))"];
"1000114" [label="(Block,)"];
"1000433" [label="(Call,kvm_make_request(KVM_REQ_STEAL_UPDATE, vcpu))"];
"1000618" [label="(Identifier,msr)"];
"1000256" [label="(Call,kvm_x86_ops->adjust_tsc_offset(vcpu, adj, true))"];
"1000615" [label="(Call,vcpu_unimpl(vcpu, \"unhandled wrmsr: 0x%x data %llx\n\",\n\t\t\t\t    msr, data))"];
"1000602" [label="(ControlStructure,if (kvm_pmu_msr(vcpu, msr)))"];
"1000143" [label="(Call,set_efer(vcpu, data))"];
"1000543" [label="(Call,vcpu_unimpl(vcpu, \"ignored wrmsr: 0x%x data %llx\n\", msr, data))"];
"1000120" [label="(Call,msr = msr_info->index)"];
"1000231" [label="(Call,kvm_set_lapic_tscdeadline_msr(vcpu, data))"];
"1000587" [label="(Call,msr == vcpu->kvm->arch.xen_hvm_config.msr)"];
"1000610" [label="(Identifier,data)"];
"1000588" [label="(Identifier,msr)"];
"1000499" [label="(Call,vcpu_unimpl(vcpu, \"disabled perfctr wrmsr: \"\n\t\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000627" [label="(Identifier,msr)"];
"1000632" [label="(MethodReturn,int)"];
"1000584" [label="(ControlStructure,if (msr && (msr == vcpu->kvm->arch.xen_hvm_config.msr)))"];
"1000298" [label="(Call,kvmclock_reset(vcpu))"];
"1000617" [label="(Literal,\"unhandled wrmsr: 0x%x data %llx\n\")"];
"1000613" [label="(Identifier,ignore_msrs)"];
"1000599" [label="(Call,xen_hvm_config(vcpu, data))"];
"1000307" [label="(Call,kvm_make_request(KVM_REQ_CLOCK_UPDATE, vcpu))"];
"1000606" [label="(Return,return kvm_pmu_set_msr(vcpu, msr, data);)"];
"1000621" [label="(Literal,1)"];
"1000471" [label="(Call,vcpu_unimpl(vcpu, \"unimplemented perfctr wrmsr: \"\n\t\t\t    \"0x%x data 0x%llx\n\", msr, data))"];
"1000569" [label="(Call,guest_cpuid_has_osvw(vcpu))"];
"1000364" [label="(Call,kvm_pv_enable_async_pf(vcpu, data))"];
"1000614" [label="(Block,)"];
"1000439" [label="(Call,kvm_lapic_enable_pv_eoi(vcpu, data))"];
"1000603" -> "1000602"  [label="AST: "];
"1000603" -> "1000605"  [label="CFG: "];
"1000604" -> "1000603"  [label="AST: "];
"1000605" -> "1000603"  [label="AST: "];
"1000608" -> "1000603"  [label="CFG: "];
"1000613" -> "1000603"  [label="CFG: "];
"1000603" -> "1000632"  [label="DDG: "];
"1000112" -> "1000603"  [label="DDG: "];
"1000585" -> "1000603"  [label="DDG: "];
"1000603" -> "1000607"  [label="DDG: "];
"1000603" -> "1000607"  [label="DDG: "];
"1000603" -> "1000615"  [label="DDG: "];
"1000603" -> "1000615"  [label="DDG: "];
"1000603" -> "1000624"  [label="DDG: "];
"1000603" -> "1000624"  [label="DDG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000632"  [label="DDG: "];
"1000112" -> "1000143"  [label="DDG: "];
"1000112" -> "1000170"  [label="DDG: "];
"1000112" -> "1000183"  [label="DDG: "];
"1000112" -> "1000207"  [label="DDG: "];
"1000112" -> "1000220"  [label="DDG: "];
"1000112" -> "1000231"  [label="DDG: "];
"1000112" -> "1000237"  [label="DDG: "];
"1000112" -> "1000256"  [label="DDG: "];
"1000112" -> "1000298"  [label="DDG: "];
"1000112" -> "1000307"  [label="DDG: "];
"1000112" -> "1000364"  [label="DDG: "];
"1000112" -> "1000430"  [label="DDG: "];
"1000112" -> "1000433"  [label="DDG: "];
"1000112" -> "1000439"  [label="DDG: "];
"1000112" -> "1000449"  [label="DDG: "];
"1000112" -> "1000461"  [label="DDG: "];
"1000112" -> "1000471"  [label="DDG: "];
"1000112" -> "1000485"  [label="DDG: "];
"1000112" -> "1000489"  [label="DDG: "];
"1000112" -> "1000499"  [label="DDG: "];
"1000112" -> "1000543"  [label="DDG: "];
"1000112" -> "1000552"  [label="DDG: "];
"1000112" -> "1000569"  [label="DDG: "];
"1000112" -> "1000599"  [label="DDG: "];
"1000112" -> "1000607"  [label="DDG: "];
"1000112" -> "1000615"  [label="DDG: "];
"1000112" -> "1000624"  [label="DDG: "];
"1000585" -> "1000584"  [label="AST: "];
"1000585" -> "1000586"  [label="CFG: "];
"1000585" -> "1000587"  [label="CFG: "];
"1000586" -> "1000585"  [label="AST: "];
"1000587" -> "1000585"  [label="AST: "];
"1000600" -> "1000585"  [label="CFG: "];
"1000604" -> "1000585"  [label="CFG: "];
"1000585" -> "1000632"  [label="DDG: "];
"1000585" -> "1000632"  [label="DDG: "];
"1000585" -> "1000632"  [label="DDG: "];
"1000587" -> "1000585"  [label="DDG: "];
"1000587" -> "1000585"  [label="DDG: "];
"1000120" -> "1000585"  [label="DDG: "];
"1000587" -> "1000589"  [label="CFG: "];
"1000588" -> "1000587"  [label="AST: "];
"1000589" -> "1000587"  [label="AST: "];
"1000587" -> "1000632"  [label="DDG: "];
"1000120" -> "1000587"  [label="DDG: "];
"1000120" -> "1000114"  [label="AST: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000127" -> "1000120"  [label="CFG: "];
"1000120" -> "1000632"  [label="DDG: "];
"1000120" -> "1000632"  [label="DDG: "];
"1000120" -> "1000449"  [label="DDG: "];
"1000120" -> "1000461"  [label="DDG: "];
"1000120" -> "1000471"  [label="DDG: "];
"1000120" -> "1000485"  [label="DDG: "];
"1000120" -> "1000543"  [label="DDG: "];
"1000607" -> "1000606"  [label="AST: "];
"1000607" -> "1000610"  [label="CFG: "];
"1000608" -> "1000607"  [label="AST: "];
"1000609" -> "1000607"  [label="AST: "];
"1000610" -> "1000607"  [label="AST: "];
"1000606" -> "1000607"  [label="CFG: "];
"1000607" -> "1000632"  [label="DDG: "];
"1000607" -> "1000632"  [label="DDG: "];
"1000607" -> "1000632"  [label="DDG: "];
"1000607" -> "1000632"  [label="DDG: "];
"1000607" -> "1000606"  [label="DDG: "];
"1000126" -> "1000607"  [label="DDG: "];
"1000606" -> "1000602"  [label="AST: "];
"1000632" -> "1000606"  [label="CFG: "];
"1000606" -> "1000632"  [label="DDG: "];
"1000615" -> "1000614"  [label="AST: "];
"1000615" -> "1000619"  [label="CFG: "];
"1000616" -> "1000615"  [label="AST: "];
"1000617" -> "1000615"  [label="AST: "];
"1000618" -> "1000615"  [label="AST: "];
"1000619" -> "1000615"  [label="AST: "];
"1000621" -> "1000615"  [label="CFG: "];
"1000615" -> "1000632"  [label="DDG: "];
"1000615" -> "1000632"  [label="DDG: "];
"1000615" -> "1000632"  [label="DDG: "];
"1000615" -> "1000632"  [label="DDG: "];
"1000126" -> "1000615"  [label="DDG: "];
"1000624" -> "1000623"  [label="AST: "];
"1000624" -> "1000628"  [label="CFG: "];
"1000625" -> "1000624"  [label="AST: "];
"1000626" -> "1000624"  [label="AST: "];
"1000627" -> "1000624"  [label="AST: "];
"1000628" -> "1000624"  [label="AST: "];
"1000629" -> "1000624"  [label="CFG: "];
"1000624" -> "1000632"  [label="DDG: "];
"1000624" -> "1000632"  [label="DDG: "];
"1000624" -> "1000632"  [label="DDG: "];
"1000624" -> "1000632"  [label="DDG: "];
"1000126" -> "1000624"  [label="DDG: "];
}
