#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018737b48fc0 .scope module, "testbench" "testbench" 2 13;
 .timescale 0 0;
v0000018737ba93a0_0 .net "ALUResultOut", 31 0, v0000018737b334b0_0;  1 drivers
v0000018737ba8d60_0 .net "MemOut", 31 0, L_0000018737b40320;  1 drivers
v0000018737ba91c0_0 .net "PCOut", 31 0, L_0000018737b3ffa0;  1 drivers
v0000018737ba8180_0 .var "clock", 0 0;
v0000018737ba9760_0 .var "reset", 0 0;
S_0000018737b46ec0 .scope module, "dut" "mips" 2 21, 3 12 0, S_0000018737b48fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCOut";
    .port_info 3 /OUTPUT 32 "ALUResultOut";
    .port_info 4 /OUTPUT 32 "MemOut";
L_0000018737b3ffa0 .functor BUFZ 32, v0000018737b9b6c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018737b40320 .functor BUFZ 32, L_0000018737c04300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018737b3f4b0 .functor AND 1, L_0000018737c04bc0, L_0000018737c05700, C4<1>, C4<1>;
L_0000018737b3f520 .functor AND 1, L_0000018737c052a0, L_0000018737c05ac0, C4<1>, C4<1>;
L_0000018737b3fd70 .functor NOT 1, L_0000018737c05ac0, C4<0>, C4<0>, C4<0>;
L_0000018737b3f980 .functor AND 1, L_0000018737c05020, L_0000018737b3fd70, C4<1>, C4<1>;
L_0000018737b3fe50 .functor OR 1, L_0000018737b3f520, L_0000018737b3f980, C4<0>, C4<0>;
L_0000018737b3f6e0 .functor AND 1, v0000018737b33910_0, L_0000018737b3fe50, C4<1>, C4<1>;
v0000018737b9c050_0 .net "ALUOp", 1 0, v0000018737b34590_0;  1 drivers
v0000018737b9c5f0_0 .net "ALUResultOut", 31 0, v0000018737b334b0_0;  alias, 1 drivers
v0000018737b9d8b0_0 .net "ALUSrc", 0 0, v0000018737b34b30_0;  1 drivers
v0000018737b9ca50_0 .net "Branch", 0 0, v0000018737b33910_0;  1 drivers
v0000018737b9cff0_0 .net "ExtOp", 0 0, v0000018737b33a50_0;  1 drivers
v0000018737b9c870_0 .net "JalEn", 0 0, v0000018737b34c70_0;  1 drivers
v0000018737b9c410_0 .net "Jr", 0 0, v0000018737b33c30_0;  1 drivers
v0000018737b9cb90_0 .net "Jump", 0 0, v0000018737b34090_0;  1 drivers
v0000018737b9d770_0 .net "LuiEn", 0 0, v0000018737b34270_0;  1 drivers
v0000018737b9c9b0_0 .net "MemOut", 31 0, L_0000018737b40320;  alias, 1 drivers
v0000018737b9c0f0_0 .net "MemRead", 0 0, v0000018737b335f0_0;  1 drivers
v0000018737b9c690_0 .net "MemWrite", 0 0, v0000018737b33690_0;  1 drivers
v0000018737b9c910_0 .net "MemtoReg", 0 0, v0000018737b34630_0;  1 drivers
v0000018737b9d270_0 .net "PC", 31 0, v0000018737b9b6c0_0;  1 drivers
v0000018737b9ce10_0 .net "PCOut", 31 0, L_0000018737b3ffa0;  alias, 1 drivers
v0000018737b9ceb0_0 .net "RegDst", 0 0, v0000018737b349f0_0;  1 drivers
v0000018737b9c2d0_0 .net "RegWrite", 0 0, v0000018737b28880_0;  1 drivers
L_0000018737baa0f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018737b9c730_0 .net/2u *"_ivl_2", 4 0, L_0000018737baa0f0;  1 drivers
L_0000018737baa408 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000018737b9dc70_0 .net/2u *"_ivl_26", 31 0, L_0000018737baa408;  1 drivers
v0000018737b9c7d0_0 .net *"_ivl_31", 29 0, L_0000018737c04c60;  1 drivers
L_0000018737baa450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018737b9cd70_0 .net/2u *"_ivl_32", 1 0, L_0000018737baa450;  1 drivers
v0000018737b9cf50_0 .net *"_ivl_34", 31 0, L_0000018737c050c0;  1 drivers
v0000018737b9cc30_0 .net *"_ivl_39", 5 0, L_0000018737c04260;  1 drivers
L_0000018737baa498 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018737b9c550_0 .net/2u *"_ivl_40", 5 0, L_0000018737baa498;  1 drivers
v0000018737b9c190_0 .net *"_ivl_42", 0 0, L_0000018737c04bc0;  1 drivers
v0000018737b9c370_0 .net *"_ivl_45", 5 0, L_0000018737c05fc0;  1 drivers
L_0000018737baa4e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018737b9d450_0 .net/2u *"_ivl_46", 5 0, L_0000018737baa4e0;  1 drivers
v0000018737b9c4b0_0 .net *"_ivl_48", 0 0, L_0000018737c05700;  1 drivers
v0000018737b9bf10_0 .net *"_ivl_5", 4 0, L_0000018737ba9260;  1 drivers
v0000018737b9ccd0_0 .net *"_ivl_53", 5 0, L_0000018737c057a0;  1 drivers
L_0000018737baa528 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0000018737b9d950_0 .net/2u *"_ivl_54", 5 0, L_0000018737baa528;  1 drivers
v0000018737b9d310_0 .net *"_ivl_56", 0 0, L_0000018737c052a0;  1 drivers
v0000018737b9d810_0 .net *"_ivl_58", 0 0, L_0000018737b3f520;  1 drivers
v0000018737b9ddb0_0 .net *"_ivl_61", 5 0, L_0000018737c04f80;  1 drivers
L_0000018737baa570 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0000018737b9d4f0_0 .net/2u *"_ivl_62", 5 0, L_0000018737baa570;  1 drivers
v0000018737b9d9f0_0 .net *"_ivl_64", 0 0, L_0000018737c05020;  1 drivers
v0000018737b9d590_0 .net *"_ivl_66", 0 0, L_0000018737b3fd70;  1 drivers
v0000018737b9db30_0 .net *"_ivl_68", 0 0, L_0000018737b3f980;  1 drivers
v0000018737b9d6d0_0 .net *"_ivl_7", 4 0, L_0000018737ba9440;  1 drivers
v0000018737b9d630_0 .net *"_ivl_70", 0 0, L_0000018737b3fe50;  1 drivers
v0000018737b9dbd0_0 .net *"_ivl_75", 3 0, L_0000018737c04da0;  1 drivers
v0000018737ba9a80_0 .net *"_ivl_77", 25 0, L_0000018737c05340;  1 drivers
L_0000018737baa5b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018737ba8b80_0 .net/2u *"_ivl_78", 1 0, L_0000018737baa5b8;  1 drivers
v0000018737ba87c0_0 .net *"_ivl_8", 4 0, L_0000018737ba9f80;  1 drivers
v0000018737ba9300_0 .net *"_ivl_80", 31 0, L_0000018737c048a0;  1 drivers
v0000018737ba8f40_0 .net *"_ivl_82", 31 0, L_0000018737c05840;  1 drivers
v0000018737ba8900_0 .net *"_ivl_84", 31 0, L_0000018737c044e0;  1 drivers
v0000018737ba8fe0_0 .net *"_ivl_89", 15 0, L_0000018737c05200;  1 drivers
L_0000018737baa600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018737ba9bc0_0 .net/2u *"_ivl_90", 15 0, L_0000018737baa600;  1 drivers
v0000018737ba98a0_0 .net *"_ivl_92", 31 0, L_0000018737c05480;  1 drivers
v0000018737ba8220_0 .net *"_ivl_94", 31 0, L_0000018737c041c0;  1 drivers
v0000018737ba8a40_0 .net *"_ivl_96", 31 0, L_0000018737c05980;  1 drivers
v0000018737ba8ae0_0 .net "alu_control", 3 0, v0000018737b9d3b0_0;  1 drivers
v0000018737ba8680_0 .net "alu_in2", 31 0, L_0000018737c053e0;  1 drivers
v0000018737ba9e40_0 .net "branch_taken", 0 0, L_0000018737b3f6e0;  1 drivers
v0000018737ba9b20_0 .net "branch_target", 31 0, L_0000018737c05d40;  1 drivers
v0000018737ba9080_0 .net "clock", 0 0, v0000018737ba8180_0;  1 drivers
v0000018737ba85e0_0 .net "dmem_out", 31 0, L_0000018737c04300;  1 drivers
v0000018737ba8e00_0 .net "instruction", 31 0, L_0000018737b40390;  1 drivers
v0000018737ba89a0_0 .net "is_jr", 0 0, L_0000018737b3f4b0;  1 drivers
v0000018737ba9ee0_0 .net "nextPC", 31 0, L_0000018737c04120;  1 drivers
v0000018737ba8cc0_0 .net "pc_plus4", 31 0, L_0000018737c04e40;  1 drivers
v0000018737ba8400_0 .net "read_data1", 31 0, L_0000018737ba84a0;  1 drivers
v0000018737ba9580_0 .net "read_data2", 31 0, L_0000018737ba8540;  1 drivers
v0000018737ba8ea0_0 .net "reset", 0 0, v0000018737ba9760_0;  1 drivers
v0000018737ba9c60_0 .net "sign_ext_out", 31 0, v0000018737b9b1c0_0;  1 drivers
v0000018737ba9d00_0 .net "write_data", 31 0, L_0000018737c05660;  1 drivers
v0000018737ba8720_0 .net "write_reg", 4 0, L_0000018737ba94e0;  1 drivers
v0000018737ba9120_0 .net "zero_flag", 0 0, L_0000018737c05ac0;  1 drivers
L_0000018737ba9260 .part L_0000018737b40390, 11, 5;
L_0000018737ba9440 .part L_0000018737b40390, 16, 5;
L_0000018737ba9f80 .functor MUXZ 5, L_0000018737ba9440, L_0000018737ba9260, v0000018737b349f0_0, C4<>;
L_0000018737ba94e0 .functor MUXZ 5, L_0000018737ba9f80, L_0000018737baa0f0, v0000018737b34c70_0, C4<>;
L_0000018737c049e0 .part L_0000018737b40390, 21, 5;
L_0000018737c058e0 .part L_0000018737b40390, 16, 5;
L_0000018737c046c0 .part L_0000018737b40390, 0, 16;
L_0000018737c053e0 .functor MUXZ 32, L_0000018737ba8540, v0000018737b9b1c0_0, v0000018737b34b30_0, C4<>;
L_0000018737c04760 .part L_0000018737b40390, 0, 6;
L_0000018737c05160 .part L_0000018737b40390, 6, 5;
L_0000018737c04e40 .arith/sum 32, v0000018737b9b6c0_0, L_0000018737baa408;
L_0000018737c04c60 .part v0000018737b9b1c0_0, 0, 30;
L_0000018737c050c0 .concat [ 2 30 0 0], L_0000018737baa450, L_0000018737c04c60;
L_0000018737c05d40 .arith/sum 32, L_0000018737c04e40, L_0000018737c050c0;
L_0000018737c04260 .part L_0000018737b40390, 26, 6;
L_0000018737c04bc0 .cmp/eq 6, L_0000018737c04260, L_0000018737baa498;
L_0000018737c05fc0 .part L_0000018737b40390, 0, 6;
L_0000018737c05700 .cmp/eq 6, L_0000018737c05fc0, L_0000018737baa4e0;
L_0000018737c057a0 .part L_0000018737b40390, 26, 6;
L_0000018737c052a0 .cmp/eq 6, L_0000018737c057a0, L_0000018737baa528;
L_0000018737c04f80 .part L_0000018737b40390, 26, 6;
L_0000018737c05020 .cmp/eq 6, L_0000018737c04f80, L_0000018737baa570;
L_0000018737c04da0 .part L_0000018737c04e40, 28, 4;
L_0000018737c05340 .part L_0000018737b40390, 0, 26;
L_0000018737c048a0 .concat [ 2 26 4 0], L_0000018737baa5b8, L_0000018737c05340, L_0000018737c04da0;
L_0000018737c05840 .functor MUXZ 32, L_0000018737c04e40, L_0000018737c05d40, L_0000018737b3f6e0, C4<>;
L_0000018737c044e0 .functor MUXZ 32, L_0000018737c05840, L_0000018737c048a0, v0000018737b34090_0, C4<>;
L_0000018737c04120 .functor MUXZ 32, L_0000018737c044e0, L_0000018737ba84a0, L_0000018737b3f4b0, C4<>;
L_0000018737c05200 .part L_0000018737b40390, 0, 16;
L_0000018737c05480 .concat [ 16 16 0 0], L_0000018737baa600, L_0000018737c05200;
L_0000018737c041c0 .functor MUXZ 32, v0000018737b334b0_0, L_0000018737c04300, v0000018737b34630_0, C4<>;
L_0000018737c05980 .functor MUXZ 32, L_0000018737c041c0, L_0000018737c05480, v0000018737b34270_0, C4<>;
L_0000018737c05660 .functor MUXZ 32, L_0000018737c05980, L_0000018737c04e40, v0000018737b34c70_0, C4<>;
L_0000018737c04800 .part L_0000018737b40390, 26, 6;
L_0000018737c05de0 .part L_0000018737b40390, 0, 6;
S_0000018737b47320 .scope module, "alu" "ula" 3 55, 4 12 0, S_0000018737b46ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "In1";
    .port_info 1 /INPUT 32 "In2";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "OP";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "Zero_Flag";
v0000018737b34ef0_0 .net "In1", 31 0, L_0000018737ba84a0;  alias, 1 drivers
v0000018737b34810_0 .net "In2", 31 0, L_0000018737c053e0;  alias, 1 drivers
v0000018737b339b0_0 .net "OP", 3 0, v0000018737b9d3b0_0;  alias, 1 drivers
v0000018737b33870_0 .net "Zero_Flag", 0 0, L_0000018737c05ac0;  alias, 1 drivers
L_0000018737baa378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018737b33410_0 .net/2u *"_ivl_0", 31 0, L_0000018737baa378;  1 drivers
v0000018737b334b0_0 .var "result", 31 0;
v0000018737b33e10_0 .net "shamt", 4 0, L_0000018737c05160;  1 drivers
E_0000018737b3ba00 .event anyedge, v0000018737b339b0_0, v0000018737b34ef0_0, v0000018737b34810_0, v0000018737b33e10_0;
L_0000018737c05ac0 .cmp/eq 32, v0000018737b334b0_0, L_0000018737baa378;
S_0000018737b474b0 .scope module, "ctrl" "control" 3 86, 5 12 0, S_0000018737b46ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 1 "Jr";
    .port_info 12 /OUTPUT 1 "ExtOp";
    .port_info 13 /OUTPUT 1 "JalEn";
    .port_info 14 /OUTPUT 1 "LuiEn";
v0000018737b34590_0 .var "ALUOp", 1 0;
v0000018737b34b30_0 .var "ALUSrc", 0 0;
v0000018737b33910_0 .var "Branch", 0 0;
v0000018737b33a50_0 .var "ExtOp", 0 0;
v0000018737b34c70_0 .var "JalEn", 0 0;
v0000018737b33c30_0 .var "Jr", 0 0;
v0000018737b34090_0 .var "Jump", 0 0;
v0000018737b34270_0 .var "LuiEn", 0 0;
v0000018737b335f0_0 .var "MemRead", 0 0;
v0000018737b33690_0 .var "MemWrite", 0 0;
v0000018737b34630_0 .var "MemtoReg", 0 0;
v0000018737b349f0_0 .var "RegDst", 0 0;
v0000018737b28880_0 .var "RegWrite", 0 0;
v0000018737b28b00_0 .net "funct", 5 0, L_0000018737c05de0;  1 drivers
v0000018737b28560_0 .net "opcode", 5 0, L_0000018737c04800;  1 drivers
E_0000018737b3e5c0 .event anyedge, v0000018737b28560_0, v0000018737b28b00_0;
S_0000018737b17090 .scope module, "dmem" "d_mem" 3 61, 6 12 0, S_0000018737b46ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "WriteData";
    .port_info 5 /OUTPUT 32 "ReadData";
v0000018737b9b8a0_0 .net "MemRead", 0 0, v0000018737b335f0_0;  alias, 1 drivers
v0000018737b9b940_0 .net "MemWrite", 0 0, v0000018737b33690_0;  alias, 1 drivers
v0000018737b9bda0_0 .net "ReadData", 31 0, L_0000018737c04300;  alias, 1 drivers
v0000018737b99f00_0 .net "WriteData", 31 0, L_0000018737ba8540;  alias, 1 drivers
v0000018737b9aea0_0 .net *"_ivl_0", 31 0, L_0000018737c05e80;  1 drivers
v0000018737b9b120_0 .net *"_ivl_3", 9 0, L_0000018737c05f20;  1 drivers
v0000018737b9bd00_0 .net *"_ivl_4", 11 0, L_0000018737c04d00;  1 drivers
L_0000018737baa3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018737b9ae00_0 .net *"_ivl_7", 1 0, L_0000018737baa3c0;  1 drivers
o0000018737b4d738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000018737b9a540_0 name=_ivl_8
v0000018737b9aa40_0 .net "address", 31 0, v0000018737b334b0_0;  alias, 1 drivers
v0000018737b9a680_0 .net "clock", 0 0, v0000018737ba8180_0;  alias, 1 drivers
v0000018737b9bb20_0 .var/i "k", 31 0;
v0000018737b9b9e0 .array "mem", 1023 0, 31 0;
E_0000018737b3c000 .event posedge, v0000018737b9a680_0;
L_0000018737c05e80 .array/port v0000018737b9b9e0, L_0000018737c04d00;
L_0000018737c05f20 .part v0000018737b334b0_0, 2, 10;
L_0000018737c04d00 .concat [ 10 2 0 0], L_0000018737c05f20, L_0000018737baa3c0;
L_0000018737c04300 .functor MUXZ 32, o0000018737b4d738, L_0000018737c05e80, v0000018737b335f0_0, C4<>;
S_0000018737b17220 .scope module, "ext" "sign_extend" 3 47, 7 10 0, S_0000018737b46ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imm";
    .port_info 1 /INPUT 1 "ExtOp";
    .port_info 2 /OUTPUT 32 "ext_out";
v0000018737b9b580_0 .net "ExtOp", 0 0, v0000018737b33a50_0;  alias, 1 drivers
v0000018737b9b1c0_0 .var "ext_out", 31 0;
v0000018737b9a4a0_0 .net "imm", 15 0, L_0000018737c046c0;  1 drivers
E_0000018737b3c040 .event anyedge, v0000018737b33a50_0, v0000018737b9a4a0_0;
S_0000018737b14a60 .scope module, "imem" "i_mem" 3 33, 8 12 0, S_0000018737b46ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "i_out";
L_0000018737b40390 .functor BUFZ 32, L_0000018737ba8c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018737b9bbc0_0 .net *"_ivl_0", 31 0, L_0000018737ba8c20;  1 drivers
v0000018737b9a2c0_0 .net *"_ivl_3", 9 0, L_0000018737ba9da0;  1 drivers
v0000018737b9a720_0 .net *"_ivl_4", 11 0, L_0000018737ba82c0;  1 drivers
L_0000018737baa0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018737b9a7c0_0 .net *"_ivl_7", 1 0, L_0000018737baa0a8;  1 drivers
v0000018737b9b080_0 .net "address", 31 0, v0000018737b9b6c0_0;  alias, 1 drivers
v0000018737b9b620_0 .var/i "i", 31 0;
v0000018737b9b300_0 .net "i_out", 31 0, L_0000018737b40390;  alias, 1 drivers
v0000018737b9a0e0 .array "mem", 1023 0, 31 0;
L_0000018737ba8c20 .array/port v0000018737b9a0e0, L_0000018737ba82c0;
L_0000018737ba9da0 .part v0000018737b9b6c0_0, 2, 10;
L_0000018737ba82c0 .concat [ 10 2 0 0], L_0000018737ba9da0, L_0000018737baa0a8;
S_0000018737b14bf0 .scope module, "pc_inst" "pc" 3 29, 9 10 0, S_0000018737b46ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "nextPC";
    .port_info 3 /OUTPUT 32 "PC";
v0000018737b9b6c0_0 .var "PC", 31 0;
v0000018737b9a860_0 .net "clock", 0 0, v0000018737ba8180_0;  alias, 1 drivers
v0000018737b9a360_0 .net "nextPC", 31 0, L_0000018737c04120;  alias, 1 drivers
v0000018737b9a900_0 .net "reset", 0 0, v0000018737ba9760_0;  alias, 1 drivers
E_0000018737b3b4c0 .event posedge, v0000018737b9a900_0, v0000018737b9a680_0;
S_0000018737b10360 .scope module, "regs" "regfile" 3 39, 10 10 0, S_0000018737b46ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "ReadAddr1";
    .port_info 4 /INPUT 5 "ReadAddr2";
    .port_info 5 /INPUT 5 "WriteAddr";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
v0000018737b9a220_0 .net "ReadAddr1", 4 0, L_0000018737c049e0;  1 drivers
v0000018737b9a040_0 .net "ReadAddr2", 4 0, L_0000018737c058e0;  1 drivers
v0000018737b9b760_0 .net "ReadData1", 31 0, L_0000018737ba84a0;  alias, 1 drivers
v0000018737b9af40_0 .net "ReadData2", 31 0, L_0000018737ba8540;  alias, 1 drivers
v0000018737b9a180_0 .net "RegWrite", 0 0, v0000018737b28880_0;  alias, 1 drivers
v0000018737b9a400_0 .net "WriteAddr", 4 0, L_0000018737ba94e0;  alias, 1 drivers
v0000018737b9aae0_0 .net "WriteData", 31 0, L_0000018737c05660;  alias, 1 drivers
v0000018737b9a5e0_0 .net *"_ivl_0", 31 0, L_0000018737ba9620;  1 drivers
v0000018737b9b800_0 .net *"_ivl_10", 31 0, L_0000018737ba9800;  1 drivers
v0000018737b9bc60_0 .net *"_ivl_12", 6 0, L_0000018737ba9940;  1 drivers
L_0000018737baa210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018737b99fa0_0 .net *"_ivl_15", 1 0, L_0000018737baa210;  1 drivers
v0000018737b9afe0_0 .net *"_ivl_18", 31 0, L_0000018737ba99e0;  1 drivers
L_0000018737baa258 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018737b9b260_0 .net *"_ivl_21", 26 0, L_0000018737baa258;  1 drivers
L_0000018737baa2a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018737b9ab80_0 .net/2u *"_ivl_22", 31 0, L_0000018737baa2a0;  1 drivers
v0000018737b9ac20_0 .net *"_ivl_24", 0 0, L_0000018737ba80e0;  1 drivers
L_0000018737baa2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018737b9b3a0_0 .net/2u *"_ivl_26", 31 0, L_0000018737baa2e8;  1 drivers
v0000018737b9acc0_0 .net *"_ivl_28", 31 0, L_0000018737ba8360;  1 drivers
L_0000018737baa138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018737b9ad60_0 .net *"_ivl_3", 26 0, L_0000018737baa138;  1 drivers
v0000018737b9b440_0 .net *"_ivl_30", 6 0, L_0000018737ba8860;  1 drivers
L_0000018737baa330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018737b9b4e0_0 .net *"_ivl_33", 1 0, L_0000018737baa330;  1 drivers
L_0000018737baa180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018737b9ba80_0 .net/2u *"_ivl_4", 31 0, L_0000018737baa180;  1 drivers
v0000018737b9d090_0 .net *"_ivl_6", 0 0, L_0000018737ba96c0;  1 drivers
L_0000018737baa1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018737b9caf0_0 .net/2u *"_ivl_8", 31 0, L_0000018737baa1c8;  1 drivers
v0000018737b9c230_0 .net "clock", 0 0, v0000018737ba8180_0;  alias, 1 drivers
v0000018737b9dd10_0 .var/i "i", 31 0;
v0000018737b9d1d0 .array "registers", 31 0, 31 0;
v0000018737b9bfb0_0 .net "reset", 0 0, v0000018737ba9760_0;  alias, 1 drivers
L_0000018737ba9620 .concat [ 5 27 0 0], L_0000018737c049e0, L_0000018737baa138;
L_0000018737ba96c0 .cmp/eq 32, L_0000018737ba9620, L_0000018737baa180;
L_0000018737ba9800 .array/port v0000018737b9d1d0, L_0000018737ba9940;
L_0000018737ba9940 .concat [ 5 2 0 0], L_0000018737c049e0, L_0000018737baa210;
L_0000018737ba84a0 .functor MUXZ 32, L_0000018737ba9800, L_0000018737baa1c8, L_0000018737ba96c0, C4<>;
L_0000018737ba99e0 .concat [ 5 27 0 0], L_0000018737c058e0, L_0000018737baa258;
L_0000018737ba80e0 .cmp/eq 32, L_0000018737ba99e0, L_0000018737baa2a0;
L_0000018737ba8360 .array/port v0000018737b9d1d0, L_0000018737ba8860;
L_0000018737ba8860 .concat [ 5 2 0 0], L_0000018737c058e0, L_0000018737baa330;
L_0000018737ba8540 .functor MUXZ 32, L_0000018737ba8360, L_0000018737baa2e8, L_0000018737ba80e0, C4<>;
S_0000018737b104f0 .scope module, "uctrl" "ula_ctrl" 3 53, 11 12 0, S_0000018737b46ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "OP_ula";
v0000018737b9d130_0 .net "ALUOp", 1 0, v0000018737b34590_0;  alias, 1 drivers
v0000018737b9d3b0_0 .var "OP_ula", 3 0;
v0000018737b9da90_0 .net "funct", 5 0, L_0000018737c04760;  1 drivers
E_0000018737b3be00 .event anyedge, v0000018737b34590_0, v0000018737b9da90_0;
    .scope S_0000018737b14bf0;
T_0 ;
    %wait E_0000018737b3b4c0;
    %load/vec4 v0000018737b9a900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018737b9b6c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018737b9a360_0;
    %assign/vec4 v0000018737b9b6c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018737b14a60;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018737b9b620_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000018737b9b620_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018737b9b620_0;
    %store/vec4a v0000018737b9a0e0, 4, 0;
    %load/vec4 v0000018737b9b620_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018737b9b620_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 8 24 "$readmemb", "instruction.list", v0000018737b9a0e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000018737b10360;
T_2 ;
    %wait E_0000018737b3b4c0;
    %load/vec4 v0000018737b9bfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018737b9dd10_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000018737b9dd10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018737b9dd10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018737b9d1d0, 0, 4;
    %load/vec4 v0000018737b9dd10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018737b9dd10_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000018737b9a180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000018737b9a400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000018737b9aae0_0;
    %load/vec4 v0000018737b9a400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018737b9d1d0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000018737b17220;
T_3 ;
    %wait E_0000018737b3c040;
    %load/vec4 v0000018737b9b580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000018737b9a4a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0000018737b9a4a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018737b9b1c0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000018737b9a4a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000018737b9b1c0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018737b104f0;
T_4 ;
    %wait E_0000018737b3be00;
    %load/vec4 v0000018737b9d130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000018737b9da90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018737b9d3b0_0, 0, 4;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018737b47320;
T_5 ;
    %wait E_0000018737b3ba00;
    %load/vec4 v0000018737b339b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.0 ;
    %load/vec4 v0000018737b34ef0_0;
    %load/vec4 v0000018737b34810_0;
    %add;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.1 ;
    %load/vec4 v0000018737b34ef0_0;
    %load/vec4 v0000018737b34810_0;
    %sub;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.2 ;
    %load/vec4 v0000018737b34ef0_0;
    %load/vec4 v0000018737b34810_0;
    %and;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.3 ;
    %load/vec4 v0000018737b34ef0_0;
    %load/vec4 v0000018737b34810_0;
    %or;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.4 ;
    %load/vec4 v0000018737b34ef0_0;
    %load/vec4 v0000018737b34810_0;
    %xor;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.5 ;
    %load/vec4 v0000018737b34ef0_0;
    %load/vec4 v0000018737b34810_0;
    %or;
    %inv;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.6 ;
    %load/vec4 v0000018737b34ef0_0;
    %load/vec4 v0000018737b34810_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.7 ;
    %load/vec4 v0000018737b34ef0_0;
    %load/vec4 v0000018737b34810_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.8 ;
    %load/vec4 v0000018737b34810_0;
    %ix/getv 4, v0000018737b33e10_0;
    %shiftl 4;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.9 ;
    %load/vec4 v0000018737b34810_0;
    %ix/getv 4, v0000018737b33e10_0;
    %shiftr 4;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.10 ;
    %load/vec4 v0000018737b34810_0;
    %ix/getv 4, v0000018737b33e10_0;
    %shiftr/s 4;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.11 ;
    %load/vec4 v0000018737b34810_0;
    %load/vec4 v0000018737b34ef0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.12 ;
    %load/vec4 v0000018737b34810_0;
    %load/vec4 v0000018737b34ef0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.13 ;
    %load/vec4 v0000018737b34810_0;
    %load/vec4 v0000018737b34ef0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.14 ;
    %load/vec4 v0000018737b34ef0_0;
    %store/vec4 v0000018737b334b0_0, 0, 32;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000018737b17090;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018737b9bb20_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000018737b9bb20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000018737b9bb20_0;
    %store/vec4a v0000018737b9b9e0, 4, 0;
    %load/vec4 v0000018737b9bb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018737b9bb20_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0000018737b17090;
T_7 ;
    %wait E_0000018737b3c000;
    %load/vec4 v0000018737b9b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018737b99f00_0;
    %load/vec4 v0000018737b9aa40_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018737b9b9e0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018737b474b0;
T_8 ;
    %wait E_0000018737b3e5c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b349f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b34090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b33910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b335f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b34630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018737b34590_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b33690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b33c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b33a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b34c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b34270_0, 0, 1;
    %load/vec4 v0000018737b28560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %jmp T_8.15;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b349f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018737b34590_0, 0, 2;
    %load/vec4 v0000018737b28b00_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b33c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
T_8.16 ;
    %jmp T_8.15;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %jmp T_8.15;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b33a50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018737b34590_0, 0, 2;
    %jmp T_8.15;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b33a50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018737b34590_0, 0, 2;
    %jmp T_8.15;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b33a50_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018737b34590_0, 0, 2;
    %jmp T_8.15;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b33910_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018737b34590_0, 0, 2;
    %jmp T_8.15;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b33910_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018737b34590_0, 0, 2;
    %jmp T_8.15;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b349f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018737b34590_0, 0, 2;
    %jmp T_8.15;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737b349f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018737b34590_0, 0, 2;
    %jmp T_8.15;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34270_0, 0, 1;
    %jmp T_8.15;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b335f0_0, 0, 1;
    %jmp T_8.15;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b33690_0, 0, 1;
    %jmp T_8.15;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34090_0, 0, 1;
    %jmp T_8.15;
T_8.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b28880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737b34c70_0, 0, 1;
    %jmp T_8.15;
T_8.15 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000018737b48fc0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737ba8180_0, 0, 1;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0000018737ba8180_0;
    %inv;
    %store/vec4 v0000018737ba8180_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000018737b48fc0;
T_10 ;
    %vpi_call 2 38 "$dumpfile", "mips_waveform.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018737b48fc0 {0 0 0};
    %vpi_call 2 42 "$display", ">>> Iniciando Simula\303\247\303\243o..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018737ba9760_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018737ba9760_0, 0, 1;
    %delay 800, 0;
    %vpi_call 2 50 "$display", "---------------------------------------------------------" {0 0 0};
    %vpi_call 2 51 "$display", "Simula\303\247\303\243o finalizada por limite de tempo." {0 0 0};
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000018737b48fc0;
T_11 ;
    %wait E_0000018737b3c000;
    %load/vec4 v0000018737ba9760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000018737b9c0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.2, 8;
    %load/vec4 v0000018737ba8d60_0;
    %jmp/1 T_11.3, 8;
T_11.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.3, 8;
 ; End of false expr.
    %blend;
T_11.3;
    %vpi_call 2 61 "$write", "Time: %4d | PC: %h | Instr: %h | ULA: %h | Mem: %h", $time, v0000018737ba91c0_0, v0000018737ba8e00_0, v0000018737ba93a0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0000018737b9c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %vpi_call 2 67 "$display", " | [MEM WRITE] Escreveu %h no end. %h", v0000018737b99f00_0, v0000018737ba93a0_0 {0 0 0};
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000018737b9c0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %vpi_call 2 70 "$display", " | [MEM READ] Leu %h do end. %h", v0000018737ba8d60_0, v0000018737ba93a0_0 {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call 2 73 "$display", "\000" {0 0 0};
T_11.7 ;
T_11.5 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "test/testbench.v";
    "src/mips.v";
    "src/ula.v";
    "src/control.v";
    "src/d_mem.v";
    "src/sign_extend.v";
    "src/i_mem.v";
    "src/pc.v";
    "src/regfile.v";
    "src/ula_ctrl.v";
