INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/addr_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3380] identifier 'temp' is used before its declaration [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
WARNING: [VRFC 10-3676] redeclaration of ansi port 'muldiv_op' is not allowed [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/comb_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comb_multiplier32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/combinational_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module combinational_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
WARNING: [VRFC 10-3380] identifier 'alu_pb' is used before its declaration [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/divider_circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/dreg_en.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg_sync_rst_en
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/ext_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ext_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fact_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/fact_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fact
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/factorial_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module factorial_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/gpio_ad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_ad
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/gpio_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol alu_src_imm, assumed default net type wire [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:53]
INFO: [VRFC 10-2458] undeclared symbol arith_op, assumed default net type wire [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:72]
INFO: [VRFC 10-2458] undeclared symbol muldiv_reg_sel, assumed default net type wire [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:90]
INFO: [VRFC 10-2458] undeclared symbol alu_out_sel, assumed default net type wire [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:91]
INFO: [VRFC 10-2458] undeclared symbol hilo_shift_sel, assumed default net type wire [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mul_div_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_div_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2458] undeclared symbol rA3, assumed default net type wire [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol rd1, assumed default net type wire [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:43]
INFO: [VRFC 10-2458] undeclared symbol a_ctrl, assumed default net type wire [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:44]
INFO: [VRFC 10-2458] undeclared symbol alu_pb, assumed default net type wire [/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/system.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sources_1/new/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module updown
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ghaack/school/pipelinedMIPS32/MIPS32.srcs/sim_1/new/tb_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_system
