C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/vTFFER.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/vTFFER.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module vTFFER

Top level modules:
	vTFFER

} {} {}} C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/sim/FLASH_Rd_Ctrl_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/sim/FLASH_Rd_Ctrl_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FLASH_Rd_Ctrl_tb

Top level modules:
	FLASH_Rd_Ctrl_tb

} {} {}} C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/FLASH_Rd_Ctrl.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/FLASH_Rd_Ctrl.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FLASH_Rd_Ctrl

Top level modules:
	FLASH_Rd_Ctrl

} {} {}} C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/sim/FLASH_Addr_Ctrl_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/sim/FLASH_Addr_Ctrl_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FLASH_Addr_Ctrl_tb

Top level modules:
	FLASH_Addr_Ctrl_tb

} {} {}} C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Edge_Trap.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Edge_Trap.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Edge_Trap

Top level modules:
	Edge_Trap

} {} {}} C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Binary_Counter_v2.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Binary_Counter_v2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Binary_Counter

Top level modules:
	Binary_Counter

} {} {}} C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/sim/Clk_Freq_Divider_v2_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/sim/Clk_Freq_Divider_v2_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Clk_Freq_Divider_v2_tb

Top level modules:
	Clk_Freq_Divider_v2_tb

} {} {}} C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/FLASH_Addr_Ctrl.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/FLASH_Addr_Ctrl.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module FLASH_Addr_Ctrl

Top level modules:
	FLASH_Addr_Ctrl

} {} {}} C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Clk_Freq_Divider_v2.sv {1 {vlog -work work -sv -stats=none C:/Users/phamh/source/CPEN-311/CPEN-311-Lab2/rtl/template_de1soc/custom_sv_files/Clk_Freq_Divider_v2.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Clk_Freq_Divider

Top level modules:
	Clk_Freq_Divider

} {} {}}
