<!DOCTYPE html>

<html lang="en">

<!-- Mirrored from shell-storm.org/x86doc/HADDPS.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
<head>
<meta charset="utf-8">
<title>HADDPS—Packed Single-FP Horizontal Add </title>
<meta name="Description" content="HADDPS—Packed Single-FP Horizontal Add " />
<meta content="HADDPS, x64 opcodes, nasm opcode table, assembly opcode table, intel opcode reference, x86 opcode, instruction reference, assembly opcodes, intel semantics" name="keywords">
<meta name="Viewport" content="width=device-width, initial-scale=1.0"/>
<meta name="Robots" content="index,follow"/>
<link href="style.css" type="text/css" rel="stylesheet">
<script async src="../../www.googletagmanager.com/gtag/jsb2d6?id=G-NLNHL50HG5"></script>
<script src="https://shell-storm.org/assets/js/gtag.js"></script>
</head>
<body><a href="index.html">Back to opcode table</a>
<h1>HADDPS—Packed Single-FP Horizontal Add</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32-bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>F2 0F 7C /<em>r</em></p>
<p>HADDPS <em>xmm1,</em> <em>xmm2/m128</em></p></td>
<td>RM</td>
<td>V/V</td>
<td>SSE3</td>
<td>Horizontal add packed single-precision floating-point values from <em>xmm2/m128</em> to <em>xmm1</em>.</td></tr>
<tr>
<td>
<p>VEX.NDS.128.F2.0F.WIG 7C /r</p>
<p>VHADDPS xmm1, xmm2, xmm3/m128</p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Horizontal add packed single-precision floating-point values from xmm2 and xmm3/mem.</td></tr>
<tr>
<td>
<p>VEX.NDS.256.F2.0F.WIG 7C /r</p>
<p>VHADDPS ymm1, ymm2, ymm3/m256</p></td>
<td>RVM</td>
<td>V/V</td>
<td>AVX</td>
<td>Horizontal add packed single-precision floating-point values from ymm2 and ymm3/mem.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (r, w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr>
<tr>
<td>RVM</td>
<td>ModRM:reg (w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>Adds the single-precision floating-point values in the first and second dwords of the destination operand and stores the result in the first dword of the destination operand.</p>
<p>Adds single-precision floating-point values in the third and fourth dword of the destination operand and stores the result in the second dword of the destination operand.</p>
<p>Adds single-precision floating-point values in the first and second dword of the source operand and stores the result in the third dword of the destination operand.</p>
<p>Adds single-precision floating-point values in the third and fourth dword of the source operand and stores the result in the fourth dword of the destination operand.</p>
<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).</p>
<p>128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti-nation is not distinct from the first source XMM register and the upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.</p>
<p>VEX.128 encoded version: the first source operand is an XMM register or 128-bit memory location. The destination operand is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.</p>
<p>VEX.256 encoded version: The first source operand is a YMM register. The second source operand can be a YMM register or a 256-bit memory location. The destination operand is a YMM register.</p>
<h2>Operation</h2>
<pre>
</pre>
<strong>HADDPS (128-bit Legacy SSE version)</strong>
<pre>
DEST[31:0] (cid:197) SRC1[63:32] + SRC1[31:0]
DEST[63:32] (cid:197) SRC1[127:96] + SRC1[95:64]
DEST[95:64] (cid:197) SRC2[63:32] + SRC2[31:0]
DEST[127:96] (cid:197) SRC2[127:96] + SRC2[95:64]
DEST[VLMAX-1:128] (Unmodified)
</pre>
<strong>VHADDPS (VEX.128 encoded version)</strong>
<pre>
DEST[31:0] (cid:197) SRC1[63:32] + SRC1[31:0]
DEST[63:32] (cid:197) SRC1[127:96] + SRC1[95:64]
DEST[95:64] (cid:197) SRC2[63:32] + SRC2[31:0]
DEST[127:96] (cid:197) SRC2[127:96] + SRC2[95:64]
DEST[VLMAX-1:128] (cid:197) 0
</pre>
<strong>VHADDPS (VEX.256 encoded version)</strong>
<pre>
DEST[31:0] (cid:197) SRC1[63:32] + SRC1[31:0]
DEST[63:32] (cid:197) SRC1[127:96] + SRC1[95:64]
DEST[95:64] (cid:197) SRC2[63:32] + SRC2[31:0]
DEST[127:96] (cid:197) SRC2[127:96] + SRC2[95:64]
DEST[159:128] (cid:197) SRC1[191:160] + SRC1[159:128]
DEST[191:160] (cid:197) SRC1[255:224] + SRC1[223:192]
DEST[223:192] (cid:197) SRC2[191:160] + SRC2[159:128]
DEST[255:224] (cid:197) SRC2[255:224] + SRC2[223:192]
</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<pre>
HADDPS:
__m128 _mm_hadd_ps (__m128 a, __m128 b);
VHADDPS:
__m256 _mm256_hadd_ps (__m256 a, __m256 b);
</pre>
<h2>Exceptions</h2>
<p>When the source operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated.</p>
<h2>Numeric Exceptions</h2>
<p>Overflow, Underflow, Invalid, Precision, Denormal</p>
<h2>Other Exceptions</h2>
<p>See Exceptions Type 2.</p>
</body>

<!-- Mirrored from shell-storm.org/x86doc/HADDPS.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
</html>
