#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_0000028994847600 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v00000289948bae00_0 .var "clk", 0 0;
v00000289948ba180_0 .net "dataadr", 31 0, v00000289948b3dc0_0;  1 drivers
v00000289948b9500_0 .net "memwrite", 0 0, L_00000289948bbc90;  1 drivers
v00000289948baf40_0 .var "reset", 0 0;
v00000289948b9820_0 .net "writedata", 31 0, L_00000289948bbfb0;  1 drivers
E_000002899484a460 .event negedge, v0000028994851790_0;
S_000002899485b150 .scope module, "dut" "top" 2 9, 3 5 0, S_0000028994847600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v00000289948b9140_0 .net "clk", 0 0, v00000289948bae00_0;  1 drivers
v00000289948bac20_0 .net "dataadr", 31 0, v00000289948b3dc0_0;  alias, 1 drivers
v00000289948bacc0_0 .net "instr", 31 0, L_00000289948609d0;  1 drivers
v00000289948b91e0_0 .net "memwrite", 0 0, L_00000289948bbc90;  alias, 1 drivers
v00000289948b9c80_0 .net "pc", 31 0, v00000289948b2f60_0;  1 drivers
v00000289948b9be0_0 .net "readdata", 31 0, L_0000028994860570;  1 drivers
v00000289948bad60_0 .net "reset", 0 0, v00000289948baf40_0;  1 drivers
v00000289948ba0e0_0 .net "writedata", 31 0, L_00000289948bbfb0;  alias, 1 drivers
L_00000289948bb650 .part v00000289948b2f60_0, 2, 6;
S_0000028994834740 .scope module, "dmem" "dmem" 3 13, 4 1 0, S_000002899485b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0000028994860570 .functor BUFZ 32, L_00000289948bc4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028994851650 .array "RAM", 63 0, 31 0;
v0000028994851a10_0 .net *"_ivl_0", 31 0, L_00000289948bc4b0;  1 drivers
v0000028994850f70_0 .net *"_ivl_3", 29 0, L_00000289948bca50;  1 drivers
v00000289948516f0_0 .net "a", 31 0, v00000289948b3dc0_0;  alias, 1 drivers
v0000028994851790_0 .net "clk", 0 0, v00000289948bae00_0;  alias, 1 drivers
v0000028994851bf0_0 .net "rd", 31 0, L_0000028994860570;  alias, 1 drivers
v0000028994851010_0 .net "wd", 31 0, L_00000289948bbfb0;  alias, 1 drivers
v0000028994851dd0_0 .net "we", 0 0, L_00000289948bbc90;  alias, 1 drivers
E_000002899484a6e0 .event posedge, v0000028994851790_0;
L_00000289948bc4b0 .array/port v0000028994851650, L_00000289948bca50;
L_00000289948bca50 .part v00000289948b3dc0_0, 2, 30;
S_00000289948348d0 .scope module, "imem" "imem" 3 12, 5 1 0, S_000002899485b150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_00000289948609d0 .functor BUFZ 32, L_00000289948bc370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000028994852190 .array "RAM", 63 0, 31 0;
v0000028994851290_0 .net *"_ivl_0", 31 0, L_00000289948bc370;  1 drivers
v0000028994852410_0 .net *"_ivl_2", 7 0, L_00000289948bc410;  1 drivers
L_0000028994959c60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000289948510b0_0 .net *"_ivl_5", 1 0, L_0000028994959c60;  1 drivers
v00000289948524b0_0 .net "a", 5 0, L_00000289948bb650;  1 drivers
v0000028994852910_0 .net "rd", 31 0, L_00000289948609d0;  alias, 1 drivers
L_00000289948bc370 .array/port v0000028994852190, L_00000289948bc410;
L_00000289948bc410 .concat [ 6 2 0 0], L_00000289948bb650, L_0000028994959c60;
S_000002899483b410 .scope module, "mips" "mips" 3 10, 6 4 0, S_000002899485b150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v00000289948b9fa0_0 .net "alucontrol", 2 0, v0000028994852550_0;  1 drivers
v00000289948b9780_0 .net "aluout", 31 0, v00000289948b3dc0_0;  alias, 1 drivers
v00000289948ba7c0_0 .net "alusrc", 0 0, L_00000289948b9a00;  1 drivers
v00000289948baa40_0 .net "clk", 0 0, v00000289948bae00_0;  alias, 1 drivers
v00000289948bab80_0 .net "instr", 31 0, L_00000289948609d0;  alias, 1 drivers
v00000289948baae0_0 .net "jump", 0 0, L_00000289948bc690;  1 drivers
v00000289948b93c0_0 .net "memtoreg", 0 0, L_00000289948bcf50;  1 drivers
v00000289948baea0_0 .net "memwrite", 0 0, L_00000289948bbc90;  alias, 1 drivers
v00000289948ba220_0 .net "pc", 31 0, v00000289948b2f60_0;  alias, 1 drivers
v00000289948ba040_0 .net "pcsrc", 0 0, v00000289948b3780_0;  1 drivers
v00000289948b9460_0 .net "readdata", 31 0, L_0000028994860570;  alias, 1 drivers
v00000289948ba900_0 .net "regdst", 0 0, L_00000289948b98c0;  1 drivers
v00000289948b9f00_0 .net "regwrite", 0 0, L_00000289948b9aa0;  1 drivers
v00000289948b9960_0 .net "reset", 0 0, v00000289948baf40_0;  alias, 1 drivers
v00000289948ba9a0_0 .net "writedata", 31 0, L_00000289948bbfb0;  alias, 1 drivers
v00000289948b9b40_0 .net "zero", 0 0, L_00000289948bb5b0;  1 drivers
L_00000289948bceb0 .part L_00000289948609d0, 26, 6;
L_00000289948bcaf0 .part L_00000289948609d0, 0, 6;
S_000002899483b5a0 .scope module, "c" "controller" 6 16, 7 4 0, S_000002899483b410;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
v00000289948b30a0_0 .net "alucontrol", 2 0, v0000028994852550_0;  alias, 1 drivers
v00000289948b2740_0 .net "aluop", 1 0, L_00000289948bce10;  1 drivers
v00000289948b2560_0 .net "alusrc", 0 0, L_00000289948b9a00;  alias, 1 drivers
v00000289948b2d80_0 .net "branch", 0 0, L_00000289948ba2c0;  1 drivers
v00000289948b3be0_0 .net "funct", 5 0, L_00000289948bcaf0;  1 drivers
v00000289948b29c0_0 .net "jump", 0 0, L_00000289948bc690;  alias, 1 drivers
v00000289948b3b40_0 .net "memtoreg", 0 0, L_00000289948bcf50;  alias, 1 drivers
v00000289948b3320_0 .net "memwrite", 0 0, L_00000289948bbc90;  alias, 1 drivers
v00000289948b2c40_0 .net "op", 5 0, L_00000289948bceb0;  1 drivers
v00000289948b3780_0 .var "pcsrc", 0 0;
v00000289948b31e0_0 .net "regdst", 0 0, L_00000289948b98c0;  alias, 1 drivers
v00000289948b33c0_0 .net "regwrite", 0 0, L_00000289948b9aa0;  alias, 1 drivers
v00000289948b3500_0 .net "zero", 0 0, L_00000289948bb5b0;  alias, 1 drivers
E_000002899484ab20 .event anyedge, v0000028994852b90_0, v00000289948b3500_0, v00000289948b3780_0;
S_0000028994818e10 .scope module, "ad" "aludec" 7 29, 8 1 0, S_000002899483b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0000028994852550_0 .var "alucontrol", 2 0;
v00000289948527d0_0 .net "aluop", 1 0, L_00000289948bce10;  alias, 1 drivers
v0000028994852690_0 .net "funct", 5 0, L_00000289948bcaf0;  alias, 1 drivers
E_000002899484a3a0 .event anyedge, v00000289948527d0_0, v0000028994852690_0;
S_0000028994818fa0 .scope module, "md" "maindec" 7 17, 9 1 0, S_000002899483b5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0000028994851e70_0 .net *"_ivl_10", 8 0, v0000028994851330_0;  1 drivers
v0000028994852730_0 .net "aluop", 1 0, L_00000289948bce10;  alias, 1 drivers
v0000028994852af0_0 .net "alusrc", 0 0, L_00000289948b9a00;  alias, 1 drivers
v0000028994852b90_0 .net "branch", 0 0, L_00000289948ba2c0;  alias, 1 drivers
v0000028994851330_0 .var "controls", 8 0;
v0000028994852c30_0 .net "jump", 0 0, L_00000289948bc690;  alias, 1 drivers
v00000289948b27e0_0 .net "memtoreg", 0 0, L_00000289948bcf50;  alias, 1 drivers
v00000289948b2920_0 .net "memwrite", 0 0, L_00000289948bbc90;  alias, 1 drivers
v00000289948b2880_0 .net "op", 5 0, L_00000289948bceb0;  alias, 1 drivers
v00000289948b2100_0 .net "regdst", 0 0, L_00000289948b98c0;  alias, 1 drivers
v00000289948b3000_0 .net "regwrite", 0 0, L_00000289948b9aa0;  alias, 1 drivers
E_000002899484a1a0 .event anyedge, v00000289948b2880_0;
L_00000289948b9aa0 .part v0000028994851330_0, 8, 1;
L_00000289948b98c0 .part v0000028994851330_0, 7, 1;
L_00000289948b9a00 .part v0000028994851330_0, 6, 1;
L_00000289948ba2c0 .part v0000028994851330_0, 5, 1;
L_00000289948bbc90 .part v0000028994851330_0, 4, 1;
L_00000289948bcf50 .part v0000028994851330_0, 3, 1;
L_00000289948bc690 .part v0000028994851330_0, 2, 1;
L_00000289948bce10 .part v0000028994851330_0, 0, 2;
S_0000028994820570 .scope module, "dp" "datapath" 6 30, 10 9 0, S_000002899483b410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v00000289948b56f0_0 .net *"_ivl_3", 3 0, L_00000289948bc7d0;  1 drivers
v00000289948b5830_0 .net *"_ivl_5", 25 0, L_00000289948bbbf0;  1 drivers
L_0000028994959990 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000289948b4890_0 .net/2u *"_ivl_6", 1 0, L_0000028994959990;  1 drivers
v00000289948b4930_0 .net "alucontrol", 2 0, v0000028994852550_0;  alias, 1 drivers
v00000289948b4c50_0 .net "aluout", 31 0, v00000289948b3dc0_0;  alias, 1 drivers
v00000289948b58d0_0 .net "alusrc", 0 0, L_00000289948b9a00;  alias, 1 drivers
v00000289948b4d90_0 .net "clk", 0 0, v00000289948bae00_0;  alias, 1 drivers
v00000289948b5970_0 .net "instr", 31 0, L_00000289948609d0;  alias, 1 drivers
v00000289948b5bf0_0 .net "jump", 0 0, L_00000289948bc690;  alias, 1 drivers
v00000289948b5e70_0 .net "memtoreg", 0 0, L_00000289948bcf50;  alias, 1 drivers
v00000289948b5f10_0 .net "pc", 31 0, v00000289948b2f60_0;  alias, 1 drivers
v00000289948ba360_0 .net "pcbranch", 31 0, L_00000289948bbf10;  1 drivers
v00000289948b9dc0_0 .net "pcnext", 31 0, L_00000289948bc870;  1 drivers
v00000289948ba5e0_0 .net "pcnextbr", 31 0, L_00000289948bb830;  1 drivers
v00000289948ba400_0 .net "pcplus4", 31 0, L_00000289948bb3d0;  1 drivers
v00000289948b9e60_0 .net "pcsrc", 0 0, v00000289948b3780_0;  alias, 1 drivers
v00000289948b90a0_0 .net "readdata", 31 0, L_0000028994860570;  alias, 1 drivers
v00000289948b9d20_0 .net "regdst", 0 0, L_00000289948b98c0;  alias, 1 drivers
v00000289948ba680_0 .net "regwrite", 0 0, L_00000289948b9aa0;  alias, 1 drivers
v00000289948b9640_0 .net "reset", 0 0, v00000289948baf40_0;  alias, 1 drivers
v00000289948ba4a0_0 .net "result", 31 0, L_00000289948bcd70;  1 drivers
v00000289948b95a0_0 .net "signimm", 31 0, L_00000289948bc730;  1 drivers
v00000289948ba540_0 .net "signimmsh", 31 0, L_00000289948bbd30;  1 drivers
v00000289948b96e0_0 .net "srca", 31 0, L_00000289948bccd0;  1 drivers
v00000289948ba860_0 .net "srcb", 31 0, L_00000289948bc190;  1 drivers
v00000289948b9280_0 .net "writedata", 31 0, L_00000289948bbfb0;  alias, 1 drivers
v00000289948ba720_0 .net "writereg", 4 0, L_00000289948bb790;  1 drivers
v00000289948b9320_0 .net "zero", 0 0, L_00000289948bb5b0;  alias, 1 drivers
L_00000289948bc7d0 .part L_00000289948bb3d0, 28, 4;
L_00000289948bbbf0 .part L_00000289948609d0, 0, 26;
L_00000289948bb290 .concat [ 2 26 4 0], L_0000028994959990, L_00000289948bbbf0, L_00000289948bc7d0;
L_00000289948bb510 .part L_00000289948609d0, 21, 5;
L_00000289948bc2d0 .part L_00000289948609d0, 16, 5;
L_00000289948bb150 .part L_00000289948609d0, 16, 5;
L_00000289948bc050 .part L_00000289948609d0, 11, 5;
L_00000289948bc0f0 .part L_00000289948609d0, 0, 16;
S_0000028994820700 .scope module, "alu" "alu" 10 49, 11 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srca";
    .port_info 1 /INPUT 32 "srcb";
    .port_info 2 /INPUT 3 "inputULA";
    .port_info 3 /OUTPUT 32 "outputULA";
    .port_info 4 /OUTPUT 1 "zero";
L_0000028994959c18 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000289948b2b00_0 .net/2u *"_ivl_0", 31 0, L_0000028994959c18;  1 drivers
v00000289948b3460_0 .net "inputULA", 2 0, v0000028994852550_0;  alias, 1 drivers
v00000289948b3dc0_0 .var "outputULA", 31 0;
v00000289948b3aa0_0 .net "srca", 31 0, L_00000289948bccd0;  alias, 1 drivers
v00000289948b3820_0 .net "srcb", 31 0, L_00000289948bc190;  alias, 1 drivers
v00000289948b21a0_0 .net "zero", 0 0, L_00000289948bb5b0;  alias, 1 drivers
E_000002899484a020 .event anyedge, v0000028994852550_0, v00000289948b3aa0_0, v00000289948b3820_0;
L_00000289948bb5b0 .cmp/eq 32, v00000289948b3dc0_0, L_0000028994959c18;
S_0000028994819b50 .scope module, "immsh" "sl2" 10 30, 12 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000289948b3f00_0 .net *"_ivl_1", 28 0, L_00000289948bbb50;  1 drivers
L_0000028994959900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000289948b3960_0 .net/2u *"_ivl_2", 1 0, L_0000028994959900;  1 drivers
v00000289948b38c0_0 .net *"_ivl_4", 30 0, L_00000289948bcc30;  1 drivers
L_0000028994959948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000289948b2240_0 .net *"_ivl_9", 0 0, L_0000028994959948;  1 drivers
v00000289948b3140_0 .net "a", 31 0, L_00000289948bc730;  alias, 1 drivers
v00000289948b22e0_0 .net "y", 31 0, L_00000289948bbd30;  alias, 1 drivers
L_00000289948bbb50 .part L_00000289948bc730, 1, 29;
L_00000289948bcc30 .concat [ 2 29 0 0], L_0000028994959900, L_00000289948bbb50;
L_00000289948bbd30 .concat [ 31 1 0 0], L_00000289948bcc30, L_0000028994959948;
S_0000028994819ce0 .scope module, "pcadd1" "adder" 10 29, 13 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000289948b2a60_0 .net "a", 31 0, v00000289948b2f60_0;  alias, 1 drivers
L_00000289949598b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000289948b3280_0 .net "b", 31 0, L_00000289949598b8;  1 drivers
v00000289948b2ba0_0 .net "y", 31 0, L_00000289948bb3d0;  alias, 1 drivers
L_00000289948bb3d0 .arith/sum 32, v00000289948b2f60_0, L_00000289949598b8;
S_0000028994815860 .scope module, "pcadd2" "adder" 10 31, 13 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v00000289948b2060_0 .net "a", 31 0, L_00000289948bb3d0;  alias, 1 drivers
v00000289948b2ce0_0 .net "b", 31 0, L_00000289948bbd30;  alias, 1 drivers
v00000289948b3c80_0 .net "y", 31 0, L_00000289948bbf10;  alias, 1 drivers
L_00000289948bbf10 .arith/sum 32, L_00000289948bb3d0, L_00000289948bbd30;
S_00000289948159f0 .scope module, "pcbrmux" "mux2" 10 32, 14 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000028994849e20 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000289948b35a0_0 .net "d0", 31 0, L_00000289948bb3d0;  alias, 1 drivers
v00000289948b3a00_0 .net "d1", 31 0, L_00000289948bbf10;  alias, 1 drivers
v00000289948b3d20_0 .net "s", 0 0, v00000289948b3780_0;  alias, 1 drivers
v00000289948b2380_0 .net "y", 31 0, L_00000289948bb830;  alias, 1 drivers
L_00000289948bb830 .functor MUXZ 32, L_00000289948bb3d0, L_00000289948bbf10, v00000289948b3780_0, C4<>;
S_000002899482c230 .scope module, "pcmux" "mux2" 10 34, 14 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002899484a6a0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000289948b36e0_0 .net "d0", 31 0, L_00000289948bb830;  alias, 1 drivers
v00000289948b2420_0 .net "d1", 31 0, L_00000289948bb290;  1 drivers
v00000289948b3640_0 .net "s", 0 0, L_00000289948bc690;  alias, 1 drivers
v00000289948b24c0_0 .net "y", 31 0, L_00000289948bc870;  alias, 1 drivers
L_00000289948bc870 .functor MUXZ 32, L_00000289948bb830, L_00000289948bb290, L_00000289948bc690, C4<>;
S_000002899482c3c0 .scope module, "pcreg" "flopr" 10 28, 15 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000028994849fa0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v00000289948b3e60_0 .net "clk", 0 0, v00000289948bae00_0;  alias, 1 drivers
v00000289948b2600_0 .net "d", 31 0, L_00000289948bc870;  alias, 1 drivers
v00000289948b2f60_0 .var "q", 31 0;
v00000289948b26a0_0 .net "reset", 0 0, v00000289948baf40_0;  alias, 1 drivers
E_000002899484a8e0 .event posedge, v00000289948b26a0_0, v0000028994851790_0;
S_00000289948320d0 .scope module, "resmux" "mux2" 10 43, 14 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0000028994849ea0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000289948b2e20_0 .net "d0", 31 0, v00000289948b3dc0_0;  alias, 1 drivers
v00000289948b2ec0_0 .net "d1", 31 0, L_0000028994860570;  alias, 1 drivers
v00000289948b4ed0_0 .net "s", 0 0, L_00000289948bcf50;  alias, 1 drivers
v00000289948b5d30_0 .net "y", 31 0, L_00000289948bcd70;  alias, 1 drivers
L_00000289948bcd70 .functor MUXZ 32, v00000289948b3dc0_0, L_0000028994860570, L_00000289948bcf50, C4<>;
S_00000289949588b0 .scope module, "rf" "regfile" 10 38, 16 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000289948b4570_0 .net *"_ivl_0", 31 0, L_00000289948bbdd0;  1 drivers
v00000289948b4070_0 .net *"_ivl_10", 6 0, L_00000289948bcb90;  1 drivers
L_0000028994959a68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000289948b5c90_0 .net *"_ivl_13", 1 0, L_0000028994959a68;  1 drivers
L_0000028994959ab0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000289948b4390_0 .net/2u *"_ivl_14", 31 0, L_0000028994959ab0;  1 drivers
v00000289948b47f0_0 .net *"_ivl_18", 31 0, L_00000289948bc910;  1 drivers
L_0000028994959af8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000289948b4610_0 .net *"_ivl_21", 26 0, L_0000028994959af8;  1 drivers
L_0000028994959b40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000289948b4e30_0 .net/2u *"_ivl_22", 31 0, L_0000028994959b40;  1 drivers
v00000289948b5b50_0 .net *"_ivl_24", 0 0, L_00000289948bb1f0;  1 drivers
v00000289948b5ab0_0 .net *"_ivl_26", 31 0, L_00000289948bb470;  1 drivers
v00000289948b4a70_0 .net *"_ivl_28", 6 0, L_00000289948bbe70;  1 drivers
L_00000289949599d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000289948b4cf0_0 .net *"_ivl_3", 26 0, L_00000289949599d8;  1 drivers
L_0000028994959b88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000289948b4f70_0 .net *"_ivl_31", 1 0, L_0000028994959b88;  1 drivers
L_0000028994959bd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000289948b5290_0 .net/2u *"_ivl_32", 31 0, L_0000028994959bd0;  1 drivers
L_0000028994959a20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000289948b4bb0_0 .net/2u *"_ivl_4", 31 0, L_0000028994959a20;  1 drivers
v00000289948b4110_0 .net *"_ivl_6", 0 0, L_00000289948bb0b0;  1 drivers
v00000289948b51f0_0 .net *"_ivl_8", 31 0, L_00000289948bc230;  1 drivers
v00000289948b46b0_0 .net "clk", 0 0, v00000289948bae00_0;  alias, 1 drivers
v00000289948b41b0_0 .net "ra1", 4 0, L_00000289948bb510;  1 drivers
v00000289948b53d0_0 .net "ra2", 4 0, L_00000289948bc2d0;  1 drivers
v00000289948b5470_0 .net "rd1", 31 0, L_00000289948bccd0;  alias, 1 drivers
v00000289948b5010_0 .net "rd2", 31 0, L_00000289948bbfb0;  alias, 1 drivers
v00000289948b5330 .array "rf", 0 31, 31 0;
v00000289948b4430_0 .net "wa3", 4 0, L_00000289948bb790;  alias, 1 drivers
v00000289948b5650_0 .net "wd3", 31 0, L_00000289948bcd70;  alias, 1 drivers
v00000289948b5dd0_0 .net "we3", 0 0, L_00000289948b9aa0;  alias, 1 drivers
L_00000289948bbdd0 .concat [ 5 27 0 0], L_00000289948bb510, L_00000289949599d8;
L_00000289948bb0b0 .cmp/ne 32, L_00000289948bbdd0, L_0000028994959a20;
L_00000289948bc230 .array/port v00000289948b5330, L_00000289948bcb90;
L_00000289948bcb90 .concat [ 5 2 0 0], L_00000289948bb510, L_0000028994959a68;
L_00000289948bccd0 .functor MUXZ 32, L_0000028994959ab0, L_00000289948bc230, L_00000289948bb0b0, C4<>;
L_00000289948bc910 .concat [ 5 27 0 0], L_00000289948bc2d0, L_0000028994959af8;
L_00000289948bb1f0 .cmp/ne 32, L_00000289948bc910, L_0000028994959b40;
L_00000289948bb470 .array/port v00000289948b5330, L_00000289948bbe70;
L_00000289948bbe70 .concat [ 5 2 0 0], L_00000289948bc2d0, L_0000028994959b88;
L_00000289948bbfb0 .functor MUXZ 32, L_0000028994959bd0, L_00000289948bb470, L_00000289948bb1f0, C4<>;
S_0000028994958270 .scope module, "se" "signext" 10 45, 17 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v00000289948b44d0_0 .net *"_ivl_1", 0 0, L_00000289948bc9b0;  1 drivers
v00000289948b4750_0 .net *"_ivl_2", 15 0, L_00000289948bb330;  1 drivers
v00000289948b50b0_0 .net "a", 15 0, L_00000289948bc0f0;  1 drivers
v00000289948b5150_0 .net "y", 31 0, L_00000289948bc730;  alias, 1 drivers
L_00000289948bc9b0 .part L_00000289948bc0f0, 15, 1;
LS_00000289948bb330_0_0 .concat [ 1 1 1 1], L_00000289948bc9b0, L_00000289948bc9b0, L_00000289948bc9b0, L_00000289948bc9b0;
LS_00000289948bb330_0_4 .concat [ 1 1 1 1], L_00000289948bc9b0, L_00000289948bc9b0, L_00000289948bc9b0, L_00000289948bc9b0;
LS_00000289948bb330_0_8 .concat [ 1 1 1 1], L_00000289948bc9b0, L_00000289948bc9b0, L_00000289948bc9b0, L_00000289948bc9b0;
LS_00000289948bb330_0_12 .concat [ 1 1 1 1], L_00000289948bc9b0, L_00000289948bc9b0, L_00000289948bc9b0, L_00000289948bc9b0;
L_00000289948bb330 .concat [ 4 4 4 4], LS_00000289948bb330_0_0, LS_00000289948bb330_0_4, LS_00000289948bb330_0_8, LS_00000289948bb330_0_12;
L_00000289948bc730 .concat [ 16 16 0 0], L_00000289948bc0f0, L_00000289948bb330;
S_0000028994958590 .scope module, "srcbmux" "mux2" 10 47, 14 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000002899484a760 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v00000289948b5a10_0 .net "d0", 31 0, L_00000289948bbfb0;  alias, 1 drivers
v00000289948b5790_0 .net "d1", 31 0, L_00000289948bc730;  alias, 1 drivers
v00000289948b4b10_0 .net "s", 0 0, L_00000289948b9a00;  alias, 1 drivers
v00000289948b5510_0 .net "y", 31 0, L_00000289948bc190;  alias, 1 drivers
L_00000289948bc190 .functor MUXZ 32, L_00000289948bbfb0, L_00000289948bc730, L_00000289948b9a00, C4<>;
S_0000028994958a40 .scope module, "wrmux" "mux2" 10 41, 14 1 0, S_0000028994820570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_000002899484a7a0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000000101>;
v00000289948b4250_0 .net "d0", 4 0, L_00000289948bb150;  1 drivers
v00000289948b42f0_0 .net "d1", 4 0, L_00000289948bc050;  1 drivers
v00000289948b55b0_0 .net "s", 0 0, L_00000289948b98c0;  alias, 1 drivers
v00000289948b49d0_0 .net "y", 4 0, L_00000289948bb790;  alias, 1 drivers
L_00000289948bb790 .functor MUXZ 5, L_00000289948bb150, L_00000289948bc050, L_00000289948b98c0, C4<>;
    .scope S_0000028994818fa0;
T_0 ;
    %wait E_000002899484a1a0;
    %load/vec4 v00000289948b2880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000028994851330_0, 0, 9;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %store/vec4 v0000028994851330_0, 0, 9;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %store/vec4 v0000028994851330_0, 0, 9;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %store/vec4 v0000028994851330_0, 0, 9;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %store/vec4 v0000028994851330_0, 0, 9;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %store/vec4 v0000028994851330_0, 0, 9;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0000028994851330_0, 0, 9;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028994818e10;
T_1 ;
    %wait E_000002899484a3a0;
    %load/vec4 v00000289948527d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0000028994852690_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0000028994852550_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000028994852550_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000028994852550_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000028994852550_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000028994852550_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000028994852550_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000028994852550_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000028994852550_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002899483b5a0;
T_2 ;
    %wait E_000002899484ab20;
    %load/vec4 v00000289948b2d80_0;
    %load/vec4 v00000289948b3500_0;
    %and;
    %store/vec4 v00000289948b3780_0, 0, 1;
    %vpi_call 7 38 "$display", "Branch: %b | Zero: %b | PCSrc: %b", v00000289948b2d80_0, v00000289948b3500_0, v00000289948b3780_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002899482c3c0;
T_3 ;
    %wait E_000002899484a8e0;
    %load/vec4 v00000289948b26a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000289948b2f60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000289948b2600_0;
    %assign/vec4 v00000289948b2f60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000289949588b0;
T_4 ;
    %wait E_000002899484a6e0;
    %load/vec4 v00000289948b5dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000289948b5650_0;
    %load/vec4 v00000289948b4430_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000289948b5330, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000028994820700;
T_5 ;
    %wait E_000002899484a020;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000289948b3dc0_0, 0, 32;
    %load/vec4 v00000289948b3460_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000289948b3dc0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v00000289948b3aa0_0;
    %load/vec4 v00000289948b3820_0;
    %add;
    %store/vec4 v00000289948b3dc0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v00000289948b3aa0_0;
    %load/vec4 v00000289948b3820_0;
    %sub;
    %store/vec4 v00000289948b3dc0_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v00000289948b3aa0_0;
    %load/vec4 v00000289948b3820_0;
    %and;
    %store/vec4 v00000289948b3dc0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000289948b3aa0_0;
    %load/vec4 v00000289948b3820_0;
    %or;
    %store/vec4 v00000289948b3dc0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000289948b3aa0_0;
    %load/vec4 v00000289948b3820_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v00000289948b3dc0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000028994820570;
T_6 ;
    %wait E_000002899484a6e0;
    %vpi_call 10 54 "$display", "Time: %0t | PC: %d | Instr: %h", $time, v00000289948b5f10_0, v00000289948b5970_0 {0 0 0};
    %vpi_call 10 55 "$display", "RegWrite: %b | WriteReg: %d | WriteData: %d", v00000289948ba680_0, v00000289948ba720_0, v00000289948ba4a0_0 {0 0 0};
    %vpi_call 10 56 "$display", "ALUOut: %d | Zero: %b", v00000289948b4c50_0, v00000289948b9320_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_00000289948348d0;
T_7 ;
    %vpi_call 5 6 "$readmemh", "memfile.dat", v0000028994852190 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000028994834740;
T_8 ;
    %wait E_000002899484a6e0;
    %load/vec4 v0000028994851dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000028994851010_0;
    %load/vec4 v00000289948516f0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028994851650, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028994847600;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000289948baf40_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000289948baf40_0, 0;
    %end;
    .thread T_9;
    .scope S_0000028994847600;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000289948bae00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000289948bae00_0, 0;
    %delay 5, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000028994847600;
T_11 ;
    %wait E_000002899484a460;
    %load/vec4 v00000289948b9500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 25 "$display", "memwrite = %b, writedata = %b", v00000289948b9500_0, v00000289948b9820_0 {0 0 0};
    %load/vec4 v00000289948ba180_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000289948b9820_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %vpi_call 2 28 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 29 "$stop" {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000289948ba180_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_11.4, 6;
    %vpi_call 2 31 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 32 "$display", "Simulation failed at time %0t | dataadr: %d | writedata: %d", $time, v00000289948ba180_0, v00000289948b9820_0 {0 0 0};
    %vpi_call 2 33 "$stop" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./Top.v";
    "./DataMemory.v";
    "./InstructionMemory.v";
    "./Mips.v";
    "./Controller.v";
    "./AluDecoder.v";
    "./MainDecoder.v";
    "./DataPath.v";
    "./Alu.v";
    "./Sl2.v";
    "./Adder.v";
    "./Mux2_1.v";
    "./Flopr.v";
    "./RegisterFile.v";
    "./Signext.v";
