<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_hcd Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dwc_otg_hcd Struct Reference</h1><!-- doxytag: class="dwc_otg_hcd" -->This structure holds the state of the HCD, including the non-periodic and periodic schedules.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e36b9560ce538a7d2ea9bd266d4041f0"></a><!-- doxytag: member="dwc_otg_hcd::core_if" ref="e36b9560ce538a7d2ea9bd266d4041f0" args="" -->
<a class="el" href="structdwc__otg__core__if.html">dwc_otg_core_if_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DWC OTG Core Interface Layer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ffefbd33a59a14b8b46406f5aaeaa2f4"></a><!-- doxytag: member="dwc_otg_hcd::fops" ref="ffefbd33a59a14b8b46406f5aaeaa2f4" args="" -->
<a class="el" href="structdwc__otg__hcd__function__ops.html">dwc_otg_hcd_function_ops</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#ffefbd33a59a14b8b46406f5aaeaa2f4">fops</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function HCD driver callbacks. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9aaf2a112f5794f92dedd826342bd637"></a><!-- doxytag: member="dwc_otg_hcd::flags" ref="9aaf2a112f5794f92dedd826342bd637" args="" -->
<a class="el" href="uniondwc__otg__hcd_1_1dwc__otg__hcd__internal__flags.html">dwc_otg_hcd::dwc_otg_hcd_internal_flags</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#9aaf2a112f5794f92dedd826342bd637">flags</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal DWC HCD Flags. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_list_link_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#64c96c47a36d71bad6e4360cec9d07ad">non_periodic_sched_inactive</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inactive items in the non-periodic schedule.  <a href="#64c96c47a36d71bad6e4360cec9d07ad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_list_link_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#ffa3041ad517da9519aa2159cdec3f61">non_periodic_sched_active</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Active items in the non-periodic schedule.  <a href="#ffa3041ad517da9519aa2159cdec3f61"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="01ab5791d6269b6b5d506f2113b94231"></a><!-- doxytag: member="dwc_otg_hcd::non_periodic_qh_ptr" ref="01ab5791d6269b6b5d506f2113b94231" args="" -->
dwc_list_link_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#01ab5791d6269b6b5d506f2113b94231">non_periodic_qh_ptr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to the next Queue Head to process in the active non-periodic schedule. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_list_link_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#2a747cacd6bdbacbef86d4157c34a312">periodic_sched_inactive</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Inactive items in the periodic schedule.  <a href="#2a747cacd6bdbacbef86d4157c34a312"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_list_link_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#74b089e094911a558f7b5f24681d3242">periodic_sched_ready</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">List of periodic QHs that are ready for execution in the next frame, but have not yet been assigned to host channels.  <a href="#74b089e094911a558f7b5f24681d3242"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_list_link_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#4b8deae798f771135c4a99693b26873f">periodic_sched_assigned</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">List of periodic QHs to be executed in the next frame that are assigned to host channels.  <a href="#4b8deae798f771135c4a99693b26873f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_list_link_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#e127912880eb487b3a2f38778c0de238">periodic_sched_queued</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">List of periodic QHs that have been queued for execution.  <a href="#e127912880eb487b3a2f38778c0de238"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#1f2ce690c8ded506eff8d1b567747235">periodic_usecs</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total bandwidth claimed so far for periodic transfers.  <a href="#1f2ce690c8ded506eff8d1b567747235"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#f79fefeb7908c0ddf702331253acb292">frame_number</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame number read from the core at SOF.  <a href="#f79fefeb7908c0ddf702331253acb292"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">hc_list&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#1761f2e6b8f6ba82c0e0c4e561813f0f">free_hc_list</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Free host channels in the controller.  <a href="#1761f2e6b8f6ba82c0e0c4e561813f0f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#5754b87bd4644fbb7b90cf843c638f1c">periodic_channels</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of host channels assigned to periodic transfers.  <a href="#5754b87bd4644fbb7b90cf843c638f1c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="e7fff26b5cce7c6c520c89f9e3c75617"></a><!-- doxytag: member="dwc_otg_hcd::non_periodic_channels" ref="e7fff26b5cce7c6c520c89f9e3c75617" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#e7fff26b5cce7c6c520c89f9e3c75617">non_periodic_channels</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of host channels assigned to non-periodic transfers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="structdwc__hc.html">dwc_hc</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#cb393f6a676fb106e0e3d35396fb97f9">hc_ptr_array</a> [MAX_EPS_CHANNELS]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Array of pointers to the host channel descriptors.  <a href="#cb393f6a676fb106e0e3d35396fb97f9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#68627912f0d3672096e6a98be38f66ab">status_buf</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffer to use for any data received during the status phase of a control transfer.  <a href="#68627912f0d3672096e6a98be38f66ab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3e752b2c5d632d848f3b1fadf543e7a4"></a><!-- doxytag: member="dwc_otg_hcd::status_buf_dma" ref="3e752b2c5d632d848f3b1fadf543e7a4" args="" -->
dma_addr_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#3e752b2c5d632d848f3b1fadf543e7a4">status_buf_dma</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA address for status_buf. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">dwc_timer_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#de7796a41bb7d1e45ed9dbc20c995342">conn_timer</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Connection timer.  <a href="#de7796a41bb7d1e45ed9dbc20c995342"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4f2b2c551e4ac9f49afcbdbde1ddf55d"></a><!-- doxytag: member="dwc_otg_hcd::reset_tasklet" ref="4f2b2c551e4ac9f49afcbdbde1ddf55d" args="" -->
dwc_tasklet_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#4f2b2c551e4ac9f49afcbdbde1ddf55d">reset_tasklet</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="34f29e9c035009476495f7701c1813fd"></a><!-- doxytag: member="dwc_otg_hcd::lock" ref="34f29e9c035009476495f7701c1813fd" args="" -->
dwc_spinlock_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#34f29e9c035009476495f7701c1813fd">lock</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c019b908f209d577ccc19d29030926a1"></a><!-- doxytag: member="dwc_otg_hcd::priv" ref="c019b908f209d577ccc19d29030926a1" args="" -->
void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#c019b908f209d577ccc19d29030926a1">priv</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Private data that could be used by OS wrapper. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="9231b4c3dce89a1506a5e501ec5c7a39"></a><!-- doxytag: member="dwc_otg_hcd::otg_port" ref="9231b4c3dce89a1506a5e501ec5c7a39" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#9231b4c3dce89a1506a5e501ec5c7a39">otg_port</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="77f16d5530f50556ed01fe7f69a135fd"></a><!-- doxytag: member="dwc_otg_hcd::frame_list" ref="77f16d5530f50556ed01fe7f69a135fd" args="" -->
uint32_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame List. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="3421063dcac9d4e200b5d9bbb0508f3d"></a><!-- doxytag: member="dwc_otg_hcd::frame_list_dma" ref="3421063dcac9d4e200b5d9bbb0508f3d" args="" -->
dma_addr_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__hcd.html#3421063dcac9d4e200b5d9bbb0508f3d">frame_list_dma</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame List DMA address. <br></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniondwc__otg__hcd_1_1dwc__otg__hcd__internal__flags.html">dwc_otg_hcd_internal_flags</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Internal DWC HCD Flags.  <a href="uniondwc__otg__hcd_1_1dwc__otg__hcd__internal__flags.html#_details">More...</a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
This structure holds the state of the HCD, including the non-periodic and periodic schedules. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00372">372</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="64c96c47a36d71bad6e4360cec9d07ad"></a><!-- doxytag: member="dwc_otg_hcd::non_periodic_sched_inactive" ref="64c96c47a36d71bad6e4360cec9d07ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dwc_list_link_t <a class="el" href="structdwc__otg__hcd.html#64c96c47a36d71bad6e4360cec9d07ad">dwc_otg_hcd::non_periodic_sched_inactive</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Inactive items in the non-periodic schedule. 
<p>
This is a list of Queue Heads. Transfers associated with these Queue Heads are not currently assigned to a host channel. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00399">399</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="ffa3041ad517da9519aa2159cdec3f61"></a><!-- doxytag: member="dwc_otg_hcd::non_periodic_sched_active" ref="ffa3041ad517da9519aa2159cdec3f61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dwc_list_link_t <a class="el" href="structdwc__otg__hcd.html#ffa3041ad517da9519aa2159cdec3f61">dwc_otg_hcd::non_periodic_sched_active</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Active items in the non-periodic schedule. 
<p>
This is a list of Queue Heads. Transfers associated with these Queue Heads are currently assigned to a host channel. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00406">406</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="2a747cacd6bdbacbef86d4157c34a312"></a><!-- doxytag: member="dwc_otg_hcd::periodic_sched_inactive" ref="2a747cacd6bdbacbef86d4157c34a312" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dwc_list_link_t <a class="el" href="structdwc__otg__hcd.html#2a747cacd6bdbacbef86d4157c34a312">dwc_otg_hcd::periodic_sched_inactive</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Inactive items in the periodic schedule. 
<p>
This is a list of QHs for periodic transfers that are _not_ scheduled for the next frame. Each QH in the list has an interval counter that determines when it needs to be scheduled for execution. This scheduling mechanism allows only a simple calculation for periodic bandwidth used (i.e. must assume that all periodic transfers may need to execute in the same frame). However, it greatly simplifies scheduling and should be sufficient for the vast majority of OTG hosts, which need to connect to a small number of peripherals at one time.<p>
Items move from this list to periodic_sched_ready when the QH interval counter is 0 at SOF. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00428">428</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="74b089e094911a558f7b5f24681d3242"></a><!-- doxytag: member="dwc_otg_hcd::periodic_sched_ready" ref="74b089e094911a558f7b5f24681d3242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dwc_list_link_t <a class="el" href="structdwc__otg__hcd.html#74b089e094911a558f7b5f24681d3242">dwc_otg_hcd::periodic_sched_ready</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
List of periodic QHs that are ready for execution in the next frame, but have not yet been assigned to host channels. 
<p>
Items move from this list to periodic_sched_assigned as host channels become available during the current frame. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00437">437</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="4b8deae798f771135c4a99693b26873f"></a><!-- doxytag: member="dwc_otg_hcd::periodic_sched_assigned" ref="4b8deae798f771135c4a99693b26873f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dwc_list_link_t <a class="el" href="structdwc__otg__hcd.html#4b8deae798f771135c4a99693b26873f">dwc_otg_hcd::periodic_sched_assigned</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
List of periodic QHs to be executed in the next frame that are assigned to host channels. 
<p>
Items move from this list to periodic_sched_queued as the transactions for the QH are queued to the DWC_otg controller. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00446">446</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="e127912880eb487b3a2f38778c0de238"></a><!-- doxytag: member="dwc_otg_hcd::periodic_sched_queued" ref="e127912880eb487b3a2f38778c0de238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dwc_list_link_t <a class="el" href="structdwc__otg__hcd.html#e127912880eb487b3a2f38778c0de238">dwc_otg_hcd::periodic_sched_queued</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
List of periodic QHs that have been queued for execution. 
<p>
Items move from this list to either periodic_sched_inactive or periodic_sched_ready when the channel associated with the transfer is released. If the interval for the QH is 1, the item moves to periodic_sched_ready because it must be rescheduled for the next frame. Otherwise, the item moves to periodic_sched_inactive. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00457">457</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="1f2ce690c8ded506eff8d1b567747235"></a><!-- doxytag: member="dwc_otg_hcd::periodic_usecs" ref="1f2ce690c8ded506eff8d1b567747235" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structdwc__otg__hcd.html#1f2ce690c8ded506eff8d1b567747235">dwc_otg_hcd::periodic_usecs</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total bandwidth claimed so far for periodic transfers. 
<p>
This value is in microseconds per (micro)frame. The assumption is that all periodic transfers may occur in the same (micro)frame. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00464">464</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="f79fefeb7908c0ddf702331253acb292"></a><!-- doxytag: member="dwc_otg_hcd::frame_number" ref="f79fefeb7908c0ddf702331253acb292" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structdwc__otg__hcd.html#f79fefeb7908c0ddf702331253acb292">dwc_otg_hcd::frame_number</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Frame number read from the core at SOF. 
<p>
The value ranges from 0 to DWC_HFNUM_MAX_FRNUM. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00470">470</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="1761f2e6b8f6ba82c0e0c4e561813f0f"></a><!-- doxytag: member="dwc_otg_hcd::free_hc_list" ref="1761f2e6b8f6ba82c0e0c4e561813f0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hc_list <a class="el" href="structdwc__otg__hcd.html#1761f2e6b8f6ba82c0e0c4e561813f0f">dwc_otg_hcd::free_hc_list</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Free host channels in the controller. 
<p>
This is a list of dwc_hc_t items. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00476">476</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="5754b87bd4644fbb7b90cf843c638f1c"></a><!-- doxytag: member="dwc_otg_hcd::periodic_channels" ref="5754b87bd4644fbb7b90cf843c638f1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="structdwc__otg__hcd.html#5754b87bd4644fbb7b90cf843c638f1c">dwc_otg_hcd::periodic_channels</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of host channels assigned to periodic transfers. 
<p>
Currently assuming that there is a dedicated host channel for each periodic transaction and at least one host channel available for non-periodic transactions. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00483">483</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="cb393f6a676fb106e0e3d35396fb97f9"></a><!-- doxytag: member="dwc_otg_hcd::hc_ptr_array" ref="cb393f6a676fb106e0e3d35396fb97f9" args="[MAX_EPS_CHANNELS]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structdwc__hc.html">dwc_hc</a>* <a class="el" href="structdwc__otg__hcd.html#cb393f6a676fb106e0e3d35396fb97f9">dwc_otg_hcd::hc_ptr_array</a>[MAX_EPS_CHANNELS]          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Array of pointers to the host channel descriptors. 
<p>
Allows accessing a host channel descriptor given the host channel number. This is useful in interrupt handlers. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00495">495</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="68627912f0d3672096e6a98be38f66ab"></a><!-- doxytag: member="dwc_otg_hcd::status_buf" ref="68627912f0d3672096e6a98be38f66ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t* <a class="el" href="structdwc__otg__hcd.html#68627912f0d3672096e6a98be38f66ab">dwc_otg_hcd::status_buf</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Buffer to use for any data received during the status phase of a control transfer. 
<p>
Normally no data is transferred during the status phase. This buffer is used as a bit bucket. 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00502">502</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<a class="anchor" name="de7796a41bb7d1e45ed9dbc20c995342"></a><!-- doxytag: member="dwc_otg_hcd::conn_timer" ref="de7796a41bb7d1e45ed9dbc20c995342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dwc_timer_t* <a class="el" href="structdwc__otg__hcd.html#de7796a41bb7d1e45ed9dbc20c995342">dwc_otg_hcd::conn_timer</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Connection timer. 
<p>
An OTG host must display a message if the device does not connect. Started when the VBus power is turned on via sysfs attribute "buspower". 
<p>
Definition at line <a class="el" href="dwc__otg__hcd_8h-source.html#l00515">515</a> of file <a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a>.
</div>
</div><p>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__hcd_8h-source.html">dwc_otg_hcd.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
