<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: ri.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ri_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ri.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ri_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/** @defgroup ri_defines Routing Interface registers</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * @brief &lt;b&gt;Register definitions for the STM32L1xx Routing Interface&lt;/b&gt;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * @ingroup STM32L1xx</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @version 1.0.0</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * LGPL License Terms @ref lgpl_license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * This file is part of the libopencm3 project.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (C) 2016 Marek Koza &lt;qyx@krtko.org&gt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * GNU Lesser General Public License for more details.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Based on the RM0038 Reference manual</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * (STM32L100xx, STM32L151xx, STM32L152xx and STM32L162xx advanced ARMÂ®-based</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * 32-bit MCUs)</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span><span class="comment"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/**@{*/</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * There is a mismatch in the RM0038 in the RI register offset addresses (they</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * are relative to the COMP base address instead of the RI base address for an</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * unknown reason). We are subtracting 4 in order to use them with ROUTING_BASE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga8fdc749e6f184b3cd9b01f179af62e4c">   40</a></span>&#160;<span class="preprocessor">#define RI_BASE                 ROUTING_BASE - 0x04</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaba12bcda2166886eee752a96a0a82be7">   42</a></span>&#160;<span class="preprocessor">#define RI_ICR                  MMIO32(RI_BASE + 0x04)</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gab2e4fe0f52b95776973a4037f153e06c">   43</a></span>&#160;<span class="preprocessor">#define RI_ASCR1                MMIO32(RI_BASE + 0x08)</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gafed0de35184adb99ba54d8c069345755">   44</a></span>&#160;<span class="preprocessor">#define RI_ASCR2                MMIO32(RI_BASE + 0x0c)</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga56f502f26eb51adafa7a3b208d783bd9">   45</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1               MMIO32(RI_BASE + 0x10)</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga51437c4521dbb238a9568308a8ad02c7">   46</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2               MMIO32(RI_BASE + 0x14)</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gabf30e48b719411bffc56cdab0a783086">   47</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3               MMIO32(RI_BASE + 0x18)</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga86168a25c59408df4dec344961110a5c">   48</a></span>&#160;<span class="preprocessor">#define RI_HYSCR4               MMIO32(RI_BASE + 0x1c)</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga434854be5d099dd1cce210d118d54ea0">   49</a></span>&#160;<span class="preprocessor">#define RI_ASMR1                MMIO32(RI_BASE + 0x20)</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gae275d479bd2c9d436b7f374b38a588d1">   50</a></span>&#160;<span class="preprocessor">#define RI_CMR1                 MMIO32(RI_BASE + 0x24)</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga05ba434394476837817f2cd3a6b75d98">   51</a></span>&#160;<span class="preprocessor">#define RI_CICR1                MMIO32(RI_BASE + 0x28)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaf25e26f91180b238ee2cea3307d6e1da">   52</a></span>&#160;<span class="preprocessor">#define RI_ASMR2                MMIO32(RI_BASE + 0x2c)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gac285ca9597ea34c871cbf0a9cb60f61e">   53</a></span>&#160;<span class="preprocessor">#define RI_CMR2                 MMIO32(RI_BASE + 0x30)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaf5ca71148f1090943ced24b9e0727f4c">   54</a></span>&#160;<span class="preprocessor">#define RI_CICR2                MMIO32(RI_BASE + 0x34)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gada0ce719b6dcccc80c8b8e76799c190c">   55</a></span>&#160;<span class="preprocessor">#define RI_ASMR3                MMIO32(RI_BASE + 0x38)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaec8efc6c5b59c5ea57aa39eb390e9d02">   56</a></span>&#160;<span class="preprocessor">#define RI_CMR3                 MMIO32(RI_BASE + 0x3c)</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga3c1afc83e30cb2ef17a6812b3f4b98a5">   57</a></span>&#160;<span class="preprocessor">#define RI_CICR3                MMIO32(RI_BASE + 0x40)</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga466a5baeafe769b7988b0471f111c40d">   58</a></span>&#160;<span class="preprocessor">#define RI_ASMR4                MMIO32(RI_BASE + 0x44)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga524fe18bf19f8fed0065ba1c60645fc1">   59</a></span>&#160;<span class="preprocessor">#define RI_CMR4                 MMIO32(RI_BASE + 0x48)</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga0c23952ba2ba752bc5b474588c570f29">   60</a></span>&#160;<span class="preprocessor">#define RI_CICR4                MMIO32(RI_BASE + 0x4c)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga8dc1eb0f6b0eb0149a248911b497aa26">   61</a></span>&#160;<span class="preprocessor">#define RI_ASMR5                MMIO32(RI_BASE + 0x50)</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga1a5fc3d53fec3e8149aec4d3f99844c6">   62</a></span>&#160;<span class="preprocessor">#define RI_CMR5                 MMIO32(RI_BASE + 0x54)</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaf6ecfda71d371f1379c2106fcf1ab6a7">   63</a></span>&#160;<span class="preprocessor">#define RI_CICR5                MMIO32(RI_BASE + 0x58)</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * RI input capture register</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * The RI_ICR register is used to select the routing of 4 full ports to the</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * input captures of TIM2, TIM3 and TIM4.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaee059851b0470a4b54d8849c1ed46514">   71</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC1IOS_SHIFT     0</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga0b2fba2486a25d2dceef4beb8e5e9374">   72</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC1IOS_MASK      0xf</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga683c44d6750b1ef5a7d900f37bc68747">   73</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2IOS_SHIFT     4</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga5fb9eb80b70036a304c55826aade9677">   74</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2IOS_MASK      0xf</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga44487c963b844557c809c716200c2ddb">   75</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3IOS_SHIFT     8</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga8253498a53667672c74b863b7e2957af">   76</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3IOS_MASK      0xf</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gae58afb2445aa5735a9d8c236f94ae3a5">   77</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4IOS_SHIFT     12</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga0930e54054c1c074ad18c0d392ca1868">   78</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4IOS_MASK      0xf</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga7f17928d00c35c2c1216138edd4eb85f">   79</a></span>&#160;<span class="preprocessor">#define RI_ICR_TIM_SHIFT        16</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga8153e0098d04bd1e8a6606c7c62cf4b3">   80</a></span>&#160;<span class="preprocessor">#define RI_ICR_TIM_MASK         0x3</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga991a7aa3c0986605cb45831b5f16d02e">   81</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC1              (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga5430845f1a57feef529bae0704c56968">   82</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC2              (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga02a8c41438b820e6909a8a44311d2d2e">   83</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC3              (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gacaf8eea8686232d8e0e04d3c07526883">   84</a></span>&#160;<span class="preprocessor">#define RI_ICR_IC4              (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* bits 22-31 reserved */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> * RI analog switches control register 1</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * The RI_ASCR1 register is used to configure the analog switches of the I/Os</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * linked to the ADC. These I/Os are pointed to by the ADC channel number.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga0d0fa4df63af7ebb1151d06083d22d08">   93</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH0_GR1_1      (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gab86d6279ac8b34efdee01f60701d656f">   94</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH1_GR1_2      (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gac898f50259c99ba192aa74dc019af5e8">   95</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH2_GR1_3      (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga9b0275513df5b31699c348f16efb7b15">   96</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH3_GR1_4      (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga945ecce3093c49074a36fbcfea8668ea">   97</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH4            (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gad4cc2a0b873c48e57382b8a28b699cba">   98</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH5            (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga19970520edee19044cffd7c3d8e51617">   99</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH6_GR2_1      (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gacce2eee71a4a160d54614eb363f45cca">  100</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH7_GR2_2      (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga8f5fe8a2e6083e501b816fd065dcbdf2">  101</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH8_GR3_1      (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga700e3647ff4de070449e2a1eae566198">  102</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH9_GR3_2      (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga6595babfb6b8afc6cdf99c47f25b94e7">  103</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH10_GR8_1     (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga00b10ed1f027b24be468cddee38d6e66">  104</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH11_GR8_2     (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga3fa60223c732f6095274b0b682fef993">  105</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH12_GR8_3     (1 &lt;&lt; 12)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga3bfc02a070971e963bd6c2531165af3d">  106</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH13_GR8_4     (1 &lt;&lt; 13)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga127dd8f4da1107e311bdaf0cf340d8c6">  107</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH14_GR9_1     (1 &lt;&lt; 14)</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gae30759a4d04b556400677632ceb722c7">  108</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH15_GR9_2     (1 &lt;&lt; 15)</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga1962acf0484d5fe6aa0b39e0c35a132f">  109</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH31_GR11_5    (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* bit 17 reserved */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gafe99fdc2c434bfb2538e5b4433067beb">  111</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH18_GR7_1     (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga4f78388b60fef5cb215daaa3a0a51da7">  112</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH19_GR7_2     (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga3b953ada373b37846494edc45e2d8408">  113</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH20_GR7_3     (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gae485bcf58460222f6ef0262cae0d42a6">  114</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH21_GR7_4     (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga2ac3c47a4f8b6976c91b2ec461f15272">  115</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH22           (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gadeef735bb23f77cdb4628506cd0b9be5">  116</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH23           (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaf06bb3ffa8348c6095d0fcd7fffe8550">  117</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH24           (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga49ef1b7c2d2ec3eb224cc0599393699a">  118</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH25           (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gae5638ca72d0a62251410161b71037aa7">  119</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_VCOMP          (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaff90c9365860d5e830fea31fb8b82e9f">  120</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH27_GR11_1    (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga30b1d4d1b0d2b09d8941899ce8bb0262">  121</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH28_GR11_2    (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga8607ebc0c5a8331d94f3b9f5ef68229c">  122</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH29_GR11_3    (1 &lt;&lt; 29)</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga7eb652789c3f04214abb5c28d20d4547">  123</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_CH30_GR11_4    (1 &lt;&lt; 30)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaa61a2caf9bf76335404532180c033236">  124</a></span>&#160;<span class="preprocessor">#define RI_ASCR1_SCM            (1 &lt;&lt; 31)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * RI analog switches control register 2</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * The RI_ASCR2 register is used to configure the analog switches of groups of</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> * I/Os not linked to the ADC. In this way, predefined groups of I/Os can be</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * connected together.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga107731f14487352ff843d3c1aedd4640">  133</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR10_1         (1 &lt;&lt; 0)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga66c71861e9ad11b44150b93505988b51">  134</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR10_2         (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gad915c71a6ca56cb9ed8107a4f3d55a22">  135</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR10_3         (1 &lt;&lt; 2)</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga77d08e89c26c8fd3948f4b1ffc821fb3">  136</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR10_4         (1 &lt;&lt; 3)</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga68a0445518cab86238c19ec70b1a7f82">  137</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_1          (1 &lt;&lt; 4)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga180b56b3ecc2deff88f2428b402b5631">  138</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_2          (1 &lt;&lt; 5)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga35b70043d76941e46c05ed954181de99">  139</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR5_1          (1 &lt;&lt; 6)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga092c8873e1ccc149ac20820165afa3a6">  140</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR5_2          (1 &lt;&lt; 7)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga662bfe4dc3f4442594e603739e2b31f3">  141</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR5_3          (1 &lt;&lt; 8)</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaa987eaf3fb4b755150aba6c1c1869541">  142</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR4_1          (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga78a3bb7d3099a87e6fd417e748f50a47">  143</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR4_2          (1 &lt;&lt; 10)</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga75318d892c468098e8d4ca30ff59c21b">  144</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR4_3          (1 &lt;&lt; 11)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* bits 12-15 reserved */</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga2582bb5c7f8fb6412184940ee6a7b350">  146</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH0B_GR3_3     (1 &lt;&lt; 16)</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga9d7c4f53da76484fc97ae7d88216a00f">  147</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH1B_GR3_4     (1 &lt;&lt; 17)</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga724ba7ba70cc2fb5e4233e17705d548b">  148</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH2B_GR3_5     (1 &lt;&lt; 18)</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gad5dc07ff448ed44d8c3677c4092b28db">  149</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH3B_GR9_3     (1 &lt;&lt; 19)</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga0800c9f31c0bb7b8214b8630b88132a0">  150</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH6B_GR9_4     (1 &lt;&lt; 20)</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaddad41b76efc5423d60b41bfb317df9f">  151</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH7B_GR2_3     (1 &lt;&lt; 21)</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga299766ac4ebff7f45ef63f5fc3cf6181">  152</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH8B_GR2_4     (1 &lt;&lt; 22)</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga5b0afa1ffd56fc8d44d8a5e99faeb2c7">  153</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH9B_GR2_5     (1 &lt;&lt; 23)</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga65accb2b744899541eba209ce1f1fa8a">  154</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH10B_GR7_5    (1 &lt;&lt; 24)</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga1099071ef5756cedb903f17772de26b1">  155</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH11B_GR7_6    (1 &lt;&lt; 25)</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga55032343e026db674b9fd8f81420eaf8">  156</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_CH12B_GR7_7    (1 &lt;&lt; 26)</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga9f32ad9d722774eafb4bf6f1f808c33e">  157</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_3          (1 &lt;&lt; 27)</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaf65214f3d0d79db1018117035a0acc5f">  158</a></span>&#160;<span class="preprocessor">#define RI_ASCR2_GR6_4          (1 &lt;&lt; 28)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">/* bits 29-31 reserved */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> * RI hysteresis control register 1</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> * The RI_HYSCR1 register is used to enable/disable the hysteresis of the input</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * Schmitt trigger of ports A and B.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga19977a9fc5aa75457567821349429519">  169</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PA(x)         (x)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga223a488b061caeed9ac0f8e75b055ca1">  170</a></span>&#160;<span class="preprocessor">#define RI_HYSCR1_PB(x)         (x &lt;&lt; 16)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * RI hysteresis control register 2</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * RI_HYSCR2 register allows to enable/disable hysteresis of input Schmitt</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * trigger of ports C and D.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga6b6ae0f9ffd963f045ee6f3cd03d1714">  180</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PC(x)         (x)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga3e9eb00914cda305cc86191373994aef">  181</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PD(x)         (x &lt;&lt; 16)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * RI hysteresis control register 3</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> * The RI_HYSCR3 register is used to enable/disable the hysteresis of the input</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * Schmitt trigger of the entire port E and F.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gac45d3b27cdbd85c58b0e9a23daca5bf0">  191</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PE(x)         (x)</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaf43672bf99034341a872ce4a0930dd53">  192</a></span>&#160;<span class="preprocessor">#define RI_HYSCR3_PF(x)         (x &lt;&lt; 16)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * RI hysteresis control register 4</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * The RI_HYSCR4 register is used to enable/disable the hysteresis of the input</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * Schmitt trigger of the entire port G.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga56766ebb39c30d61879309d636b18617">  202</a></span>&#160;<span class="preprocessor">#define RI_HYSCR2_PG(x)         (x)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> * Analog switch mode register (RI_ASMR1)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * The RI_ASMR1 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> * only and is used to select if analog switches of port A are to be controlled</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * by the timer OC or through the ADC interface or RI_ASCRx registers.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga5f435741696d5913a7440e7d5b0ccf80">  214</a></span>&#160;<span class="preprocessor">#define RI_ASMR1_PA(x)          (x)</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> * Channel mask register (RI_CMR1)</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> * RI_CMR1 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> * used to mask a port A channel designated as a timer input capture (after</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * acquisition completion to avoid triggering multiple detections).</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaf50b601354d997f8325c4936df16750d">  226</a></span>&#160;<span class="preprocessor">#define RI_CMR1_PA(x)           (x)</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> * Channel identification for capture register (RI_CICR1)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"> * The RI_CICR1 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"> * only and is used when analog switches are controlled by a timer OC. RI_CICR1</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> * allows a channel to be identified for timer input capture.</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga496445870c809a64e887b4b689a2fb75">  238</a></span>&#160;<span class="preprocessor">#define RI_CICR1_PA(x)          (x)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * Analog switch mode register (RI_ASMR2)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * The RI_ASMR2 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * only and is used to select if analog switches of port B are to be controlled</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * by the timer OC or through the ADC interface or RI_ASCRx registers.</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gacafd235e1dd068a92b3bff969fef4a75">  250</a></span>&#160;<span class="preprocessor">#define RI_ASMR2_PB(x)          (x)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> * Channel mask register (RI_CMR2)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * RI_CMR2 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> * used to mask a port B channel designated as a timer input capture (after</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * acquisition completion to avoid triggering multiple detections).</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga7f87c49a9691b59a701af2cc04445c47">  262</a></span>&#160;<span class="preprocessor">#define RI_CMR2_PB(x)           (x)</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * Channel identification for capture register (RI_CICR2)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> * The RI_CICR2 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"> * only and is used when analog switches are controlled by a timer OC. RI_CICR2</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"> * allows a channel to be identified for timer input capture.</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga304913b631ad103dd103d0e2104a76f0">  274</a></span>&#160;<span class="preprocessor">#define RI_CICR2_PB(x)          (x)</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> * Analog switch mode register (RI_ASMR3)</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * The RI_ASMR3 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * only and is used to select if analog switches of port C are to be controlled</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * by the timer OC or through the ADC interface or RI_ASCRx registers.</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga7444f616150840ec0c5b702ac634c592">  286</a></span>&#160;<span class="preprocessor">#define RI_ASMR3_PC(x)          (x)</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> * Channel mask register (RI_CMR3)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> * RI_CMR3 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> * used to mask a port C channel designated as a timer input capture (after</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> * acquisition completion to avoid triggering multiple detections).</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga77278d2c1fa22cddb2857fca9c88a83a">  298</a></span>&#160;<span class="preprocessor">#define RI_CMR3_PC(x)           (x)</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> * Channel identification for capture register (RI_CICR3)</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * The RI_CICR3 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * only and is used when analog switches are controlled by a timer OC. RI_CICR3</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> * allows a channel to be identified for timer input capture.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gaed8e073147e3cb8f86c275c2487528b0">  310</a></span>&#160;<span class="preprocessor">#define RI_CICR3_PC(x)          (x)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> * Analog switch mode register (RI_ASMR4)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> * The RI_ASMR4 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * only and is used to select if analog switches of port F are to be controlled</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> * by the timer OC or through the ADC interface or RI_ASCRx registers.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga315f8fc6283c0dee3cc50ea7f23df9a7">  322</a></span>&#160;<span class="preprocessor">#define RI_ASMR4_PF(x)          (x)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * Channel mask register (RI_CMRF)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> * RI_CMR4 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> * used to mask a port F channel designated as a timer input capture (after</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> * acquisition completion to avoid triggering multiple detections).</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga3a0509a7ba6ab42a2882ea24f1fbf5b4">  334</a></span>&#160;<span class="preprocessor">#define RI_CMR4_PF(x)           (x)</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> * Channel identification for capture register (RI_CICR4)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * The RI_CICR4 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> * only and is used when analog switches are controlled by a timer OC. RI_CICR4</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> * allows a channel to be identified for timer input capture.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gacde6bb5e7ee3b702198d058a88c2fed0">  346</a></span>&#160;<span class="preprocessor">#define RI_CICR4_PF(x)          (x)</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"> * Analog switch mode register (RI_ASMR5)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment"> * The RI_ASMR5 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment"> * only and is used to select if analog switches of port G are to be controlled</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> * by the timer OC or through the ADC interface or RI_ASCRx registers.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga3561428be4c2e2bab43b6b9b63f8b607">  358</a></span>&#160;<span class="preprocessor">#define RI_ASMR5_PG(x)          (x)</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> * Channel mask register (RI_CMR5)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> * RI_CMR1 is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices only and is</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> * used to mask a port G channel designated as a timer input capture (after</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> * acquisition completion to avoid triggering multiple detections).</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__ri__defines.html#gad01c12b3496bb0b5eebaf4abdf79a88f">  370</a></span>&#160;<span class="preprocessor">#define RI_CMR5_PG(x)           (x)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"> * Channel identification for capture register (RI_CICR5)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> * The RI_CICR5 register is available in Cat.3, Cat.4, Cat.5 and Cat.6 devices</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> * only and is used when analog switches are controlled by a timer OC. RI_CICR5</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> * allows a channel to be identified for timer input capture.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * GPIO0-GPIO15 defines should be used as parameters.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__ri__defines.html#ga43b105f1da9507fa60e03277d195e79d">  382</a></span>&#160;<span class="preprocessor">#define RI_CICR5_PG(x)          (x)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/* bits 16-31 reserved */</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/**@}*/</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_9417be1a17550340f19505b8a524537b.html">stm32</a></li><li class="navelem"><a class="el" href="dir_3337b0fa99eaaebf33557db553dd1ab2.html">l1</a></li><li class="navelem"><a class="el" href="ri_8h.html">ri.h</a></li>
    <li class="footer">Generated on Sat Oct 7 2017 23:10:23 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
