<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: llvm::R600InstrInfo Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('de/ded/classllvm_1_1R600InstrInfo.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::R600InstrInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html">R600InstrInfo.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Inheritance diagram for llvm::R600InstrInfo:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
 <div class="center">
  <img src="../../de/ded/classllvm_1_1R600InstrInfo.png" usemap="#llvm::R600InstrInfo_map" alt=""/>
  <map id="llvm::R600InstrInfo_map" name="llvm::R600InstrInfo_map">
<area href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html" alt="llvm::AMDGPUInstrInfo" shape="rect" coords="0,56,139,80"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a684a33b88b11aeed1300272bb4cf9f73"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> { <br/>
&#160;&#160;<a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> = 0, 
<a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>, 
<a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>, 
<a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>, 
<br/>
&#160;&#160;<a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>, 
<a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a>
<br/>
 }</td></tr>
<tr class="separator:a684a33b88b11aeed1300272bb4cf9f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a8df3e5fa9ff0bb771c8607a72cc69f5c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a8df3e5fa9ff0bb771c8607a72cc69f5c">R600InstrInfo</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</td></tr>
<tr class="separator:a8df3e5fa9ff0bb771c8607a72cc69f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb7643a62153d0049c0f9da6a5b3e2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a9cb7643a62153d0049c0f9da6a5b3e2e">getRegisterInfo</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a9cb7643a62153d0049c0f9da6a5b3e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a599adc2398206c815a2c1fa0d2f458b3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a599adc2398206c815a2c1fa0d2f458b3">copyPhysReg</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>, unsigned DestReg, unsigned SrcReg, bool KillSrc) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a599adc2398206c815a2c1fa0d2f458b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50503e8c79cfae86f42c25b30c4dee2d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a50503e8c79cfae86f42c25b30c4dee2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53dddf32a33d6570134a6864e4add034"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">isTrig</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a53dddf32a33d6570134a6864e4add034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc6641e5ec1428e507a60f29afb6fae"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">isPlaceHolderOpcode</a> (unsigned opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a1fc6641e5ec1428e507a60f29afb6fae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520bbb1242cd198cb0e5b3d157870f32"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">isReductionOp</a> (unsigned opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a520bbb1242cd198cb0e5b3d157870f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f287b5a8a0375ca8a96ebfee2dd90c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a> (unsigned opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a75f287b5a8a0375ca8a96ebfee2dd90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af84cb86f767529ac5d4123e1ca51cffd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af84cb86f767529ac5d4123e1ca51cffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae980cc9f29a054fbb25fa7f115c007c7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">hasInstrModifiers</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae980cc9f29a054fbb25fa7f115c007c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a567a6676662ac8d89a37818491f96f3d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a567a6676662ac8d89a37818491f96f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b39400c798e317e9525d46fc8221012"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">isLDSNoRetInstr</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a4b39400c798e317e9525d46fc8221012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4929f96b07058beefbcb3097a7da7f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">isLDSRetInstr</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aff4929f96b07058beefbcb3097a7da7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f6df613d52302f1a53f4ff4881c64b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">canBeConsideredALU</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a92f6df613d52302f1a53f4ff4881c64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ecb6a9739febf2aaaaa4eb2d13f9cb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af5ecb6a9739febf2aaaaa4eb2d13f9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73525c8fa86113a1eaec4162167fe48"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ac73525c8fa86113a1eaec4162167fe48">isTransOnly</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ac73525c8fa86113a1eaec4162167fe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f33975d02029c2b80eaabde0ca0651"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a57f33975d02029c2b80eaabde0ca0651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e2e4717324b4ae879cc266a87925a3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a06e2e4717324b4ae879cc266a87925a3">isVectorOnly</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a06e2e4717324b4ae879cc266a87925a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77846ac8ec94d5174217aa30016bf1b6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">isExport</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a77846ac8ec94d5174217aa30016bf1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46661663b36c2b24c3ade17a417714a4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a46661663b36c2b24c3ade17a417714a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc3ea57a381540e109688f135d2dfe8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0bc3ea57a381540e109688f135d2dfe8">usesVertexCache</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0bc3ea57a381540e109688f135d2dfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343c9f04399965fa729dc486f772abba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a343c9f04399965fa729dc486f772abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16f2739df0a4f591637df744371aa4e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a16f2739df0a4f591637df744371aa4e5">usesTextureCache</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a16f2739df0a4f591637df744371aa4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62318be18f9fc4ffb5247c9bae6befb4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">mustBeLastInClause</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a62318be18f9fc4ffb5247c9bae6befb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2205f736365a9d76695a91376b7ac4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">usesAddressRegister</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6b2205f736365a9d76695a91376b7ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ec3d27914ec6ec1495dcf58d66599e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">definesAddressRegister</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aa4ec3d27914ec6ec1495dcf58d66599e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb7558feda98e76dc116e0bf4a26222"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">readsLDSSrcReg</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:adbb7558feda98e76dc116e0bf4a26222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5415539cc75acfd63a95de2707ce2b55"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">getSrcIdx</a> (unsigned Opcode, unsigned SrcNum) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5415539cc75acfd63a95de2707ce2b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1cf472c1334619a363dfcb9f377649"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">getSelIdx</a> (unsigned Opcode, unsigned SrcIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0a1cf472c1334619a363dfcb9f377649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6055deb7ab8c9eb563d8b3ea3220c4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d78/classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:af6055deb7ab8c9eb563d8b3ea3220c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5b9275f43c09965817c3a9645852c4"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; <a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;Swz, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, <a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a1a5b9275f43c09965817c3a9645852c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0baaa57666a845a35e579bfa1c94aad9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; <a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;SwzCandidate, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, <a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0baaa57666a845a35e579bfa1c94aad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9087763ca81614578fd3b20271a5f38"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">fitsReadPortLimitations</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;MIs, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; <a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;BS, bool isLastAluTrans) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ac9087763ca81614578fd3b20271a5f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac9d699d7dcdfb4f5f92432cb7ac4b4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:adac9d699d7dcdfb4f5f92432cb7ac4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a725f268bb265a9d71d7303f9db46e9ce"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a725f268bb265a9d71d7303f9db46e9ce">fitsConstReadLimitations</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; unsigned &gt; &amp;) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a725f268bb265a9d71d7303f9db46e9ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Same but using const index set instead of MI set.  <a href="#a725f268bb265a9d71d7303f9db46e9ce">More...</a><br/></td></tr>
<tr class="separator:a725f268bb265a9d71d7303f9db46e9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74f5793375f2d6bd33bd6ebfc4ca2eb5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a74f5793375f2d6bd33bd6ebfc4ca2eb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector instructions are instructions that must fill all instruction slots within an instruction group.  <a href="#a74f5793375f2d6bd33bd6ebfc4ca2eb5">More...</a><br/></td></tr>
<tr class="separator:a74f5793375f2d6bd33bd6ebfc4ca2eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b44e7526ae3bf9c756cdc388c8474cb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4b44e7526ae3bf9c756cdc388c8474cb">isMov</a> (unsigned Opcode) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a4b44e7526ae3bf9c756cdc388c8474cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65e333ce637c134ee24e205f41b7434"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/ddc/classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae65e333ce637c134ee24e205f41b7434">CreateTargetScheduleState</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> *TM, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ae65e333ce637c134ee24e205f41b7434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d77580c3fd8844988d1ffcb47751122"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a8d77580c3fd8844988d1ffcb47751122">ReverseBranchCondition</a> (<a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a8d77580c3fd8844988d1ffcb47751122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a11f0b789f9003f403b2b530668e7d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a11a11f0b789f9003f403b2b530668e7d">AnalyzeBranch</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, bool AllowModify) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a11a11f0b789f9003f403b2b530668e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d88db130c46f5dc88c3ec0e141fb4f"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a73d88db130c46f5dc88c3ec0e141fb4f">InsertBranch</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a> <a class="el" href="../../df/dca/GlobalMerge_8cpp.html#a7f7b8906dab43d37c78e10eafe4c424f">DL</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a73d88db130c46f5dc88c3ec0e141fb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa24defe09b79b2f25819db5be6195af"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aaa24defe09b79b2f25819db5be6195af">RemoveBranch</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aaa24defe09b79b2f25819db5be6195af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a4273e17ec0b03bb17b17bb60ec0088"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a5a4273e17ec0b03bb17b17bb60ec0088">isPredicated</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a5a4273e17ec0b03bb17b17bb60ec0088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12ce0ba98614a925e235867c5daa8704"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a12ce0ba98614a925e235867c5daa8704">isPredicable</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a12ce0ba98614a925e235867c5daa8704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93d0aac43e6315310b2779dfc6543fbb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a93d0aac43e6315310b2779dfc6543fbb">isProfitableToDupForIfCvt</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, unsigned NumCyles, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d3e/classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a93d0aac43e6315310b2779dfc6543fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab64e19bf919ca3df834bb25aa45f1f3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aab64e19bf919ca3df834bb25aa45f1f3">isProfitableToIfCvt</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, unsigned NumCyles, unsigned ExtraPredCycles, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d3e/classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aab64e19bf919ca3df834bb25aa45f1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa61e4b1f587f663e79526dc5e0cae62"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#afa61e4b1f587f663e79526dc5e0cae62">isProfitableToIfCvt</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d3e/classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:afa61e4b1f587f663e79526dc5e0cae62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c1bb389eb51dbe8bce7e6c97b763f3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a75c1bb389eb51dbe8bce7e6c97b763f3">DefinesPredicate</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, std::vector&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a75c1bb389eb51dbe8bce7e6c97b763f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3673bcdf9adf0dbcb4c213947393967"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#aa3673bcdf9adf0dbcb4c213947393967">SubsumesPredicate</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred1, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred2) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aa3673bcdf9adf0dbcb4c213947393967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a508277c4ff138f71ec87b10f00063586"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a508277c4ff138f71ec87b10f00063586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2be91ea09daa93728a3e0a28802655d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae2be91ea09daa93728a3e0a28802655d">PredicateInstruction</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ae2be91ea09daa93728a3e0a28802655d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073457264b2606a30709c332e1cc0014"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a073457264b2606a30709c332e1cc0014">getPredicationCost</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a073457264b2606a30709c332e1cc0014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af973bb087e13f62becdffac8956ab912"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af973bb087e13f62becdffac8956ab912">getInstrLatency</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned *PredCost=nullptr) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:af973bb087e13f62becdffac8956ab912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfe6de3f804ee4777d9015e9ecf4fd6"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a3dfe6de3f804ee4777d9015e9ecf4fd6">getInstrLatency</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="../../d8/d49/structNode.html">Node</a>) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a3dfe6de3f804ee4777d9015e9ecf4fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f6ee6518f0a34d3f8191147cab4a69"><td class="memItemLeft" align="right" valign="top">virtual bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae2f6ee6518f0a34d3f8191147cab4a69">expandPostRAPseudo</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae2f6ee6518f0a34d3f8191147cab4a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60dbe072b2564dd885c0273a1ddae5c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">reserveIndirectRegisters</a> (<a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a60dbe072b2564dd885c0273a1ddae5c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserve the registers that may be accesed using indirect addressing.  <a href="#a60dbe072b2564dd885c0273a1ddae5c5">More...</a><br/></td></tr>
<tr class="separator:a60dbe072b2564dd885c0273a1ddae5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a72d91739cdb52828db3cecf906040"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ad3a72d91739cdb52828db3cecf906040">calculateIndirectAddress</a> (unsigned RegIndex, unsigned Channel) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ad3a72d91739cdb52828db3cecf906040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ea0336c94444719e319d463fe9e40d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ad1ea0336c94444719e319d463fe9e40d">getIndirectAddrRegClass</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ad1ea0336c94444719e319d463fe9e40d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bd77a6c30d00ee1b9c2c297a8a5933"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a66bd77a6c30d00ee1b9c2c297a8a5933">buildIndirectWrite</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a66bd77a6c30d00ee1b9c2c297a8a5933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a4255052a36d9667f8db93ae079271"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a35a4255052a36d9667f8db93ae079271">buildIndirectRead</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a35a4255052a36d9667f8db93ae079271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb29912c607d99a0dbc42453b3fdeadf"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">getMaxAlusPerClause</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:abb29912c607d99a0dbc42453b3fdeadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c959d12d983263ee65720ec2004b030"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a6c959d12d983263ee65720ec2004b030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9097347d4de52acbe81850951651e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">buildSlotOfVectorInstruction</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Slot, unsigned DstReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a7d9097347d4de52acbe81850951651e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b65c4d557e278d52ff6e39616a6184"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">buildMovImm</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned DstReg, uint64_t Imm) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae4b65c4d557e278d52ff6e39616a6184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b82759fd1ec99710c0f148296c2fd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a91b82759fd1ec99710c0f148296c2fd8">buildMovInstr</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned DstReg, unsigned SrcReg) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a91b82759fd1ec99710c0f148296c2fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1804b7629c6b7dfd42443e6e429dbc12"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned Op) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a1804b7629c6b7dfd42443e6e429dbc12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of Op in the <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>.  <a href="#a1804b7629c6b7dfd42443e6e429dbc12">More...</a><br/></td></tr>
<tr class="separator:a1804b7629c6b7dfd42443e6e429dbc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af878de35e24d39ed75443c4e2be8aabd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af878de35e24d39ed75443c4e2be8aabd">getOperandIdx</a> (unsigned Opcode, unsigned Op) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:af878de35e24d39ed75443c4e2be8aabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the index of <code>Op</code> for the given Opcode.  <a href="#af878de35e24d39ed75443c4e2be8aabd">More...</a><br/></td></tr>
<tr class="separator:af878de35e24d39ed75443c4e2be8aabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31dcaab13280a54270c4ebb93d65383a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Op, int64_t Imm) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a31dcaab13280a54270c4ebb93d65383a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper function for setting instruction flag values.  <a href="#a31dcaab13280a54270c4ebb93d65383a">More...</a><br/></td></tr>
<tr class="separator:a31dcaab13280a54270c4ebb93d65383a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ce59b75b4fc3e8d75d6ec2cfce1140"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">hasFlagOperand</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ab5ce59b75b4fc3e8d75d6ec2cfce1140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Operand, unsigned Flag) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add one of the MO_FLAG* flags to the specified <code>Operand</code>.  <a href="#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">More...</a><br/></td></tr>
<tr class="separator:ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3f73606d1639b3c2c02b42af38b466"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6b3f73606d1639b3c2c02b42af38b466">isFlagSet</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned Operand, unsigned Flag) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a6b3f73606d1639b3c2c02b42af38b466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Determine if the specified <code>Flag</code> is set on this <code>Operand</code>.  <a href="#a6b3f73606d1639b3c2c02b42af38b466">More...</a><br/></td></tr>
<tr class="separator:a6b3f73606d1639b3c2c02b42af38b466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4671f8263c7cec241186ad392534117e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned SrcIdx=0, unsigned Flag=0) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a4671f8263c7cec241186ad392534117e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5609377ee9fdd461062a7f91de4c192"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Operand, unsigned Flag) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ae5609377ee9fdd461062a7f91de4c192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the specified flag on the instruction.  <a href="#ae5609377ee9fdd461062a7f91de4c192">More...</a><br/></td></tr>
<tr class="separator:ae5609377ee9fdd461062a7f91de4c192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e4c55f861b4260efe0340e40475576"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">isCoalescableExtInstr</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a06e4c55f861b4260efe0340e40475576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f936d6577533f4e779b4c3a3d41026"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">isLoadFromStackSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a50f936d6577533f4e779b4c3a3d41026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1c32a98a30ffc543c1400299f6c721"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">isLoadFromStackSlotPostFE</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a6e1c32a98a30ffc543c1400299f6c721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454ba2c0d486f4e024a61ae85dc8cc92"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">hasLoadFromStackSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a454ba2c0d486f4e024a61ae85dc8cc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad07122fc4a7c80c85acfb78381944c48"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ad07122fc4a7c80c85acfb78381944c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae80e25b498543ac8e3ba829b2c3f39a3"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ae80e25b498543ac8e3ba829b2c3f39a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414227bd606c05e0afbdff99c7075408"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO, int &amp;FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a414227bd606c05e0afbdff99c7075408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7786ac55ca5783c5be2120df402861c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">convertToThreeAddress</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI, <a class="el" href="../../d1/d14/classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ac7786ac55ca5783c5be2120df402861c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9527d7f73ada64d93a1538f85515e7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">storeRegToStackSlot</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned SrcReg, bool isKill, int FrameIndex, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aba9527d7f73ada64d93a1538f85515e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee1c40e3baa101a2f61328998ee8306"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">loadRegFromStackSlot</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, unsigned DestReg, int FrameIndex, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a8ee1c40e3baa101a2f61328998ee8306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462449198eb0df562f219f841d29555e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">canFoldMemoryOperand</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a462449198eb0df562f219f841d29555e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5f558727a6736f97d01a260bfe5071"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">unfoldMemoryOperand</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:aec5f558727a6736f97d01a260bfe5071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2176410e446d74db1f31213fb57989b9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2176410e446d74db1f31213fb57989b9">unfoldMemoryOperand</a> (<a class="el" href="../../db/d9c/classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="../../d0/d86/regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a2176410e446d74db1f31213fb57989b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af714cbefd746aecf9d0ec8430c6551d8"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">getOpcodeAfterMemoryUnfold</a> (unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:af714cbefd746aecf9d0ec8430c6551d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64e9283a1a8c4e0bd6d4667a6d6022b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">shouldScheduleLoadsNear</a> (<a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:af64e9283a1a8c4e0bd6d4667a6d6022b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3344db365fa06517c4ab566b17067307"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">insertNoop</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a3344db365fa06517c4ab566b17067307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b3d39274708e136795255edd05e14c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">isSafeToMoveRegClassDefs</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:ad1b3d39274708e136795255edd05e14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b692e8b0d9c8ba1c6360eac7b7498f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a5b692e8b0d9c8ba1c6360eac7b7498f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79cd3ceb75195eaa8575901993057b2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:ad79cd3ceb75195eaa8575901993057b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a771052863e62bcef0be2aeac85173006"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a> (uint16_t Opcode, unsigned Channels) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a771052863e62bcef0be2aeac85173006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels.  <a href="#a771052863e62bcef0be2aeac85173006">More...</a><br/></td></tr>
<tr class="separator:a771052863e62bcef0be2aeac85173006"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:abe926cc13402d9340ebbb5854497e704"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">foldMemoryOperandImpl</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, int FrameIndex) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:abe926cc13402d9340ebbb5854497e704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910dff06c386dace309ee26d05c21cab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a910dff06c386dace309ee26d05c21cab">foldMemoryOperandImpl</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;Ops, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:a910dff06c386dace309ee26d05c21cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3a2c4e0d9761fadeb987d4e723a0ea"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aeb3a2c4e0d9761fadeb987d4e723a0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31cbc052d92742c2b149cd5c40baf11d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a31cbc052d92742c2b149cd5c40baf11d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a2f5ef31b17eb7e505fcaeb3a3cf45ac8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a></td></tr>
<tr class="separator:a2f5ef31b17eb7e505fcaeb3a3cf45ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a3c3ba447f887be0e483220f92ffba57f"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::pair&lt; int, <br class="typebreak"/>
unsigned &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a3c3ba447f887be0e483220f92ffba57f">ExtractSrcs</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt; unsigned, unsigned &gt; &amp;PV, unsigned &amp;ConstCount) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a3c3ba447f887be0e483220f92ffba57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0889f84afa5bcc77d07ed66de2fe8bbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0889f84afa5bcc77d07ed66de2fe8bbc">buildIndirectRead</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a0889f84afa5bcc77d07ed66de2fe8bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aca667046fd06f7f38bd2543ecec048"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a2aca667046fd06f7f38bd2543ecec048">buildIndirectWrite</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a2aca667046fd06f7f38bd2543ecec048"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:abb7eb637e9a290de47b0f949b8d60c6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a></td></tr>
<tr class="separator:abb7eb637e9a290de47b0f949b8d60c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html#l00032">32</a> of file <a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>
</div><h2 class="groupheader">Member Enumeration Documentation</h2>
<a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"></a>ALU_VEC_012_SCL_210</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"></a>ALU_VEC_021_SCL_122</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"></a>ALU_VEC_120_SCL_212</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"></a>ALU_VEC_102_SCL_221</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"></a>ALU_VEC_201</em>&#160;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"></a>ALU_VEC_210</em>&#160;</td><td class="fielddoc">
</td></tr>
</table>

<p>Definition at line <a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html#l00052">52</a> of file <a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                   {</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> = 0,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  };</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">llvm::R600InstrInfo::ALU_VEC_120_SCL_212</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00055">R600InstrInfo.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">llvm::R600InstrInfo::ALU_VEC_210</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00058">R600InstrInfo.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">llvm::R600InstrInfo::ALU_VEC_201</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00057">R600InstrInfo.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">llvm::R600InstrInfo::ALU_VEC_102_SCL_221</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00056">R600InstrInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">llvm::R600InstrInfo::ALU_VEC_021_SCL_122</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00054">R600InstrInfo.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">llvm::R600InstrInfo::ALU_VEC_012_SCL_210</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00053">R600InstrInfo.h:53</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a8df3e5fa9ff0bb771c8607a72cc69f5c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">R600InstrInfo::R600InstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>st</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00031">31</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  : <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">AMDGPUInstrInfo</a>(st),</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>(st)</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  { }</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb7eb637e9a290de47b0f949b8d60c6d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">llvm::R600InstrInfo::RI</a></div><div class="ttdeci">const R600RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">R600InstrInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a8e9d09d6940701c1245397a7ec28c2bc"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">llvm::AMDGPUInstrInfo::AMDGPUInstrInfo</a></div><div class="ttdeci">AMDGPUInstrInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00033">AMDGPUInstrInfo.cpp:33</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="ab47bdd7d4e6c3fe1c04ad4c006f13ecc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::addFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add one of the MO_FLAG* flags to the specified <code>Operand</code>. </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01408">1408</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;                                                 {</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags;</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="keywordflow">if</span> (Flag == 0) {</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  }</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d7/d88/R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a>(TargetFlags)) {</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MI, Operand, Flag);</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <span class="keywordflow">if</span> (Flag == <a class="code" href="../../d7/d88/R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a>) {</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;      <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(MI, Operand, <a class="code" href="../../d7/d88/R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a>);</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Flag == <a class="code" href="../../d7/d88/R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>) {</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;      <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(MI, Operand, Flag);</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;      FlagOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(1);</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    }</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MI, Operand);</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;      FlagOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(FlagOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() | (Flag &lt;&lt; (<a class="code" href="../../d7/d88/R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a> * Operand)));</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  }</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae5609377ee9fdd461062a7f91de4c192"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">llvm::R600InstrInfo::clearFlag</a></div><div class="ttdeci">void clearFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Clear the specified flag on the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01429">R600InstrInfo.cpp:1429</a></div></div>
<div class="ttc" id="R600Defines_8h_html_ae9fe4327414b6fe4c70d220f7b3a698c"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a></div><div class="ttdeci">#define MO_FLAG_LAST</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00023">R600Defines.h:23</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a1403ae81116662ff98bb8441bf5b5772"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a></div><div class="ttdeci">#define NUM_MO_FLAGS</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00024">R600Defines.h:24</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a1ad904deac6dbd960c5c7a473503deb7"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a></div><div class="ttdeci">#define HAS_NATIVE_OPERANDS(Flags)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00053">R600Defines.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4671f8263c7cec241186ad392534117e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">llvm::R600InstrInfo::getFlagOp</a></div><div class="ttdeci">MachineOperand &amp; getFlagOp(MachineInstr *MI, unsigned SrcIdx=0, unsigned Flag=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01353">R600InstrInfo.cpp:1353</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a9cdbc1e11dd9a91f7f8798472db60fc8"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a></div><div class="ttdeci">#define MO_FLAG_NOT_LAST</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00022">R600Defines.h:22</a></div></div>
<div class="ttc" id="R600Defines_8h_html_ae930f7daa3ebaac65c1bdcb69492ea7c"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a></div><div class="ttdeci">#define MO_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00020">R600Defines.h:20</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a11a11f0b789f9003f403b2b530668e7d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::AnalyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00697">697</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                                                     {</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">// Most of the following comes from the ARM implementation of AnalyzeBranch</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="comment">// If the block has no terminators, it just falls into the block after it.</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  --<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;  <span class="keywordflow">while</span> (I-&gt;isDebugValue()) {</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="keywordflow">if</span> (I == MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    --<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  }</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;  <span class="comment">// AMDGPU::BRANCH* instructions are only available after isel and are not</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="comment">// handled</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>(I-&gt;getOpcode()))</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a>(static_cast&lt;MachineInstr *&gt;(I)-&gt;getOpcode())) {</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  }</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="comment">// Remove successive JUMP</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() &amp;&amp; std::prev(I)-&gt;getOpcode() == AMDGPU::JUMP) {</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;      <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> PriorI = std::prev(I);</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;      <span class="keywordflow">if</span> (AllowModify)</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        I-&gt;removeFromParent();</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      I = PriorI;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  }</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="comment">// If there is only one terminator instruction, process it.</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordtype">unsigned</span> LastOpc = LastInst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() ||</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;          !<a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a>(static_cast&lt;MachineInstr *&gt;(--I)-&gt;getOpcode())) {</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">if</span> (LastOpc == AMDGPU::JUMP) {</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      TBB = LastInst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">getMBB</a>();</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastOpc == AMDGPU::JUMP_COND) {</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;      <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;      <span class="keywordflow">while</span> (!<a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(predSet-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        predSet = --<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;      }</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;      TBB = LastInst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">getMBB</a>();</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      Cond.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(predSet-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1));</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;      Cond.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(predSet-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2));</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;      Cond.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">MachineOperand::CreateReg</a>(AMDGPU::PRED_SEL_ONE, <span class="keyword">false</span>));</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    }</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;  <span class="comment">// Can&#39;t handle indirect branch.</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  }</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="comment">// Get the instruction before it if it is a terminator.</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLastInst = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordtype">unsigned</span> SecondLastOpc = SecondLastInst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="comment">// If the block ends with a B and a Bcc, handle it.</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="keywordflow">if</span> (SecondLastOpc == AMDGPU::JUMP_COND &amp;&amp; LastOpc == AMDGPU::JUMP) {</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = --<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">while</span> (!<a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(predSet-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      predSet = --<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    }</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    TBB = SecondLastInst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">getMBB</a>();</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    FBB = LastInst-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">getMBB</a>();</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    Cond.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(predSet-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1));</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    Cond.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(predSet-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2));</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    Cond.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">MachineOperand::CreateReg</a>(AMDGPU::PRED_SEL_ONE, <span class="keyword">false</span>));</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  }</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="comment">// Otherwise, can&#39;t handle this.</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3350f7760c4eec67ea7d8f3063c3d748"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00422">MachineOperand.h:422</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00243">MachineBasicBlock.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a18124eff2d5106b9bf041f948a1912cc"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00576">MachineOperand.h:576</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_af47aa3a4bd7d95e1a17e3bc8d20d92e3"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a></div><div class="ttdeci">static bool isJump(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00687">R600InstrInfo.cpp:687</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_abdfa90a858cec4adf79af2ca2985b520"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a></div><div class="ttdeci">static bool isPredicateSetter(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00664">R600InstrInfo.cpp:664</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00241">MachineBasicBlock.h:241</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00691">R600InstrInfo.cpp:691</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6c959d12d983263ee65720ec2004b030"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildDefaultInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Src0Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Src1Reg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>buildDefaultInstruction - This function returns a <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> with all the instruction modifiers initialized to their default values. You can use this function to avoid manually specifying each instruction modifier operand when building a new instruction.</p>
<dl class="section return"><dt>Returns</dt><dd>a <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> with all the instruction modifiers initialized to their default values. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01186">1186</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                                                                          {</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), <span class="keyword">get</span>(Opcode),</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    DstReg);           <span class="comment">// $dst</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">if</span> (Src1Reg) {</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    MIB.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)     <span class="comment">// $update_exec_mask</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;       .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);    <span class="comment">// $update_predicate</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  }</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  MIB.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)        <span class="comment">// $write</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;     .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $omod</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;     .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $dst_rel</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;     .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $dst_clamp</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;     .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Src0Reg)  <span class="comment">// $src0</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;     .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $src0_neg</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;     .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $src0_rel</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;     .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $src0_abs</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;     .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-1);       <span class="comment">// $src0_sel</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordflow">if</span> (Src1Reg) {</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    MIB.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Src1Reg) <span class="comment">// $src1</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;       .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)       <span class="comment">// $src1_neg</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;       .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)       <span class="comment">// $src1_rel</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;       .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)       <span class="comment">// $src1_abs</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;       .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-1);      <span class="comment">// $src1_sel</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  }</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="comment">//XXX: The r600g finalizer expects this to be 1, once we&#39;ve moved the</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="comment">//scheduling to the backend, we can change the default to 0.</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  MIB.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)        <span class="comment">// $last</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;      .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PRED_SEL_OFF) <span class="comment">// $pred_sel</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;      .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)         <span class="comment">// $literal</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);        <span class="comment">// $bank_swizzle</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a45028d169700cac71cf6c613a94236ee"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0889f84afa5bcc77d07ed66de2fe8bbc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>AddrChan</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01155">1155</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                                                                {</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordtype">unsigned</span> AddrReg;</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="keywordflow">switch</span> (AddrChan) {</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid Channel&quot;</span>);</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">case</span> 0: AddrReg = AMDGPU::R600_AddrRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordflow">case</span> 1: AddrReg = AMDGPU::R600_Addr_YRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">case</span> 2: AddrReg = AMDGPU::R600_Addr_ZRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">case</span> 3: AddrReg = AMDGPU::R600_Addr_WRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  }</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MOVA = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOVA_INT_eg,</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                                                       AMDGPU::AR_X,</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                                                       OffsetReg);</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MOVA, <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">AMDGPU::OpName::write</a>, 0);</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Mov = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOV,</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;                                      ValueReg,</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                                      AddrReg)</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                                      .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::AR_X,</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;                                           <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(Mov, AMDGPU::OpName::src0_rel, 1);</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keywordflow">return</span> Mov;</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a31dcaab13280a54270c4ebb93d65383a"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr *MI, unsigned Op, int64_t Imm) const </div><div class="ttdoc">Helper function for setting instruction flag values. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01337">R600InstrInfo.cpp:1337</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">llvm::LibFunc::write</a></div><div class="ttdoc">ssize_t write(int fildes, const void *buf, size_t nbyte); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00666">TargetLibraryInfo.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01186">R600InstrInfo.cpp:1186</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a35a4255052a36d9667f8db93ae079271"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01148">1148</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;                                                                 {</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0889f84afa5bcc77d07ed66de2fe8bbc">buildIndirectRead</a>(MBB, I, ValueReg, Address, OffsetReg, 0);</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0889f84afa5bcc77d07ed66de2fe8bbc"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0889f84afa5bcc77d07ed66de2fe8bbc">llvm::R600InstrInfo::buildIndirectRead</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01155">R600InstrInfo.cpp:1155</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2aca667046fd06f7f38bd2543ecec048"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>AddrChan</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01123">1123</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;                                                                {</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordtype">unsigned</span> AddrReg;</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordflow">switch</span> (AddrChan) {</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid Channel&quot;</span>);</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">case</span> 0: AddrReg = AMDGPU::R600_AddrRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keywordflow">case</span> 1: AddrReg = AMDGPU::R600_Addr_YRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keywordflow">case</span> 2: AddrReg = AMDGPU::R600_Addr_ZRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">case</span> 3: AddrReg = AMDGPU::R600_Addr_WRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  }</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MOVA = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOVA_INT_eg,</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                                               AMDGPU::AR_X, OffsetReg);</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MOVA, <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">AMDGPU::OpName::write</a>, 0);</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Mov = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOV,</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;                                      AddrReg, ValueReg)</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;                                      .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::AR_X,</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                                           <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;  <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(Mov, AMDGPU::OpName::dst_rel, 1);</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">return</span> Mov;</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a31dcaab13280a54270c4ebb93d65383a"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr *MI, unsigned Op, int64_t Imm) const </div><div class="ttdoc">Helper function for setting instruction flag values. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01337">R600InstrInfo.cpp:1337</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">llvm::LibFunc::write</a></div><div class="ttdoc">ssize_t write(int fildes, const void *buf, size_t nbyte); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00666">TargetLibraryInfo.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01186">R600InstrInfo.cpp:1186</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a66bd77a6c30d00ee1b9c2c297a8a5933"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OffsetReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01116">1116</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                                                                 {</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a2aca667046fd06f7f38bd2543ecec048">buildIndirectWrite</a>(MBB, I, ValueReg, Address, OffsetReg, 0);</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2aca667046fd06f7f38bd2543ecec048"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a2aca667046fd06f7f38bd2543ecec048">llvm::R600InstrInfo::buildIndirectWrite</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01123">R600InstrInfo.cpp:1123</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae4b65c4d557e278d52ff6e39616a6184"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildMovImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>BB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01313">1313</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;                                                             {</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MovImm = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(BB, I, AMDGPU::MOV, DstReg,</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;                                                  AMDGPU::ALU_LITERAL_X);</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MovImm, AMDGPU::OpName::literal, Imm);</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordflow">return</span> MovImm;</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a31dcaab13280a54270c4ebb93d65383a"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr *MI, unsigned Op, int64_t Imm) const </div><div class="ttdoc">Helper function for setting instruction flag values. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01337">R600InstrInfo.cpp:1337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01186">R600InstrInfo.cpp:1186</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a91b82759fd1ec99710c0f148296c2fd8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildMovInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01323">1323</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;                                                                               {</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOV, DstReg, SrcReg);</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01186">R600InstrInfo.cpp:1186</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7d9097347d4de52acbe81850951651e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * R600InstrInfo::buildSlotOfVectorInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DstReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01265">1265</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;          {</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::DOT_4 &amp;&amp; <span class="stringliteral">&quot;Not Implemented&quot;</span>);</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a>.<a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">getGeneration</a>() &lt;= <a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8">AMDGPUSubtarget::R700</a>)</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    Opcode = AMDGPU::DOT4_r600;</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    Opcode = AMDGPU::DOT4_eg;</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;      <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(AMDGPU::OpName::src0, Slot)));</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;      <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(AMDGPU::OpName::src1, Slot)));</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MIB = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;      MBB, I, Opcode, DstReg, Src0.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), Src1.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span>  Operands[14] = {</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    AMDGPU::OpName::update_exec_mask,</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    AMDGPU::OpName::update_pred,</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">AMDGPU::OpName::write</a>,</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    AMDGPU::OpName::omod,</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    AMDGPU::OpName::dst_rel,</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    AMDGPU::OpName::clamp,</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    AMDGPU::OpName::src0_neg,</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    AMDGPU::OpName::src0_rel,</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    AMDGPU::OpName::src0_abs,</div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    AMDGPU::OpName::src0_sel,</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    AMDGPU::OpName::src1_neg,</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    AMDGPU::OpName::src1_rel,</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    AMDGPU::OpName::src1_abs,</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    AMDGPU::OpName::src1_sel,</div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  };</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;      <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(AMDGPU::OpName::pred_sel, Slot)));</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  MIB-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::pred_sel))</div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;      .<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 14; i++) {</div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;        <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(Operands[i], Slot)));</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>());</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MIB, Operands[i], MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  }</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  MIB-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(20).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordflow">return</span> MIB;</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8">llvm::AMDGPUSubtarget::R700</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00037">AMDGPUSubtarget.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a31dcaab13280a54270c4ebb93d65383a"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr *MI, unsigned Op, int64_t Imm) const </div><div class="ttdoc">Helper function for setting instruction flag values. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01337">R600InstrInfo.cpp:1337</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_af4276d8c21b0e693ccacb27ba6122e70"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a></div><div class="ttdeci">static unsigned getSlotedOps(unsigned Op, unsigned Slot)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01239">R600InstrInfo.cpp:1239</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a2f5ef31b17eb7e505fcaeb3a3cf45ac8"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">llvm::AMDGPUInstrInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00048">AMDGPUInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a809874434eeba216fbd9be4dd934ba0e"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a809874434eeba216fbd9be4dd934ba0e">llvm::AMDGPUSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00090">AMDGPUSubtarget.h:90</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">llvm::LibFunc::write</a></div><div class="ttdoc">ssize_t write(int fildes, const void *buf, size_t nbyte); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00666">TargetLibraryInfo.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01186">R600InstrInfo.cpp:1186</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00048">MachineInstr.cpp:48</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad3a72d91739cdb52828db3cecf906040"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::calculateIndirectAddress </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01105">1105</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                                                                         {</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="comment">// XXX: Remove when we support a stack width &gt; 2</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Channel == 0);</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <span class="keywordflow">return</span> RegIndex;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a92f6df613d52302f1a53f4ff4881c64b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::canBeConsideredALU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this <code>Opcode</code> represents an ALU instruction or an instruction that will be lowered in ExpandSpecialInstrs <a class="el" href="../../d4/db8/classllvm_1_1Pass.html">Pass</a>. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00163">163</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                                                   {</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a>(*MI) || <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_X:</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">case</span> AMDGPU::INTERP_PAIR_XY:</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordflow">case</span> AMDGPU::INTERP_PAIR_ZW:</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">case</span> AMDGPU::INTERP_VEC_LOAD:</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a>:</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DOT_4:</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  }</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a74f5793375f2d6bd33bd6ebfc4ca2eb5"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">llvm::R600InstrInfo::isVector</a></div><div class="ttdeci">bool isVector(const MachineInstr &amp;MI) const </div><div class="ttdoc">Vector instructions are instructions that must fill all instruction slots within an instruction group...</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00044">R600InstrInfo.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a75f287b5a8a0375ca8a96ebfee2dd90c"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">llvm::R600InstrInfo::isCubeOp</a></div><div class="ttdeci">bool isCubeOp(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00122">R600InstrInfo.cpp:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="../../d0/dea/namespacellvm_1_1TargetOpcode.html#af471f4e1c42e2028cc668e6f61883e43afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d56/TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af84cb86f767529ac5d4123e1ca51cffd"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00133">R600InstrInfo.cpp:133</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a462449198eb0df562f219f841d29555e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::canFoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00189">189</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                                                                 {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae5609377ee9fdd461062a7f91de4c192"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::clearFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the specified flag on the instruction. </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01429">1429</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;                                                   {</div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags;</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d7/d88/R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a>(TargetFlags)) {</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MI, Operand, Flag);</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    FlagOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MI);</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    <span class="keywordtype">unsigned</span> InstFlags = FlagOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    InstFlags &amp;= ~(Flag &lt;&lt; (<a class="code" href="../../d7/d88/R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a> * Operand));</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    FlagOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(InstFlags);</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  }</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;}</div>
<div class="ttc" id="R600Defines_8h_html_a1403ae81116662ff98bb8441bf5b5772"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a></div><div class="ttdeci">#define NUM_MO_FLAGS</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00024">R600Defines.h:24</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a1ad904deac6dbd960c5c7a473503deb7"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a></div><div class="ttdeci">#define HAS_NATIVE_OPERANDS(Flags)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00053">R600Defines.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4671f8263c7cec241186ad392534117e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">llvm::R600InstrInfo::getFlagOp</a></div><div class="ttdeci">MachineOperand &amp; getFlagOp(MachineInstr *MI, unsigned SrcIdx=0, unsigned Flag=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01353">R600InstrInfo.cpp:1353</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac7786ac55ca5783c5be2120df402861c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPUInstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d14/classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00083">83</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                                               {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a599adc2398206c815a2c1fa0d2f458b3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a3c208e5af77c8f1d9ec52c3f3eeaaac7">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00049">49</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                               {</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordtype">unsigned</span> VectorComponents = 0;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">if</span> ((AMDGPU::R600_Reg128RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg) ||</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;      AMDGPU::R600_Reg128VerticalRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) &amp;&amp;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      (AMDGPU::R600_Reg128RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg) ||</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;       AMDGPU::R600_Reg128VerticalRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg))) {</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    VectorComponents = 4;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span>((AMDGPU::R600_Reg64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg) ||</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;            AMDGPU::R600_Reg64VerticalRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(DestReg)) &amp;&amp;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;            (AMDGPU::R600_Reg64RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg) ||</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;             AMDGPU::R600_Reg64VerticalRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(SrcReg))) {</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    VectorComponents = 2;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  }</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">if</span> (VectorComponents &gt; 0) {</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; VectorComponents; <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      <span class="keywordtype">unsigned</span> SubRegIndex = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.<a class="code" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">getSubRegFromChannel</a>(<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;      <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(MBB, MI, AMDGPU::MOV,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                              <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.getSubReg(DestReg, SubRegIndex),</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                              <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.getSubReg(SrcReg, SubRegIndex))</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                              .addReg(DestReg,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                      <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    }</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(MBB, MI, AMDGPU::MOV,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                                  DestReg, SrcReg);</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    NewMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*NewMI, AMDGPU::OpName::src0))</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                    .<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(KillSrc);</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  }</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb7eb637e9a290de47b0f949b8d60c6d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">llvm::R600InstrInfo::RI</a></div><div class="ttdeci">const R600RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">R600InstrInfo.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="Value_8cpp_html_a0dc0b399b3dd3e596ac5af5850dbbf8a"><div class="ttname"><a href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSet&lt; ConstantExpr *, 4 &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00306">Value.cpp:306</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a20f1237520dfe109f5ca3bae48b81cb5"><div class="ttname"><a href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">unsigned getSubRegFromChannel(unsigned Channel) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d88/AMDGPURegisterInfo_8cpp_source.html#l00049">AMDGPURegisterInfo.cpp:49</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00372">MachineOperand.h:372</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01186">R600InstrInfo.cpp:1186</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae65e333ce637c134ee24e205f41b7434"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../de/ddc/classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> * R600InstrInfo::CreateTargetScheduleState </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> *&#160;</td>
          <td class="paramname"><em>TM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00657">657</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                                  {</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II = TM-&gt;<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a69d6715752707a83ec4cbecff60b5359">getInstrItineraryData</a>();</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordflow">return</span> TM-&gt;<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&gt;().createDFAPacketizer(II);</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a69d6715752707a83ec4cbecff60b5359"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a69d6715752707a83ec4cbecff60b5359">llvm::TargetMachine::getInstrItineraryData</a></div><div class="ttdeci">virtual const InstrItineraryData * getInstrItineraryData() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00158">Target/TargetMachine.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d81/MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00135">Target/TargetMachine.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00030">AMDGPUSubtarget.h:30</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa4ec3d27914ec6ec1495dcf58d66599e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::definesAddressRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00240">240</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                                                 {</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a836cee3b9f60f4446200a88caed6fbab">findRegisterDefOperandIdx</a>(AMDGPU::AR_X) != -1;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a836cee3b9f60f4446200a88caed6fbab"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a836cee3b9f60f4446200a88caed6fbab">llvm::MachineInstr::findRegisterDefOperandIdx</a></div><div class="ttdeci">int findRegisterDefOperandIdx(unsigned Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01118">MachineInstr.cpp:1118</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a75c1bb389eb51dbe8bce7e6c97b763f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::DefinesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01000">1000</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                                                                       {</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_abdfa90a858cec4adf79af2ca2985b520"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a></div><div class="ttdeci">static bool isPredicateSetter(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00664">R600InstrInfo.cpp:664</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae2f6ee6518f0a34d3f8191147cab4a69"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01060">1060</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;                                                                         {</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">switch</span>(MI-&gt;getOpcode()) {</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">AMDGPUInstrInfo::expandPostRAPseudo</a>(MI);</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="keywordflow">case</span> AMDGPU::R600_EXTRACT_ELT_V2:</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordflow">case</span> AMDGPU::R600_EXTRACT_ELT_V4:</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0889f84afa5bcc77d07ed66de2fe8bbc">buildIndirectRead</a>(MI-&gt;getParent(), <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, MI-&gt;getOperand(0).getReg(),</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                      <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.<a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a1cf4ead3ac153d129a2d421fb3d8c1bc">getHWRegIndex</a>(MI-&gt;getOperand(1).getReg()), <span class="comment">//  Address</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;                      MI-&gt;getOperand(2).getReg(),</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;                      <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.<a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">getHWRegChan</a>(MI-&gt;getOperand(1).getReg()));</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">case</span> AMDGPU::R600_INSERT_ELT_V2:</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordflow">case</span> AMDGPU::R600_INSERT_ELT_V4:</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a2aca667046fd06f7f38bd2543ecec048">buildIndirectWrite</a>(MI-&gt;getParent(), <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, MI-&gt;getOperand(2).getReg(), <span class="comment">// Value</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                       <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.<a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a1cf4ead3ac153d129a2d421fb3d8c1bc">getHWRegIndex</a>(MI-&gt;getOperand(1).getReg()),  <span class="comment">// Address</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                       MI-&gt;getOperand(3).getReg(),                    <span class="comment">// Offset</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;                       <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.<a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">getHWRegChan</a>(MI-&gt;getOperand(1).getReg()));  <span class="comment">// Channel</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  }</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  MI-&gt;eraseFromParent();</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb7eb637e9a290de47b0f949b8d60c6d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">llvm::R600InstrInfo::RI</a></div><div class="ttdeci">const R600RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">R600InstrInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0889f84afa5bcc77d07ed66de2fe8bbc"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0889f84afa5bcc77d07ed66de2fe8bbc">llvm::R600InstrInfo::buildIndirectRead</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01155">R600InstrInfo.cpp:1155</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a222a9de0bc2669d0c33acc386138b496"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">llvm::R600RegisterInfo::getHWRegChan</a></div><div class="ttdeci">unsigned getHWRegChan(unsigned reg) const </div><div class="ttdoc">get the HW encoding for a register&#39;s channel. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00057">R600RegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a1cf4ead3ac153d129a2d421fb3d8c1bc"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a1cf4ead3ac153d129a2d421fb3d8c1bc">llvm::R600RegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00061">R600RegisterInfo.cpp:61</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a12b02ad94e9207b7ab5f4b31f97677f2"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">llvm::AMDGPUInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00124">AMDGPUInstrInfo.cpp:124</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2aca667046fd06f7f38bd2543ecec048"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a2aca667046fd06f7f38bd2543ecec048">llvm::R600InstrInfo::buildIndirectWrite</a></div><div class="ttdeci">MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg, unsigned AddrChan) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01123">R600InstrInfo.cpp:1123</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3c3ba447f887be0e483220f92ffba57f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; R600InstrInfo::ExtractSrcs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt; unsigned, unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>PV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>ConstCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00357">357</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                                                       {</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  ConstCount = 0;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d78/classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt; Srcs = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a>(MI);</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; DummyPair(-1, 0);</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; Result;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordtype">unsigned</span> i = 0;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> n = Srcs.<a class="code" href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(); i &lt; n; ++i) {</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = Srcs[i].first-&gt;getReg();</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">unsigned</span> Index = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.getEncodingValue(Reg) &amp; 0xff;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">if</span> (Reg == AMDGPU::OQAP) {</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      Result.push_back(std::pair&lt;int, unsigned&gt;(Index, 0));</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    }</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">if</span> (PV.<a class="code" href="../../d9/d72/classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">find</a>(Reg) != PV.<a class="code" href="../../d9/d72/classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">end</a>()) {</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      <span class="comment">// 255 is used to tells its a PS/PV reg</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;      Result.push_back(std::pair&lt;int, unsigned&gt;(255, 0));</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    }</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">if</span> (Index &gt; 127) {</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;      ConstCount++;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;      Result.push_back(DummyPair);</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    }</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordtype">unsigned</span> Chan = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.<a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">getHWRegChan</a>(Reg);</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    Result.push_back(std::pair&lt;int, unsigned&gt;(Index, Chan));</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  }</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">for</span> (; i &lt; 3; ++i)</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    Result.push_back(DummyPair);</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">return</span> Result;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00128">SmallVector.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb7eb637e9a290de47b0f949b8d60c6d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">llvm::R600InstrInfo::RI</a></div><div class="ttdeci">const R600RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">R600InstrInfo.h:34</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a222a9de0bc2669d0c33acc386138b496"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">llvm::R600RegisterInfo::getHWRegChan</a></div><div class="ttdeci">unsigned getHWRegChan(unsigned reg) const </div><div class="ttdoc">get the HW encoding for a register&#39;s channel. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00057">R600RegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af6055deb7ab8c9eb563d8b3ea3220c4e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">llvm::R600InstrInfo::getSrcs</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; MachineOperand *, int64_t &gt;, 3 &gt; getSrcs(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00297">R600InstrInfo.cpp:297</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a321e37d79af8b4287f8a1dcf9aff9c01"><div class="ttname"><a href="../../d9/d72/classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">llvm::DenseMapBase::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00058">DenseMap.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="../../d0/d78/classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00845">SmallVector.h:845</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a21cf94357e53cd1069aba475266fdb63"><div class="ttname"><a href="../../d9/d72/classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">llvm::DenseMapBase::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00109">DenseMap.h:109</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0baaa57666a845a35e579bfa1c94aad9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::FindSwizzleForVectorSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>SwzCandidate</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerate all possible Swizzle sequence to find one that can meet all read port requirements. </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00515">515</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                                             {</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordtype">unsigned</span> ValidUpTo = 0;</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">do</span> {</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    ValidUpTo = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a>(IGSrcs, SwzCandidate, TransSrcs, TransSwz);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">if</span> (ValidUpTo == IGSrcs.size())</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  } <span class="keywordflow">while</span> (<a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">NextPossibleSolution</a>(SwzCandidate, ValidUpTo));</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;}</div>
<div class="ttc" id="R600InstrInfo_8cpp_html_add9477a0a18c76d6cf088f26c7af54e3"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">NextPossibleSolution</a></div><div class="ttdeci">static bool NextPossibleSolution(std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, unsigned Idx)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00496">R600InstrInfo.cpp:496</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1a5b9275f43c09965817c3a9645852c4"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">llvm::R600InstrInfo::isLegalUpTo</a></div><div class="ttdeci">unsigned isLegalUpTo(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00446">R600InstrInfo.cpp:446</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adac9d699d7dcdfb4f5f92432cb7ac4b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::fitsConstReadLimitations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+. This function check if MI set in input meet this limitations </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00626">626</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;          {</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  std::vector&lt;unsigned&gt; Consts;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="../../d1/d2f/classllvm_1_1SmallSet.html">SmallSet&lt;int64_t, 4&gt;</a> Literals;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = MIs.size(); i &lt; n; i++) {</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = MIs[i];</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keyword">const</span> <a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a> &gt; &amp;Srcs =</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a>(MI);</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0, e = Srcs.<a class="code" href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(); j &lt; e; j++) {</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      std::pair&lt;MachineOperand *, unsigned&gt; Src = Srcs[j];</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      <span class="keywordflow">if</span> (Src.first-&gt;getReg() == AMDGPU::ALU_LITERAL_X)</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        Literals.<a class="code" href="../../d1/d2f/classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">insert</a>(Src.second);</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      <span class="keywordflow">if</span> (Literals.<a class="code" href="../../d1/d2f/classllvm_1_1SmallSet.html#aeeb787f389260b96eb7c469edf92ad88">size</a>() &gt; 4)</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      <span class="keywordflow">if</span> (Src.first-&gt;getReg() == AMDGPU::ALU_CONST)</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        Consts.push_back(Src.second);</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;      <span class="keywordflow">if</span> (AMDGPU::R600_KC0RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(Src.first-&gt;getReg()) ||</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;          AMDGPU::R600_KC1RegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(Src.first-&gt;getReg())) {</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <span class="keywordtype">unsigned</span> Index = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.getEncodingValue(Src.first-&gt;getReg()) &amp; 0<a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#aa71ed9dfb235109a7196b4dbaf9f3445">xff</a>;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        <span class="keywordtype">unsigned</span> Chan = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.<a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">getHWRegChan</a>(Src.first-&gt;getReg());</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        Consts.push_back((Index &lt;&lt; 2) | Chan);</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      }</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    }</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  }</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a>(Consts);</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00128">SmallVector.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb7eb637e9a290de47b0f949b8d60c6d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">llvm::R600InstrInfo::RI</a></div><div class="ttdeci">const R600RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">R600InstrInfo.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_aa71ed9dfb235109a7196b4dbaf9f3445"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#aa71ed9dfb235109a7196b4dbaf9f3445">llvm::X86Disassembler::xff</a></div><div class="ttdeci">class llvm::X86Disassembler::DisassemblerTables xff</div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a222a9de0bc2669d0c33acc386138b496"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">llvm::R600RegisterInfo::getHWRegChan</a></div><div class="ttdeci">unsigned getHWRegChan(unsigned reg) const </div><div class="ttdoc">get the HW encoding for a register&#39;s channel. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00057">R600RegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="../../da/d30/classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dcb/APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_aeeb787f389260b96eb7c469edf92ad88"><div class="ttname"><a href="../../d1/d2f/classllvm_1_1SmallSet.html#aeeb787f389260b96eb7c469edf92ad88">llvm::SmallSet::size</a></div><div class="ttdeci">size_type size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d64/SmallSet_8h_source.html#l00047">SmallSet.h:47</a></div></div>
<div class="ttc" id="Value_8cpp_html_a0dc0b399b3dd3e596ac5af5850dbbf8a"><div class="ttname"><a href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSet&lt; ConstantExpr *, 4 &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00306">Value.cpp:306</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a8d8348060ccdeeba13fb8bc651dfbf82"><div class="ttname"><a href="../../d1/d2f/classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">llvm::SmallSet::insert</a></div><div class="ttdeci">bool insert(const T &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d64/SmallSet_8h_source.html#l00063">SmallSet.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af6055deb7ab8c9eb563d8b3ea3220c4e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">llvm::R600InstrInfo::getSrcs</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; MachineOperand *, int64_t &gt;, 3 &gt; getSrcs(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00297">R600InstrInfo.cpp:297</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="../../d1/d2f/classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d64/SmallSet_8h_source.html#l00031">SmallSet.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adac9d699d7dcdfb4f5f92432cb7ac4b4"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">llvm::R600InstrInfo::fitsConstReadLimitations</a></div><div class="ttdeci">bool fitsConstReadLimitations(const std::vector&lt; MachineInstr * &gt; &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00626">R600InstrInfo.cpp:626</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af84cb86f767529ac5d4123e1ca51cffd"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00133">R600InstrInfo.cpp:133</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a725f268bb265a9d71d7303f9db46e9ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::fitsConstReadLimitations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Consts</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Same but using const index set instead of MI set. </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00601">601</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;          {</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a> (Consts.size() &lt;= 12 &amp;&amp; <span class="stringliteral">&quot;Too many operands in instructions group&quot;</span>);</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordtype">unsigned</span> Pair1 = 0, Pair2 = 0;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = Consts.size(); i &lt; n; ++i) {</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordtype">unsigned</span> ReadConstHalf = Consts[i] &amp; 2;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    <span class="keywordtype">unsigned</span> ReadConstIndex = Consts[i] &amp; (~3);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="keywordtype">unsigned</span> ReadHalfConst = ReadConstIndex | ReadConstHalf;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">if</span> (!Pair1) {</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;      Pair1 = ReadHalfConst;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    }</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">if</span> (Pair1 == ReadHalfConst)</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="keywordflow">if</span> (!Pair2) {</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;      Pair2 = ReadHalfConst;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    }</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">if</span> (Pair2 != ReadHalfConst)</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  }</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac9087763ca81614578fd3b20271a5f38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::fitsReadPortLimitations </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>MIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt; unsigned, unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>PV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>BS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isLastAluTrans</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first (in lexical order) BankSwizzle affectation starting from the one already provided in the <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> Group MIs that fits Read Port limitations in BS if available. Otherwise returns false and undefined content in BS. isLastAluTrans should be set if the last Alu of MIs will be executed on Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to apply to the last instruction. PV holds GPR to PV registers in the <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> Group MIs. </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00552">552</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;          {</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">//Todo : support shared src0 - src1 operand</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; IGSrcs;</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  ValidSwizzle.clear();</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keywordtype">unsigned</span> ConstCount;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> TransBS = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a>;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = IG.size(); i &lt; e; ++i) {</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    IGSrcs.push_back(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a3c3ba447f887be0e483220f92ffba57f">ExtractSrcs</a>(IG[i], PV, ConstCount));</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <span class="keywordtype">unsigned</span> Op = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(IG[i]-&gt;getOpcode(),</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        AMDGPU::OpName::bank_swizzle);</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    ValidSwizzle.push_back( (<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>)</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        IG[i]-&gt;getOperand(Op).getImm());</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; TransOps;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keywordflow">if</span> (!isLastAluTrans)</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a>(IGSrcs, ValidSwizzle, TransOps, TransBS);</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  TransOps = IGSrcs.back();</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  IGSrcs.pop_back();</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  ValidSwizzle.pop_back();</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz[] = {</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a>,</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>,</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>,</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  };</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 4; i++) {</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    TransBS = TransSwz[i];</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#ab4f8cbf733d43f4c7fb0d2f2699813e5">isConstCompatible</a>(TransBS, TransOps, ConstCount))</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordtype">bool</span> Result = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a>(IGSrcs, ValidSwizzle, TransOps,</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        TransBS);</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordflow">if</span> (Result) {</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;      ValidSwizzle.push_back(TransBS);</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    }</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  }</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">llvm::R600InstrInfo::ALU_VEC_120_SCL_212</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00055">R600InstrInfo.h:55</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_ab4f8cbf733d43f4c7fb0d2f2699813e5"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#ab4f8cbf733d43f4c7fb0d2f2699813e5">isConstCompatible</a></div><div class="ttdeci">static bool isConstCompatible(R600InstrInfo::BankSwizzle TransSwz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransOps, unsigned ConstCount)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00532">R600InstrInfo.cpp:532</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0baaa57666a845a35e579bfa1c94aad9"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">llvm::R600InstrInfo::FindSwizzleForVectorSlot</a></div><div class="ttdeci">bool FindSwizzleForVectorSlot(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00515">R600InstrInfo.cpp:515</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></div><div class="ttdeci">BankSwizzle</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00052">R600InstrInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">llvm::R600InstrInfo::ALU_VEC_102_SCL_221</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00056">R600InstrInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3c3ba447f887be0e483220f92ffba57f"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a3c3ba447f887be0e483220f92ffba57f">llvm::R600InstrInfo::ExtractSrcs</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; ExtractSrcs(MachineInstr *MI, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, unsigned &amp;ConstCount) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00357">R600InstrInfo.cpp:357</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">llvm::R600InstrInfo::ALU_VEC_021_SCL_122</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00054">R600InstrInfo.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">llvm::R600InstrInfo::ALU_VEC_012_SCL_210</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00053">R600InstrInfo.h:53</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abe926cc13402d9340ebbb5854497e704"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPUInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00173">173</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                                            {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a910dff06c386dace309ee26d05c21cab"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPUInstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; unsigned &gt; &amp;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>LoadMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00181">181</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                                                  {</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4671f8263c7cec241186ad392534117e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp; R600InstrInfo::getFlagOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcIdx</em> = <code>0</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Flag</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">SrcIdx</td><td>The register source to set the flag on (e.g src0, src1, src2) </td></tr>
    <tr><td class="paramname">Flag</td><td>The flag being set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the operand containing the flags for this instruction. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01353">1353</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;                                                              {</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags;</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keywordtype">int</span> FlagIndex = 0;</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <span class="keywordflow">if</span> (Flag != 0) {</div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <span class="comment">// If we pass something other than the default value of Flag to this</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <span class="comment">// function, it means we are want to set a flag on an instruction</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    <span class="comment">// that uses native encoding.</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d7/d88/R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a>(TargetFlags));</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    <span class="keywordtype">bool</span> IsOP3 = (TargetFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a>) == <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a>;</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <span class="keywordflow">switch</span> (Flag) {</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d7/d88/R600Defines_8h.html#a190837f9d51526f9c7df31ee77c7acf3">MO_FLAG_CLAMP</a>:</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;      FlagIndex = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::clamp);</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d7/d88/R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>:</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;      FlagIndex = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">AMDGPU::OpName::write</a>);</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d7/d88/R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a>:</div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d7/d88/R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a>:</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;      FlagIndex = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::last);</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d7/d88/R600Defines_8h.html#a73ea1e4ec493abfd161da3e3338d54a1">MO_FLAG_NEG</a>:</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;      <span class="keywordflow">switch</span> (SrcIdx) {</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;      <span class="keywordflow">case</span> 0: FlagIndex = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src0_neg); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;      <span class="keywordflow">case</span> 1: FlagIndex = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src1_neg); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;      <span class="keywordflow">case</span> 2: FlagIndex = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src2_neg); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;      }</div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d7/d88/R600Defines_8h.html#adc4fb86109ffdf8ce21d7b2d36c9352e">MO_FLAG_ABS</a>:</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!IsOP3 &amp;&amp; <span class="stringliteral">&quot;Cannot set absolute value modifier for OP3 &quot;</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;                       <span class="stringliteral">&quot;instructions.&quot;</span>);</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;      (void)IsOP3;</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;      <span class="keywordflow">switch</span> (SrcIdx) {</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;      <span class="keywordflow">case</span> 0: FlagIndex = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src0_abs); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;      <span class="keywordflow">case</span> 1: FlagIndex = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src1_abs); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;      }</div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;      FlagIndex = -1;</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    }</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(FlagIndex != -1 &amp;&amp; <span class="stringliteral">&quot;Flag not supported for this instruction&quot;</span>);</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      FlagIndex = <a class="code" href="../../d7/d88/R600Defines_8h.html#af0879284b65ffa68ff468f299b465a39">GET_FLAG_OPERAND_IDX</a>(TargetFlags);</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(FlagIndex != 0 &amp;&amp;</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;         <span class="stringliteral">&quot;Instruction flags not supported for this instruction&quot;</span>);</div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  }</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FlagIndex);</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(FlagOp.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>());</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordflow">return</span> FlagOp;</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;}</div>
<div class="ttc" id="R600Defines_8h_html_ae9fe4327414b6fe4c70d220f7b3a698c"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a></div><div class="ttdeci">#define MO_FLAG_LAST</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00023">R600Defines.h:23</a></div></div>
<div class="ttc" id="R600Defines_8h_html_adc4fb86109ffdf8ce21d7b2d36c9352e"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#adc4fb86109ffdf8ce21d7b2d36c9352e">MO_FLAG_ABS</a></div><div class="ttdeci">#define MO_FLAG_ABS</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00019">R600Defines.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a1ad904deac6dbd960c5c7a473503deb7"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a></div><div class="ttdeci">#define HAS_NATIVE_OPERANDS(Flags)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00053">R600Defines.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a73ea1e4ec493abfd161da3e3338d54a1"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a73ea1e4ec493abfd161da3e3338d54a1">MO_FLAG_NEG</a></div><div class="ttdeci">#define MO_FLAG_NEG</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00018">R600Defines.h:18</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00037">R600Defines.h:37</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a190837f9d51526f9c7df31ee77c7acf3"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a190837f9d51526f9c7df31ee77c7acf3">MO_FLAG_CLAMP</a></div><div class="ttdeci">#define MO_FLAG_CLAMP</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00017">R600Defines.h:17</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">llvm::LibFunc::write</a></div><div class="ttdoc">ssize_t write(int fildes, const void *buf, size_t nbyte); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00666">TargetLibraryInfo.h:666</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a9cdbc1e11dd9a91f7f8798472db60fc8"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a></div><div class="ttdeci">#define MO_FLAG_NOT_LAST</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00022">R600Defines.h:22</a></div></div>
<div class="ttc" id="R600Defines_8h_html_af0879284b65ffa68ff468f299b465a39"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#af0879284b65ffa68ff468f299b465a39">GET_FLAG_OPERAND_IDX</a></div><div class="ttdeci">#define GET_FLAG_OPERAND_IDX(Flags)</div><div class="ttdoc">Helper for getting the operand index for the instruction flags operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00028">R600Defines.h:28</a></div></div>
<div class="ttc" id="R600Defines_8h_html_ae930f7daa3ebaac65c1bdcb69492ea7c"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a></div><div class="ttdeci">#define MO_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00020">R600Defines.h:20</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad1ea0336c94444719e319d463fe9e40d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * R600InstrInfo::getIndirectAddrRegClass </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01112">1112</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                                                                        {</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">return</span> &amp;AMDGPU::R600_TReg32_XRegClass;</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeb3a2c4e0d9761fadeb987d4e723a0ea"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AMDGPUInstrInfo::getIndirectIndexBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the smallest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program. </dd></dl>

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00277">277</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                                                                          {</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordtype">int</span> Offset = -1;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">getNumObjects</a>() == 0) {</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">livein_empty</a>()) {</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *IndirectRC = <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>();</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">MachineRegisterInfo::livein_iterator</a> <a class="code" href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a>(),</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                            <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">LE</a> = MRI.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a>();</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                                            <a class="code" href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a> != <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">LE</a>; ++<a class="code" href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a>) {</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a>-&gt;first;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg) ||</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        !IndirectRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">contains</a>(Reg))</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordtype">unsigned</span> RegIndex;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordtype">unsigned</span> RegEnd;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">for</span> (RegIndex = 0, RegEnd = IndirectRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">getNumRegs</a>(); RegIndex != RegEnd;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                                                          ++RegIndex) {</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      <span class="keywordflow">if</span> (IndirectRC-&gt;<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">getRegister</a>(RegIndex) == <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    }</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    Offset = std::max(Offset, (<span class="keywordtype">int</span>)RegIndex);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">return</span> Offset + 1;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a39c785261a4ae01068d801a8b62c6b52"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a39c785261a4ae01068d801a8b62c6b52">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00070">TargetRegisterInfo.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a0e18d247091e29fe2c2c3f5bd59843fb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">llvm::MachineRegisterInfo::livein_end</a></div><div class="ttdeci">livein_iterator livein_end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00748">MachineRegisterInfo.h:748</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_afe55f128fef09e7b94d294bce6bbf248"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">llvm::MachineFrameInfo::getNumObjects</a></div><div class="ttdeci">unsigned getNumObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00314">MachineFrameInfo.h:314</a></div></div>
<div class="ttc" id="LoopInfoImpl_8h_html_ab7b7f3fe4279386eae18cf924053d077"><div class="ttname"><a href="../../d1/d64/LoopInfoImpl_8h.html#ab7b7f3fe4279386eae18cf924053d077">LI</a></div><div class="ttdeci">LoopInfoBase&lt; BlockT, LoopT &gt; * LI</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d64/LoopInfoImpl_8h_source.html#l00412">LoopInfoImpl.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a92318009134773a0f9e5a348f4175680"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getIndirectAddrRegClass() const =0</div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adb8e83c4e03a80fa7d24357b522e25ff"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">llvm::MachineRegisterInfo::livein_begin</a></div><div class="ttdeci">livein_iterator livein_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00747">MachineRegisterInfo.h:747</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_afca05003ab96838dace0b075e176f731"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#afca05003ab96838dace0b075e176f731">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00066">TargetRegisterInfo.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00031">MachineRegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00167">MachineFunction.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a80b58d5afb19164c6199077bf8f8ea1a"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; unsigned, unsigned &gt; &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00746">MachineRegisterInfo.h:746</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afc3fbc2c69e7a73deb6dcaa7081cf558"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">llvm::MachineRegisterInfo::livein_empty</a></div><div class="ttdeci">bool livein_empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00749">MachineRegisterInfo.h:749</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28aeb67eda6b42e3237bc28fb457347a1cb">llvm::AArch64CC::LE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00206">AArch64BaseInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a18659a1da7db1674fa972c28846a3958"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a18659a1da7db1674fa972c28846a3958">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00076">TargetRegisterInfo.h:76</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a31cbc052d92742c2b149cd5c40baf11d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AMDGPUInstrInfo::getIndirectIndexEnd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>the largest register index that will be accessed by an indirect read or write or -1 if indirect addressing is not used by this program. </dd></dl>

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00312">312</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                                                                        {</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <span class="keywordtype">int</span> Offset = 0;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *MFI = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>();</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="comment">// Variable sized objects are not supported</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!MFI-&gt;<a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">hasVarSizedObjects</a>());</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">getNumObjects</a>() == 0) {</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  }</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  Offset = MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>()-&gt;<a class="code" href="../../d3/deb/classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">getFrameIndexOffset</a>(MF, -1);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(MF) + Offset;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_afe55f128fef09e7b94d294bce6bbf248"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#afe55f128fef09e7b94d294bce6bbf248">llvm::MachineFrameInfo::getNumObjects</a></div><div class="ttdeci">unsigned getNumObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00314">MachineFrameInfo.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a02aa9d4cbd6ffcc70dfe1143ec0995ef"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">llvm::TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00119">Target/TargetMachine.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_ab459463adf75c4036fcfc00ae21bd10d"><div class="ttname"><a href="../../d3/deb/classllvm_1_1TargetFrameLowering.html#ab459463adf75c4036fcfc00ae21bd10d">llvm::TargetFrameLowering::getFrameIndexOffset</a></div><div class="ttdeci">virtual int getFrameIndexOffset(const MachineFunction &amp;MF, int FI) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d1e/TargetFrameLoweringImpl_8cpp_source.html#l00028">TargetFrameLoweringImpl.cpp:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a5cd76eb2aeed3ae46da1bb1b132f1831"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html#a5cd76eb2aeed3ae46da1bb1b132f1831">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00264">MachineFrameInfo.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00277">AMDGPUInstrInfo.cpp:277</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af973bb087e13f62becdffac8956ab912"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int R600InstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned *&#160;</td>
          <td class="paramname"><em>PredCost</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01052">1052</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                                                                      {</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">if</span> (PredCost)</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    *PredCost = 2;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3dfe6de3f804ee4777d9015e9ecf4fd6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::R600InstrInfo::getInstrLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dd5/classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Node</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html#l00206">206</a> of file <a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                                   { <span class="keywordflow">return</span> 1;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a771052863e62bcef0be2aeac85173006"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int AMDGPUInstrInfo::getMaskedMIMGOp </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Channels</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given a MIMG <code>Opcode</code> that writes all 4 channels, return the equivalent opcode that writes <code>Channels</code> Channels. </p>

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00328">328</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                                                                             {</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">switch</span> (Channels) {</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> Opcode;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">case</span> 1: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_1);</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordflow">case</span> 2: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_2);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">case</span> 3: <span class="keywordflow">return</span> AMDGPU::getMaskedMIMGOp(Opcode, AMDGPU::Channels_3);</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  }</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abb29912c607d99a0dbc42453b3fdeadf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::getMaxAlusPerClause </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01182">1182</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;                                                  {</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">return</span> 115;</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af714cbefd746aecf9d0ec8430c6551d8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::getOpcodeAfterMemoryUnfold </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned *&#160;</td>
          <td class="paramname"><em>LoadRegIndex</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00211">211</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                                                         {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1804b7629c6b7dfd42443e6e429dbc12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the index of Op in the <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>. </p>
<dl class="section return"><dt>Returns</dt><dd>-1 if the <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">1329</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;                                                                          {</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), Op);</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af878de35e24d39ed75443c4e2be8aabd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getOperandIdx </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the index of <code>Op</code> for the given Opcode. </p>
<dl class="section return"><dt>Returns</dt><dd>-1 if the <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> does not contain the specified <code>Op</code>. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01333">1333</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;                                                                   {</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(Opcode, Op);</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96fc2c48f4966f446aa082e866338c23"><div class="ttname"><a href="../../d2/d03/namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a073457264b2606a30709c332e1cc0014"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int R600InstrInfo::getPredicationCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01048">1048</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                                                                         {</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9cb7643a62153d0049c0f9da6a5b3e2e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp; R600InstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00036">36</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                                                             {</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb7eb637e9a290de47b0f949b8d60c6d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">llvm::R600InstrInfo::RI</a></div><div class="ttdeci">const R600RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">R600InstrInfo.h:34</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0a1cf472c1334619a363dfcb9f377649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getSelIdx </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The operand Index for the Sel operand given an index to one of the instruction's src operands. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00272">272</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                                                                   {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSelTable[<a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a5db27a4b9f3ba33c06de09b0efc8ff3b">SRC_SEL_ROWS</a>][2] = {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    {AMDGPU::OpName::src0, AMDGPU::OpName::src0_sel},</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    {AMDGPU::OpName::src1, AMDGPU::OpName::src1_sel},</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    {AMDGPU::OpName::src2, AMDGPU::OpName::src2_sel},</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    {AMDGPU::OpName::src0_X, AMDGPU::OpName::src0_sel_X},</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    {AMDGPU::OpName::src0_Y, AMDGPU::OpName::src0_sel_Y},</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    {AMDGPU::OpName::src0_Z, AMDGPU::OpName::src0_sel_Z},</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    {AMDGPU::OpName::src0_W, AMDGPU::OpName::src0_sel_W},</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    {AMDGPU::OpName::src1_X, AMDGPU::OpName::src1_sel_X},</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    {AMDGPU::OpName::src1_Y, AMDGPU::OpName::src1_sel_Y},</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    {AMDGPU::OpName::src1_Z, AMDGPU::OpName::src1_sel_Z},</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    {AMDGPU::OpName::src1_W, AMDGPU::OpName::src1_sel_W}</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  };</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a5db27a4b9f3ba33c06de09b0efc8ff3b">SRC_SEL_ROWS</a>; ++i) {</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, SrcSelTable[i][0]) == (<span class="keywordtype">int</span>)SrcIdx) {</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, SrcSelTable[i][1]);</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    }</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  }</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;}</div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a5db27a4b9f3ba33c06de09b0efc8ff3b"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#a5db27a4b9f3ba33c06de09b0efc8ff3b">SRC_SEL_ROWS</a></div><div class="ttdeci">#define SRC_SEL_ROWS</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00271">R600InstrInfo.cpp:271</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5415539cc75acfd63a95de2707ce2b55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int R600InstrInfo::getSrcIdx </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The operand index for the given source number. Legal values for SrcNum are 0, 1, and 2. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00260">260</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                                                   {</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpTable[] = {</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    AMDGPU::OpName::src0,</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    AMDGPU::OpName::src1,</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    AMDGPU::OpName::src2</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  };</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a> (SrcNum &lt; 3);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, OpTable[SrcNum]);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af6055deb7ab8c9eb563d8b3ea3220c4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/d78/classllvm_1_1SmallVector.html">SmallVector</a>&lt; std::pair&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> *, int64_t &gt;, 3 &gt; R600InstrInfo::getSrcs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>a pair for each src of an ALU instructions. The first member of a pair is the register id. If register is ALU_CONST, second member is SEL. If register is ALU_LITERAL, second member is IMM. Otherwise, second member value is undefined. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00297">297</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                             {</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="../../d0/d78/classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt; Result;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::DOT_4) {</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpTable[8][2] = {</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      {AMDGPU::OpName::src0_X, AMDGPU::OpName::src0_sel_X},</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      {AMDGPU::OpName::src0_Y, AMDGPU::OpName::src0_sel_Y},</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      {AMDGPU::OpName::src0_Z, AMDGPU::OpName::src0_sel_Z},</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      {AMDGPU::OpName::src0_W, AMDGPU::OpName::src0_sel_W},</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      {AMDGPU::OpName::src1_X, AMDGPU::OpName::src1_sel_X},</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      {AMDGPU::OpName::src1_Y, AMDGPU::OpName::src1_sel_Y},</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      {AMDGPU::OpName::src1_Z, AMDGPU::OpName::src1_sel_Z},</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      {AMDGPU::OpName::src1_W, AMDGPU::OpName::src1_sel_W},</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    };</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j &lt; 8; j++) {</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                                        OpTable[j][0]));</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      <span class="keywordflow">if</span> (Reg == AMDGPU::ALU_CONST) {</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keywordtype">unsigned</span> Sel = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                                    OpTable[j][1])).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        Result.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(std::pair&lt;MachineOperand *, int64_t&gt;(&amp;MO, Sel));</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      }</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    }</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">return</span> Result;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  }</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpTable[3][2] = {</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    {AMDGPU::OpName::src0, AMDGPU::OpName::src0_sel},</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    {AMDGPU::OpName::src1, AMDGPU::OpName::src1_sel},</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    {AMDGPU::OpName::src2, AMDGPU::OpName::src2_sel},</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  };</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j &lt; 3; j++) {</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="keywordtype">int</span> SrcIdx = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), OpTable[j][0]);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">if</span> (SrcIdx &lt; 0)</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(SrcIdx);</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keywordtype">unsigned</span> Reg = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(SrcIdx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="keywordflow">if</span> (Reg == AMDGPU::ALU_CONST) {</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordtype">unsigned</span> Sel = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;          <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), OpTable[j][1])).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;      Result.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(std::pair&lt;MachineOperand *, int64_t&gt;(&amp;MO, Sel));</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    }</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="keywordflow">if</span> (Reg == AMDGPU::ALU_LITERAL_X) {</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;          <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), AMDGPU::OpName::literal)).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;      Result.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(std::pair&lt;MachineOperand *, int64_t&gt;(&amp;MO, Imm));</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    }</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    Result.<a class="code" href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(std::pair&lt;MachineOperand *, int64_t&gt;(&amp;MO, 0));</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  }</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">return</span> Result;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="../../d8/d71/classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00225">SmallVector.h:225</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="../../d0/d78/classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00845">SmallVector.h:845</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab5ce59b75b4fc3e8d75d6ec2cfce1140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::hasFlagOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this instruction has an operand for storing target flags. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01349">1349</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;                                                               {</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d7/d88/R600Defines_8h.html#af0879284b65ffa68ff468f299b465a39">GET_FLAG_OPERAND_IDX</a>(<span class="keyword">get</span>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags) != 0;</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="R600Defines_8h_html_af0879284b65ffa68ff468f299b465a39"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#af0879284b65ffa68ff468f299b465a39">GET_FLAG_OPERAND_IDX</a></div><div class="ttdeci">#define GET_FLAG_OPERAND_IDX(Flags)</div><div class="ttdoc">Helper for getting the operand index for the instruction flags operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00028">R600Defines.h:28</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae980cc9f29a054fbb25fa7f115c007c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::hasInstrModifiers </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00139">139</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                                           {</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(Opcode).TSFlags;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">return</span> ((TargetFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da5c7761a47418fadaea243842b44f7c7d">R600_InstFlag::OP1</a>) |</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;          (TargetFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da282bbf9f0d832c637c954069fd93a16d">R600_InstFlag::OP2</a>) |</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;          (TargetFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a>));</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da282bbf9f0d832c637c954069fd93a16d"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da282bbf9f0d832c637c954069fd93a16d">R600_InstFlag::OP2</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00042">R600Defines.h:42</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00037">R600Defines.h:37</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da5c7761a47418fadaea243842b44f7c7d"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da5c7761a47418fadaea243842b44f7c7d">R600_InstFlag::OP1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00041">R600Defines.h:41</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a454ba2c0d486f4e024a61ae85dc8cc92"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::hasLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00059">59</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                                                 {</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a414227bd606c05e0afbdff99c7075408"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::hasStoreFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/da9/classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;&#160;</td>
          <td class="paramname"><em>MMO</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00075">75</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                                                  {</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a73d88db130c46f5dc88c3ec0e141fb4f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::InsertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d65/classllvm_1_1DebugLoc.html">DebugLoc</a>&#160;</td>
          <td class="paramname"><em>DL</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00786">786</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                                               {</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(TBB &amp;&amp; <span class="stringliteral">&quot;InsertBranch must not be told to insert a fallthrough&quot;</span>);</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="keywordflow">if</span> (!FBB) {</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keywordflow">if</span> (Cond.<a class="code" href="../../db/dc5/classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">empty</a>()) {</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::JUMP)).<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">addMBB</a>(TBB);</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;      <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *PredSet = <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(PredSet &amp;&amp; <span class="stringliteral">&quot;No previous predicate !&quot;</span>);</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(PredSet, 0, <a class="code" href="../../d7/d88/R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      PredSet-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Cond[1].getImm());</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::JUMP_COND))</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;             .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">addMBB</a>(TBB)</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;             .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PREDICATE_BIT, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;      <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a> (CfAlu-&gt;getOpcode() == AMDGPU::CF_ALU);</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      CfAlu-&gt;setDesc(<span class="keyword">get</span>(AMDGPU::CF_ALU_PUSH_BEFORE));</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    }</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *PredSet = <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(PredSet &amp;&amp; <span class="stringliteral">&quot;No previous predicate !&quot;</span>);</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(PredSet, 0, <a class="code" href="../../d7/d88/R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    PredSet-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Cond[1].getImm());</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::JUMP_COND))</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">addMBB</a>(TBB)</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;            .<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PREDICATE_BIT, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <a class="code" href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::JUMP)).<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">addMBB</a>(FBB);</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;      <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a> (CfAlu-&gt;getOpcode() == AMDGPU::CF_ALU);</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    CfAlu-&gt;setDesc(<span class="keyword">get</span>(AMDGPU::CF_ALU_PUSH_BEFORE));</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  }</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00243">MachineBasicBlock.h:243</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a869d77ae27dd6a3e2883d5988c66dd70"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a></div><div class="ttdeci">static MachineBasicBlock::iterator FindLastAluClause(MachineBasicBlock &amp;MBB)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00775">R600InstrInfo.cpp:775</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a8a8df4d85555c7954a95f86080cd3b64"><div class="ttname"><a href="../../db/dc5/classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">bool LLVM_ATTRIBUTE_UNUSED_RESULT empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00057">SmallVector.h:57</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a659b83776b37f3b409b9f45648bf4509"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a></div><div class="ttdeci">static MachineInstr * findFirstPredicateSetterFrom(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00674">R600InstrInfo.cpp:674</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00228">MachineInstrBuilder.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">llvm::R600InstrInfo::addFlag</a></div><div class="ttdeci">void addFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Add one of the MO_FLAG* flags to the specified Operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01408">R600InstrInfo.cpp:1408</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aa1ec82398ade62414be35d8431c0a33b"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00098">MachineInstrBuilder.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="R600Defines_8h_html_afeec7edbcb979a86b4d931ecce39750c"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a></div><div class="ttdeci">#define MO_FLAG_PUSH</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00021">R600Defines.h:21</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3344db365fa06517c4ab566b17067307"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPUInstrInfo::insertNoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00235">235</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                                                    {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af84cb86f767529ac5d4123e1ca51cffd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isALUInstr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this <code>Opcode</code> represents an ALU instruction. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00133">133</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                                    {</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(Opcode).TSFlags;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">return</span> (TargetFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da756c9e9957dd5d8182f18147ae32a1ee">R600_InstFlag::ALU_INST</a>);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da756c9e9957dd5d8182f18147ae32a1ee"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da756c9e9957dd5d8182f18147ae32a1ee">R600_InstFlag::ALU_INST</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00045">R600Defines.h:45</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a06e4c55f861b4260efe0340e40475576"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isCoalescableExtInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned &amp;&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00040">40</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                                                                   {</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a75f287b5a8a0375ca8a96ebfee2dd90c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isCubeOp </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00122">122</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                                  {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">switch</span>(Opcode) {</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">case</span> AMDGPU::CUBE_r600_pseudo:</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">case</span> AMDGPU::CUBE_r600_real:</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">case</span> AMDGPU::CUBE_eg_pseudo:</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">case</span> AMDGPU::CUBE_eg_real:</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a77846ac8ec94d5174217aa30016bf1b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isExport </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00199">199</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                                  {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3c896030b8fb10a4fefaffd08e5c5918">R600_InstFlag::IS_EXPORT</a>);</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da3c896030b8fb10a4fefaffd08e5c5918"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3c896030b8fb10a4fefaffd08e5c5918">R600_InstFlag::IS_EXPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00048">R600Defines.h:48</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6b3f73606d1639b3c2c02b42af38b466"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::R600InstrInfo::isFlagSet </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Flag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Determine if the specified <code>Flag</code> is set on this <code>Operand</code>. </p>

</div>
</div>
<a class="anchor" id="a567a6676662ac8d89a37818491f96f3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isLDSInstr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00147">147</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                                    {</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(Opcode).TSFlags;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">return</span> ((TargetFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da235b9c63d7ec658a5b8b478667388870">R600_InstFlag::LDS_1A</a>) |</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;          (TargetFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940daa34c84dd5b6e2f1591e971fbe5f08467">R600_InstFlag::LDS_1A1D</a>) |</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;          (TargetFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940dab4b8bb828479e92fedd7719ef824ded9">R600_InstFlag::LDS_1A2D</a>));</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940daa34c84dd5b6e2f1591e971fbe5f08467"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940daa34c84dd5b6e2f1591e971fbe5f08467">R600_InstFlag::LDS_1A1D</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00047">R600Defines.h:47</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da235b9c63d7ec658a5b8b478667388870"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da235b9c63d7ec658a5b8b478667388870">R600_InstFlag::LDS_1A</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00046">R600Defines.h:46</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940dab4b8bb828479e92fedd7719ef824ded9"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940dab4b8bb828479e92fedd7719ef824ded9">R600_InstFlag::LDS_1A2D</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00049">R600Defines.h:49</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4b39400c798e317e9525d46fc8221012"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isLDSNoRetInstr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00155">155</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                                         {</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a>(Opcode) &amp;&amp; <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::dst) == -1;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a567a6676662ac8d89a37818491f96f3d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">llvm::R600InstrInfo::isLDSInstr</a></div><div class="ttdeci">bool isLDSInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00147">R600InstrInfo.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aff4929f96b07058beefbcb3097a7da7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isLDSRetInstr </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00159">159</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                                       {</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a>(Opcode) &amp;&amp; <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::dst) != -1;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a567a6676662ac8d89a37818491f96f3d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">llvm::R600InstrInfo::isLDSInstr</a></div><div class="ttdeci">bool isLDSInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00147">R600InstrInfo.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a50503e8c79cfae86f42c25b30c4dee2d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isLegalToSplitMBBAt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if <code>MBBI</code> can be moved into a new basic. </dd></dl>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00084">84</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                                                             {</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineInstr::const_mop_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBBI-&gt;operands_begin(),</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                        E = MBBI-&gt;operands_end(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isReg() &amp;&amp; !<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()) &amp;&amp;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isUse() &amp;&amp; <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.<a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a282bdc42bb882ca7beb29fe5c21da074">isPhysRegLiveAcrossClauses</a>(<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()))</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  }</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb7eb637e9a290de47b0f949b8d60c6d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">llvm::R600InstrInfo::RI</a></div><div class="ttdeci">const R600RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">R600InstrInfo.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a282bdc42bb882ca7beb29fe5c21da074"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a282bdc42bb882ca7beb29fe5c21da074">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses</a></div><div class="ttdeci">bool isPhysRegLiveAcrossClauses(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00078">R600RegisterInfo.cpp:78</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1a5b9275f43c09965817c3a9645852c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::isLegalUpTo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>IGSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; <a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Swz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;&#160;</td>
          <td class="paramname"><em>TransSrcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>&#160;</td>
          <td class="paramname"><em>TransSwz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same <a class="el" href="../../d2/d88/classllvm_1_1Instruction.html">Instruction</a> Group while meeting read port limitations given a Swz swizzle sequence. </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00446">446</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                                             {</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordtype">int</span> Vector[4][3];</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa9f7f1b6be1144152902121f2463d0368">memset</a>(Vector, -1, <span class="keyword">sizeof</span>(Vector));</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = IGSrcs.size(); i &lt; e; i++) {</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;Srcs =</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#aa5e147070b891925356b02f07be17f38">Swizzle</a>(IGSrcs[i], Swz[i]);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j &lt; 3; j++) {</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; &amp;Src = Srcs[j];</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <span class="keywordflow">if</span> (Src.first &lt; 0 || Src.first == 255)</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;      <span class="keywordflow">if</span> (Src.first == <a class="code" href="../../d7/d88/R600Defines_8h.html#a02bc7e1abaae72119abf9ee69086c5fa">GET_REG_INDEX</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">RI</a>.getEncodingValue(AMDGPU::OQAP))) {</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <span class="keywordflow">if</span> (Swz[i] != <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">R600InstrInfo::ALU_VEC_012_SCL_210</a> &amp;&amp;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;            Swz[i] != <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">R600InstrInfo::ALU_VEC_021_SCL_122</a>) {</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;            <span class="comment">// The value from output queue A (denoted by register OQAP) can</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;            <span class="comment">// only be fetched during the first cycle.</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        }</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        <span class="comment">// OQAP does not count towards the normal read port restrictions</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      }</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <span class="keywordflow">if</span> (Vector[Src.second][j] &lt; 0)</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        Vector[Src.second][j] = Src.first;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;      <span class="keywordflow">if</span> (Vector[Src.second][j] != Src.first)</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <span class="keywordflow">return</span> i;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    }</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  }</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="comment">// Now check Trans Alu</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = TransSrcs.size(); i &lt; e; ++i) {</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; &amp;Src = TransSrcs[i];</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordtype">unsigned</span> Cycle = <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a>(TransSwz, i);</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordflow">if</span> (Src.first &lt; 0)</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordflow">if</span> (Src.first == 255)</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="keywordflow">if</span> (Vector[Src.second][Cycle] &lt; 0)</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;      Vector[Src.second][Cycle] = Src.first;</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">if</span> (Vector[Src.second][Cycle] != Src.first)</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      <span class="keywordflow">return</span> IGSrcs.size() - 1;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  }</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">return</span> IGSrcs.size();</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb7eb637e9a290de47b0f949b8d60c6d"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#abb7eb637e9a290de47b0f949b8d60c6d">llvm::R600InstrInfo::RI</a></div><div class="ttdeci">const R600RegisterInfo RI</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">R600InstrInfo.h:34</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_aa58438639da1cbfa02c522d1a0132de7"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a></div><div class="ttdeci">static unsigned getTransSwizzle(R600InstrInfo::BankSwizzle Swz, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00419">R600InstrInfo.cpp:419</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fa9f7f1b6be1144152902121f2463d0368"><div class="ttname"><a href="../../d2/d4d/namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fa9f7f1b6be1144152902121f2463d0368">llvm::LibFunc::memset</a></div><div class="ttdoc">void *memset(void *b, int c, size_t len); </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1a/TargetLibraryInfo_8h_source.html#l00414">TargetLibraryInfo.h:414</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">llvm::R600InstrInfo::ALU_VEC_021_SCL_122</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00054">R600InstrInfo.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">llvm::R600InstrInfo::ALU_VEC_012_SCL_210</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00053">R600InstrInfo.h:53</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_aa5e147070b891925356b02f07be17f38"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#aa5e147070b891925356b02f07be17f38">Swizzle</a></div><div class="ttdeci">static std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; Swizzle(std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; Src, R600InstrInfo::BankSwizzle Swz)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00390">R600InstrInfo.cpp:390</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a02bc7e1abaae72119abf9ee69086c5fa"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a02bc7e1abaae72119abf9ee69086c5fa">GET_REG_INDEX</a></div><div class="ttdeci">#define GET_REG_INDEX(reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00060">R600Defines.h:60</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a50f936d6577533f4e779b4c3a3d41026"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00047">47</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                                                    {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6e1c32a98a30ffc543c1400299f6c721"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isLoadFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00053">53</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                                                          {</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4b44e7526ae3bf9c756cdc388c8474cb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isMov </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">llvm::AMDGPUInstrInfo</a>.</p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00095">95</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                               {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">switch</span>(Opcode) {</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV:</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV_IMM_F32:</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV_IMM_I32:</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  }</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1fc6641e5ec1428e507a60f29afb6fae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isPlaceHolderOpcode </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00110">110</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                                             {</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../dd/d4e/namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08">AMDGPU::RETURN</a>:</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1NVPTXISD_html_a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08"><div class="ttname"><a href="../../dd/d4e/namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08">llvm::NVPTXISD::RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/daf/NVPTXISelLowering_8h_source.html#l00048">NVPTXISelLowering.h:48</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a12ce0ba98614a925e235867c5daa8704"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00906">906</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                                  {</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <span class="comment">// XXX: KILL* instructions can be predicated, but they must be the last</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="comment">// instruction in a clause, so this means any instructions after them cannot</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">// be predicated.  Until we have proper support for instruction clauses in the</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="comment">// backend, we will mark KILL* instructions as unpredicable.</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::KILLGT) {</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::CF_ALU) {</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="comment">// If the clause start in the middle of MBB then the MBB has more</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="comment">// than a single clause, unable to predicate several clauses.</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() != <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>(MI))</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="comment">// TODO: We don&#39;t support KC merging atm</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() != 0 || MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() != 0)</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a>(*MI)) {</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">AMDGPUInstrInfo::isPredicable</a>(MI);</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  }</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a74f5793375f2d6bd33bd6ebfc4ca2eb5"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">llvm::R600InstrInfo::isVector</a></div><div class="ttdeci">bool isVector(const MachineInstr &amp;MI) const </div><div class="ttdoc">Vector instructions are instructions that must fill all instruction slots within an instruction group...</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00044">R600InstrInfo.cpp:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a7feb4a5ded1ea5b4f75d1a215b505906"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">llvm::AMDGPUInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(MachineInstr *MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00258">AMDGPUInstrInfo.cpp:258</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00241">MachineBasicBlock.h:241</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5a4273e17ec0b03bb17b17bb60ec0088"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00890">890</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                                                        {</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  <span class="keywordtype">int</span> idx = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">findFirstPredOperandIdx</a>();</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordflow">if</span> (idx &lt; 0)</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(idx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordflow">switch</span> (Reg) {</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_SEL_ONE:</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_SEL_ZERO:</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PREDICATE_BIT:</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  }</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae016d4c093fae29a0299228102e55cf4"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">llvm::MachineInstr::findFirstPredOperandIdx</a></div><div class="ttdeci">int findFirstPredOperandIdx() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01147">MachineInstr.cpp:1147</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a93d0aac43e6315310b2779dfc6543fbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumCyles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d3e/classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00951">951</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;                                               {</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aab64e19bf919ca3df834bb25aa45f1f3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumCyles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d3e/classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00932">932</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                                                                              {</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afa61e4b1f587f663e79526dc5e0cae62"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ExtraTCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>ExtraFCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d3e/classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00940">940</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                                                                               {</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a508277c4ff138f71ec87b10f00063586"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00959">959</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                                                                        {</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a520bbb1242cd198cb0e5b3d157870f32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isReductionOp </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00118">118</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                                       {</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad79cd3ceb75195eaa8575901993057b2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isRegisterLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00273">273</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                                                 {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a7f43da6e9d1904877c1eca85afb79510"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">AMDGPU_FLAG_REGISTER_LOAD</a></div><div class="ttdeci">#define AMDGPU_FLAG_REGISTER_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00196">AMDGPUInstrInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5b692e8b0d9c8ba1c6360eac7b7498f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isRegisterStore </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00269">269</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                                                  {</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;}</div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a17438b3efcbd57fc9a51b0457be9a9ae"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">AMDGPU_FLAG_REGISTER_STORE</a></div><div class="ttdeci">#define AMDGPU_FLAG_REGISTER_STORE</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00197">AMDGPUInstrInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad1b3d39274708e136795255edd05e14c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::isSafeToMoveRegClassDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00264">264</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                                                             {</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad07122fc4a7c80c85acfb78381944c48"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isStoreFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00065">65</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                                                     {</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae80e25b498543ac8e3ba829b2c3f39a3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned AMDGPUInstrInfo::isStoreFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00070">70</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                                                           {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af5ecb6a9739febf2aaaaa4eb2d13f9cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isTransOnly </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00181">181</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                                     {</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a>.<a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a045e609e3c7471ae3f3f473cc2ace081">hasCaymanISA</a>())</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">get</span>(Opcode).getSchedClass() == AMDGPU::Sched::TransALU);</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a045e609e3c7471ae3f3f473cc2ace081"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a045e609e3c7471ae3f3f473cc2ace081">llvm::AMDGPUSubtarget::hasCaymanISA</a></div><div class="ttdeci">bool hasCaymanISA() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00098">AMDGPUSubtarget.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a2f5ef31b17eb7e505fcaeb3a3cf45ac8"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">llvm::AMDGPUInstrInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00048">AMDGPUInstrInfo.h:48</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac73525c8fa86113a1eaec4162167fe48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isTransOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00187">187</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                                            {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af5ecb6a9739febf2aaaaa4eb2d13f9cb"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">llvm::R600InstrInfo::isTransOnly</a></div><div class="ttdeci">bool isTransOnly(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00181">R600InstrInfo.cpp:181</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a53dddf32a33d6570134a6864e4add034"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isTrig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00040">40</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                                       {</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3d4a41f6cbe937cb61147d56a0bc90a0">R600_InstFlag::TRIG</a>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da3d4a41f6cbe937cb61147d56a0bc90a0"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3d4a41f6cbe937cb61147d56a0bc90a0">R600_InstFlag::TRIG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00036">R600Defines.h:36</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a74f5793375f2d6bd33bd6ebfc4ca2eb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isVector </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector instructions are instructions that must fill all instruction slots within an instruction group. </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                                         {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da9fcf11654df8fda1a017ac888e522f8c">R600_InstFlag::VECTOR</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da9fcf11654df8fda1a017ac888e522f8c"><div class="ttname"><a href="../../d3/de0/namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da9fcf11654df8fda1a017ac888e522f8c">R600_InstFlag::VECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00038">R600Defines.h:38</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a57f33975d02029c2b80eaabde0ca0651"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isVectorOnly </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00191">191</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                                      {</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">get</span>(Opcode).getSchedClass() == AMDGPU::Sched::VecALU);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a06e2e4717324b4ae879cc266a87925a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::isVectorOnly </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                                             {</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a57f33975d02029c2b80eaabde0ca0651"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">llvm::R600InstrInfo::isVectorOnly</a></div><div class="ttdeci">bool isVectorOnly(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00191">R600InstrInfo.cpp:191</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8ee1c40e3baa101a2f61328998ee8306"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPUInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00116">116</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                                                          {</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not Implemented&quot;</span>);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;}</div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a62318be18f9fc4ffb5247c9bae6befb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::mustBeLastInClause </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00226">226</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                                            {</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">case</span> AMDGPU::KILLGT:</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">case</span> AMDGPU::GROUP_BARRIER:</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  }</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae2be91ea09daa93728a3e0a28802655d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01014">1014</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;                                                                         {</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordtype">int</span> PIdx = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">findFirstPredOperandIdx</a>();</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::CF_ALU) {</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(8).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  }</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::DOT_4) {</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::pred_sel_X))</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;        .<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::pred_sel_Y))</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;        .<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::pred_sel_Z))</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;        .<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::pred_sel_W))</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;        .<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(*MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>(), <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>);</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    MIB.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PREDICATE_BIT, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  }</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">if</span> (PIdx != -1) {</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;PMO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(PIdx);</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    PMO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(*MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>(), <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>);</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    MIB.<a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PREDICATE_BIT, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  }</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="../../d9/d42/MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d42/MipsDisassembler_8cpp_source.html#l00386">MipsDisassembler.cpp:386</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae016d4c093fae29a0299228102e55cf4"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">llvm::MachineInstr::findFirstPredOperandIdx</a></div><div class="ttdeci">int findFirstPredOperandIdx() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01147">MachineInstr.cpp:1147</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00048">MachineInstr.cpp:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adbb7558feda98e76dc116e0bf4a26222"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::readsLDSSrcReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00244">244</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                                               {</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  }</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineInstr::const_mop_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">operands_begin</a>(),</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                        E = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">operands_end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isReg() || !<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isUse() ||</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()))</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">if</span> (AMDGPU::R600_LDS_SRC_REGRegClass.<a class="code" href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a>(<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()))</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6e6014fca5895fa5f9487ff7c79678b0"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">llvm::MachineInstr::operands_end</a></div><div class="ttdeci">mop_iterator operands_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00294">MachineInstr.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="Value_8cpp_html_a0dc0b399b3dd3e596ac5af5850dbbf8a"><div class="ttname"><a href="../../d1/d74/Value_8cpp.html#a0dc0b399b3dd3e596ac5af5850dbbf8a">contains</a></div><div class="ttdeci">static bool contains(SmallPtrSet&lt; ConstantExpr *, 4 &gt; &amp;Cache, ConstantExpr *Expr, Constant *C)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d74/Value_8cpp_source.html#l00306">Value.cpp:306</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0037ac891190e1408b04a48156c3368c"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">llvm::MachineInstr::operands_begin</a></div><div class="ttdeci">mop_iterator operands_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00293">MachineInstr.h:293</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af84cb86f767529ac5d4123e1ca51cffd"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00133">R600InstrInfo.cpp:133</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aaa24defe09b79b2f25819db5be6195af"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned R600InstrInfo::RemoveBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00832">832</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                                                        {</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="comment">// Note : we leave PRED* instructions there.</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="comment">// They may be needed when predicating instructions.</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  }</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  --<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="keywordflow">switch</span> (I-&gt;getOpcode()) {</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  <span class="keywordflow">case</span> AMDGPU::JUMP_COND: {</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, I);</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(predSet, 0, <a class="code" href="../../d7/d88/R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    I-&gt;eraseFromParent();</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a> (CfAlu-&gt;getOpcode() == AMDGPU::CF_ALU_PUSH_BEFORE);</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    CfAlu-&gt;setDesc(<span class="keyword">get</span>(AMDGPU::CF_ALU));</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  }</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordflow">case</span> AMDGPU::JUMP:</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    I-&gt;eraseFromParent();</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  }</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  I = MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  }</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  --<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="keywordflow">switch</span> (I-&gt;getOpcode()) {</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="comment">// FIXME: only one case??</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">return</span> 1;</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">case</span> AMDGPU::JUMP_COND: {</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, I);</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(predSet, 0, <a class="code" href="../../d7/d88/R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    I-&gt;eraseFromParent();</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="../../dc/d1c/R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a> (CfAlu-&gt;getOpcode() == AMDGPU::CF_ALU_PUSH_BEFORE);</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    CfAlu-&gt;setDesc(<span class="keyword">get</span>(AMDGPU::CF_ALU));</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  }</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="keywordflow">case</span> AMDGPU::JUMP:</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    I-&gt;eraseFromParent();</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  }</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordflow">return</span> 2;</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae5609377ee9fdd461062a7f91de4c192"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">llvm::R600InstrInfo::clearFlag</a></div><div class="ttdeci">void clearFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Clear the specified flag on the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01429">R600InstrInfo.cpp:1429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00243">MachineBasicBlock.h:243</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a869d77ae27dd6a3e2883d5988c66dd70"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a></div><div class="ttdeci">static MachineBasicBlock::iterator FindLastAluClause(MachineBasicBlock &amp;MBB)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00775">R600InstrInfo.cpp:775</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a659b83776b37f3b409b9f45648bf4509"><div class="ttname"><a href="../../dc/d1c/R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a></div><div class="ttdeci">static MachineInstr * findFirstPredicateSetterFrom(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00674">R600InstrInfo.cpp:674</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00241">MachineBasicBlock.h:241</a></div></div>
<div class="ttc" id="R600Defines_8h_html_afeec7edbcb979a86b4d931ecce39750c"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a></div><div class="ttdeci">#define MO_FLAG_PUSH</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00021">R600Defines.h:21</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a60dbe072b2564dd885c0273a1ddae5c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::reserveIndirectRegisters </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td>
          <td class="paramname"><em>Reserved</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserve the registers that may be accesed using indirect addressing. </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01083">1083</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                                                                              {</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../df/d19/classllvm_1_1AMDGPUFrameLowering.html">AMDGPUFrameLowering</a> *TFL =</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../df/d19/classllvm_1_1AMDGPUFrameLowering.html">AMDGPUFrameLowering</a>*<span class="keyword">&gt;</span>(</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    MF.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>());</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordtype">unsigned</span> StackWidth = TFL-&gt;<a class="code" href="../../df/d19/classllvm_1_1AMDGPUFrameLowering.html#ab54efae46843f317ae78b5f43fa94db5">getStackWidth</a>(MF);</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordtype">int</span> End = <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a>(MF);</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keywordflow">if</span> (End == -1)</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Index = <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(MF); Index &lt;= End; ++Index) {</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordtype">unsigned</span> SuperReg = AMDGPU::R600_Reg128RegClass.getRegister(Index);</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(SuperReg);</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Chan = 0; Chan &lt; StackWidth; ++Chan) {</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = AMDGPU::R600_TReg32RegClass.getRegister((4 * Index) + Chan);</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Reg);</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    }</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  }</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00235">BitVector.h:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a02aa9d4cbd6ffcc70dfe1143ec0995ef"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">llvm::TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00119">Target/TargetMachine.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUFrameLowering_html_ab54efae46843f317ae78b5f43fa94db5"><div class="ttname"><a href="../../df/d19/classllvm_1_1AMDGPUFrameLowering.html#ab54efae46843f317ae78b5f43fa94db5">llvm::AMDGPUFrameLowering::getStackWidth</a></div><div class="ttdeci">unsigned getStackWidth(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/de4/AMDGPUFrameLowering_8cpp_source.html#l00027">AMDGPUFrameLowering.cpp:27</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a31cbc052d92742c2b149cd5c40baf11d"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">llvm::AMDGPUInstrInfo::getIndirectIndexEnd</a></div><div class="ttdeci">int getIndirectIndexEnd(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00312">AMDGPUInstrInfo.cpp:312</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUFrameLowering_html"><div class="ttname"><a href="../../df/d19/classllvm_1_1AMDGPUFrameLowering.html">llvm::AMDGPUFrameLowering</a></div><div class="ttdoc">Information about the stack frame layout on the AMDGPU targets. </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d2c/AMDGPUFrameLowering_8h_source.html#l00028">AMDGPUFrameLowering.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00277">AMDGPUInstrInfo.cpp:277</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8d77580c3fd8844988d1ffcb47751122"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::ReverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00966">966</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                                                                                 {</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = Cond[1];</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">switch</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) {</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#af9c35c20004ef33d1007b6ccfef91302">OPCODE_IS_ZERO_INT</a>:</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a>);</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a>:</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#af9c35c20004ef33d1007b6ccfef91302">OPCODE_IS_ZERO_INT</a>);</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a79feb6dd9346345d0b14710c5331a551">OPCODE_IS_ZERO</a>:</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a>);</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a>:</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a79feb6dd9346345d0b14710c5331a551">OPCODE_IS_ZERO</a>);</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;  }</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO2 = Cond[2];</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keywordflow">switch</span> (MO2.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) {</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_SEL_ZERO:</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    MO2.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(AMDGPU::PRED_SEL_ONE);</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_SEL_ONE:</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    MO2.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(AMDGPU::PRED_SEL_ZERO);</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  }</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;}</div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a79feb6dd9346345d0b14710c5331a551"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a79feb6dd9346345d0b14710c5331a551">OPCODE_IS_ZERO</a></div><div class="ttdeci">#define OPCODE_IS_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00031">AMDGPUInstrInfo.h:31</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_abaa38b8030839eb22686bcba8482a681"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a></div><div class="ttdeci">#define OPCODE_IS_NOT_ZERO_INT</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00030">AMDGPUInstrInfo.h:30</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a8b57d7c1131a43ded7efc2cdd34d6f19"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a></div><div class="ttdeci">#define OPCODE_IS_NOT_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00032">AMDGPUInstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00407">MachineOperand.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l00048">MachineInstr.cpp:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_af9c35c20004ef33d1007b6ccfef91302"><div class="ttname"><a href="../../d8/d6e/AMDGPUInstrInfo_8h.html#af9c35c20004ef33d1007b6ccfef91302">OPCODE_IS_ZERO_INT</a></div><div class="ttdeci">#define OPCODE_IS_ZERO_INT</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00029">AMDGPUInstrInfo.h:29</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a31dcaab13280a54270c4ebb93d65383a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void R600InstrInfo::setImmOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Op</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Imm</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Helper function for setting instruction flag values. </p>

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01337">1337</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;                                                     {</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <span class="keywordtype">int</span> Idx = <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, Op);</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Idx != -1 &amp;&amp; <span class="stringliteral">&quot;Operand not supported for this instruction.&quot;</span>);</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>());</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Imm);</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00229">MachineOperand.h:229</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01329">R600InstrInfo.cpp:1329</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af64e9283a1a8c4e0bd6d4667a6d6022b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00218">218</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                                                      {</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(Offset2 &gt; Offset1</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;         &amp;&amp; <span class="stringliteral">&quot;Second offset should be larger than first offset!&quot;</span>);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// If we have less than 16 loads in a row, and the offsets are within 16,</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// then schedule together.</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// TODO: Make the loads schedule near if it fits in a cacheline</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">return</span> (NumLoads &lt; 16 &amp;&amp; (Offset2 - Offset1) &lt; 16);</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aba9527d7f73ada64d93a1538f85515e7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void AMDGPUInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00106">106</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                                                         {</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Not Implemented&quot;</span>);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;}</div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa3673bcdf9adf0dbcb4c213947393967"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01007">1007</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;                                                                           {</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aec5f558727a6736f97d01a260bfe5071"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMIs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                                                               {</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2176410e446d74db1f31213fb57989b9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool AMDGPUInstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../db/d9c/classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../da/d30/classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="../../d1/d7c/classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewNodes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html#l00204">204</a> of file <a class="el" href="../../d8/dab/AMDGPUInstrInfo_8cpp_source.html">AMDGPUInstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                                                              {</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">// TODO: Implement this function</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6b2205f736365a9d76695a91376b7ac4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesAddressRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00236">236</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                                              {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <span class="keywordflow">return</span>  MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a2f3c3dcffa07508fbe19d3ef74590399">findRegisterUseOperandIdx</a>(AMDGPU::AR_X) != -1;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2f3c3dcffa07508fbe19d3ef74590399"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a2f3c3dcffa07508fbe19d3ef74590399">llvm::MachineInstr::findRegisterUseOperandIdx</a></div><div class="ttdeci">int findRegisterUseOperandIdx(unsigned Reg, bool isKill=false, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01065">MachineInstr.cpp:1065</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a343c9f04399965fa729dc486f772abba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesTextureCache </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00214">214</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                                          {</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> (!<a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a>.<a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#ac9c99c4e3a0cfc840ce6fd2a583712c0">hasVertexCache</a>() &amp;&amp; <a class="code" href="../../d7/d88/R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a>(<span class="keyword">get</span>(Opcode))) || <a class="code" href="../../d7/d88/R600Defines_8h.html#afa52d19180ca48825c8a2af55ebb3ee0">IS_TEX</a>(<span class="keyword">get</span>(Opcode));</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ac9c99c4e3a0cfc840ce6fd2a583712c0"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#ac9c99c4e3a0cfc840ce6fd2a583712c0">llvm::AMDGPUSubtarget::hasVertexCache</a></div><div class="ttdeci">bool hasVertexCache() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00082">AMDGPUSubtarget.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a2f5ef31b17eb7e505fcaeb3a3cf45ac8"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">llvm::AMDGPUInstrInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00048">AMDGPUInstrInfo.h:48</a></div></div>
<div class="ttc" id="R600Defines_8h_html_afa52d19180ca48825c8a2af55ebb3ee0"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#afa52d19180ca48825c8a2af55ebb3ee0">IS_TEX</a></div><div class="ttdeci">#define IS_TEX(desc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00063">R600Defines.h:63</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a39081f15fe8b8f49b5476e7a23fb735c"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a></div><div class="ttdeci">#define IS_VTX(desc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00062">R600Defines.h:62</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a16f2739df0a4f591637df744371aa4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesTextureCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00218">218</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                                                 {</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d7/dfe/classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="../../d7/dfe/classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">return</span> (MFI-&gt;<a class="code" href="../../df/d69/classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() == <a class="code" href="../../d0/d46/namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a> &amp;&amp;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;          <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) ||</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="namespaceShaderType_html_ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18"><div class="ttname"><a href="../../d0/d46/namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d4e/AMDGPU_8h_source.html#l00082">AMDGPU.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1R600MachineFunctionInfo_html"><div class="ttname"><a href="../../d7/dfe/classllvm_1_1R600MachineFunctionInfo.html">llvm::R600MachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d14/R600MachineFunctionInfo_8h_source.html#l00023">R600MachineFunctionInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ad071cd66db5f856033d50ecc7215a337"><div class="ttname"><a href="../../df/d69/classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">llvm::AMDGPUMachineFunction::getShaderType</a></div><div class="ttdeci">unsigned getShaderType() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d25/AMDGPUMachineFunction_8h_source.html#l00033">AMDGPUMachineFunction.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a46661663b36c2b24c3ade17a417714a4"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">llvm::R600InstrInfo::usesVertexCache</a></div><div class="ttdeci">bool usesVertexCache(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00203">R600InstrInfo.cpp:203</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a343c9f04399965fa729dc486f772abba"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">llvm::R600InstrInfo::usesTextureCache</a></div><div class="ttdeci">bool usesTextureCache(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00214">R600InstrInfo.cpp:214</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00235">MachineFunction.h:235</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a46661663b36c2b24c3ade17a417714a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesVertexCache </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00203">203</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                                         {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a>.<a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#ac9c99c4e3a0cfc840ce6fd2a583712c0">hasVertexCache</a>() &amp;&amp; <a class="code" href="../../d7/d88/R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a>(<span class="keyword">get</span>(Opcode));</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ac9c99c4e3a0cfc840ce6fd2a583712c0"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#ac9c99c4e3a0cfc840ce6fd2a583712c0">llvm::AMDGPUSubtarget::hasVertexCache</a></div><div class="ttdeci">bool hasVertexCache() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00082">AMDGPUSubtarget.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a2f5ef31b17eb7e505fcaeb3a3cf45ac8"><div class="ttname"><a href="../../d2/d48/classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">llvm::AMDGPUInstrInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00048">AMDGPUInstrInfo.h:48</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a39081f15fe8b8f49b5476e7a23fb735c"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a></div><div class="ttdeci">#define IS_VTX(desc)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00062">R600Defines.h:62</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0bc3ea57a381540e109688f135d2dfe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool R600InstrInfo::usesVertexCache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00207">207</a> of file <a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                                                {</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>();</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d7/dfe/classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a> *MFI = MF-&gt;<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="../../d7/dfe/classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a>&gt;();</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">return</span> MFI-&gt;<a class="code" href="../../df/d69/classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">getShaderType</a>() != <a class="code" href="../../d0/d46/namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a> &amp;&amp;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="namespaceShaderType_html_ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18"><div class="ttname"><a href="../../d0/d46/namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d4e/AMDGPU_8h_source.html#l00082">AMDGPU.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1R600MachineFunctionInfo_html"><div class="ttname"><a href="../../d7/dfe/classllvm_1_1R600MachineFunctionInfo.html">llvm::R600MachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d14/R600MachineFunctionInfo_8h_source.html#l00023">R600MachineFunctionInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ad071cd66db5f856033d50ecc7215a337"><div class="ttname"><a href="../../df/d69/classllvm_1_1AMDGPUMachineFunction.html#ad071cd66db5f856033d50ecc7215a337">llvm::AMDGPUMachineFunction::getShaderType</a></div><div class="ttdeci">unsigned getShaderType() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d25/AMDGPUMachineFunction_8h_source.html#l00033">AMDGPUMachineFunction.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a46661663b36c2b24c3ade17a417714a4"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">llvm::R600InstrInfo::usesVertexCache</a></div><div class="ttdeci">bool usesVertexCache(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l00203">R600InstrInfo.cpp:203</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00270">MachineInstr.h:270</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00120">MachineInstr.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00235">MachineFunction.h:235</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="abb7eb637e9a290de47b0f949b8d60c6d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> llvm::R600InstrInfo::RI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html#l00034">34</a> of file <a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html">R600InstrInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f5ef31b17eb7e505fcaeb3a3cf45ac8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&amp; llvm::AMDGPUInstrInfo::ST</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html#l00048">48</a> of file <a class="el" href="../../d8/d6e/AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="../../d4/d69/R600InstrInfo_8h_source.html">R600InstrInfo.h</a></li>
<li><a class="el" href="../../dc/d1c/R600InstrInfo_8cpp_source.html">R600InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="../../de/ded/classllvm_1_1R600InstrInfo.html">R600InstrInfo</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:58:09 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
