<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-e</Part>
<TopModelName>FracNet</TopModelName>
<TargetClockPeriod>4.00</TargetClockPeriod>
<ClockUncertainty>0.50</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>4.984</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>1878217</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>23027345</Worst-caseLatency>
<Best-caseRealTimeLatency>9.362 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.115 sec</Worst-caseRealTimeLatency>
<Interval-min>1878218</Interval-min>
<Interval-max>23027346</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<LOOP_Conv1>
<TripCount>28</TripCount>
<Latency>
<range>
<min>214816</min>
<max>397096</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>7672</min>
<max>14182</max>
</range>
</IterationLatency>
<LOOP_Conv1.1>
<TripCount>3</TripCount>
<Latency>
<range>
<min>7209</min>
<max>13719</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2403</min>
<max>4573</max>
</range>
</IterationLatency>
<LOOP_GetImg_L>
<TripCount>2250</TripCount>
<Latency>2259</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</LOOP_GetImg_L>
</LOOP_Conv1.1>
<LOOP_Conv1.2>
<TripCount>448</TripCount>
<Latency>459</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>13</PipelineDepth>
</LOOP_Conv1.2>
</LOOP_Conv1>
<Loop2>
<TripCount>14</TripCount>
<Latency>
<range>
<min>4858</min>
<max>89530</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>347</min>
<max>6395</max>
</range>
</IterationLatency>
</Loop2>
<LOOP_layer1_pw>
<TripCount>2</TripCount>
<Latency>
<range>
<min>9436</min>
<max>104300</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4718</min>
<max>52150</max>
</range>
</IterationLatency>
<LOOP_layer1_pw.1>
<TripCount>14</TripCount>
<Latency>
<range>
<min>4116</min>
<max>51548</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>294</min>
<max>3682</max>
</range>
</IterationLatency>
</LOOP_layer1_pw.1>
</LOOP_layer1_pw>
<LOOP_layer2_conv>
<TripCount>2</TripCount>
<Latency>
<range>
<min>26824</min>
<max>372568</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>13412</min>
<max>186284</max>
</range>
</IterationLatency>
<LOOP_layer2_conv.1>
<TripCount>14</TripCount>
<Latency>
<range>
<min>12810</min>
<max>185682</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>915</min>
<max>13263</max>
</range>
</IterationLatency>
<LOOP_layer2_conv.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>464</min>
<max>9144</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer2_conv.1.1>
</LOOP_layer2_conv.1>
</LOOP_layer2_conv>
<LOOP_layer2_pw>
<TripCount>4</TripCount>
<Latency>
<range>
<min>15060</min>
<max>156964</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3765</min>
<max>39241</max>
</range>
</IterationLatency>
<LOOP_layer2_pw.1>
<TripCount>7</TripCount>
<Latency>
<range>
<min>3164</min>
<max>38640</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>452</min>
<max>5520</max>
</range>
</IterationLatency>
<LOOP_layer2_pw.1.1>
<TripCount>2</TripCount>
<Latency>
<range>
<min>284</min>
<max>3644</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer2_pw.1.1>
</LOOP_layer2_pw.1>
</LOOP_layer2_pw>
<LOOP_layer3_conv>
<TripCount>4</TripCount>
<Latency>
<range>
<min>33096</min>
<max>567000</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>8274</min>
<max>141750</max>
</range>
</IterationLatency>
<LOOP_layer3_conv.1>
<TripCount>7</TripCount>
<Latency>
<range>
<min>7672</min>
<max>141148</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1096</min>
<max>20164</max>
</range>
</IterationLatency>
<LOOP_layer3_conv.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>928</min>
<max>18288</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer3_conv.1.1>
</LOOP_layer3_conv.1>
</LOOP_layer3_conv>
<LOOP_layer3_pw>
<TripCount>4</TripCount>
<Latency>
<range>
<min>23016</min>
<max>259000</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5754</min>
<max>64750</max>
</range>
</IterationLatency>
<LOOP_layer3_pw.1>
<TripCount>7</TripCount>
<Latency>
<range>
<min>5152</min>
<max>64148</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>736</min>
<max>9164</max>
</range>
</IterationLatency>
<LOOP_layer3_pw.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>568</min>
<max>7288</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer3_pw.1.1>
</LOOP_layer3_pw.1>
</LOOP_layer3_pw>
<LOOP_layer4_conv>
<TripCount>4</TripCount>
<Latency>
<range>
<min>41020</min>
<max>629804</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>10255</min>
<max>157451</max>
</range>
</IterationLatency>
<LOOP_layer4_conv.1>
<TripCount>7</TripCount>
<Latency>
<range>
<min>9653</min>
<max>156849</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1379</min>
<max>22407</max>
</range>
</IterationLatency>
<LOOP_layer4_conv.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>928</min>
<max>18288</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer4_conv.1.1>
</LOOP_layer4_conv.1>
</LOOP_layer4_conv>
<LOOP_layer4_pw>
<TripCount>8</TripCount>
<Latency>
<range>
<min>22480</min>
<max>224752</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2810</min>
<max>28094</max>
</range>
</IterationLatency>
<LOOP_layer4_pw.1>
<TripCount>3</TripCount>
<Latency>
<range>
<min>2208</min>
<max>27492</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>736</min>
<max>9164</max>
</range>
</IterationLatency>
<LOOP_layer4_pw.1.1>
<TripCount>4</TripCount>
<Latency>
<range>
<min>568</min>
<max>7288</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer4_pw.1.1>
</LOOP_layer4_pw.1>
</LOOP_layer4_pw>
<LOOP_layer5_conv>
<TripCount>8</TripCount>
<Latency>
<range>
<min>53392</min>
<max>927664</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>6674</min>
<max>115958</max>
</range>
</IterationLatency>
<LOOP_layer5_conv.1>
<TripCount>3</TripCount>
<Latency>
<range>
<min>6072</min>
<max>115356</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2024</min>
<max>38452</max>
</range>
</IterationLatency>
<LOOP_layer5_conv.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1856</min>
<max>36576</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer5_conv.1.1>
</LOOP_layer5_conv.1>
</LOOP_layer5_conv>
<LOOP_layer5_pw>
<TripCount>8</TripCount>
<Latency>
<range>
<min>36112</min>
<max>399664</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4514</min>
<max>49958</max>
</range>
</IterationLatency>
<LOOP_layer5_pw.1>
<TripCount>3</TripCount>
<Latency>
<range>
<min>3912</min>
<max>49356</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1304</min>
<max>16452</max>
</range>
</IterationLatency>
<LOOP_layer5_pw.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1136</min>
<max>14576</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer5_pw.1.1>
</LOOP_layer5_pw.1>
</LOOP_layer5_pw>
<LOOP_layer6_conv>
<TripCount>8</TripCount>
<Latency>
<range>
<min>60184</min>
<max>981496</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>7523</min>
<max>122687</max>
</range>
</IterationLatency>
<LOOP_layer6_conv.1>
<TripCount>3</TripCount>
<Latency>
<range>
<min>6921</min>
<max>122085</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>2307</min>
<max>40695</max>
</range>
</IterationLatency>
<LOOP_layer6_conv.1.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1856</min>
<max>36576</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer6_conv.1.1>
</LOOP_layer6_conv.1>
</LOOP_layer6_conv>
<LOOP_layer6_pw>
<TripCount>16</TripCount>
<Latency>
<range>
<min>30464</min>
<max>272832</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>1904</min>
<max>17052</max>
</range>
</IterationLatency>
<LOOP_layer6_pw.1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>1136</min>
<max>14576</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer6_pw.1>
</LOOP_layer6_pw>
<LOOP_layer7_conv>
<TripCount>16</TripCount>
<Latency>
<range>
<min>71680</min>
<max>1210048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4480</min>
<max>75628</max>
</range>
</IterationLatency>
<LOOP_layer7_conv.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3712</min>
<max>73152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer7_conv.1>
</LOOP_layer7_conv>
<LOOP_layer7_pw>
<TripCount>16</TripCount>
<Latency>
<range>
<min>48640</min>
<max>506048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3040</min>
<max>31628</max>
</range>
</IterationLatency>
<LOOP_layer7_pw.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2272</min>
<max>29152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer7_pw.1>
</LOOP_layer7_pw>
<LOOP_layer8_conv>
<TripCount>16</TripCount>
<Latency>
<range>
<min>71680</min>
<max>1210048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4480</min>
<max>75628</max>
</range>
</IterationLatency>
<LOOP_layer8_conv.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3712</min>
<max>73152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer8_conv.1>
</LOOP_layer8_conv>
<LOOP_layer8_pw>
<TripCount>16</TripCount>
<Latency>
<range>
<min>48640</min>
<max>506048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3040</min>
<max>31628</max>
</range>
</IterationLatency>
<LOOP_layer8_pw.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2272</min>
<max>29152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer8_pw.1>
</LOOP_layer8_pw>
<LOOP_layer9_conv>
<TripCount>16</TripCount>
<Latency>
<range>
<min>71680</min>
<max>1210048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4480</min>
<max>75628</max>
</range>
</IterationLatency>
<LOOP_layer9_conv.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3712</min>
<max>73152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer9_conv.1>
</LOOP_layer9_conv>
<LOOP_layer9_pw>
<TripCount>16</TripCount>
<Latency>
<range>
<min>48640</min>
<max>506048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3040</min>
<max>31628</max>
</range>
</IterationLatency>
<LOOP_layer9_pw.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2272</min>
<max>29152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer9_pw.1>
</LOOP_layer9_pw>
<LOOP_layer10_conv>
<TripCount>16</TripCount>
<Latency>
<range>
<min>71680</min>
<max>1210048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4480</min>
<max>75628</max>
</range>
</IterationLatency>
<LOOP_layer10_conv.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3712</min>
<max>73152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer10_conv.1>
</LOOP_layer10_conv>
<LOOP_layer10_pw>
<TripCount>16</TripCount>
<Latency>
<range>
<min>48640</min>
<max>506048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3040</min>
<max>31628</max>
</range>
</IterationLatency>
<LOOP_layer10_pw.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2272</min>
<max>29152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer10_pw.1>
</LOOP_layer10_pw>
<LOOP_layer11_conv>
<TripCount>16</TripCount>
<Latency>
<range>
<min>71680</min>
<max>1210048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4480</min>
<max>75628</max>
</range>
</IterationLatency>
<LOOP_layer11_conv.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3712</min>
<max>73152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer11_conv.1>
</LOOP_layer11_conv>
<LOOP_layer11_pw>
<TripCount>16</TripCount>
<Latency>
<range>
<min>48640</min>
<max>506048</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3040</min>
<max>31628</max>
</range>
</IterationLatency>
<LOOP_layer11_pw.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2272</min>
<max>29152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer11_pw.1>
</LOOP_layer11_pw>
<LOOP_layer12_conv>
<TripCount>16</TripCount>
<Latency>
<range>
<min>76208</min>
<max>1245936</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4763</min>
<max>77871</max>
</range>
</IterationLatency>
<LOOP_layer12_conv.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>3712</min>
<max>73152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer12_conv.1>
</LOOP_layer12_conv>
<LOOP_layer12_pw>
<TripCount>32</TripCount>
<Latency>
<range>
<min>97280</min>
<max>1012096</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>3040</min>
<max>31628</max>
</range>
</IterationLatency>
<LOOP_layer12_pw.1>
<TripCount>16</TripCount>
<Latency>
<range>
<min>2272</min>
<max>29152</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer12_pw.1>
</LOOP_layer12_pw>
<LOOP_layer13_conv>
<TripCount>32</TripCount>
<Latency>
<range>
<min>262144</min>
<max>4760960</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>8192</min>
<max>148780</max>
</range>
</IterationLatency>
<LOOP_layer13_conv.1>
<TripCount>32</TripCount>
<Latency>
<range>
<min>7424</min>
<max>146304</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>232</min>
<max>4572</max>
</range>
</IterationLatency>
</LOOP_layer13_conv.1>
</LOOP_layer13_conv>
<LOOP_layer13_pw>
<TripCount>32</TripCount>
<Latency>
<range>
<min>169984</min>
<max>1944960</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>5312</min>
<max>60780</max>
</range>
</IterationLatency>
<LOOP_layer13_pw.1>
<TripCount>32</TripCount>
<Latency>
<range>
<min>4544</min>
<max>58304</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>142</min>
<max>1822</max>
</range>
</IterationLatency>
</LOOP_layer13_pw.1>
</LOOP_layer13_pw>
<LOOP_write_output>
<TripCount>1000</TripCount>
<Latency>7000</Latency>
<IterationLatency>7</IterationLatency>
</LOOP_write_output>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>367</BRAM_18K>
<DSP48E>260</DSP48E>
<FF>167031</FF>
<LUT>573242</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP48E>360</DSP48E>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>s_axi_CTRL_AWVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_AWREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_AWADDR</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_WVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_WREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_WDATA</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_WSTRB</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_ARVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_ARREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_ARADDR</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>7</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_RVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_RREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_RDATA</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_RRESP</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BVALID</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BREADY</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_CTRL_BRESP</name>
<Object>CTRL</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>FracNet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWADDR</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWLEN</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWSIZE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWBURST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWLOCK</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWCACHE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWPROT</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWQOS</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWREGION</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_AWUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WDATA</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WSTRB</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WLAST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_WUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARADDR</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARLEN</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARSIZE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARBURST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARLOCK</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARCACHE</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARPROT</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARQOS</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARREGION</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_ARUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RDATA</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RLAST</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_RRESP</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BVALID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BREADY</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BRESP</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BID</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS32_BUSER</name>
<Object>BUS32</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWADDR</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWLEN</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWSIZE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWBURST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWLOCK</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWCACHE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWPROT</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWQOS</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWREGION</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_AWUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WDATA</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WSTRB</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WLAST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_WUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARADDR</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARLEN</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARSIZE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARBURST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARLOCK</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARCACHE</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARPROT</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARQOS</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARREGION</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_ARUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RDATA</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RLAST</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_RRESP</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BVALID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BREADY</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BRESP</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BID</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_BUS512_BUSER</name>
<Object>BUS512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWADDR</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWLEN</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWSIZE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWBURST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWLOCK</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWCACHE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWPROT</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWQOS</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWREGION</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_AWUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WDATA</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WSTRB</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WLAST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_WUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARADDR</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARLEN</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARSIZE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARBURST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARLOCK</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARCACHE</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARPROT</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>3</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARQOS</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARREGION</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_ARUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RDATA</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RLAST</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_RRESP</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BVALID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BREADY</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BRESP</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BID</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>m_axi_DDR512_BUSER</name>
<Object>DDR512</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>m_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
