# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.


Developed by: V.Sai Sruthi
RegisterNumber: 23012602 


## code 

![image](https://github.com/sruthiviswanadham/Experiment--02-Implementation-of-combinational-logic-/assets/151760421/7561c158-a729-4474-84ba-3ba51ec6ea79)


## truth table 

![image](https://github.com/sruthiviswanadham/Experiment--02-Implementation-of-combinational-logic-/assets/151760421/420fb46d-c8fd-4e83-a69c-436b795c0a54)

## RTL diagram

![image](https://github.com/sruthiviswanadham/Experiment--02-Implementation-of-combinational-logic-/assets/151760421/4d7b7d72-baa9-4e6a-b1c6-2c309197c4da)

## Timing Diagram

![image](https://github.com/sruthiviswanadham/Experiment--02-Implementation-of-combinational-logic-/assets/151760421/f4a8b435-33e3-4a51-ad54-9ec4965c0837)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
