--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml BancoRegistro.twx BancoRegistro.ncd -o BancoRegistro.twr
BancoRegistro.pcf

Design file:              BancoRegistro.ncd
Physical constraint file: BancoRegistro.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RegWrite    |    0.744(R)|    1.320(R)|clk_BUFGP         |   0.000|
addrW<0>    |    1.094(R)|    0.969(R)|clk_BUFGP         |   0.000|
addrW<1>    |    0.375(R)|    1.292(R)|clk_BUFGP         |   0.000|
addrW<2>    |    0.283(R)|    1.354(R)|clk_BUFGP         |   0.000|
addrW<3>    |    1.231(R)|    1.457(R)|clk_BUFGP         |   0.000|
datW<0>     |    0.281(R)|    1.213(R)|clk_BUFGP         |   0.000|
datW<1>     |    0.340(R)|    1.578(R)|clk_BUFGP         |   0.000|
datW<2>     |    0.795(R)|    1.380(R)|clk_BUFGP         |   0.000|
datW<3>     |    0.209(R)|    1.349(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
datOutRa<0> |    7.985(R)|clk_BUFGP         |   0.000|
datOutRa<1> |    7.777(R)|clk_BUFGP         |   0.000|
datOutRa<2> |    7.984(R)|clk_BUFGP         |   0.000|
datOutRa<3> |    7.780(R)|clk_BUFGP         |   0.000|
datOutRb<0> |    8.255(R)|clk_BUFGP         |   0.000|
datOutRb<1> |    8.289(R)|clk_BUFGP         |   0.000|
datOutRb<2> |    8.254(R)|clk_BUFGP         |   0.000|
datOutRb<3> |    8.494(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
addrRa<0>      |datOutRa<0>    |    6.231|
addrRa<0>      |datOutRa<1>    |    6.023|
addrRa<0>      |datOutRa<2>    |    6.001|
addrRa<0>      |datOutRa<3>    |    5.797|
addrRa<1>      |datOutRa<0>    |    6.178|
addrRa<1>      |datOutRa<1>    |    5.970|
addrRa<1>      |datOutRa<2>    |    6.400|
addrRa<1>      |datOutRa<3>    |    6.196|
addrRa<2>      |datOutRa<0>    |    6.441|
addrRa<2>      |datOutRa<1>    |    6.233|
addrRa<2>      |datOutRa<2>    |    6.656|
addrRa<2>      |datOutRa<3>    |    6.452|
addrRa<3>      |datOutRa<0>    |    6.022|
addrRa<3>      |datOutRa<1>    |    5.814|
addrRa<3>      |datOutRa<2>    |    6.245|
addrRa<3>      |datOutRa<3>    |    6.041|
addrRb<0>      |datOutRb<0>    |    7.094|
addrRb<0>      |datOutRb<1>    |    7.290|
addrRb<0>      |datOutRb<2>    |    7.255|
addrRb<0>      |datOutRb<3>    |    7.068|
addrRb<1>      |datOutRb<0>    |    6.311|
addrRb<1>      |datOutRb<1>    |    6.580|
addrRb<1>      |datOutRb<2>    |    6.545|
addrRb<1>      |datOutRb<3>    |    6.788|
addrRb<2>      |datOutRb<0>    |    6.387|
addrRb<2>      |datOutRb<1>    |    6.656|
addrRb<2>      |datOutRb<2>    |    6.621|
addrRb<2>      |datOutRb<3>    |    6.864|
addrRb<3>      |datOutRb<0>    |    6.407|
addrRb<3>      |datOutRb<1>    |    6.452|
addrRb<3>      |datOutRb<2>    |    6.417|
addrRb<3>      |datOutRb<3>    |    6.875|
---------------+---------------+---------+


Analysis completed Sat Oct 12 11:02:10 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4505 MB



