// Seed: 926974786
module module_0 #(
    parameter id_12 = 32'd21
) (
    input wand id_0,
    input wand id_1,
    input wor id_2
    , _id_12,
    output supply0 id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    input wand id_7,
    input tri1 id_8,
    output tri1 id_9,
    output wor id_10
);
  supply0 \id_13 = -1;
  assign id_9 = id_4;
  wire id_14 = id_7;
  logic id_15;
  logic [1 : 1] id_16;
  tri1 id_17 = ~id_15;
  task id_18(int [-1 'h0 : id_12] id_19, input integer id_20);
  endtask
  parameter id_21 = 1'b0;
  assign module_1.id_1 = 0;
  logic id_22;
  ;
  assign id_17 = 1 == -1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output uwire id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    output logic id_7,
    input tri id_8,
    output tri1 id_9
);
  wire [1 : 1 'b0] id_11;
  always @(id_1) begin : LABEL_0
    id_7 <= -1;
  end
  wire id_12;
  ;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_8,
      id_5,
      id_6,
      id_5,
      id_8,
      id_8,
      id_1,
      id_9,
      id_9
  );
endmodule
