// Seed: 3071981744
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply0 id_2
);
  assign id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  integer id_17 = 1;
  wire id_18;
  module_0(
      id_0, id_0, id_0
  );
endmodule
module module_2 (
    input  tri   id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri1  id_3,
    input  uwire id_4,
    output tri1  id_5
);
  wire id_7;
  module_0(
      id_3, id_1, id_4
  );
  wire id_8;
endmodule
