<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVRegisterInfo.h source code [llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::RISCVRegisterInfo "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>RISCV</a>/<a href='RISCVRegisterInfo.h.html'>RISCVRegisterInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- RISCVRegisterInfo.h - RISCV Register Information Impl ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the RISCV implementation of the TargetRegisterInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_RISCV_RISCVREGISTERINFO_H">LLVM_LIB_TARGET_RISCV_RISCVREGISTERINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_RISCV_RISCVREGISTERINFO_H" data-ref="_M/LLVM_LIB_TARGET_RISCV_RISCVREGISTERINFO_H">LLVM_LIB_TARGET_RISCV_RISCVREGISTERINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_HEADER" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</dfn></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html">"RISCVGenRegisterInfo.inc"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>struct</b> <dfn class="type def" id="llvm::RISCVRegisterInfo" title='llvm::RISCVRegisterInfo' data-ref="llvm::RISCVRegisterInfo" data-ref-filename="llvm..RISCVRegisterInfo">RISCVRegisterInfo</dfn> : <b>public</b> <a class="type" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCVGenRegisterInfo" title='llvm::RISCVGenRegisterInfo' data-ref="llvm::RISCVGenRegisterInfo" data-ref-filename="llvm..RISCVGenRegisterInfo">RISCVGenRegisterInfo</a> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td>  <dfn class="decl fn" id="_ZN4llvm17RISCVRegisterInfoC1Ej" title='llvm::RISCVRegisterInfo::RISCVRegisterInfo' data-ref="_ZN4llvm17RISCVRegisterInfoC1Ej" data-ref-filename="_ZN4llvm17RISCVRegisterInfoC1Ej">RISCVRegisterInfo</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="233HwMode" title='HwMode' data-type='unsigned int' data-ref="233HwMode" data-ref-filename="233HwMode">HwMode</dfn>);</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="virtual decl fn" id="_ZNK4llvm17RISCVRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" title='llvm::RISCVRegisterInfo::getCallPreservedMask' data-ref="_ZNK4llvm17RISCVRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo20getCallPreservedMaskERKNS_15MachineFunctionEj">getCallPreservedMask</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="234MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="234MF" data-ref-filename="234MF">MF</dfn>,</td></tr>
<tr><th id="28">28</th><td>                                       <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a>) <em>const</em> override;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td>  <em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="virtual decl fn" id="_ZNK4llvm17RISCVRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" title='llvm::RISCVRegisterInfo::getCalleeSavedRegs' data-ref="_ZNK4llvm17RISCVRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE">getCalleeSavedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="235MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="235MF" data-ref-filename="235MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="virtual decl fn" id="_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" title='llvm::RISCVRegisterInfo::getReservedRegs' data-ref="_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo15getReservedRegsERKNS_15MachineFunctionE">getReservedRegs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="236MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="236MF" data-ref-filename="236MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="33">33</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm17RISCVRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE" title='llvm::RISCVRegisterInfo::isAsmClobberable' data-ref="_ZNK4llvm17RISCVRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo16isAsmClobberableERKNS_15MachineFunctionENS_10MCRegisterE">isAsmClobberable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="237MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="237MF" data-ref-filename="237MF">MF</dfn>,</td></tr>
<tr><th id="34">34</th><td>                        <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="238PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="238PhysReg" data-ref-filename="238PhysReg">PhysReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm17RISCVRegisterInfo17isConstantPhysRegENS_10MCRegisterE" title='llvm::RISCVRegisterInfo::isConstantPhysReg' data-ref="_ZNK4llvm17RISCVRegisterInfo17isConstantPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo17isConstantPhysRegENS_10MCRegisterE">isConstantPhysReg</dfn>(<a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="239PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="239PhysReg" data-ref-filename="239PhysReg">PhysReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> *<dfn class="virtual decl fn" id="_ZNK4llvm17RISCVRegisterInfo18getNoPreservedMaskEv" title='llvm::RISCVRegisterInfo::getNoPreservedMask' data-ref="_ZNK4llvm17RISCVRegisterInfo18getNoPreservedMaskEv" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo18getNoPreservedMaskEv">getNoPreservedMask</dfn>() <em>const</em> override;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm17RISCVRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi" title='llvm::RISCVRegisterInfo::hasReservedSpillSlot' data-ref="_ZNK4llvm17RISCVRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo20hasReservedSpillSlotERKNS_15MachineFunctionENS_8RegisterERi">hasReservedSpillSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="240MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="240MF" data-ref-filename="240MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="241Reg" title='Reg' data-type='llvm::Register' data-ref="241Reg" data-ref-filename="241Reg">Reg</dfn>,</td></tr>
<tr><th id="41">41</th><td>                            <em>int</em> &amp;<dfn class="local col2 decl" id="242FrameIdx" title='FrameIdx' data-type='int &amp;' data-ref="242FrameIdx" data-ref-filename="242FrameIdx">FrameIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm17RISCVRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" title='llvm::RISCVRegisterInfo::eliminateFrameIndex' data-ref="_ZNK4llvm17RISCVRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE">eliminateFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="243MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="243MI" data-ref-filename="243MI">MI</dfn>, <em>int</em> <dfn class="local col4 decl" id="244SPAdj" title='SPAdj' data-type='int' data-ref="244SPAdj" data-ref-filename="244SPAdj">SPAdj</dfn>,</td></tr>
<tr><th id="44">44</th><td>                           <em>unsigned</em> <dfn class="local col5 decl" id="245FIOperandNum" title='FIOperandNum' data-type='unsigned int' data-ref="245FIOperandNum" data-ref-filename="245FIOperandNum">FIOperandNum</dfn>,</td></tr>
<tr><th id="45">45</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::RegScavenger" title='llvm::RegScavenger' data-ref="llvm::RegScavenger" data-ref-filename="llvm..RegScavenger">RegScavenger</a> *<dfn class="local col6 decl" id="246RS" title='RS' data-type='llvm::RegScavenger *' data-ref="246RS" data-ref-filename="246RS">RS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="virtual decl fn" id="_ZNK4llvm17RISCVRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::RISCVRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm17RISCVRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="247MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="247MF" data-ref-filename="247MF">MF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" title='llvm::RISCVRegisterInfo::requiresRegisterScavenging' data-ref="_ZNK4llvm17RISCVRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo26requiresRegisterScavengingERKNS_15MachineFunctionE">requiresRegisterScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="248MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="248MF" data-ref-filename="248MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="50">50</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="51">51</th><td>  }</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" title='llvm::RISCVRegisterInfo::requiresFrameIndexScavenging' data-ref="_ZNK4llvm17RISCVRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo28requiresFrameIndexScavengingERKNS_15MachineFunctionE">requiresFrameIndexScavenging</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="249MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="249MF" data-ref-filename="249MF">MF</dfn>) <em>const</em> override {</td></tr>
<tr><th id="54">54</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="58">58</th><td>  <dfn class="virtual decl def fn" id="_ZNK4llvm17RISCVRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" title='llvm::RISCVRegisterInfo::getPointerRegClass' data-ref="_ZNK4llvm17RISCVRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm17RISCVRegisterInfo18getPointerRegClassERKNS_15MachineFunctionEj">getPointerRegClass</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="250MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="250MF" data-ref-filename="250MF">MF</dfn>,</td></tr>
<tr><th id="59">59</th><td>                     <em>unsigned</em> <dfn class="local col1 decl" id="251Kind" title='Kind' data-type='unsigned int' data-ref="251Kind" data-ref-filename="251Kind">Kind</dfn> = <var>0</var>) <em>const</em> override {</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> &amp;<span class="namespace">RISCV::</span><a class="ref" href="../../../../build/lib/Target/RISCV/RISCVGenRegisterInfo.inc.html#llvm::RISCV::GPRRegClass" title='llvm::RISCV::GPRRegClass' data-ref="llvm::RISCV::GPRRegClass" data-ref-filename="llvm..RISCV..GPRRegClass">GPRRegClass</a>;</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td>};</td></tr>
<tr><th id="63">63</th><td>}</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="66">66</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='RISCVAsmPrinter.cpp.html'>llvm/llvm/lib/Target/RISCV/RISCVAsmPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>