library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity BRAM_image is
    port(
        switch : in std_logic_vector(7 downto 0);
        clk_100mhz          : in  std_logic;
        clk_108mhz          : in  std_logic;
        reset_n             : in  std_logic;
        load_new_pixel      : in  std_logic;
        color_new_pixel     : in  std_logic_vector(11 downto 0);
        row_new_pixel       : in  std_logic_vector(3 downto 0);
        col_new_pixel       : in  std_logic_vector(3 downto 0);            
        row, col            : in  std_logic_vector(15 downto 0);
        rout, gout, bout    : out std_logic_vector(3 downto 0));
end entity;

architecture arch of BRAM_image is
 
-- Esta componente genera una matriz de 16*16 cuadrados
  component image
        port(
             switch : in std_logic_vector(7 downto 0);
            clk_108mhz          : in  std_logic;
            reset_n             : in  std_logic;
            row, col            : in  std_logic_vector(15 downto 0);
            rout, gout, bout    : out std_logic_vector(3 downto 0);
            row_new_pixel: in  std_logic_vector(3 downto 0);
         col_new_pixel: in  std_logic_vector(3 downto 0);
              load_new_pixel      : in  std_logic;
            color_new_pixel     : in  std_logic_vector(11 downto 0)
            );
    end component;
    
--Esta componente genera una imagen de un archivo *.coe*
     component BRAM_image_data
      PORT (
        clka : IN STD_LOGIC;
        wea : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
        addra : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
        dina : IN STD_LOGIC_VECTOR(11 DOWNTO 0);
        clkb : IN STD_LOGIC;
        addrb : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
        doutb : OUT STD_LOGIC_VECTOR(11 DOWNTO 0)
      );
    END component;
    
    signal row_and_col, row_and_col_new_pixel : std_logic_vector(15 downto 0);
    signal data_out : std_logic_vector(11 downto 0);
    signal wea : std_logic_vector(0 downto 0);
    
begin

    row_and_col <= row(7 downto 0) & col(7 downto 0);
 row_and_col_new_pixel(15 downto 8) <= (others => '0');
 row_and_col_new_pixel(7 downto 0) <= row_new_pixel & col_new_pixel;
--  Descomentando esta instancia y el siguiente process seleccionamos la imagen *.coe*  
--    BRAM_image_data_inst : BRAM_image_data
--      PORT MAP (
--        clka    => clk_100mhz,
--        wea     => wea,
--        addra   => row_and_col_new_pixel,
--        dina    => color_new_pixel,
--        clkb    => clk_108mhz,
--        addrb   => row_and_col,
--        doutb   => data_out
--      );

--    process(clk_108mhz)
--    begin
--        if rising_edge(clk_108mhz) then
--            if ( to_integer(unsigned(row)) < 256 and to_integer(unsigned(col)) < 256) then
--                bout <= data_out(11 downto 8);
--                gout <= data_out( 7 downto 4);
--                rout <= data_out( 3 downto 0);
--            else
--                bout <= "0000";
--                gout <= "0000";
--                rout <= "0000";
--            end if;
--        end if;
--    end process;
 
 -- Si usamos la imagen *.coe hay que comentar esta instancia */     
use_image:
    image port map(
     switch => switch,
     clk_108mhz   => clk_108mhz,
     reset_n     => reset_n,
     row         => row, 
     col         => col,      
     rout        => rout, 
     gout        => gout, 
     bout        => bout,
     row_new_pixel=> row_new_pixel, 
     col_new_pixel=> col_new_pixel,
     load_new_pixel=> load_new_pixel   ,
     color_new_pixel  => color_new_pixel);




    
end arch;