#! /usr/share/iverilog-0.10.0/bin/vvp
:ivl_version "0.10.0 (devel)" "(v0_9_6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x2364850 .scope module, "PRPG_tb" "PRPG_tb" 2 2;
 .timescale -9 -12;
v0x237bee0_0 .var "Din_tb", 0 0;
v0x237bfa0_0 .var "Load_tb", 0 0;
v0x237c060_0 .var "clk_tb", 0 0;
S_0x2368750 .scope module, "PRPG_tb" "PRPG" 2 33, 3 1 0, S_0x2364850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "Load"
v0x2368920_0 .var "Din", 2 0;
v0x237b8c0_0 .net "Load", 0 0, v0x237bfa0_0;  1 drivers
v0x237b980_0 .var "Q1", 0 0;
v0x237ba50_0 .var "Q2", 0 0;
v0x237bb10_0 .var "Q3", 0 0;
v0x237bc20_0 .var "Q_out", 2 0;
v0x237bd00_0 .net "clk", 0 0, v0x237c060_0;  1 drivers
v0x237bdc0_0 .var "temp", 0 0;
E_0x2364f40 .event posedge, v0x237b8c0_0, v0x237bd00_0;
    .scope S_0x2368750;
T_0 ;
    %set/v v0x237bdc0_0, 0, 1;
    %set/v v0x237b980_0, 1, 1;
    %set/v v0x237ba50_0, 0, 1;
    %set/v v0x237bb10_0, 0, 1;
    %movi 8, 1, 3;
    %set/v v0x237bc20_0, 8, 3;
    %set/v v0x2368920_0, 1, 3;
    %end;
    .thread T_0;
    .scope S_0x2368750;
T_1 ;
    %wait E_0x2364f40;
    %load/v 8, v0x237b8c0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x2368920_0, 1; Only need 1 of 3 bits
; Save base=8 wid=1 in lookaside.
    %set/v v0x237b980_0, 8, 1;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x2368920_0, 1;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 1;
T_1.3 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x237ba50_0, 8, 1;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.4, 4;
    %load/x1p 8, v0x2368920_0, 1;
    %jmp T_1.5;
T_1.4 ;
    %mov 8, 2, 1;
T_1.5 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x237bb10_0, 8, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x237b980_0, 1;
    %set/v v0x237bdc0_0, 8, 1;
    %load/v 8, v0x237b980_0, 1;
    %load/v 9, v0x237bb10_0, 1;
    %xor 8, 9, 1;
    %set/v v0x237b980_0, 8, 1;
    %load/v 8, v0x237ba50_0, 1;
    %set/v v0x237bb10_0, 8, 1;
    %load/v 8, v0x237bdc0_0, 1;
    %set/v v0x237ba50_0, 8, 1;
T_1.1 ;
    %load/v 8, v0x237b980_0, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0x237bc20_0, 8, 1;
    %load/v 8, v0x237ba50_0, 1;
    %ix/load 0, 1, 0;
    %set/x0 v0x237bc20_0, 8, 1;
    %load/v 8, v0x237bb10_0, 1;
    %ix/load 0, 2, 0;
    %set/x0 v0x237bc20_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2364850;
T_2 ;
    %set/v v0x237c060_0, 0, 1;
    %set/v v0x237bee0_0, 0, 1;
    %set/v v0x237bfa0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x2364850;
T_3 ;
    %delay 10000, 0;
    %load/v 8, v0x237c060_0, 1;
    %inv 8, 1;
    %set/v v0x237c060_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2364850;
T_4 ;
    %delay 30000, 0;
    %set/v v0x237bfa0_0, 0, 1;
    %delay 80000, 0;
    %set/v v0x237bfa0_0, 1, 1;
    %delay 5000, 0;
    %set/v v0x237bfa0_0, 0, 1;
    %delay 250000, 0;
    %vpi_call/w 2 24 "$finish" {0 0};
    %end;
    .thread T_4;
    .scope S_0x2364850;
T_5 ;
    %vpi_call/w 2 29 "$dumpfile", "PRPG.vcd" {0 0};
    %vpi_call/w 2 30 "$dumpvars", 1'sb0, S_0x2368750 {0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
