<module version="1" root_context_id="vsl: lab3 inverter_tb schematic vl: hspice hspiceD schematic spice veriloga" close_brace=">" hierarchy_delimiter="." name="" open_brace="&lt;">
<scope name="ModuleDir">
<forward>
<mapping src="vsl: analogLib vsin hspice" dst="vsin"/>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: SAED_PDK_90 pmos4t hspice" dst="pmos4t"/>
<mapping src="vsl: lab3 inverter schematic vl: hspice hspiceD schematic spice veriloga" dst="inverter"/>
<mapping src="vsl: SAED_PDK_90 nmos4t hspice" dst="nmos4t"/>
<mapping src="vsl: lab3 inverter_tb schematic vl: hspice hspiceD schematic spice veriloga" dst="inverter_tb"/>
</forward>
<reverse>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="inverter" dst="vsl: lab3 inverter schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="vsin" dst="vsl: analogLib vsin hspice"/>
<mapping src="pmos4t" dst="vsl: SAED_PDK_90 pmos4t hspice"/>
<mapping src="nmos4t" dst="vsl: SAED_PDK_90 nmos4t hspice"/>
<mapping src="inverter_tb" dst="vsl: lab3 inverter_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="vsl: analogLib vsin hspice" dst="vsin"/>
<mapping src="vsl: analogLib vdc hspice" dst="vdc"/>
<mapping src="vsl: SAED_PDK_90 pmos4t hspice" dst="pmos4t"/>
<mapping src="vsl: lab3 inverter schematic vl: hspice hspiceD schematic spice veriloga" dst="inverter"/>
<mapping src="vsl: SAED_PDK_90 nmos4t hspice" dst="nmos4t"/>
<mapping src="vsl: lab3 inverter_tb schematic vl: hspice hspiceD schematic spice veriloga" dst="inverter_tb"/>
</forward>
<reverse>
<mapping src="vdc" dst="vsl: analogLib vdc hspice"/>
<mapping src="inverter" dst="vsl: lab3 inverter schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping src="vsin" dst="vsl: analogLib vsin hspice"/>
<mapping src="pmos4t" dst="vsl: SAED_PDK_90 pmos4t hspice"/>
<mapping src="nmos4t" dst="vsl: SAED_PDK_90 nmos4t hspice"/>
<mapping src="inverter_tb" dst="vsl: lab3 inverter_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>lab3</lib>
<cell>inverter_tb</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
<view_stop_list>hspice hspiceD</view_stop_list>
</root_context>
</module>
