{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 28 17:32:28 2021 " "Info: Processing started: Thu Jan 28 17:32:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_ROOT_REGION " "Warning: Ignored duplicate of assignment XR_ROOT_REGION for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WHDB_IGNORED_DUPLICATE_ASGN" " XR_MEMBER_STATE " "Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node \"\"" {  } {  } 0 0 "Ignored duplicate of assignment %2!s! for node \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Spi_slave-ar " "Info: Found design unit 1: Spi_slave-ar" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Spi_slave " "Info: Found entity 1: Spi_slave" {  } { { "Spi_slave.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_in-ar " "Info: Found design unit 1: SPI_in-ar" {  } { { "SPI_in.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_in.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_in " "Info: Found entity 1: SPI_in" {  } { { "SPI_in.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_in.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file spi_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_out-ar " "Info: Found design unit 1: SPI_out-ar" {  } { { "SPI_out.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_out.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SPI_out " "Info: Found entity 1: SPI_out" {  } { { "SPI_out.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_out.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Spi_slave " "Info: Elaborating entity \"Spi_slave\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_in SPI_in:C1 " "Info: Elaborating entity \"SPI_in\" for hierarchy \"SPI_in:C1\"" {  } { { "Spi_slave.vhd" "C1" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_out SPI_out:C2 " "Info: Elaborating entity \"SPI_out\" for hierarchy \"SPI_out:C2\"" {  } { { "Spi_slave.vhd" "C2" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/Spi_slave.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "SPI_out:C2\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"SPI_out:C2\|Mux0\"" {  } { { "SPI_out.vhd" "Mux0" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_out.vhd" 30 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_out:C2\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"SPI_out:C2\|lpm_mux:Mux0\"" {  } { { "SPI_out.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_out.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_out:C2\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"SPI_out:C2\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SPI_out.vhd" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/SPI_out.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Info: Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/db/mux_cqc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 8 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 28 17:32:29 2021 " "Info: Processing ended: Thu Jan 28 17:32:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
