// Seed: 972944080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_18;
  assign id_2 = 1;
  always @(posedge 1'd0 or 1) disable id_19;
  always @(posedge 1'b0);
  uwire id_20 = 1;
  wire  id_21;
  wire  id_22;
  wire  id_23;
  initial @(1) id_19 += 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_7;
  id_11 :
  assert property (@(posedge id_11[1]) id_7)
  else begin
    id_8  <= 1;
    id_10 <= id_1;
  end
  module_0(
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_5,
      id_2,
      id_2,
      id_9,
      id_9,
      id_2,
      id_5,
      id_2,
      id_5
  );
endmodule
