Address;RegName;Clk;Rst;Port ; Public ; Signal;BitPos;Default;SW(R/W);Comment;HW(W);MCU(W);MISC;Description
0x0000;RTC_GPIO_OUT;dig_clk_rtc_gated;rst_rtc_n;;;rtc_gpio_out_data;[31:14];0;R/W;WXTX;;;;RTC GPIO 0 ~ 17 output data
;;;;;;;[13:0];;;;;;;
0x0001;RTC_GPIO_OUT_W1TS;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_gpio_out_data_w1ts;[31:14];0;WO;;;;;RTC GPIO 0 ~ 17 output data write 1 to set
;;;;;;;[13:0];;;;;;;
0x0002;RTC_GPIO_OUT_W1TC;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_gpio_out_data_w1tc;[31:14];0;WO;;;;;RTC GPIO 0 ~ 17 output data write 1 to clear
;;;;;;;[13:0];;;;;;;
0x0003;RTC_GPIO_ENABLE;dig_clk_rtc_gated;rst_rtc_n;;;reg_rtc_gpio_enable;[31:14];0;R/W;WXTX;;;;RTC GPIO 0 ~ 17 enable
;;;;;;;[13:0];;;;;;;
0x0004;RTC_GPIO_ENABLE_W1TS;dig_clk_rtc_gated;rst_rtc_n;Not;;reg_rtc_gpio_enable_w1ts;[31:14];0;WO;;;;;RTC GPIO 0 ~ 17 enable write 1 to set
;;;;;;;[13:0];;;;;;;
0x0005;RTC_GPIO_ENABLE_W1TC;dig_clk_rtc_gated;rst_rtc_n;Not;;reg_rtc_gpio_enable_w1tc;[31:14];0;WO;;;;;RTC GPIO 0 ~ 17 enable write 1 to clear
;;;;;;;[13:0];;;;;;;
0x0006;RTC_GPIO_STATUS;dig_clk_rtc;rst_rtc_n;Not;;rtc_gpio_status_int;[31:14];0;R/W;INT;;;IO = I, rtc_gpio_int[17:0];RTC GPIO 0 ~ 17 interrupt status
;;;;;;;[13:0];;;;;;;
0x0007;RTC_GPIO_STATUS_W1TS;dig_clk_rtc;rst_rtc_n;Not;;rtc_gpio_status_int_w1ts;[31:14];0;WO;;;;;RTC GPIO 0 ~ 17 interrupt status write 1 to set
;;;;;;;[13:0];;;;;;;
0x0008;RTC_GPIO_STATUS_W1TC;dig_clk_rtc;rst_rtc_n;Not;;rtc_gpio_status_int_w1tc;[31:14];0;WO;;;;;RTC GPIO 0 ~ 17 interrupt status write 1 to clear
;;;;;;;[13:0];;;;;;;
0x0009;RTC_GPIO_IN;dig_clk_rtc_gated;rst_rtc_n;;;rtc_gpio_in_next;[31:14];;RO;;;;;RTC GPIO input data
;;;;;;;[13:0];;;;;;;
0x000a;RTC_GPIO_PIN0;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN0_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN0_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN0_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x000b;RTC_GPIO_PIN1;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN1_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN1_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN1_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x000c;RTC_GPIO_PIN2;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN2_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN2_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN2_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x000d;RTC_GPIO_PIN3;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN3_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN3_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN3_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x000e;RTC_GPIO_PIN4;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN4_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN4_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN4_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x000f;RTC_GPIO_PIN5;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN5_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN5_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN5_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0010;RTC_GPIO_PIN6;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN6_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN6_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN6_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0011;RTC_GPIO_PIN7;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN7_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN7_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN7_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0012;RTC_GPIO_PIN8;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN8_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN8_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN8_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0013;RTC_GPIO_PIN9;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN9_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN9_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN9_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0014;RTC_GPIO_PIN10;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN10_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN10_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN10_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0015;RTC_GPIO_PIN11;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN11_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN11_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN11_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0016;RTC_GPIO_PIN12;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN12_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN12_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN12_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0017;RTC_GPIO_PIN13;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN13_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN13_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN13_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0018;RTC_GPIO_PIN14;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN14_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN14_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN14_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x0019;RTC_GPIO_PIN15;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN15_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN15_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN15_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x001a;RTC_GPIO_PIN16;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN16_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN16_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN16_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x001b;RTC_GPIO_PIN17;dig_clk_rtc_gated;rst_rtc_n;;;;[31:11];;;;;;;
;;;;;;RTC_GPIO_PIN17_WAKEUP_ENABLE;[10];0;R/W;;;;;RTC GPIO wakeup enable bit
;;;;;;RTC_GPIO_PIN17_INT_TYPE;[9:7];0;R/W;;;;;if set to 0: GPIO interrupt disable,  if set to 1: rising edge trigger,  if set to 2: falling edge trigger, if set to 3: any edge trigger, if set to 4: low level trigger,  if set to 5: high level trigger
;;;;;;;[6:3];;;;;;;
;;;;;;RTC_GPIO_PIN17_PAD_DRIVER;[2];0;R/W;;;;;if set to 0: normal output, if set to 1: open drain
;;;;;;;[1:0];;;;;;;
0x001c;RTC_DEBUG_SEL;dig_clk_rtc_gated;rst_rtc_n;;;;[31:26];;;;;;;
;;;;;N/A;reg_rtc_debug_12m_no_gating;[25];1'd0;R/W;;;;;
;;;;;N/A;reg_rtc_debug_sel4;[24:20];5'd0;R/W;;;;;
;;;;;N/A;reg_rtc_debug_sel3;[19:15];5'd0;R/W;;;;;
;;;;;N/A;reg_rtc_debug_sel2;[14:10];5'd0;R/W;;;;;
;;;;;N/A;reg_rtc_debug_sel1;[9:5];5'd0;R/W;;;;;
;;;;;N/A;reg_rtc_debug_sel0;[4:0];5'd0;R/W;;;;;
0x001d;DIG_PAD_HOLD;dig_clk_rtc_gated;rst_rtc_n;;;reg_dig_pad_hold;[31:0];0;R/W;;;;;Digital pad hold. Bit0 – U0RXD, bit1 – U0TXD, bit2 – SD_CLK, bit3 – SD_DATA0, bit4 – SD_DATA1, bit5 – SD_DATA2, bit6 – SD_SATA3, bit7 – SD_CMD, bit8 – GPIO5, bit9 – GPIO16, bit10 – GPIO17, bit11 – GPIO18, bit12 – GPIO19, bit13 – GPIO20, bit14 – GPIO21, bit15 – GPIO22, bit16 – GPIO23.
0x001e;HALL_SENS;dig_clk_rtc_gated;rst_rtc_n;;;reg_xpd_hall;[31];1'd0;R/W;;;;;Power on hall sensor and connect to VP and VN
;;;;;;reg_hall_phase;[30];1'd0;R/W;;;;;Reverse phase of hall sensor
;;;;;;;[29:0];;;;;;;
0x001f;SENSOR_PADS;dig_clk_rtc_gated;rst_rtc_n;;;reg_sense1_hold;[31];1'd0;R/W;;;;;SENSE1 hold
;;;;;;reg_sense2_hold;[30];1'd0;R/W;;;;;SENSE2 hold
;;;;;;reg_sense3_hold;[29];1'd0;R/W;;;;;SENSE3 hold
;;;;;;reg_sense4_hold;[28];1'd0;R/W;;;;;SENSE4 hold
;;;;;;reg_sense1_mux_sel;[27];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_sense2_mux_sel;[26];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_sense3_mux_sel;[25];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_sense4_mux_sel;[24];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_sense1_fun_sel;[23:22];2'd0;R/W;;;;;SENSE1 function sel
;;;;;;reg_sense1_slp_sel;[21];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_sense1_slp_ie;[20];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_sense1_fun_ie;[19];1'd0;R/W;;;;;input enable in work mode
;;;;;;reg_sense2_fun_sel;[18:17];2'd0;R/W;;;;;SENSE2 function sel
;;;;;;reg_sense2_slp_sel;[16];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_sense2_slp_ie;[15];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_sense2_fun_ie;[14];1'd0;R/W;;;;;input enable in work mode
;;;;;;reg_sense3_fun_sel;[13:12];2'd0;R/W;;;;;SENSE3 function sel
;;;;;;reg_sense3_slp_sel;[11];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_sense3_slp_ie;[10];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_sense3_fun_ie;[9];1'd0;R/W;;;;;input enable in work mode
;;;;;;reg_sense4_fun_sel;[8:7];2'd0;R/W;;;;;SENSE4 function sel
;;;;;;reg_sense4_slp_sel;[6];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_sense4_slp_ie;[5];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_sense4_fun_ie;[4];1'd0;R/W;;;;;input enable in work mode
;;;;;;;[3:0];;;;;;;
0x0020;ADC_PAD;dig_clk_rtc_gated;rst_rtc_n;;;reg_adc1_drv;[31:30];2'd2;R/W;;;;;ADC1_DRV
;;;;;;reg_adc1_hold;[29];1'd0;R/W;;;;;ADC1 hold
;;;;;;reg_adc1_rde;[28];1'd0;R/W;;;;;ADC1_RDE
;;;;;;reg_adc1_rue;[27];1'd0;R/W;;;;;ADC1_RUE
;;;;;;reg_adc1_mux_sel;[26];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_adc1_fun_sel;[25:24];2'd0;R/W;;;;;ADC1 function sel
;;;;;;reg_adc1_slp_sel;[23];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_adc1_slp_ie;[22];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_adc1_fun_ie;[21];1'd0;R/W;;;;;input enable in work mode
;;;;;;reg_adc2_drv;[20:19];2'd2;R/W;;;;;ADC2_DRV
;;;;;;reg_adc2_hold;[18];1'd0;R/W;;;;;ADC2 hold
;;;;;;reg_adc2_rde;[17];1'd0;R/W;;;;;ADC2_RDE
;;;;;;reg_adc2_rue;[16];1'd0;R/W;;;;;ADC2_RUE
;;;;;;reg_adc2_mux_sel;[15];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_adc2_fun_sel;[14:13];2'd0;R/W;;;;;ADC2 function sel
;;;;;;reg_adc2_slp_sel;[12];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_adc2_slp_ie;[11];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_adc2_fun_ie;[10];1'd0;R/W;;;;;input enable in work mode
;;;;;;;[9:0];;;;;;;
0x0021;PAD_DAC1;dig_clk_rtc_gated;rst_rtc_n;;;reg_pdac1_drv;[31:30];2'd2;R/W;;;;;PDAC1_DRV
;;;;;;reg_pdac1_hold;[29];1'd0;R/W;;;;;PDAC1 hold
;;;;;;reg_pdac1_rde;[28];1'd0;R/W;;;;;PDAC1_RDE
;;;;;;reg_pdac1_rue;[27];1'd0;R/W;;;;;PDAC1_RUE
;;;;;;reg_pdac1_dac;[26:19];8'd0;R/W;;;;;PDAC1_DAC
;;;;;;reg_pdac1_xpd_dac;[18];1'd0;R/W;;;;;PDAC1_XPD_DAC
;;;;;;reg_pdac1_mux_sel;[17];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_pdac1_fun_sel;[16:15];2'd0;R/W;;;;;PDAC1 function sel
;;;;;;reg_pdac1_slp_sel;[14];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_pdac1_slp_ie;[13];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_pdac1_slp_oe;[12];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_pdac1_fun_ie;[11];1'd0;R/W;;;;;input enable in work mode
;;;;;;reg_pdac1_dac_xpd_force;[10];1'd0;R/W;;;;;1: use reg_pdac1_xpd_dac to control PDAC1_XPD_DAC,0: use SAR ADC FSM to control PDAC1_XPD_DAC
;;;;;;;[9:0];;;;;;;
0x0022;PAD_DAC2;dig_clk_rtc_gated;rst_rtc_n;;;reg_pdac2_drv;[31:30];2'd2;R/W;;;;;PDAC2_DRV
;;;;;;reg_pdac2_hold;[29];1'd0;R/W;;;;;PDAC2 hold
;;;;;;reg_pdac2_rde;[28];1'd0;R/W;;;;;PDAC2_RDE
;;;;;;reg_pdac2_rue;[27];1'd0;R/W;;;;;PDAC2_RUE
;;;;;;reg_pdac2_dac;[26:19];8'd0;R/W;;;;;PDAC2_DAC
;;;;;;reg_pdac2_xpd_dac;[18];1'd0;R/W;;;;;PDAC2_XPD_DAC
;;;;;;reg_pdac2_mux_sel;[17];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_pdac2_fun_sel;[16:15];2'd0;R/W;;;;;PDAC1 function sel
;;;;;;reg_pdac2_slp_sel;[14];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_pdac2_slp_ie;[13];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_pdac2_slp_oe;[12];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_pdac2_fun_ie;[11];1'd0;R/W;;;;;input enable in work mode
;;;;;;reg_pdac2_dac_xpd_force;[10];1'd0;R/W;;;;;1: use reg_pdac2_xpd_dac to control PDAC2_XPD_DAC,0: use SAR ADC FSM to control PDAC2_XPD_DAC
;;;;;;;[9:0];;;;;;;
0x0023;XTAL_32K_PAD;dig_clk_rtc_gated;rst_rtc_n;;;reg_x32n_drv;[31:30];2'd2;R/W;;;;;X32N_DRV
;;;;;;reg_x32n_hold;[29];1'd0;R/W;;;;;X32N hold
;;;;;;reg_x32n_rde;[28];1'd0;R/W;;;;;X32N_RDE
;;;;;;reg_x32n_rue;[27];1'd0;R/W;;;;;X32N_RUE
;;;;;;reg_x32p_drv;[26:25];2'd2;R/W;;;;;X32P_DRV
;;;;;;reg_x32p_hold;[24];1'd0;R/W;;;;;X32N hold
;;;;;;reg_x32p_rde;[23];1'd0;R/W;;;;;X32N RDE
;;;;;;reg_x32p_rue;[22];1'd0;R/W;;;;;X32N RUE
;;;;;;;[21:19];;;;;;;
;;;;;;reg_x32n_mux_sel;[18];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_x32p_mux_sel;[17];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_x32n_fun_sel;[16:15];2'd0;R/W;;;;;X32N function sel
;;;;;;reg_x32n_slp_sel;[14];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_x32n_slp_ie;[13];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_x32n_slp_oe;[12];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_x32n_fun_ie;[11];1'd0;R/W;;;;;input enable in work mode
;;;;;;reg_x32p_fun_sel;[10:9];2'd0;R/W;;;;;X32P function sel
;;;;;;reg_x32p_slp_sel;[8];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_x32p_slp_ie;[7];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_x32p_slp_oe;[6];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_x32p_fun_ie;[5];1'd0;R/W;;;;;input enable in work mode
;;;;;;;[4:0];;;;;;;
0x0024;TOUCH_CFG;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_xpd_bias;[31];1'd0;R/W;;;;;TOUCH_XPD_BIAS
;;;;;;reg_touch_drefh;[30:29];2'b11;R/W;;;;;TOUCH_DREFH
;;;;;;reg_touch_drefl;[28:27];2'b00;R/W;;;;;TOUCH_DREFL
;;;;;;reg_touch_drange;[26:25];2'b11;R/W;;;;;TOUCH_DRANGE
;;;;;;reg_touch_dcur;[24:23];2'b00;R/W;;;;;TOUCH_DCUR
;;;;;;;[22:0];;;;;;;
0x0025;TOUCH_PAD0;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_pad0_hold;[31];1'd0;R/W;;;;;hold
;;;;;;reg_touch_pad0_drv;[30:29];2'd2;R/W;;;;;DRV
;;;;;;reg_touch_pad0_rde;[28];1'd1;R/W;;;;;RDE
;;;;;;reg_touch_pad0_rue;[27];1'd0;R/W;;;;;RUE
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad0_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad0_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad0_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad0_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;;reg_touch_pad0_mux_sel;[19];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_touch_pad0_fun_sel;[18:17];2'd0;R/W;;;;;function sel
;;;;;;reg_touch_pad0_slp_sel;[16];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_touch_pad0_slp_ie;[15];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_touch_pad0_slp_oe;[14];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_touch_pad0_fun_ie;[13];1'd0;R/W;;;;;input enable in work mode
;;;;;N/A;reg_touch_pad0_to_gpio;[12];1'd0;R/W;;;;;
;;;;;;;[11:0];;;;;;;
0x0026;TOUCH_PAD1;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_pad1_hold;[31];1'd0;R/W;;;;;hold
;;;;;;reg_touch_pad1_drv;[30:29];2'd2;R/W;;;;;DRV
;;;;;;reg_touch_pad1_rde;[28];1'd0;R/W;;;;;RDE
;;;;;;reg_touch_pad1_rue;[27];1'd1;R/W;;;;;RUE
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad1_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad1_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad1_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad1_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;;reg_touch_pad1_mux_sel;[19];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_touch_pad1_fun_sel;[18:17];2'd0;R/W;;;;;function sel
;;;;;;reg_touch_pad1_slp_sel;[16];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_touch_pad1_slp_ie;[15];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_touch_pad1_slp_oe;[14];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_touch_pad1_fun_ie;[13];1'd0;R/W;;;;;input enable in work mode
;;;;;N/A;reg_touch_pad1_to_gpio;[12];1'd0;R/W;;;;;
;;;;;;;[11:0];;;;;;;
0x0027;TOUCH_PAD2;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_pad2_hold;[31];1'd0;R/W;;;;;hold
;;;;;;reg_touch_pad2_drv;[30:29];2'd2;R/W;;;;;DRV
;;;;;;reg_touch_pad2_rde;[28];1'd1;R/W;;;;;RDE
;;;;;;reg_touch_pad2_rue;[27];1'd0;R/W;;;;;RUE
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad2_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad2_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad2_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad2_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;;reg_touch_pad2_mux_sel;[19];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_touch_pad2_fun_sel;[18:17];2'd0;R/W;;;;;function sel
;;;;;;reg_touch_pad2_slp_sel;[16];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_touch_pad2_slp_ie;[15];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_touch_pad2_slp_oe;[14];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_touch_pad2_fun_ie;[13];1'd0;R/W;;;;;input enable in work mode
;;;;;N/A;reg_touch_pad2_to_gpio;[12];1'd0;R/W;;;;;
;;;;;;;[11:0];;;;;;;
0x0028;TOUCH_PAD3;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_pad3_hold;[31];1'd0;R/W;;;;;hold
;;;;;;reg_touch_pad3_drv;[30:29];2'd2;R/W;;;;;DRV
;;;;;;reg_touch_pad3_rde;[28];1'd0;R/W;;;;;RDE
;;;;;;reg_touch_pad3_rue;[27];1'd1;R/W;;;;;RUE
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad3_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad3_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad3_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad3_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;;reg_touch_pad3_mux_sel;[19];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_touch_pad3_fun_sel;[18:17];2'd0;R/W;;;;;function sel
;;;;;;reg_touch_pad3_slp_sel;[16];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_touch_pad3_slp_ie;[15];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_touch_pad3_slp_oe;[14];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_touch_pad3_fun_ie;[13];1'd0;R/W;;;;;input enable in work mode
;;;;;N/A;reg_touch_pad3_to_gpio;[12];1'd0;R/W;;;;;
;;;;;;;[11:0];;;;;;;
0x0029;TOUCH_PAD4;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_pad4_hold;[31];1'd0;R/W;;;;;hold
;;;;;;reg_touch_pad4_drv;[30:29];2'd2;R/W;;;;;DRV
;;;;;;reg_touch_pad4_rde;[28];1'd1;R/W;;;;;RDE
;;;;;;reg_touch_pad4_rue;[27];1'd0;R/W;;;;;RUE
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad4_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad4_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad4_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad4_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;;reg_touch_pad4_mux_sel;[19];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_touch_pad4_fun_sel;[18:17];2'd0;R/W;;;;;function sel
;;;;;;reg_touch_pad4_slp_sel;[16];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_touch_pad4_slp_ie;[15];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_touch_pad4_slp_oe;[14];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_touch_pad4_fun_ie;[13];1'd0;R/W;;;;;input enable in work mode
;;;;;N/A;reg_touch_pad4_to_gpio;[12];1'd0;R/W;;;;;
;;;;;;;[11:0];;;;;;;
0x002a;TOUCH_PAD5;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_pad5_hold;[31];1'd0;R/W;;;;;hold
;;;;;;reg_touch_pad5_drv;[30:29];2'd2;R/W;;;;;DRV
;;;;;;reg_touch_pad5_rde;[28];1'd1;R/W;;;;;RDE
;;;;;;reg_touch_pad5_rue;[27];1'd0;R/W;;;;;RUE
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad5_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad5_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad5_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad5_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;;reg_touch_pad5_mux_sel;[19];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_touch_pad5_fun_sel;[18:17];2'd0;R/W;;;;;function sel
;;;;;;reg_touch_pad5_slp_sel;[16];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_touch_pad5_slp_ie;[15];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_touch_pad5_slp_oe;[14];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_touch_pad5_fun_ie;[13];1'd0;R/W;;;;;input enable in work mode
;;;;;N/A;reg_touch_pad5_to_gpio;[12];1'd0;R/W;;;;;
;;;;;;;[11:0];;;;;;;
0x002b;TOUCH_PAD6;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_pad6_hold;[31];1'd0;R/W;;;;;hold
;;;;;;reg_touch_pad6_drv;[30:29];2'd2;R/W;;;;;DRV
;;;;;;reg_touch_pad6_rde;[28];1'd0;R/W;;;;;RDE
;;;;;;reg_touch_pad6_rue;[27];1'd1;R/W;;;;;RUE
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad6_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad6_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad6_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad6_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;;reg_touch_pad6_mux_sel;[19];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_touch_pad6_fun_sel;[18:17];2'd0;R/W;;;;;function sel
;;;;;;reg_touch_pad6_slp_sel;[16];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_touch_pad6_slp_ie;[15];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_touch_pad6_slp_oe;[14];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_touch_pad6_fun_ie;[13];1'd0;R/W;;;;;input enable in work mode
;;;;;N/A;reg_touch_pad6_to_gpio;[12];1'd0;R/W;;;;;
;;;;;;;[11:0];;;;;;;
0x002c;TOUCH_PAD7;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_pad7_hold;[31];1'd0;R/W;;;;;hold
;;;;;;reg_touch_pad7_drv;[30:29];2'd2;R/W;;;;;DRV
;;;;;;reg_touch_pad7_rde;[28];1'd0;R/W;;;;;RDE
;;;;;;reg_touch_pad7_rue;[27];1'd0;R/W;;;;;RUE
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad7_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad7_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad7_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad7_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;;reg_touch_pad7_mux_sel;[19];1'd0;R/W;;;;;1: use RTC GPIO,0: use digital GPIO
;;;;;;reg_touch_pad7_fun_sel;[18:17];2'd0;R/W;;;;;function sel
;;;;;;reg_touch_pad7_slp_sel;[16];1'd0;R/W;;;;;1: enable sleep mode during sleep,0: no sleep mode
;;;;;;reg_touch_pad7_slp_ie;[15];1'd0;R/W;;;;;input enable in sleep mode
;;;;;;reg_touch_pad7_slp_oe;[14];1'd0;R/W;;;;;output enable in sleep mode
;;;;;;reg_touch_pad7_fun_ie;[13];1'd0;R/W;;;;;input enable in work mode
;;;;;N/A;reg_touch_pad7_to_gpio;[12];1'd0;R/W;;;;;
;;;;;;;[11:0];;;;;;;
0x002d;TOUCH_PAD8;dig_clk_rtc_gated;rst_rtc_n;;;;[31:27];;;;;;;
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad8_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad8_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad8_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad8_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;N/A;reg_touch_pad8_to_gpio;[19];1'd0;R/W;;;;;
;;;;;;;[18:0];;;;;;;
0x002e;TOUCH_PAD9;dig_clk_rtc_gated;rst_rtc_n;;;;[31:27];;;;;;;
;;;;;;;[26];;;;;;;
;;;;;;reg_touch_pad9_dac;[25:23];3'h4;R/W;;;;;TOUCH_DAC
;;;;;;reg_touch_pad9_start;[22];1'd0;R/W;;;;;TOUCH_START
;;;;;;reg_touch_pad9_tie_opt;[21];1'd0;R/W;;;;;TOUCH_TIE_OPT
;;;;;;reg_touch_pad9_xpd;[20];1'd0;R/W;;;;;TOUCH_XPD
;;;;;N/A;reg_touch_pad9_to_gpio;[19];1'd0;R/W;;;;;
;;;;;;;[18:0];;;;;;;
0x002f;EXT_WAKEUP0;dig_clk_rtc_gated;rst_rtc_n;;N/A;reg_ext_wakeup0_sel;[31:27];5'd0;R/W;;;;;
;;;;;;;[26:0];;;;;;;
0x0030;XTL_EXT_CTR;dig_clk_rtc_gated;rst_rtc_n;;;reg_xtl_ext_ctr_sel;[31:27];5'd0;R/W;;;;;select RTC GPIO 0 ~ 17 to control XTAL
;;;;;;;[26:0];;;;;;;
0x0031;SAR_I2C_IO;dig_clk_rtc_gated;rst_rtc_n;;;reg_sar_i2c_sda_sel;[31:30];2'd0;R/W;;;;;
;;;;;;reg_sar_i2c_scl_sel;[29:28];2'd0;R/W;;;;;
;;;;;N/A;reg_sar_debug_bit_sel;[27:23];5'h0;R/W;;;;;
;;;;;;;[22:0];;;;;;;
0x0032;RTC_IO_DATE;dig_clk_rtc_gated;rst_rtc_n;;;;[31:28];;;;;;;
;;;;;N/A;rtc_io_date;[27:0];28'h1611300;R/W;;;;;
