# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/r8a7794-alt.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/r8a7794-alt.dts"
# 11 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/r8a7794-alt.dts"
/dts-v1/;
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/r8a7794.dtsi" 1
# 12 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/r8a7794.dtsi"
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/clock/r8a7794-clock.h" 1
# 13 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/r8a7794.dtsi" 2
# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/r8a7794.dtsi" 2


/ {
 compatible = "renesas,r8a7794";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0>;
   clock-frequency = <1000000000>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <1>;
   clock-frequency = <1000000000>;
  };
 };

 gic: interrupt-controller@f1001000 {
  compatible = "arm,cortex-a7-gic";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0 0xf1001000 0 0x1000>,
   <0 0xf1002000 0 0x1000>,
   <0 0xf1004000 0 0x2000>,
   <0 0xf1006000 0 0x2000>;
  interrupts = <1 9 ((((1 << (2)) - 1) << 8) | 4)>;
 };

 cmt0: timer@ffca0000 {
  compatible = "renesas,cmt-48-gen2";
  reg = <0 0xffca0000 0 0x1004>;
  interrupts = <0 142 4>,
        <0 143 4>;
  clocks = <&mstp1_clks 24>;
  clock-names = "fck";

  renesas,channels-mask = <0x60>;

  status = "disabled";
 };

 cmt1: timer@e6130000 {
  compatible = "renesas,cmt-48-gen2";
  reg = <0 0xe6130000 0 0x1004>;
  interrupts = <0 120 4>,
        <0 121 4>,
        <0 122 4>,
        <0 123 4>,
        <0 124 4>,
        <0 125 4>,
        <0 126 4>,
        <0 127 4>;
  clocks = <&mstp3_clks 29>;
  clock-names = "fck";

  renesas,channels-mask = <0xff>;

  status = "disabled";
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 13 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (2)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (2)) - 1) << 8) | 8)>;
 };

 irqc0: interrupt-controller@e61c0000 {
  compatible = "renesas,irqc-r8a7794", "renesas,irqc";
  #interrupt-cells = <2>;
  interrupt-controller;
  reg = <0 0xe61c0000 0 0x200>;
  interrupts = <0 0 4>,
        <0 1 4>,
        <0 2 4>,
        <0 3 4>,
        <0 12 4>,
        <0 13 4>,
        <0 14 4>,
        <0 15 4>,
        <0 16 4>,
        <0 17 4>;
 };

 scifa0: serial@e6c40000 {
  compatible = "renesas,scifa-r8a7794", "renesas,scifa";
  reg = <0 0xe6c40000 0 64>;
  interrupts = <0 144 4>;
  clocks = <&mstp2_clks 4>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scifa1: serial@e6c50000 {
  compatible = "renesas,scifa-r8a7794", "renesas,scifa";
  reg = <0 0xe6c50000 0 64>;
  interrupts = <0 145 4>;
  clocks = <&mstp2_clks 3>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scifa2: serial@e6c60000 {
  compatible = "renesas,scifa-r8a7794", "renesas,scifa";
  reg = <0 0xe6c60000 0 64>;
  interrupts = <0 151 4>;
  clocks = <&mstp2_clks 2>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scifa3: serial@e6c70000 {
  compatible = "renesas,scifa-r8a7794", "renesas,scifa";
  reg = <0 0xe6c70000 0 64>;
  interrupts = <0 29 4>;
  clocks = <&mstp11_clks 6>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scifa4: serial@e6c78000 {
  compatible = "renesas,scifa-r8a7794", "renesas,scifa";
  reg = <0 0xe6c78000 0 64>;
  interrupts = <0 30 4>;
  clocks = <&mstp11_clks 7>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scifa5: serial@e6c80000 {
  compatible = "renesas,scifa-r8a7794", "renesas,scifa";
  reg = <0 0xe6c80000 0 64>;
  interrupts = <0 31 4>;
  clocks = <&mstp11_clks 8>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scifb0: serial@e6c20000 {
  compatible = "renesas,scifb-r8a7794", "renesas,scifb";
  reg = <0 0xe6c20000 0 64>;
  interrupts = <0 148 4>;
  clocks = <&mstp2_clks 6>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scifb1: serial@e6c30000 {
  compatible = "renesas,scifb-r8a7794", "renesas,scifb";
  reg = <0 0xe6c30000 0 64>;
  interrupts = <0 149 4>;
  clocks = <&mstp2_clks 7>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scifb2: serial@e6ce0000 {
  compatible = "renesas,scifb-r8a7794", "renesas,scifb";
  reg = <0 0xe6ce0000 0 64>;
  interrupts = <0 150 4>;
  clocks = <&mstp2_clks 16>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scif0: serial@e6e60000 {
  compatible = "renesas,scif-r8a7794", "renesas,scif";
  reg = <0 0xe6e60000 0 64>;
  interrupts = <0 152 4>;
  clocks = <&mstp7_clks 21>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scif1: serial@e6e68000 {
  compatible = "renesas,scif-r8a7794", "renesas,scif";
  reg = <0 0xe6e68000 0 64>;
  interrupts = <0 153 4>;
  clocks = <&mstp7_clks 20>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scif2: serial@e6e58000 {
  compatible = "renesas,scif-r8a7794", "renesas,scif";
  reg = <0 0xe6e58000 0 64>;
  interrupts = <0 22 4>;
  clocks = <&mstp7_clks 19>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scif3: serial@e6ea8000 {
  compatible = "renesas,scif-r8a7794", "renesas,scif";
  reg = <0 0xe6ea8000 0 64>;
  interrupts = <0 23 4>;
  clocks = <&mstp7_clks 18>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scif4: serial@e6ee0000 {
  compatible = "renesas,scif-r8a7794", "renesas,scif";
  reg = <0 0xe6ee0000 0 64>;
  interrupts = <0 24 4>;
  clocks = <&mstp7_clks 15>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 scif5: serial@e6ee8000 {
  compatible = "renesas,scif-r8a7794", "renesas,scif";
  reg = <0 0xe6ee8000 0 64>;
  interrupts = <0 25 4>;
  clocks = <&mstp7_clks 14>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 hscif0: serial@e62c0000 {
  compatible = "renesas,hscif-r8a7794", "renesas,hscif";
  reg = <0 0xe62c0000 0 96>;
  interrupts = <0 154 4>;
  clocks = <&mstp7_clks 17>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 hscif1: serial@e62c8000 {
  compatible = "renesas,hscif-r8a7794", "renesas,hscif";
  reg = <0 0xe62c8000 0 96>;
  interrupts = <0 155 4>;
  clocks = <&mstp7_clks 16>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 hscif2: serial@e62d0000 {
  compatible = "renesas,hscif-r8a7794", "renesas,hscif";
  reg = <0 0xe62d0000 0 96>;
  interrupts = <0 21 4>;
  clocks = <&mstp7_clks 13>;
  clock-names = "sci_ick";
  status = "disabled";
 };

 clocks {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  extal_clk: extal_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;

   clock-frequency = <0>;
   clock-output-names = "extal";
  };


  cpg_clocks: cpg_clocks@e6150000 {
   compatible = "renesas,r8a7794-cpg-clocks",
         "renesas,rcar-gen2-cpg-clocks";
   reg = <0 0xe6150000 0 0x1000>;
   clocks = <&extal_clk>;
   #clock-cells = <1>;
   clock-output-names = "main", "pll0", "pll1", "pll3",
          "lb", "qspi", "sdh", "sd0", "z";
  };

  sd1_clk: sd2_clk@e6150078 {
   compatible = "renesas,r8a7794-div6-clock", "renesas,cpg-div6-clock";
   reg = <0 0xe6150078 0 4>;
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
   clock-output-names = "sd1";
  };
  sd2_clk: sd3_clk@e615007c {
   compatible = "renesas,r8a7794-div6-clock", "renesas,cpg-div6-clock";
   reg = <0 0xe615007c 0 4>;
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
   clock-output-names = "sd2";
  };
  mmc0_clk: mmc0_clk@e6150240 {
   compatible = "renesas,r8a7794-div6-clock", "renesas,cpg-div6-clock";
   reg = <0 0xe6150240 0 4>;
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
   clock-output-names = "mmc0";
  };


  pll1_div2_clk: pll1_div2_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <2>;
   clock-mult = <1>;
   clock-output-names = "pll1_div2";
  };
  zg_clk: zg_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <6>;
   clock-mult = <1>;
   clock-output-names = "zg";
  };
  zx_clk: zx_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <3>;
   clock-mult = <1>;
   clock-output-names = "zx";
  };
  zs_clk: zs_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <6>;
   clock-mult = <1>;
   clock-output-names = "zs";
  };
  hp_clk: hp_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <12>;
   clock-mult = <1>;
   clock-output-names = "hp";
  };
  i_clk: i_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <2>;
   clock-mult = <1>;
   clock-output-names = "i";
  };
  b_clk: b_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <12>;
   clock-mult = <1>;
   clock-output-names = "b";
  };
  p_clk: p_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <24>;
   clock-mult = <1>;
   clock-output-names = "p";
  };
  cl_clk: cl_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <48>;
   clock-mult = <1>;
   clock-output-names = "cl";
  };
  m2_clk: m2_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <8>;
   clock-mult = <1>;
   clock-output-names = "m2";
  };
  imp_clk: imp_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <4>;
   clock-mult = <1>;
   clock-output-names = "imp";
  };
  rclk_clk: rclk_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <(48 * 1024)>;
   clock-mult = <1>;
   clock-output-names = "rclk";
  };
  oscclk_clk: oscclk_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <(12 * 1024)>;
   clock-mult = <1>;
   clock-output-names = "oscclk";
  };
  zb3_clk: zb3_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 3>;
   #clock-cells = <0>;
   clock-div = <4>;
   clock-mult = <1>;
   clock-output-names = "zb3";
  };
  zb3d2_clk: zb3d2_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 3>;
   #clock-cells = <0>;
   clock-div = <8>;
   clock-mult = <1>;
   clock-output-names = "zb3d2";
  };
  ddr_clk: ddr_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 3>;
   #clock-cells = <0>;
   clock-div = <8>;
   clock-mult = <1>;
   clock-output-names = "ddr";
  };
  mp_clk: mp_clk {
   compatible = "fixed-factor-clock";
   clocks = <&pll1_div2_clk>;
   #clock-cells = <0>;
   clock-div = <15>;
   clock-mult = <1>;
   clock-output-names = "mp";
  };
  cp_clk: cp_clk {
   compatible = "fixed-factor-clock";
   clocks = <&cpg_clocks 2>;
   #clock-cells = <0>;
   clock-div = <48>;
   clock-mult = <1>;
   clock-output-names = "cp";
  };

  acp_clk: acp_clk {
   compatible = "fixed-factor-clock";
   clocks = <&extal_clk>;
   #clock-cells = <0>;
   clock-div = <2>;
   clock-mult = <1>;
   clock-output-names = "acp";
  };


  mstp0_clks: mstp0_clks@e6150130 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150130 0 4>, <0 0xe6150030 0 4>;
   clocks = <&mp_clk>;
   #clock-cells = <1>;
   clock-indices = <0>;
   clock-output-names = "msiof0";
  };
  mstp1_clks: mstp1_clks@e6150134 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>;
   clocks = <&zs_clk>, <&zs_clk>, <&p_clk>, <&zg_clk>, <&zs_clk>,
     <&zs_clk>, <&p_clk>, <&p_clk>, <&rclk_clk>, <&cp_clk>,
     <&zs_clk>, <&zs_clk>;
   #clock-cells = <1>;
   clock-indices = <
    1 3 11
    12 15 19
    21 22 24
    25 28 31
   >;
   clock-output-names =
    "vcp0", "vpc0", "tmu1", "3dg", "2ddmac", "fdp1-0",
    "tmu3", "tmu2", "cmt0", "tmu0", "vsp1-du0", "vsps";
  };
  mstp2_clks: mstp2_clks@e6150138 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150138 0 4>, <0 0xe6150040 0 4>;
   clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>, <&mp_clk>,
     <&mp_clk>, <&mp_clk>, <&mp_clk>,
     <&zs_clk>, <&zs_clk>;
   #clock-cells = <1>;
   clock-indices = <
    2 3 4
    5 6 7
    8 16
    18 19
   >;
   clock-output-names =
    "scifa2", "scifa1", "scifa0", "msiof2", "scifb0",
    "scifb1", "msiof1", "scifb2",
    "sys-dmac1", "sys-dmac0";
  };
  mstp3_clks: mstp3_clks@e615013c {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
   clocks = <&sd2_clk>, <&sd1_clk>, <&cpg_clocks 7>,
            <&mmc0_clk>, <&rclk_clk>, <&hp_clk>, <&hp_clk>;
   #clock-cells = <1>;
   clock-indices = <
           11 12 14
    15 29
    30 31
   >;
   clock-output-names =
           "sdhi2", "sdhi1", "sdhi0",
    "mmcif0", "cmt1", "usbdmac0", "usbdmac1";
  };
  mstp7_clks: mstp7_clks@e615014c {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
   clocks = <&mp_clk>, <&mp_clk>,
     <&zs_clk>, <&p_clk>, <&p_clk>, <&zs_clk>,
     <&zs_clk>, <&p_clk>, <&p_clk>, <&p_clk>, <&p_clk>;
   #clock-cells = <1>;
   clock-indices = <
    3 4
    13 14
    15 16 17
    18 19 20
    21
   >;
   clock-output-names =
    "ehci", "hsusb",
    "hscif2", "scif5", "scif4", "hscif1", "hscif0",
    "scif3", "scif2", "scif1", "scif0";
  };
  mstp8_clks: mstp8_clks@e6150990 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
   clocks = <&zg_clk>, <&zg_clk>, <&p_clk>;
   #clock-cells = <1>;
   clock-indices = <
    10 11 13
   >;
   clock-output-names =
    "vin1", "vin0", "ether";
  };
  mstp9_clks: mstp9_clks@e6150994 {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
   clocks = <&cpg_clocks 5>, <&hp_clk>, <&hp_clk>,
    <&hp_clk>, <&hp_clk>, <&hp_clk>, <&hp_clk>;
   #clock-cells = <1>;
   clock-indices = <
    17 25 27
    28 29 30
    31
   >;
   clock-output-names =
    "qspi_mod", "i2c5", "i2c4", "i2c3", "i2c2", "i2c1", "i2c0";
  };
  mstp11_clks: mstp11_clks@e615099c {
   compatible = "renesas,r8a7794-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0 0xe615099c 0 4>, <0 0xe61509ac 0 4>;
   clocks = <&mp_clk>, <&mp_clk>, <&mp_clk>;
   #clock-cells = <1>;
   clock-indices = <
    6 7 8
   >;
   clock-output-names = "scifa3", "scifa4", "scifa5";
  };
 };
};
# 13 "/home/pi/kernel/linux-4.0.2/arch/arm/boot/dts/r8a7794-alt.dts" 2

/ {
 model = "Alt";
 compatible = "renesas,alt", "renesas,r8a7794";

 aliases {
  serial0 = &scif2;
 };

 chosen {
  bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
  stdout-path = &scif2;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0 0x40000000 0 0x40000000>;
 };

 lbsc {
  #address-cells = <1>;
  #size-cells = <1>;
 };
};

&extal_clk {
 clock-frequency = <20000000>;
};

&cmt0 {
 status = "okay";
};

&scif2 {
 status = "okay";
};
