WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 13 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 13 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 5907322 heartbeat IPC: 1.693 cumulative IPC: 1.074 (Simulation time: 00 hr 00 min 46 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 4655620 cumulative IPC: 1.074 (Simulation time: 00 hr 00 min 46 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 4655620 cumulative IPC: 1.074 (Simulation time: 00 hr 00 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1039B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.074 instructions: 5000003 cycles: 4655620
CPU 0 Branch Prediction Accuracy: 96.31% MPKI: 0.0534 Average ROB Occupancy at Mispredict: 180.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0528
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      39951 HIT:       5667 MISS:      34284
LLC LOAD         ACCESS:      25879 HIT:          4 MISS:      25875
LLC RFO          ACCESS:       6985 HIT:          0 MISS:       6985
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5677 HIT:       5652 MISS:         25
LLC TRANSLATION  ACCESS:       1410 HIT:         11 MISS:       1399
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 557.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1188644 HIT:    1093989 MISS:      94655
cpu0_DTLB LOAD         ACCESS:    1188644 HIT:    1093989 MISS:      94655
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 21.35 cycles
cpu0_ITLB TOTAL        ACCESS:     745406 HIT:     745398 MISS:          8
cpu0_ITLB LOAD         ACCESS:     745406 HIT:     745398 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 168.2 cycles
cpu0_L1D TOTAL        ACCESS:    1816094 HIT:    1707040 MISS:     109054
cpu0_L1D LOAD         ACCESS:    1225449 HIT:    1162592 MISS:      62857
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     546169 HIT:     522999 MISS:      23170
cpu0_L1D TRANSLATION  ACCESS:      44476 HIT:      21449 MISS:      23027
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 177.5 cycles
cpu0_L1I TOTAL        ACCESS:     971016 HIT:     970951 MISS:         65
cpu0_L1I LOAD         ACCESS:     971016 HIT:     970951 MISS:         65
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 235.6 cycles
cpu0_L2C TOTAL        ACCESS:      91211 HIT:      56888 MISS:      34323
cpu0_L2C LOAD         ACCESS:      53251 HIT:      27372 MISS:      25879
cpu0_L2C RFO          ACCESS:       7435 HIT:        447 MISS:       6988
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7520 HIT:       7474 MISS:         46
cpu0_L2C TRANSLATION  ACCESS:      23005 HIT:      21595 MISS:       1410
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 578.1 cycles
cpu0_STLB TOTAL        ACCESS:      69430 HIT:      45581 MISS:      23849
cpu0_STLB LOAD         ACCESS:      69430 HIT:      45581 MISS:      23849
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 71.82 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5315
  ROW_BUFFER_MISS:      28944
 AVG DBUS CONGESTED CYCLE: 3.877
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1116
  FULL:       3238
