Example C++ code showing usage of AXI Lite with Direct I/O stream in Vitis HLS

Files included in this package
==================================================

test.cpp  
test.h
test_b.cpp  
run_hls.tcl  
run.py  
config.cfg  
README  

Running the design using Python Script 
=================================================
vitis -s run.py

Running the design (edit run_hls.tcl to run synthesis)
=================================================
vitis-run --mode hls --tcl run_hls.tcl