Information: Updating design information... (UID-85)
Warning: Design 'Cgra_Hw' contains 18 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : Cgra_Hw
Version: P-2019.03
Date   : Sun Mar 24 07:12:03 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:             199.00
  Critical Path Length:          2.42
  Critical Path Slack:          -1.75
  Critical Path Clk Period:      0.70
  Total Negative Slack:      -3158.49
  No. of Violating Paths:     7135.00
  Worst Hold Violation:         -0.07
  Total Hold Violation:        -16.98
  No. of Hold Violations:      526.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         30
  Hierarchical Port Count:       7864
  Leaf Cell Count:             169482
  Buf/Inv Cell Count:           37202
  Buf Cell Count:                1122
  Inv Cell Count:               36080
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:    144866
  Sequential Cell Count:        24616
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    98529.311120
  Noncombinational Area: 83211.741877
  Buf/Inv Area:          14761.487863
  Total Buffer Area:          1255.63
  Total Inverter Area:       13505.86
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:            181741.052997
  Design Area:          181741.052997


  Design Rules
  -----------------------------------
  Total Number of Nets:        172671
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: pyrito

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:             1432.82
  Overall Compile Wall Clock Time:   434.78

  --------------------------------------------------------------------

  Design  WNS: 1.75  TNS: 3158.49  Number of Violating Paths: 7135


  Design (Hold)  WNS: 0.07  TNS: 16.98  Number of Violating Paths: 526

  --------------------------------------------------------------------


1
