clk_div_10Hz.v,verilog,xil_defaultlib,../../../../counter.srcs/sources_1/bd/counter/ipshared/ea72/clk_div_10Hz.srcs/sources_1/new/clk_div_10Hz.v,
counter_clk_div_10Hz_0_0.v,verilog,xil_defaultlib,../../../../counter.srcs/sources_1/bd/counter/ip/counter_clk_div_10Hz_0_0/sim/counter_clk_div_10Hz_0_0.v,
counter_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../../counter.srcs/sources_1/bd/counter/ip/counter_c_counter_binary_0_0/sim/counter_c_counter_binary_0_0.vhd,
seg7_EGo1.v,verilog,xil_defaultlib,../../../../counter.srcs/sources_1/bd/counter/ipshared/23ab/seg7_EGo.srcs/sources_1/new/seg7_EGo1.v,
counter_seg7_hex_0_0.v,verilog,xil_defaultlib,../../../../counter.srcs/sources_1/bd/counter/ip/counter_seg7_hex_0_0/sim/counter_seg7_hex_0_0.v,
counter.v,verilog,xil_defaultlib,../../../../counter.srcs/sources_1/bd/counter/sim/counter.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
