# Reading pref.tcl
# do fir8bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/New_Asgard/vs_code/signal_project/fir8bit/db {D:/New_Asgard/vs_code/signal_project/fir8bit/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:58 on Oct 15,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/New_Asgard/vs_code/signal_project/fir8bit/db" D:/New_Asgard/vs_code/signal_project/fir8bit/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 17:16:58 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/New_Asgard/vs_code/signal_project/fir8bit/i2s_transceiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:59 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work D:/New_Asgard/vs_code/signal_project/fir8bit/i2s_transceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity i2s_transceiver
# -- Compiling architecture logic of i2s_transceiver
# End time: 17:16:59 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/New_Asgard/vs_code/signal_project/fir8bit/uart_transmitter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:59 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work D:/New_Asgard/vs_code/signal_project/fir8bit/uart_transmitter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart_transmitter
# -- Compiling architecture rtl of uart_transmitter
# End time: 17:16:59 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/New_Asgard/vs_code/signal_project/fir8bit/top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:59 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work D:/New_Asgard/vs_code/signal_project/fir8bit/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top
# -- Compiling architecture str of top
# End time: 17:16:59 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/New_Asgard/vs_code/signal_project/fir8bit/baudrate_generator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:59 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work D:/New_Asgard/vs_code/signal_project/fir8bit/baudrate_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity baudrate_generator
# -- Compiling architecture rtl of baudrate_generator
# End time: 17:16:59 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/New_Asgard/vs_code/signal_project/fir8bit/pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:59 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work D:/New_Asgard/vs_code/signal_project/fir8bit/pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 17:16:59 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/New_Asgard/vs_code/signal_project/fir8bit/signal_i2s.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:16:59 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work D:/New_Asgard/vs_code/signal_project/fir8bit/signal_i2s.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity signal_i2s
# -- Compiling architecture behavior of signal_i2s
# -- Loading entity pll
# -- Loading entity i2s_transceiver
# End time: 17:17:00 on Oct 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/New_Asgard/vs_code/signal_project/fir8bit/tb_top.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:17:00 on Oct 15,2024
# vcom -reportprogress 300 -93 -work work D:/New_Asgard/vs_code/signal_project/fir8bit/tb_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_top
# -- Compiling architecture Behavioral of tb_top
# End time: 17:17:00 on Oct 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_top 
# Start time: 17:17:00 on Oct 15,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top(behavioral)
# Loading work.top(str)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.signal_i2s(behavior)
# Loading work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.i2s_transceiver(logic)
# Loading work.uart_transmitter(rtl)
# Loading work.baudrate_generator(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: Cyclone IV E PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /tb_top/uut/i2s_gen/pll_inst/altpll_component/CYCLONEIII_ALTPLL/M5
# Break key hit
# Simulation stop requested.
# End time: 17:20:26 on Oct 15,2024, Elapsed time: 0:03:26
# Errors: 0, Warnings: 0
