// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Thu Dec 10 13:21:23 2020
// Host        : DESKTOP-LCI0P6N running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file {C:/Users/Facu
//               Bosack/Documents/tp3-arqui/TP3/TP3.sim/sim_1/synth/timing/xsim/Testbench_time_synth.v}
// Design      : TOP
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD1
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD10
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD11
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD12
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD13
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD14
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD15
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD2
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD3
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD4
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD5
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD6
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD7
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD8
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD9
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b1)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module ACC
   (\bit_count_reg[2] ,
    Q,
    \bit_count_reg[2]_0 ,
    dout_tx_reg,
    i_reset_top_IBUF,
    E,
    D,
    i_clock_top);
  output \bit_count_reg[2] ;
  output [15:0]Q;
  output \bit_count_reg[2]_0 ;
  input [2:0]dout_tx_reg;
  input i_reset_top_IBUF;
  input [0:0]E;
  input [15:0]D;
  input i_clock_top;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire \bit_count_reg[2] ;
  wire \bit_count_reg[2]_0 ;
  wire dout_tx_i_5_n_0;
  wire dout_tx_i_6_n_0;
  wire dout_tx_i_7_n_0;
  wire dout_tx_i_8_n_0;
  wire [2:0]dout_tx_reg;
  wire i_clock_top;
  wire i_reset_top_IBUF;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dout_tx_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(dout_tx_reg[1]),
        .I3(Q[6]),
        .I4(dout_tx_reg[0]),
        .I5(Q[7]),
        .O(dout_tx_i_5_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dout_tx_i_6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout_tx_reg[1]),
        .I3(Q[2]),
        .I4(dout_tx_reg[0]),
        .I5(Q[3]),
        .O(dout_tx_i_6_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dout_tx_i_7
       (.I0(Q[12]),
        .I1(Q[13]),
        .I2(dout_tx_reg[1]),
        .I3(Q[14]),
        .I4(dout_tx_reg[0]),
        .I5(Q[15]),
        .O(dout_tx_i_7_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    dout_tx_i_8
       (.I0(Q[8]),
        .I1(Q[9]),
        .I2(dout_tx_reg[1]),
        .I3(Q[10]),
        .I4(dout_tx_reg[0]),
        .I5(Q[11]),
        .O(dout_tx_i_8_n_0));
  MUXF7 dout_tx_reg_i_3
       (.I0(dout_tx_i_5_n_0),
        .I1(dout_tx_i_6_n_0),
        .O(\bit_count_reg[2]_0 ),
        .S(dout_tx_reg[2]));
  MUXF7 dout_tx_reg_i_4
       (.I0(dout_tx_i_7_n_0),
        .I1(dout_tx_i_8_n_0),
        .O(\bit_count_reg[2] ),
        .S(dout_tx_reg[2]));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[0] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[10] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[11] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[12] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[13] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[14] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[15] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[1] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[2] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[3] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[4] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[5] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[6] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[7] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[8] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \o_acc_reg[9] 
       (.C(i_clock_top),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(i_reset_top_IBUF));
endmodule

module Control
   (D,
    Q,
    i_reset_top_IBUF,
    i_clock_top_IBUF_BUFG);
  output [4:0]D;
  input [2:0]Q;
  input i_reset_top_IBUF;
  input i_clock_top_IBUF_BUFG;

  wire [4:0]D;
  wire [2:0]Q;
  wire i_clock_top_IBUF_BUFG;
  wire i_reset_top_IBUF;

  PC PC
       (.D(D),
        .Q(Q),
        .i_clock_top_IBUF_BUFG(i_clock_top_IBUF_BUFG),
        .i_reset_top_IBUF(i_reset_top_IBUF));
endmodule

module Data_Memory
   (\reg_out_reg[15]_0 ,
    \reg_out_reg[15]_1 ,
    Q,
    wire_WrRam,
    \reg_out_reg[15]_2 ,
    E,
    i_clock_top_IBUF_BUFG);
  output [15:0]\reg_out_reg[15]_0 ;
  input \reg_out_reg[15]_1 ;
  input [15:0]Q;
  input wire_WrRam;
  input [1:0]\reg_out_reg[15]_2 ;
  input [0:0]E;
  input i_clock_top_IBUF_BUFG;

  wire [0:0]E;
  wire [15:0]Q;
  wire i_clock_top_IBUF_BUFG;
  wire [15:0]reg_out0;
  wire [15:0]\reg_out_reg[15]_0 ;
  wire \reg_out_reg[15]_1 ;
  wire [1:0]\reg_out_reg[15]_2 ;
  wire wire_WrRam;

  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[0] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[0]),
        .Q(\reg_out_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[10] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[10]),
        .Q(\reg_out_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[11] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[11]),
        .Q(\reg_out_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[12] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[12]),
        .Q(\reg_out_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[13] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[13]),
        .Q(\reg_out_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[14] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[14]),
        .Q(\reg_out_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[15] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[15]),
        .Q(\reg_out_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[1] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[1]),
        .Q(\reg_out_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[2] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[2]),
        .Q(\reg_out_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[3] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[3]),
        .Q(\reg_out_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[4] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[4]),
        .Q(\reg_out_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[5] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[5]),
        .Q(\reg_out_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[6] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[6]),
        .Q(\reg_out_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[7] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[7]),
        .Q(\reg_out_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[8] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[8]),
        .Q(\reg_out_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \reg_out_reg[9] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(E),
        .D(reg_out0[9]),
        .Q(\reg_out_reg[15]_0 [9]),
        .R(1'b0));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S_UNIQ_BASE_ registers_reg_0_7_0_0
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[0]),
        .O(reg_out0[0]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM32X1S_HD1 registers_reg_0_7_10_10
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[10]),
        .O(reg_out0[10]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM32X1S_HD2 registers_reg_0_7_11_11
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[11]),
        .O(reg_out0[11]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM32X1S_HD3 registers_reg_0_7_12_12
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[12]),
        .O(reg_out0[12]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM32X1S_HD4 registers_reg_0_7_13_13
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[13]),
        .O(reg_out0[13]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM32X1S_HD5 registers_reg_0_7_14_14
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[14]),
        .O(reg_out0[14]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM32X1S_HD6 registers_reg_0_7_15_15
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[15]),
        .O(reg_out0[15]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S_HD7 registers_reg_0_7_1_1
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[1]),
        .O(reg_out0[1]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S_HD8 registers_reg_0_7_2_2
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[2]),
        .O(reg_out0[2]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S_HD9 registers_reg_0_7_3_3
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[3]),
        .O(reg_out0[3]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S_HD10 registers_reg_0_7_4_4
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[4]),
        .O(reg_out0[4]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S_HD11 registers_reg_0_7_5_5
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[5]),
        .O(reg_out0[5]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S_HD12 registers_reg_0_7_6_6
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[6]),
        .O(reg_out0[6]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S_HD13 registers_reg_0_7_7_7
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[7]),
        .O(reg_out0[7]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM32X1S_HD14 registers_reg_0_7_8_8
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[8]),
        .O(reg_out0[8]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
  (* INIT = "32'h00000000" *) 
  (* IS_WCLK_INVERTED = "1'b1" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "Data_Memory/registers" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM32X1S_HD15 registers_reg_0_7_9_9
       (.A0(\reg_out_reg[15]_2 [0]),
        .A1(1'b0),
        .A2(\reg_out_reg[15]_2 [1]),
        .A3(1'b0),
        .A4(1'b0),
        .D(Q[9]),
        .O(reg_out0[9]),
        .WCLK(\reg_out_reg[15]_1 ),
        .WE(wire_WrRam));
endmodule

module Datapath
   (Q,
    \bit_count_reg[2] ,
    \bit_count_reg[2]_0 ,
    \o_acc_reg[14] ,
    i_instruction,
    S,
    \out_reg[4] ,
    \out_reg[8] ,
    \out_reg[12] ,
    dout_tx_reg,
    i_reset_top_IBUF,
    E,
    D,
    i_clock_top);
  output [15:0]Q;
  output \bit_count_reg[2] ;
  output \bit_count_reg[2]_0 ;
  output [15:0]\o_acc_reg[14] ;
  input [1:0]i_instruction;
  input [3:0]S;
  input [3:0]\out_reg[4] ;
  input [3:0]\out_reg[8] ;
  input [3:0]\out_reg[12] ;
  input [2:0]dout_tx_reg;
  input i_reset_top_IBUF;
  input [0:0]E;
  input [15:0]D;
  input i_clock_top;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [3:0]S;
  wire \bit_count_reg[2] ;
  wire \bit_count_reg[2]_0 ;
  wire [2:0]dout_tx_reg;
  wire i_clock_top;
  wire [1:0]i_instruction;
  wire i_reset_top_IBUF;
  wire [15:0]\o_acc_reg[14] ;
  wire [3:0]\out_reg[12] ;
  wire [3:0]\out_reg[4] ;
  wire [3:0]\out_reg[8] ;

  ACC ACC
       (.D(D),
        .E(E),
        .Q(Q),
        .\bit_count_reg[2] (\bit_count_reg[2] ),
        .\bit_count_reg[2]_0 (\bit_count_reg[2]_0 ),
        .dout_tx_reg(dout_tx_reg),
        .i_clock_top(i_clock_top),
        .i_reset_top_IBUF(i_reset_top_IBUF));
  alu alu
       (.Q(Q[14:0]),
        .S(S),
        .i_instruction(i_instruction),
        .\o_acc_reg[14] (\o_acc_reg[14] ),
        .\out_reg[12]_0 (\out_reg[12] ),
        .\out_reg[4]_0 (\out_reg[4] ),
        .\out_reg[8]_0 (\out_reg[8] ));
endmodule

module PC
   (D,
    Q,
    i_reset_top_IBUF,
    i_clock_top_IBUF_BUFG);
  output [4:0]D;
  input [2:0]Q;
  input i_reset_top_IBUF;
  input i_clock_top_IBUF_BUFG;

  wire [4:0]D;
  wire [2:0]Q;
  wire \addr[0]_i_1_n_0 ;
  wire \addr[1]_i_1_n_0 ;
  wire \addr[2]_i_1_n_0 ;
  wire i_clock_top_IBUF_BUFG;
  wire i_reset_top_IBUF;
  wire [2:0]wire_proMemAddr;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \addr[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wire_proMemAddr[0]),
        .O(\addr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \addr[1]_i_1 
       (.I0(wire_proMemAddr[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(wire_proMemAddr[1]),
        .O(\addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7777777F88888880)) 
    \addr[2]_i_1 
       (.I0(wire_proMemAddr[1]),
        .I1(wire_proMemAddr[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(wire_proMemAddr[2]),
        .O(\addr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[0] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_0 ),
        .Q(wire_proMemAddr[0]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[1] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(1'b1),
        .D(\addr[1]_i_1_n_0 ),
        .Q(wire_proMemAddr[1]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[2] 
       (.C(i_clock_top_IBUF_BUFG),
        .CE(1'b1),
        .D(\addr[2]_i_1_n_0 ),
        .Q(wire_proMemAddr[2]),
        .R(i_reset_top_IBUF));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \reg_out[0]_i_1 
       (.I0(wire_proMemAddr[0]),
        .I1(wire_proMemAddr[1]),
        .I2(wire_proMemAddr[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \reg_out[11]_i_1 
       (.I0(wire_proMemAddr[0]),
        .I1(wire_proMemAddr[1]),
        .I2(wire_proMemAddr[2]),
        .O(D[2]));
  LUT2 #(
    .INIT(4'h1)) 
    \reg_out[12]_i_1 
       (.I0(wire_proMemAddr[2]),
        .I1(wire_proMemAddr[0]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_out[13]_i_1 
       (.I0(wire_proMemAddr[1]),
        .I1(wire_proMemAddr[0]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \reg_out[2]_i_1 
       (.I0(wire_proMemAddr[1]),
        .I1(wire_proMemAddr[0]),
        .O(D[1]));
endmodule

module Program_Memory
   (wire_WrRam,
    Q,
    reg_out,
    E,
    \reg_out_reg[13]_0 ,
    D,
    S,
    \reg_out_reg[7] ,
    \reg_out_reg[11]_0 ,
    reg_out0_out,
    o_acc,
    \o_acc_reg[15] ,
    \reg_out_reg[13]_1 ,
    i_clock_top);
  output wire_WrRam;
  output [4:0]Q;
  output reg_out;
  output [0:0]E;
  output [3:0]\reg_out_reg[13]_0 ;
  output [15:0]D;
  output [3:0]S;
  output [3:0]\reg_out_reg[7] ;
  output [3:0]\reg_out_reg[11]_0 ;
  input [15:0]reg_out0_out;
  input [14:0]o_acc;
  input [15:0]\o_acc_reg[15] ;
  input [4:0]\reg_out_reg[13]_1 ;
  input i_clock_top;

  wire [15:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [3:0]S;
  wire i_clock_top;
  wire [14:0]o_acc;
  wire [15:0]\o_acc_reg[15] ;
  wire reg_out;
  wire [15:0]reg_out0_out;
  wire [3:0]\reg_out_reg[11]_0 ;
  wire [3:0]\reg_out_reg[13]_0 ;
  wire [4:0]\reg_out_reg[13]_1 ;
  wire [3:0]\reg_out_reg[7] ;
  wire wire_WrRam;

  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__0_i_1
       (.I0(reg_out0_out[7]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[6]),
        .O(\reg_out_reg[7] [3]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__0_i_2
       (.I0(reg_out0_out[6]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[5]),
        .O(\reg_out_reg[7] [2]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__0_i_3
       (.I0(reg_out0_out[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[4]),
        .O(\reg_out_reg[7] [1]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__0_i_4
       (.I0(reg_out0_out[4]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[3]),
        .O(\reg_out_reg[7] [0]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__1_i_1
       (.I0(reg_out0_out[11]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[10]),
        .O(\reg_out_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__1_i_2
       (.I0(reg_out0_out[10]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[9]),
        .O(\reg_out_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__1_i_3
       (.I0(reg_out0_out[9]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[8]),
        .O(\reg_out_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__1_i_4
       (.I0(reg_out0_out[8]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[7]),
        .O(\reg_out_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h708F8F70)) 
    i__carry__2_i_1
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(reg_out0_out[15]),
        .I3(o_acc[14]),
        .I4(Q[3]),
        .O(\reg_out_reg[13]_0 [3]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__2_i_2
       (.I0(reg_out0_out[14]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[13]),
        .O(\reg_out_reg[13]_0 [2]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__2_i_3
       (.I0(reg_out0_out[13]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[12]),
        .O(\reg_out_reg[13]_0 [1]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry__2_i_4
       (.I0(reg_out0_out[12]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[11]),
        .O(\reg_out_reg[13]_0 [0]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry_i_1
       (.I0(reg_out0_out[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[2]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'hBF80407F407FBF80)) 
    i__carry_i_2
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(reg_out0_out[2]),
        .I4(Q[3]),
        .I5(o_acc[1]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h2AD5D52A)) 
    i__carry_i_3
       (.I0(reg_out0_out[1]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(o_acc[0]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    i__carry_i_4
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(reg_out0_out[0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hEFFF2333ECCC2000)) 
    \o_acc[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\o_acc_reg[15] [0]),
        .I5(reg_out0_out[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \o_acc[10]_i_1 
       (.I0(\o_acc_reg[15] [10]),
        .I1(Q[4]),
        .I2(reg_out0_out[10]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \o_acc[11]_i_1 
       (.I0(\o_acc_reg[15] [11]),
        .I1(Q[4]),
        .I2(reg_out0_out[11]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hCCCC0AAA)) 
    \o_acc[12]_i_1 
       (.I0(reg_out0_out[12]),
        .I1(\o_acc_reg[15] [12]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \o_acc[13]_i_1 
       (.I0(\o_acc_reg[15] [13]),
        .I1(Q[4]),
        .I2(reg_out0_out[13]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \o_acc[14]_i_1 
       (.I0(\o_acc_reg[15] [14]),
        .I1(Q[4]),
        .I2(reg_out0_out[14]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \o_acc[15]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(E));
  LUT5 #(
    .INIT(32'hCCCC0AAA)) 
    \o_acc[15]_i_2 
       (.I0(reg_out0_out[15]),
        .I1(\o_acc_reg[15] [15]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hCCCC0AAA)) 
    \o_acc[1]_i_1 
       (.I0(reg_out0_out[1]),
        .I1(\o_acc_reg[15] [1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hEFFF2333ECCC2000)) 
    \o_acc[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\o_acc_reg[15] [2]),
        .I5(reg_out0_out[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hCCCC0AAA)) 
    \o_acc[3]_i_1 
       (.I0(reg_out0_out[3]),
        .I1(\o_acc_reg[15] [3]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hCCCC0AAA)) 
    \o_acc[4]_i_1 
       (.I0(reg_out0_out[4]),
        .I1(\o_acc_reg[15] [4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \o_acc[5]_i_1 
       (.I0(\o_acc_reg[15] [5]),
        .I1(Q[4]),
        .I2(reg_out0_out[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \o_acc[6]_i_1 
       (.I0(\o_acc_reg[15] [6]),
        .I1(Q[4]),
        .I2(reg_out0_out[6]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \o_acc[7]_i_1 
       (.I0(\o_acc_reg[15] [7]),
        .I1(Q[4]),
        .I2(reg_out0_out[7]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \o_acc[8]_i_1 
       (.I0(\o_acc_reg[15] [8]),
        .I1(Q[4]),
        .I2(reg_out0_out[8]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \o_acc[9]_i_1 
       (.I0(\o_acc_reg[15] [9]),
        .I1(Q[4]),
        .I2(reg_out0_out[9]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \reg_out[15]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(reg_out));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_reg[0] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\reg_out_reg[13]_1 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_reg[11] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\reg_out_reg[13]_1 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_reg[12] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\reg_out_reg[13]_1 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_reg[13] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\reg_out_reg[13]_1 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_out_reg[2] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\reg_out_reg[13]_1 [1]),
        .Q(Q[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    registers_reg_0_7_0_0_i_2
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(wire_WrRam));
endmodule

(* N_BITS = "16" *) (* N_BITS_ADDR = "11" *) (* N_BITS_DATA = "16" *) 
(* N_BITS_OPCODE = "5" *) (* N_BITS_PC = "11" *) 
(* NotValidForBitStream *)
module TOP
   (i_clock_top,
    i_reset_top,
    o_dout_tx_top,
    o_tx_done_top);
  input i_clock_top;
  input i_reset_top;
  output o_dout_tx_top;
  output o_tx_done_top;

  wire Control_n_0;
  wire Control_n_1;
  wire Control_n_2;
  wire Control_n_3;
  wire Control_n_4;
  wire Data_Memory_n_0;
  wire Data_Memory_n_1;
  wire Data_Memory_n_10;
  wire Data_Memory_n_11;
  wire Data_Memory_n_12;
  wire Data_Memory_n_13;
  wire Data_Memory_n_14;
  wire Data_Memory_n_15;
  wire Data_Memory_n_2;
  wire Data_Memory_n_3;
  wire Data_Memory_n_4;
  wire Data_Memory_n_5;
  wire Data_Memory_n_6;
  wire Data_Memory_n_7;
  wire Data_Memory_n_8;
  wire Data_Memory_n_9;
  wire Datapath_n_15;
  wire Datapath_n_16;
  wire Datapath_n_17;
  wire Program_Memory_n_10;
  wire Program_Memory_n_11;
  wire Program_Memory_n_28;
  wire Program_Memory_n_29;
  wire Program_Memory_n_30;
  wire Program_Memory_n_31;
  wire Program_Memory_n_32;
  wire Program_Memory_n_33;
  wire Program_Memory_n_34;
  wire Program_Memory_n_35;
  wire Program_Memory_n_36;
  wire Program_Memory_n_37;
  wire Program_Memory_n_38;
  wire Program_Memory_n_39;
  wire Program_Memory_n_4;
  wire Program_Memory_n_5;
  wire Program_Memory_n_6;
  wire Program_Memory_n_8;
  wire Program_Memory_n_9;
  wire [2:0]bit_count;
  wire data0;
  wire data1;
  wire data10;
  wire data11;
  wire data12;
  wire data13;
  wire data14;
  wire data2;
  wire data3;
  wire data4;
  wire data5;
  wire data6;
  wire data7;
  wire data8;
  wire data9;
  wire i_clock_top;
  wire i_clock_top_IBUF;
  wire i_clock_top_IBUF_BUFG;
  wire [15:0]i_data;
  wire [12:11]i_instruction;
  wire \i_instruction[13] ;
  wire \i_instruction_BUFG[13] ;
  wire i_reset_top;
  wire i_reset_top_IBUF;
  wire o_dout_tx_top;
  wire o_dout_tx_top_OBUF;
  wire o_tx_done_top;
  wire o_tx_done_top_OBUF;
  wire [15:0]wire_Alu_selA;
  wire wire_WrAcc;
  wire wire_WrRam;
  wire wire_tick;

initial begin
 $sdf_annotate("Testbench_time_synth.sdf",,,,"tool_control");
end
  Control Control
       (.D({Control_n_0,Control_n_1,Control_n_2,Control_n_3,Control_n_4}),
        .Q({\i_instruction[13] ,i_instruction}),
        .i_clock_top_IBUF_BUFG(i_clock_top_IBUF_BUFG),
        .i_reset_top_IBUF(i_reset_top_IBUF));
  Data_Memory Data_Memory
       (.E(Program_Memory_n_6),
        .Q({data0,data1,data2,data3,data4,data5,data6,data7,data8,data9,data10,data11,data12,data13,data14,Datapath_n_15}),
        .i_clock_top_IBUF_BUFG(i_clock_top_IBUF_BUFG),
        .\reg_out_reg[15]_0 ({Data_Memory_n_0,Data_Memory_n_1,Data_Memory_n_2,Data_Memory_n_3,Data_Memory_n_4,Data_Memory_n_5,Data_Memory_n_6,Data_Memory_n_7,Data_Memory_n_8,Data_Memory_n_9,Data_Memory_n_10,Data_Memory_n_11,Data_Memory_n_12,Data_Memory_n_13,Data_Memory_n_14,Data_Memory_n_15}),
        .\reg_out_reg[15]_1 (i_clock_top_IBUF_BUFG),
        .\reg_out_reg[15]_2 ({Program_Memory_n_4,Program_Memory_n_5}),
        .wire_WrRam(wire_WrRam));
  Datapath Datapath
       (.D(i_data),
        .E(wire_WrAcc),
        .Q({data0,data1,data2,data3,data4,data5,data6,data7,data8,data9,data10,data11,data12,data13,data14,Datapath_n_15}),
        .S({Program_Memory_n_28,Program_Memory_n_29,Program_Memory_n_30,Program_Memory_n_31}),
        .\bit_count_reg[2] (Datapath_n_16),
        .\bit_count_reg[2]_0 (Datapath_n_17),
        .dout_tx_reg(bit_count),
        .i_clock_top(i_clock_top_IBUF_BUFG),
        .i_instruction({\i_instruction_BUFG[13] ,i_instruction[12]}),
        .i_reset_top_IBUF(i_reset_top_IBUF),
        .\o_acc_reg[14] (wire_Alu_selA),
        .\out_reg[12] ({Program_Memory_n_8,Program_Memory_n_9,Program_Memory_n_10,Program_Memory_n_11}),
        .\out_reg[4] ({Program_Memory_n_32,Program_Memory_n_33,Program_Memory_n_34,Program_Memory_n_35}),
        .\out_reg[8] ({Program_Memory_n_36,Program_Memory_n_37,Program_Memory_n_38,Program_Memory_n_39}));
  Program_Memory Program_Memory
       (.D(i_data),
        .E(wire_WrAcc),
        .Q({\i_instruction[13] ,i_instruction,Program_Memory_n_4,Program_Memory_n_5}),
        .S({Program_Memory_n_28,Program_Memory_n_29,Program_Memory_n_30,Program_Memory_n_31}),
        .i_clock_top(i_clock_top_IBUF_BUFG),
        .o_acc({data0,data1,data2,data3,data4,data5,data6,data7,data8,data9,data10,data11,data12,data13,data14}),
        .\o_acc_reg[15] (wire_Alu_selA),
        .reg_out(Program_Memory_n_6),
        .reg_out0_out({Data_Memory_n_0,Data_Memory_n_1,Data_Memory_n_2,Data_Memory_n_3,Data_Memory_n_4,Data_Memory_n_5,Data_Memory_n_6,Data_Memory_n_7,Data_Memory_n_8,Data_Memory_n_9,Data_Memory_n_10,Data_Memory_n_11,Data_Memory_n_12,Data_Memory_n_13,Data_Memory_n_14,Data_Memory_n_15}),
        .\reg_out_reg[11]_0 ({Program_Memory_n_36,Program_Memory_n_37,Program_Memory_n_38,Program_Memory_n_39}),
        .\reg_out_reg[13]_0 ({Program_Memory_n_8,Program_Memory_n_9,Program_Memory_n_10,Program_Memory_n_11}),
        .\reg_out_reg[13]_1 ({Control_n_0,Control_n_1,Control_n_2,Control_n_3,Control_n_4}),
        .\reg_out_reg[7] ({Program_Memory_n_32,Program_Memory_n_33,Program_Memory_n_34,Program_Memory_n_35}),
        .wire_WrRam(wire_WrRam));
  Tx Tx
       (.Q(bit_count),
        .dout_tx_reg_0(Datapath_n_17),
        .dout_tx_reg_1(Datapath_n_16),
        .i_clock_top(i_clock_top_IBUF_BUFG),
        .i_reset_top_IBUF(i_reset_top_IBUF),
        .o_dout_tx_top_OBUF(o_dout_tx_top_OBUF),
        .o_tx_done_top_OBUF(o_tx_done_top_OBUF),
        .wire_tick(wire_tick));
  baud_rate_gen baud_rate_gen
       (.i_clock_top(i_clock_top_IBUF_BUFG),
        .i_reset_top_IBUF(i_reset_top_IBUF),
        .wire_tick(wire_tick));
  BUFG i_clock_top_IBUF_BUFG_inst
       (.I(i_clock_top_IBUF),
        .O(i_clock_top_IBUF_BUFG));
  IBUF i_clock_top_IBUF_inst
       (.I(i_clock_top),
        .O(i_clock_top_IBUF));
  BUFG \i_instruction_BUFG[13]_inst 
       (.I(\i_instruction[13] ),
        .O(\i_instruction_BUFG[13] ));
  IBUF i_reset_top_IBUF_inst
       (.I(i_reset_top),
        .O(i_reset_top_IBUF));
  OBUF o_dout_tx_top_OBUF_inst
       (.I(o_dout_tx_top_OBUF),
        .O(o_dout_tx_top));
  OBUF o_tx_done_top_OBUF_inst
       (.I(o_tx_done_top_OBUF),
        .O(o_tx_done_top));
endmodule

module Tx
   (o_dout_tx_top_OBUF,
    o_tx_done_top_OBUF,
    Q,
    wire_tick,
    i_reset_top_IBUF,
    i_clock_top,
    dout_tx_reg_0,
    dout_tx_reg_1);
  output o_dout_tx_top_OBUF;
  output o_tx_done_top_OBUF;
  output [2:0]Q;
  input wire_tick;
  input i_reset_top_IBUF;
  input i_clock_top;
  input dout_tx_reg_0;
  input dout_tx_reg_1;

  wire \FSM_onehot_estado[0]_i_1_n_0 ;
  wire \FSM_onehot_estado[1]_i_1_n_0 ;
  wire \FSM_onehot_estado[2]_i_1_n_0 ;
  wire \FSM_onehot_estado_reg_n_0_[1] ;
  wire \FSM_onehot_estado_reg_n_0_[2] ;
  wire \FSM_onehot_next_estado[0]_i_1_n_0 ;
  wire \FSM_onehot_next_estado[1]_i_1_n_0 ;
  wire \FSM_onehot_next_estado[1]_i_2_n_0 ;
  wire \FSM_onehot_next_estado[2]_i_1_n_0 ;
  wire \FSM_onehot_next_estado[2]_i_3_n_0 ;
  wire \FSM_onehot_next_estado[2]_i_4_n_0 ;
  wire \FSM_onehot_next_estado[2]_i_5_n_0 ;
  wire [2:0]Q;
  wire [3:3]bit_count;
  wire [3:0]contador_tx;
  wire dout_tx_i_1_n_0;
  wire dout_tx_i_2_n_0;
  wire dout_tx_reg_0;
  wire dout_tx_reg_1;
  wire [0:0]estado;
  wire i_clock_top;
  wire i_reset_top_IBUF;
  wire \next_bit_count[0]_i_1_n_0 ;
  wire \next_bit_count[1]_i_1_n_0 ;
  wire \next_bit_count[2]_i_1_n_0 ;
  wire \next_bit_count[3]_i_1_n_0 ;
  wire \next_bit_count[3]_i_2_n_0 ;
  wire \next_bit_count[3]_i_3_n_0 ;
  wire \next_bit_count_reg_n_0_[0] ;
  wire \next_bit_count_reg_n_0_[1] ;
  wire \next_bit_count_reg_n_0_[2] ;
  wire \next_bit_count_reg_n_0_[3] ;
  wire [3:0]next_contador_tx;
  wire \next_contador_tx[0]_i_2_n_0 ;
  wire \next_contador_tx[3]_i_2_n_0 ;
  wire \next_contador_tx_reg_n_0_[0] ;
  wire \next_contador_tx_reg_n_0_[1] ;
  wire \next_contador_tx_reg_n_0_[2] ;
  wire \next_contador_tx_reg_n_0_[3] ;
  wire [2:0]next_estado;
  wire [2:2]next_estado__0;
  wire next_o_tx_done;
  wire next_o_tx_done_0;
  wire o_dout_tx_top_OBUF;
  wire o_tx_done_top_OBUF;
  wire wire_tick;

  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_estado[0]_i_1 
       (.I0(next_estado[0]),
        .I1(wire_tick),
        .I2(estado),
        .O(\FSM_onehot_estado[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_estado[1]_i_1 
       (.I0(next_estado[1]),
        .I1(wire_tick),
        .I2(\FSM_onehot_estado_reg_n_0_[1] ),
        .O(\FSM_onehot_estado[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \FSM_onehot_estado[2]_i_1 
       (.I0(next_estado[2]),
        .I1(wire_tick),
        .I2(\FSM_onehot_estado_reg_n_0_[2] ),
        .O(\FSM_onehot_estado[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:001,DATA:010,STOP:100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_estado_reg[0] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\FSM_onehot_estado[0]_i_1_n_0 ),
        .Q(estado),
        .S(i_reset_top_IBUF));
  (* FSM_ENCODED_STATES = "IDLE:001,DATA:010,STOP:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_estado_reg[1] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\FSM_onehot_estado[1]_i_1_n_0 ),
        .Q(\FSM_onehot_estado_reg_n_0_[1] ),
        .R(i_reset_top_IBUF));
  (* FSM_ENCODED_STATES = "IDLE:001,DATA:010,STOP:100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_estado_reg[2] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\FSM_onehot_estado[2]_i_1_n_0 ),
        .Q(\FSM_onehot_estado_reg_n_0_[2] ),
        .R(i_reset_top_IBUF));
  LUT6 #(
    .INIT(64'h7070757700000500)) 
    \FSM_onehot_next_estado[0]_i_1 
       (.I0(estado),
        .I1(\FSM_onehot_next_estado[2]_i_3_n_0 ),
        .I2(\FSM_onehot_next_estado[2]_i_4_n_0 ),
        .I3(\FSM_onehot_estado_reg_n_0_[2] ),
        .I4(\FSM_onehot_estado_reg_n_0_[1] ),
        .I5(next_estado[0]),
        .O(\FSM_onehot_next_estado[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFFFFC0EEC0C0)) 
    \FSM_onehot_next_estado[1]_i_1 
       (.I0(\FSM_onehot_next_estado[1]_i_2_n_0 ),
        .I1(estado),
        .I2(\FSM_onehot_next_estado[2]_i_3_n_0 ),
        .I3(\FSM_onehot_next_estado[2]_i_4_n_0 ),
        .I4(\FSM_onehot_next_estado[2]_i_5_n_0 ),
        .I5(next_estado[1]),
        .O(\FSM_onehot_next_estado[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \FSM_onehot_next_estado[1]_i_2 
       (.I0(\FSM_onehot_estado_reg_n_0_[1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(bit_count),
        .O(\FSM_onehot_next_estado[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFAABFBF80AA8080)) 
    \FSM_onehot_next_estado[2]_i_1 
       (.I0(next_estado__0),
        .I1(estado),
        .I2(\FSM_onehot_next_estado[2]_i_3_n_0 ),
        .I3(\FSM_onehot_next_estado[2]_i_4_n_0 ),
        .I4(\FSM_onehot_next_estado[2]_i_5_n_0 ),
        .I5(next_estado[2]),
        .O(\FSM_onehot_next_estado[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \FSM_onehot_next_estado[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(bit_count),
        .I4(\FSM_onehot_estado_reg_n_0_[1] ),
        .I5(estado),
        .O(next_estado__0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_onehot_next_estado[2]_i_3 
       (.I0(contador_tx[1]),
        .I1(contador_tx[0]),
        .I2(contador_tx[2]),
        .I3(contador_tx[3]),
        .O(\FSM_onehot_next_estado[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_onehot_next_estado[2]_i_4 
       (.I0(contador_tx[3]),
        .I1(contador_tx[0]),
        .I2(contador_tx[1]),
        .I3(contador_tx[2]),
        .O(\FSM_onehot_next_estado[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_next_estado[2]_i_5 
       (.I0(\FSM_onehot_estado_reg_n_0_[2] ),
        .I1(\FSM_onehot_estado_reg_n_0_[1] ),
        .O(\FSM_onehot_next_estado[2]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_next_estado_reg[0] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(\FSM_onehot_next_estado[0]_i_1_n_0 ),
        .Q(next_estado[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_next_estado_reg[1] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(\FSM_onehot_next_estado[1]_i_1_n_0 ),
        .Q(next_estado[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_next_estado_reg[2] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(\FSM_onehot_next_estado[2]_i_1_n_0 ),
        .Q(next_estado[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[0] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\next_bit_count_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[1] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\next_bit_count_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[2] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\next_bit_count_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[3] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\next_bit_count_reg_n_0_[3] ),
        .Q(bit_count),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \contador_tx_reg[0] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\next_contador_tx_reg_n_0_[0] ),
        .Q(contador_tx[0]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \contador_tx_reg[1] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\next_contador_tx_reg_n_0_[1] ),
        .Q(contador_tx[1]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \contador_tx_reg[2] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\next_contador_tx_reg_n_0_[2] ),
        .Q(contador_tx[2]),
        .R(i_reset_top_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \contador_tx_reg[3] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\next_contador_tx_reg_n_0_[3] ),
        .Q(contador_tx[3]),
        .R(i_reset_top_IBUF));
  LUT6 #(
    .INIT(64'hC000000200000002)) 
    dout_tx_i_1
       (.I0(estado),
        .I1(contador_tx[3]),
        .I2(contador_tx[0]),
        .I3(contador_tx[1]),
        .I4(contador_tx[2]),
        .I5(\FSM_onehot_next_estado[2]_i_5_n_0 ),
        .O(dout_tx_i_1_n_0));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    dout_tx_i_2
       (.I0(\FSM_onehot_estado_reg_n_0_[2] ),
        .I1(\FSM_onehot_estado_reg_n_0_[1] ),
        .I2(dout_tx_reg_0),
        .I3(bit_count),
        .I4(dout_tx_reg_1),
        .O(dout_tx_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_tx_reg
       (.C(wire_tick),
        .CE(dout_tx_i_1_n_0),
        .D(dout_tx_i_2_n_0),
        .Q(o_dout_tx_top_OBUF),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEA0C)) 
    \next_bit_count[0]_i_1 
       (.I0(\next_bit_count[3]_i_2_n_0 ),
        .I1(\FSM_onehot_estado_reg_n_0_[1] ),
        .I2(\FSM_onehot_next_estado[2]_i_4_n_0 ),
        .I3(Q[0]),
        .O(\next_bit_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hCBCC8888)) 
    \next_bit_count[1]_i_1 
       (.I0(\next_bit_count[3]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(\FSM_onehot_next_estado[2]_i_4_n_0 ),
        .I3(Q[0]),
        .I4(\FSM_onehot_estado_reg_n_0_[1] ),
        .O(\next_bit_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAFAFAFA30000000)) 
    \next_bit_count[2]_i_1 
       (.I0(\next_bit_count[3]_i_2_n_0 ),
        .I1(\FSM_onehot_next_estado[2]_i_4_n_0 ),
        .I2(\FSM_onehot_estado_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\next_bit_count[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFAF80022)) 
    \next_bit_count[3]_i_1 
       (.I0(\FSM_onehot_estado_reg_n_0_[1] ),
        .I1(\FSM_onehot_next_estado[2]_i_4_n_0 ),
        .I2(\next_bit_count[3]_i_2_n_0 ),
        .I3(\next_bit_count[3]_i_3_n_0 ),
        .I4(bit_count),
        .O(\next_bit_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \next_bit_count[3]_i_2 
       (.I0(\FSM_onehot_estado_reg_n_0_[2] ),
        .I1(contador_tx[1]),
        .I2(contador_tx[0]),
        .I3(contador_tx[2]),
        .I4(contador_tx[3]),
        .I5(estado),
        .O(\next_bit_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \next_bit_count[3]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .O(\next_bit_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \next_bit_count_reg[0] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(\next_bit_count[0]_i_1_n_0 ),
        .Q(\next_bit_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_bit_count_reg[1] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(\next_bit_count[1]_i_1_n_0 ),
        .Q(\next_bit_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_bit_count_reg[2] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(\next_bit_count[2]_i_1_n_0 ),
        .Q(\next_bit_count_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_bit_count_reg[3] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(\next_bit_count[3]_i_1_n_0 ),
        .Q(\next_bit_count_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h77337730)) 
    \next_contador_tx[0]_i_1 
       (.I0(\FSM_onehot_next_estado[2]_i_4_n_0 ),
        .I1(contador_tx[0]),
        .I2(\FSM_onehot_estado_reg_n_0_[1] ),
        .I3(\FSM_onehot_estado_reg_n_0_[2] ),
        .I4(\next_contador_tx[0]_i_2_n_0 ),
        .O(next_contador_tx[0]));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \next_contador_tx[0]_i_2 
       (.I0(estado),
        .I1(contador_tx[3]),
        .I2(contador_tx[2]),
        .I3(contador_tx[0]),
        .I4(contador_tx[1]),
        .O(\next_contador_tx[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h66666660)) 
    \next_contador_tx[1]_i_1 
       (.I0(contador_tx[1]),
        .I1(contador_tx[0]),
        .I2(\FSM_onehot_estado_reg_n_0_[2] ),
        .I3(\FSM_onehot_estado_reg_n_0_[1] ),
        .I4(estado),
        .O(next_contador_tx[1]));
  LUT6 #(
    .INIT(64'h00FEFEFEFE000000)) 
    \next_contador_tx[2]_i_1 
       (.I0(\FSM_onehot_estado_reg_n_0_[2] ),
        .I1(\FSM_onehot_estado_reg_n_0_[1] ),
        .I2(estado),
        .I3(contador_tx[0]),
        .I4(contador_tx[1]),
        .I5(contador_tx[2]),
        .O(next_contador_tx[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h14444444)) 
    \next_contador_tx[3]_i_1 
       (.I0(\next_contador_tx[3]_i_2_n_0 ),
        .I1(contador_tx[3]),
        .I2(contador_tx[0]),
        .I3(contador_tx[1]),
        .I4(contador_tx[2]),
        .O(next_contador_tx[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \next_contador_tx[3]_i_2 
       (.I0(estado),
        .I1(\FSM_onehot_estado_reg_n_0_[1] ),
        .I2(\FSM_onehot_estado_reg_n_0_[2] ),
        .O(\next_contador_tx[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \next_contador_tx_reg[0] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(next_contador_tx[0]),
        .Q(\next_contador_tx_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_contador_tx_reg[1] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(next_contador_tx[1]),
        .Q(\next_contador_tx_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_contador_tx_reg[2] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(next_contador_tx[2]),
        .Q(\next_contador_tx_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \next_contador_tx_reg[3] 
       (.C(wire_tick),
        .CE(1'b1),
        .D(next_contador_tx[3]),
        .Q(\next_contador_tx_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    next_o_tx_done_i_1
       (.I0(\FSM_onehot_estado_reg_n_0_[2] ),
        .I1(contador_tx[2]),
        .I2(contador_tx[1]),
        .I3(contador_tx[0]),
        .I4(contador_tx[3]),
        .O(next_o_tx_done_0));
  FDRE #(
    .INIT(1'b0)) 
    next_o_tx_done_reg
       (.C(wire_tick),
        .CE(1'b1),
        .D(next_o_tx_done_0),
        .Q(next_o_tx_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    o_tx_done_reg
       (.C(i_clock_top),
        .CE(1'b1),
        .D(next_o_tx_done),
        .Q(o_tx_done_top_OBUF),
        .R(i_reset_top_IBUF));
endmodule

module alu
   (\o_acc_reg[14] ,
    Q,
    i_instruction,
    S,
    \out_reg[4]_0 ,
    \out_reg[8]_0 ,
    \out_reg[12]_0 );
  output [15:0]\o_acc_reg[14] ;
  input [14:0]Q;
  input [1:0]i_instruction;
  input [3:0]S;
  input [3:0]\out_reg[4]_0 ;
  input [3:0]\out_reg[8]_0 ;
  input [3:0]\out_reg[12]_0 ;

  wire [14:0]Q;
  wire [3:0]S;
  wire \_inferred__1/i__carry__0_n_0 ;
  wire \_inferred__1/i__carry__0_n_1 ;
  wire \_inferred__1/i__carry__0_n_2 ;
  wire \_inferred__1/i__carry__0_n_3 ;
  wire \_inferred__1/i__carry__0_n_4 ;
  wire \_inferred__1/i__carry__0_n_5 ;
  wire \_inferred__1/i__carry__0_n_6 ;
  wire \_inferred__1/i__carry__0_n_7 ;
  wire \_inferred__1/i__carry__1_n_0 ;
  wire \_inferred__1/i__carry__1_n_1 ;
  wire \_inferred__1/i__carry__1_n_2 ;
  wire \_inferred__1/i__carry__1_n_3 ;
  wire \_inferred__1/i__carry__1_n_4 ;
  wire \_inferred__1/i__carry__1_n_5 ;
  wire \_inferred__1/i__carry__1_n_6 ;
  wire \_inferred__1/i__carry__1_n_7 ;
  wire \_inferred__1/i__carry__2_n_1 ;
  wire \_inferred__1/i__carry__2_n_2 ;
  wire \_inferred__1/i__carry__2_n_3 ;
  wire \_inferred__1/i__carry__2_n_4 ;
  wire \_inferred__1/i__carry__2_n_5 ;
  wire \_inferred__1/i__carry__2_n_6 ;
  wire \_inferred__1/i__carry__2_n_7 ;
  wire \_inferred__1/i__carry_n_0 ;
  wire \_inferred__1/i__carry_n_1 ;
  wire \_inferred__1/i__carry_n_2 ;
  wire \_inferred__1/i__carry_n_3 ;
  wire \_inferred__1/i__carry_n_4 ;
  wire \_inferred__1/i__carry_n_5 ;
  wire \_inferred__1/i__carry_n_6 ;
  wire \_inferred__1/i__carry_n_7 ;
  wire [1:0]i_instruction;
  wire [15:0]\o_acc_reg[14] ;
  wire [3:0]\out_reg[12]_0 ;
  wire [3:0]\out_reg[4]_0 ;
  wire [3:0]\out_reg[8]_0 ;
  wire [3:3]\NLW__inferred__1/i__carry__2_CO_UNCONNECTED ;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__1/i__carry_n_0 ,\_inferred__1/i__carry_n_1 ,\_inferred__1/i__carry_n_2 ,\_inferred__1/i__carry_n_3 }),
        .CYINIT(Q[0]),
        .DI({Q[3:1],i_instruction[0]}),
        .O({\_inferred__1/i__carry_n_4 ,\_inferred__1/i__carry_n_5 ,\_inferred__1/i__carry_n_6 ,\_inferred__1/i__carry_n_7 }),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__0 
       (.CI(\_inferred__1/i__carry_n_0 ),
        .CO({\_inferred__1/i__carry__0_n_0 ,\_inferred__1/i__carry__0_n_1 ,\_inferred__1/i__carry__0_n_2 ,\_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O({\_inferred__1/i__carry__0_n_4 ,\_inferred__1/i__carry__0_n_5 ,\_inferred__1/i__carry__0_n_6 ,\_inferred__1/i__carry__0_n_7 }),
        .S(\out_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__1 
       (.CI(\_inferred__1/i__carry__0_n_0 ),
        .CO({\_inferred__1/i__carry__1_n_0 ,\_inferred__1/i__carry__1_n_1 ,\_inferred__1/i__carry__1_n_2 ,\_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O({\_inferred__1/i__carry__1_n_4 ,\_inferred__1/i__carry__1_n_5 ,\_inferred__1/i__carry__1_n_6 ,\_inferred__1/i__carry__1_n_7 }),
        .S(\out_reg[8]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \_inferred__1/i__carry__2 
       (.CI(\_inferred__1/i__carry__1_n_0 ),
        .CO({\NLW__inferred__1/i__carry__2_CO_UNCONNECTED [3],\_inferred__1/i__carry__2_n_1 ,\_inferred__1/i__carry__2_n_2 ,\_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q[14:12]}),
        .O({\_inferred__1/i__carry__2_n_4 ,\_inferred__1/i__carry__2_n_5 ,\_inferred__1/i__carry__2_n_6 ,\_inferred__1/i__carry__2_n_7 }),
        .S(\out_reg[12]_0 ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[0] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry_n_7 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [0]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[10] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__1_n_5 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [10]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[11] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__1_n_4 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [11]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[12] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__2_n_7 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [12]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[13] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__2_n_6 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [13]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[14] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__2_n_5 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [14]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[15] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__2_n_4 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [15]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[1] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry_n_6 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [1]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[2] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry_n_5 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [2]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[3] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry_n_4 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [3]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[4] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__0_n_7 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [4]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[5] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__0_n_6 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [5]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[6] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__0_n_5 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [6]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[7] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__0_n_4 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [7]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[8] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__1_n_7 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [8]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \out_reg[9] 
       (.CLR(1'b0),
        .D(\_inferred__1/i__carry__1_n_6 ),
        .G(i_instruction[1]),
        .GE(1'b1),
        .Q(\o_acc_reg[14] [9]));
endmodule

module baud_rate_gen
   (wire_tick,
    i_clock_top,
    i_reset_top_IBUF);
  output wire_tick;
  input i_clock_top;
  input i_reset_top_IBUF;

  wire i_clock_top;
  wire i_reset_top_IBUF;
  wire o_tick_i_1_n_0;
  wire [7:0]p_0_in__1;
  wire \reg_contador[5]_i_1_n_0 ;
  wire \reg_contador[7]_i_1_n_0 ;
  wire \reg_contador[7]_i_3_n_0 ;
  wire \reg_contador[7]_i_4_n_0 ;
  wire [7:1]reg_contador_reg;
  wire \reg_contador_reg_n_0_[0] ;
  wire wire_tick;

  LUT4 #(
    .INIT(16'hAA0C)) 
    o_tick_i_1
       (.I0(wire_tick),
        .I1(reg_contador_reg[7]),
        .I2(\reg_contador[7]_i_3_n_0 ),
        .I3(i_reset_top_IBUF),
        .O(o_tick_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    o_tick_reg
       (.C(i_clock_top),
        .CE(1'b1),
        .D(o_tick_i_1_n_0),
        .Q(wire_tick),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reg_contador[0]_i_1 
       (.I0(\reg_contador_reg_n_0_[0] ),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_contador[1]_i_1 
       (.I0(\reg_contador_reg_n_0_[0] ),
        .I1(reg_contador_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \reg_contador[2]_i_1 
       (.I0(reg_contador_reg[2]),
        .I1(\reg_contador_reg_n_0_[0] ),
        .I2(reg_contador_reg[1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_contador[3]_i_1 
       (.I0(reg_contador_reg[1]),
        .I1(\reg_contador_reg_n_0_[0] ),
        .I2(reg_contador_reg[2]),
        .I3(reg_contador_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \reg_contador[4]_i_1 
       (.I0(reg_contador_reg[4]),
        .I1(reg_contador_reg[1]),
        .I2(\reg_contador_reg_n_0_[0] ),
        .I3(reg_contador_reg[2]),
        .I4(reg_contador_reg[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \reg_contador[5]_i_1 
       (.I0(reg_contador_reg[5]),
        .I1(reg_contador_reg[3]),
        .I2(reg_contador_reg[2]),
        .I3(\reg_contador_reg_n_0_[0] ),
        .I4(reg_contador_reg[1]),
        .I5(reg_contador_reg[4]),
        .O(\reg_contador[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \reg_contador[6]_i_1 
       (.I0(reg_contador_reg[6]),
        .I1(reg_contador_reg[4]),
        .I2(\reg_contador[7]_i_4_n_0 ),
        .I3(reg_contador_reg[5]),
        .O(p_0_in__1[6]));
  LUT3 #(
    .INIT(8'hBA)) 
    \reg_contador[7]_i_1 
       (.I0(i_reset_top_IBUF),
        .I1(\reg_contador[7]_i_3_n_0 ),
        .I2(reg_contador_reg[7]),
        .O(\reg_contador[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \reg_contador[7]_i_2 
       (.I0(reg_contador_reg[7]),
        .I1(reg_contador_reg[5]),
        .I2(\reg_contador[7]_i_4_n_0 ),
        .I3(reg_contador_reg[4]),
        .I4(reg_contador_reg[6]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \reg_contador[7]_i_3 
       (.I0(reg_contador_reg[5]),
        .I1(reg_contador_reg[3]),
        .I2(reg_contador_reg[2]),
        .I3(reg_contador_reg[4]),
        .I4(reg_contador_reg[1]),
        .I5(reg_contador_reg[6]),
        .O(\reg_contador[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \reg_contador[7]_i_4 
       (.I0(reg_contador_reg[3]),
        .I1(reg_contador_reg[2]),
        .I2(\reg_contador_reg_n_0_[0] ),
        .I3(reg_contador_reg[1]),
        .O(\reg_contador[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_contador_reg[0] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(\reg_contador_reg_n_0_[0] ),
        .R(\reg_contador[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_contador_reg[1] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(reg_contador_reg[1]),
        .R(\reg_contador[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_contador_reg[2] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(reg_contador_reg[2]),
        .R(\reg_contador[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_contador_reg[3] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(reg_contador_reg[3]),
        .R(\reg_contador[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_contador_reg[4] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(reg_contador_reg[4]),
        .R(\reg_contador[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_contador_reg[5] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(\reg_contador[5]_i_1_n_0 ),
        .Q(reg_contador_reg[5]),
        .R(\reg_contador[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_contador_reg[6] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(p_0_in__1[6]),
        .Q(reg_contador_reg[6]),
        .R(\reg_contador[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_contador_reg[7] 
       (.C(i_clock_top),
        .CE(1'b1),
        .D(p_0_in__1[7]),
        .Q(reg_contador_reg[7]),
        .R(\reg_contador[7]_i_1_n_0 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
