#ifndef LNCPU_EMU_OPCODES_H
#define LNCPU_EMU_OPCODES_H

 enum Opcode {	OP_NOP =	0x0, 
	OP_HLT =	0x1, 
	OP__BRK_ =	0x2, 
	OP_INT =	0x3, 
	OP_MOV_CST_RA =	0x4, 
	OP_MOV_CST_RB =	0x5, 
	OP_MOV_CST_RC =	0x6, 
	OP_MOV_CST_RD =	0x7, 
	OP_MOV_CST_SP =	0x8, 
	OP_MOV_CST_SS =	0x9, 
	OP_MOV_CST_DS =	0xa, 
	OP_MOV_CST_BP =	0xb, 
	OP_MOV_SS_RD =	0xc, 
	OP_MOV_SP_RD =	0xd, 
	OP_MOV_SP_BP =	0xe, 
	OP_MOV_BP_SP =	0xf, 
	OP_MOV_DS_RD =	0x10, 
	OP_MOV_RA_RB =	0x11, 
	OP_MOV_RA_RC =	0x12, 
	OP_MOV_RA_RD =	0x13, 
	OP_MOV_RB_RA =	0x14, 
	OP_MOV_RB_RC =	0x15, 
	OP_MOV_RB_RD =	0x16, 
	OP_MOV_RC_RA =	0x17, 
	OP_MOV_RC_RB =	0x18, 
	OP_MOV_RC_RD =	0x19, 
	OP_MOV_RD_RA =	0x1a, 
	OP_MOV_RD_RB =	0x1b, 
	OP_MOV_RD_RC =	0x1c, 
	OP_MOV_RD_SS =	0x1d, 
	OP_MOV_RD_SP =	0x1e, 
	OP_MOV_RD_DS =	0x1f, 
	OP_MOV_IBPOFFSET_RA =	0x20, 
	OP_MOV_IBPOFFSET_RB =	0x21, 
	OP_MOV_IBPOFFSET_RC =	0x22, 
	OP_MOV_IBPOFFSET_RD =	0x23, 
	OP_MOV_RA_IBPOFFSET =	0x24, 
	OP_MOV_RB_IBPOFFSET =	0x25, 
	OP_MOV_RC_IBPOFFSET =	0x26, 
	OP_MOV_RD_IBPOFFSET =	0x27, 
	OP_MOV_CST_IBPOFFSET =	0x28, 
	OP_MOV_RA_DATAP =	0x29, 
	OP_MOV_RB_DATAP =	0x2a, 
	OP_MOV_RC_DATAP =	0x2b, 
	OP_MOV_RD_DATAP =	0x2c, 
	OP_MOV_DATAP_RA =	0x2d, 
	OP_MOV_DATAP_RB =	0x2e, 
	OP_MOV_DATAP_RC =	0x2f, 
	OP_MOV_DATAP_RD =	0x30, 
	OP_MOV_CST_DATAP =	0x31, 
	OP_MOV_RA_IRCRD =	0x32, 
	OP_MOV_RB_IRCRD =	0x33, 
	OP_MOV_RC_IRCRD =	0x34, 
	OP_MOV_RD_IRCRD =	0x35, 
	OP_MOV_IRCRD_RA =	0x36, 
	OP_MOV_IRCRD_RB =	0x37, 
	OP_MOV_IRCRD_RC =	0x38, 
	OP_MOV_IRCRD_RD =	0x39, 
	OP_MOV_CST_IRCRD =	0x3a, 
	OP_MOV_RA_ABS =	0x3b, 
	OP_MOV_RB_ABS =	0x3c, 
	OP_MOV_RC_ABS =	0x3d, 
	OP_MOV_RD_ABS =	0x3e, 
	OP_MOV_ABS_RA =	0x3f, 
	OP_MOV_ABS_RB =	0x40, 
	OP_MOV_ABS_RC =	0x41, 
	OP_MOV_ABS_RD =	0x42, 
	OP_MOV_CST_ABS =	0x43, 
	OP_MOV_DATAP_DATAP =	0x44, 
	OP_MOV_IRD_RA =	0x45, 
	OP_MOV_IRD_RB =	0x46, 
	OP_MOV_IRD_RC =	0x47, 
	OP_MOV_IRD_RD =	0x48, 
	OP_MOV_RA_IRD =	0x49, 
	OP_MOV_RB_IRD =	0x4a, 
	OP_MOV_RC_IRD =	0x4b, 
	OP_MOV_RD_IRD =	0x4c, 
	OP_MOV_CST_IRD =	0x4d, 
	OP_PUSH_RA =	0x4e, 
	OP_PUSH_RB =	0x4f, 
	OP_PUSH_RC =	0x50, 
	OP_PUSH_RD =	0x51, 
	OP_PUSH_DATAP =	0x52, 
	OP_PUSH_IRD =	0x53, 
	OP_PUSH_IRCRD =	0x54, 
	OP_PUSH_ABS =	0x55, 
	OP_PUSH_CST =	0x56, 
	OP_PUSH_BP =	0x57, 
	OP_POP_RA =	0x58, 
	OP_POP_RB =	0x59, 
	OP_POP_RC =	0x5a, 
	OP_POP_RD =	0x5b, 
	OP_POP_DATAP =	0x5c, 
	OP_POP_IRD =	0x5d, 
	OP_POP_IRCRD =	0x5e, 
	OP_POP_ABS =	0x5f, 
	OP_POP_BP =	0x60, 
	OP_ADD_RA_RA =	0x61, 
	OP_ADD_RA_RB =	0x62, 
	OP_ADD_RA_RC =	0x63, 
	OP_ADD_RA_RD =	0x64, 
	OP_ADD_RB_RA =	0x65, 
	OP_ADD_RB_RB =	0x66, 
	OP_ADD_RB_RC =	0x67, 
	OP_ADD_RB_RD =	0x68, 
	OP_ADD_RC_RA =	0x69, 
	OP_ADD_RC_RB =	0x6a, 
	OP_ADD_RC_RC =	0x6b, 
	OP_ADD_RC_RD =	0x6c, 
	OP_ADD_RD_RA =	0x6d, 
	OP_ADD_RD_RB =	0x6e, 
	OP_ADD_RD_RC =	0x6f, 
	OP_ADD_RD_RD =	0x70, 
	OP_ADD_RA_CST =	0x71, 
	OP_ADD_RB_CST =	0x72, 
	OP_ADD_RC_CST =	0x73, 
	OP_ADD_RD_CST =	0x74, 
	OP_ADD_SP_CST =	0x75, 
	OP_ADD_BP_CST =	0x76, 
	OP_SUB_RA_RA =	0x77, 
	OP_SUB_RA_RB =	0x78, 
	OP_SUB_RA_RC =	0x79, 
	OP_SUB_RA_RD =	0x7a, 
	OP_SUB_RB_RA =	0x7b, 
	OP_SUB_RB_RB =	0x7c, 
	OP_SUB_RB_RC =	0x7d, 
	OP_SUB_RB_RD =	0x7e, 
	OP_SUB_RC_RA =	0x7f, 
	OP_SUB_RC_RB =	0x80, 
	OP_SUB_RC_RC =	0x81, 
	OP_SUB_RC_RD =	0x82, 
	OP_SUB_RD_RA =	0x83, 
	OP_SUB_RD_RB =	0x84, 
	OP_SUB_RD_RC =	0x85, 
	OP_SUB_RD_RD =	0x86, 
	OP_SUB_RA_CST =	0x87, 
	OP_SUB_RB_CST =	0x88, 
	OP_SUB_RC_CST =	0x89, 
	OP_SUB_RD_CST =	0x8a, 
	OP_SUB_SP_CST =	0x8b, 
	OP_SUB_BP_CST =	0x8c, 
	OP_CMP_RA_RA =	0x8d, 
	OP_CMP_RA_RB =	0x8e, 
	OP_CMP_RA_RC =	0x8f, 
	OP_CMP_RA_RD =	0x90, 
	OP_CMP_RB_RA =	0x91, 
	OP_CMP_RB_RB =	0x92, 
	OP_CMP_RB_RC =	0x93, 
	OP_CMP_RB_RD =	0x94, 
	OP_CMP_RC_RA =	0x95, 
	OP_CMP_RC_RB =	0x96, 
	OP_CMP_RC_RC =	0x97, 
	OP_CMP_RC_RD =	0x98, 
	OP_CMP_RD_RA =	0x99, 
	OP_CMP_RD_RB =	0x9a, 
	OP_CMP_RD_RC =	0x9b, 
	OP_CMP_RD_RD =	0x9c, 
	OP_CMP_RA_CST =	0x9d, 
	OP_CMP_RB_CST =	0x9e, 
	OP_CMP_RC_CST =	0x9f, 
	OP_CMP_RD_CST =	0xa0, 
	OP_OR_RA_RA =	0xa1, 
	OP_OR_RA_RB =	0xa2, 
	OP_OR_RA_RC =	0xa3, 
	OP_OR_RA_RD =	0xa4, 
	OP_OR_RB_RA =	0xa5, 
	OP_OR_RB_RB =	0xa6, 
	OP_OR_RB_RC =	0xa7, 
	OP_OR_RB_RD =	0xa8, 
	OP_OR_RC_RA =	0xa9, 
	OP_OR_RC_RB =	0xaa, 
	OP_OR_RC_RC =	0xab, 
	OP_OR_RC_RD =	0xac, 
	OP_OR_RD_RA =	0xad, 
	OP_OR_RD_RB =	0xae, 
	OP_OR_RD_RC =	0xaf, 
	OP_OR_RD_RD =	0xb0, 
	OP_OR_RA_CST =	0xb1, 
	OP_OR_RB_CST =	0xb2, 
	OP_OR_RC_CST =	0xb3, 
	OP_OR_RD_CST =	0xb4, 
	OP_AND_RA_RA =	0xb5, 
	OP_AND_RA_RB =	0xb6, 
	OP_AND_RA_RC =	0xb7, 
	OP_AND_RA_RD =	0xb8, 
	OP_AND_RB_RA =	0xb9, 
	OP_AND_RB_RB =	0xba, 
	OP_AND_RB_RC =	0xbb, 
	OP_AND_RB_RD =	0xbc, 
	OP_AND_RC_RA =	0xbd, 
	OP_AND_RC_RB =	0xbe, 
	OP_AND_RC_RC =	0xbf, 
	OP_AND_RC_RD =	0xc0, 
	OP_AND_RD_RA =	0xc1, 
	OP_AND_RD_RB =	0xc2, 
	OP_AND_RD_RC =	0xc3, 
	OP_AND_RD_RD =	0xc4, 
	OP_AND_RA_CST =	0xc5, 
	OP_AND_RB_CST =	0xc6, 
	OP_AND_RC_CST =	0xc7, 
	OP_AND_RD_CST =	0xc8, 
	OP_XOR_RA_RA =	0xc9, 
	OP_XOR_RA_RB =	0xca, 
	OP_XOR_RA_RC =	0xcb, 
	OP_XOR_RA_RD =	0xcc, 
	OP_XOR_RB_RA =	0xcd, 
	OP_XOR_RB_RB =	0xce, 
	OP_XOR_RB_RC =	0xcf, 
	OP_XOR_RB_RD =	0xd0, 
	OP_XOR_RC_RA =	0xd1, 
	OP_XOR_RC_RB =	0xd2, 
	OP_XOR_RC_RC =	0xd3, 
	OP_XOR_RC_RD =	0xd4, 
	OP_XOR_RD_RA =	0xd5, 
	OP_XOR_RD_RB =	0xd6, 
	OP_XOR_RD_RC =	0xd7, 
	OP_XOR_RD_RD =	0xd8, 
	OP_XOR_RA_CST =	0xd9, 
	OP_XOR_RB_CST =	0xda, 
	OP_XOR_RC_CST =	0xdb, 
	OP_XOR_RD_CST =	0xdc, 
	OP_NOT_RA =	0xdd, 
	OP_NOT_RB =	0xde, 
	OP_NOT_RC =	0xdf, 
	OP_NOT_RD =	0xe0, 
	OP_INC_RA =	0xe1, 
	OP_INC_RB =	0xe2, 
	OP_INC_RC =	0xe3, 
	OP_INC_RD =	0xe4, 
	OP_DEC_RA =	0xe5, 
	OP_DEC_RB =	0xe6, 
	OP_DEC_RC =	0xe7, 
	OP_DEC_RD =	0xe8, 
	OP_SHL_RA =	0xe9, 
	OP_SHR_RA =	0xea, 
	OP_JC_CST =	0xeb, 
	OP_JN_CST =	0xec, 
	OP_JZ_CST =	0xed, 
	OP_GOTO_CST =	0xee, 
	OP_LJC_DCST =	0xef, 
	OP_LJN_DCST =	0xf0, 
	OP_LJZ_DCST =	0xf1, 
	OP_LGOTO_DCST =	0xf2, 
	OP_LGOTO_RCRD =	0xf3, 
	OP_LCALL_DCST =	0xf4, 
	OP_LCALL_RCRD =	0xf5, 
	OP_RET =	0xf6, 
	OP_RET_CST =	0xf7, 
	OP_IRET =	0xf8, 
	OP_CID =	0xf9, 
	OP_SID =	0xfa, 
	OP_CLC =	0xfb, 
	OP_SEC =	0xfc, 

};
#endif //LNCPU_EMU_OPCODES_H
