Release 9.2.04i Map J.40
Xilinx Mapping Report File for Design 'TOP_LEVEL'

Design Information
------------------
Command Line   : C:\Xilinx92i\bin\nt\map.exe -ise
C:/GateFlow/7142_sig/4953_s142/xc4vsx55/7142_vsx55.ise -intstyle ise -p
xc4vsx55-ff1148-10 -timing -logic_opt on -ol high -xe n -t 1
-register_duplication -global_opt on -retiming on -equivalent_register_removal
on -cm area -detail -ignore_keep_hierarchy -pr b -k 4 -power off -o
TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
Target Device  : xc4vsx55
Target Package : ff1148
Target Speed   : -10
Mapper Version : virtex4 -- $Revision: 1.36 $
Mapped Date    : Thu Dec 11 14:11:15 2008

Design Summary
--------------
Number of errors:      0
Number of warnings:  520
Logic Utilization:
  Total Number Slice Registers:    11,248 out of  49,152   22%
    Number used as Flip Flops:                11,212
    Number used as Latches:                       36
  Number of 4 input LUTs:          11,707 out of  49,152   23%
Logic Distribution:
  Number of occupied Slices:                       12,464 out of  24,576   50%
    Number of Slices containing only related logic:  12,464 out of  12,464  100%
    Number of Slices containing unrelated logic:          0 out of  12,464    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:         13,894 out of  49,152   28%
  Number used as logic:             11,707
  Number used as a route-thru:       1,266
  Number used as Shift registers:      921
  Number of bonded IOBs:              591 out of     640   92%
  Number of BUFG/BUFGCTRLs:            15 out of      32   46%
    Number used as BUFGs:               12
    Number used as BUFGCTRLs:            3
  Number of FIFO16/RAMB16s:            76 out of     320   23%
    Number used as FIFO16s:              0
    Number used as RAMB16s:             76
  Number of DSP48s:                    14 out of     512    2%
  Number of DCM_ADVs:                   4 out of       8   50%
  Number of IDELAYCTRLs:                8 out of      22   36%
  Number of BUFIOs:                     2 out of      44    4%

   Number of RPM macros:           11
Total equivalent gate count for design:  5,230,537
Additional JTAG gate count for IOBs:  28,368
Peak Memory Usage:  779 MB
Total REAL time to MAP completion:  21 mins 6 secs 
Total CPU time to MAP completion:   21 mins 9 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network LAD_63_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_63_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_62_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_62_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_61_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_61_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_60_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_60_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_59_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_59_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_58_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_58_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_57_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_57_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_56_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_56_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_55_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_55_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_54_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_54_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_53_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_53_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_52_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_52_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_51_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_51_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_50_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_50_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_49_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_49_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_48_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_48_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_47_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_47_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_46_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_46_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_45_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_45_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_44_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_44_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_43_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_43_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_42_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_42_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_41_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_41_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_40_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_40_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_39_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_39_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_38_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_38_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_37_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_37_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_36_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_36_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_35_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_35_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_34_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_34_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_33_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_33_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_32_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_32_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_31_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_31_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_30_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_30_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_29_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_29_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_28_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_28_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_27_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_27_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_26_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_26_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_25_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_25_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_24_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_24_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_23_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_23_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_22_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_22_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_21_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_21_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_20_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_20_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_19_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_19_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_18_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_18_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_17_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_17_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_16_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_16_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_15_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_15_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_14_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_14_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_13_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_13_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_12_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_12_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_11_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_11_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_10_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_10_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_9_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_9_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_8_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_8_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_7_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_7_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_6_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_6_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_5_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_5_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_4_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_4_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_3_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_3_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_2_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_2_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_1_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_1_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network LAD_0_IOBUF/N2 has no load.
WARNING:LIT:243 - Logical network LAD_0_IOBUF/N3 has no load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/addsub/com
   p0.core_instance0/N4 has no load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters
   _07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/sym
   metric_shift_register1_414e33579f/addsub/comp1.core_instance1/N191 has no
   load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters
   _07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/sym
   metric_shift_register2_a450228c31/addsub/comp1.core_instance1/N191 has no
   load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters
   _07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/sym
   metric_shift_register_11cdd40bb0/addsub/comp1.core_instance1/N191 has no
   load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters
   _07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/sy
   mmetric_shift_register1_414e33579f/addsub/comp1.core_instance1/N191 has no
   load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters
   _07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/sy
   mmetric_shift_register2_a450228c31/addsub/comp1.core_instance1/N191 has no
   load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters
   _07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/sy
   mmetric_shift_register_11cdd40bb0/addsub/comp1.core_instance1/N191 has no
   load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir
   _filter_d332e477e0/mac1_85f81767ca/addsub1/comp3.core_instance3/N151 has no
   load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir
   _filter_d332e477e0/mac2_02a9ab21f4/addsub1/comp2.core_instance2/N151 has no
   load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir
   _filter_d332e477e0/mac3_f2a2dd690f/addsub/comp3.core_instance3/N151 has no
   load.
WARNING:LIT:243 - Logical network
   ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir
   _filter_d332e477e0/mac_cd4ea7bb66/addsub1/comp2.core_instance2/N151 has no
   load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[0].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[0].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[1].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[1].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[2].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[2].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[3].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[3].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[4].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[4].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[5].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[5].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[6].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[6].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[7].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[7].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[8].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[8].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[9].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[9].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[10].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[10].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[11].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[11].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[12].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[12].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[13].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[13].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[14].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[14].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[15].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[15].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[16].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[16].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[17].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[17].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[18].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[18].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[19].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[19].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[20].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[20].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[21].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[21].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[22].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[22].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[23].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[23].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[24].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[24].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[25].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[25].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[26].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[26].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[27].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[27].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[28].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[28].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[29].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[29].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[30].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[30].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[31].DDR0_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR0_DQ_TS_FORMATION[31].DDR0_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network
   DDR0_DQS_TS_FORMATION[0].DDR0_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR0_DQS_TS_FORMATION[0].DDR0_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network
   DDR0_DQS_TS_FORMATION[1].DDR0_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR0_DQS_TS_FORMATION[1].DDR0_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network
   DDR0_DQS_TS_FORMATION[2].DDR0_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR0_DQS_TS_FORMATION[2].DDR0_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network
   DDR0_DQS_TS_FORMATION[3].DDR0_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR0_DQS_TS_FORMATION[3].DDR0_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[0].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[0].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[1].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[1].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[2].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[2].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[3].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[3].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[4].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[4].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[5].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[5].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[6].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[6].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[7].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[7].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[8].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[8].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[9].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[9].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[10].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[10].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[11].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[11].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[12].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[12].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[13].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[13].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[14].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[14].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[15].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[15].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[16].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[16].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[17].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[17].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[18].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[18].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[19].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[19].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[20].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[20].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[21].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[21].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[22].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[22].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[23].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[23].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[24].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[24].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[25].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[25].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[26].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[26].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[27].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[27].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[28].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[28].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[29].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[29].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[30].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[30].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[31].DDR1_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR1_DQ_TS_FORMATION[31].DDR1_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network
   DDR1_DQS_TS_FORMATION[0].DDR1_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR1_DQS_TS_FORMATION[0].DDR1_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network
   DDR1_DQS_TS_FORMATION[1].DDR1_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR1_DQS_TS_FORMATION[1].DDR1_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network
   DDR1_DQS_TS_FORMATION[2].DDR1_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR1_DQS_TS_FORMATION[2].DDR1_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network
   DDR1_DQS_TS_FORMATION[3].DDR1_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR1_DQS_TS_FORMATION[3].DDR1_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[0].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[0].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[1].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[1].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[2].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[2].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[3].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[3].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[4].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[4].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[5].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[5].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[6].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[6].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[7].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[7].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[8].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[8].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[9].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[9].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[10].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[10].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[11].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[11].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[12].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[12].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[13].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[13].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[14].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[14].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[15].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[15].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[16].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[16].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[17].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[17].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[18].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[18].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[19].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[19].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[20].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[20].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[21].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[21].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[22].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[22].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[23].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[23].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[24].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[24].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[25].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[25].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[26].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[26].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[27].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[27].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[28].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[28].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[29].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[29].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[30].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[30].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[31].DDR2_DQ_IOBUF_INST/N0
   has no load.
WARNING:LIT:243 - Logical network DDR2_DQ_TS_FORMATION[31].DDR2_DQ_IOBUF_INST/N1
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_DQS_TS_FORMATION[0].DDR2_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR2_DQS_TS_FORMATION[0].DDR2_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network
   DDR2_DQS_TS_FORMATION[1].DDR2_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR2_DQS_TS_FORMATION[1].DDR2_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network
   DDR2_DQS_TS_FORMATION[2].DDR2_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR2_DQS_TS_FORMATION[2].DDR2_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network
   DDR2_DQS_TS_FORMATION[3].DDR2_DQS_OBUFT_INST/N0 has no load.
WARNING:LIT:243 - Logical network
   DDR2_DQS_TS_FORMATION[3].DDR2_DQS_OBUFT_INST/N1 has no load.
WARNING:LIT:243 - Logical network IIC_DAT_IOBUF/N0 has no load.
WARNING:LIT:243 - Logical network IIC_DAT_IOBUF/N1 has no load.
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register CONTROL_reg_16_0 has the property IOB=TRUE, but
   was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_16_0 requires general routing.
WARNING:Pack:1560 - The register CONTROL_reg_19_0 has the property IOB=TRUE, but
   was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_19_0 requires general routing.
WARNING:Pack:1560 - The register MEMAPP_SDRAM_DDR2_LB_0/sd_rd_vld_out[1] has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol MEMAPP_SDRAM_DDR2_LB_0/sd_rd_vld_out[1] requires
   general routing.
WARNING:Pack:1560 - The register MEMAPP_SDRAM_DDR2_LB_0/sd_rd_vld_out[1] has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol MEMAPP_SDRAM_DDR2_LB_0/sd_rd_vld_out[1] requires
   general routing.
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register MEMAPP_SDRAM_DDR2_LB_1/sd_rd_vld_out[1] has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol MEMAPP_SDRAM_DDR2_LB_1/sd_rd_vld_out[1] requires
   general routing.
WARNING:Pack:1560 - The register MEMAPP_SDRAM_DDR2_LB_1/sd_rd_vld_out[1] has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol MEMAPP_SDRAM_DDR2_LB_1/sd_rd_vld_out[1] requires
   general routing.
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register MEMAPP_SDRAM_DDR2_LB_2/sd_rd_vld_out[1] has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol MEMAPP_SDRAM_DDR2_LB_2/sd_rd_vld_out[1] requires
   general routing.
WARNING:Pack:1560 - The register MEMAPP_SDRAM_DDR2_LB_2/sd_rd_vld_out[1] has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol MEMAPP_SDRAM_DDR2_LB_2/sd_rd_vld_out[1] requires
   general routing.
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[6].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[7].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[0].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[1].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[2].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[3].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[4].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_iob[5].ddr_
   dq_iob/oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register
   MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/ddr_dqs_0_iob/
   oe_reg has the property IOB=TRUE, but was not packed into the OLOGIC
   component. The OLOGIC SR signal does not match the ILOGIC SR signal, or the
   ILOGIC SR signal is absent.  
WARNING:Pack:1560 - The register CONTROL_reg_129_2 has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_129_2 requires general routing.
WARNING:Pack:1560 - The register CONTROL_reg_384_0 has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_384_0 requires general routing.
WARNING:Pack:1560 - The register CONTROL_reg_128_0 has the property IOB=TRUE,
   but was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_128_0 requires general routing.
WARNING:Pack:1560 - The register CONTROL_reg_16_2 has the property IOB=TRUE, but
   was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_16_2 requires general routing.
WARNING:Pack:1560 - The register CONTROL_reg_19_2 has the property IOB=TRUE, but
   was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_19_2 requires general routing.
WARNING:Pack:1560 - The register CLKGEN_sclk has the property IOB=TRUE, but was
   not packed into the OLOGIC component. The output signal for register symbol
   CLKGEN_sclk requires general routing.
WARNING:Pack:1560 - The register lvds1_ctl has the property IOB=TRUE, but was
   not packed into the OLOGIC component. The output signal for register symbol
   lvds1_ctl requires general routing.
WARNING:Pack:1560 - The register lvds1_ctl has the property IOB=TRUE, but was
   not packed into the OLOGIC component. The output signal for register symbol
   lvds1_ctl requires general routing.
WARNING:Pack:1560 - The register lvds2_rc_out has the property IOB=TRUE, but was
   not packed into the OLOGIC component. The output signal for register symbol
   lvds2_rc_out requires general routing.
WARNING:Pack:1560 - The register lvds2_rc_out has the property IOB=TRUE, but was
   not packed into the OLOGIC component. The output signal for register symbol
   lvds2_rc_out requires general routing.
WARNING:Pack:1554 - The register CONTROL_reg<142>_14 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_13 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_12 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_11 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_10 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_9 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_8 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_7 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_6 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_5 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_4 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_3 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_2 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_1 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1554 - The register CONTROL_reg<142>_0 has the property IOB=TRUE,
   but was not packed into the ILOGIC component. The ILOGIC component already
   contains an IFF1.
WARNING:Pack:1560 - The register CONTROL_reg_3_0 has the property IOB=TRUE, but
   was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_3_0 requires general routing.
WARNING:Pack:1560 - The register CONTROL_reg_3_2 has the property IOB=TRUE, but
   was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_3_2 requires general routing.
WARNING:Pack:1560 - The register CONTROL_reg_3_1 has the property IOB=TRUE, but
   was not packed into the OLOGIC component. The output signal for register
   symbol CONTROL_reg_3_1 requires general routing.
WARNING:Pack:1560 - The register toggle_mem has the property IOB=TRUE, but was
   not packed into the OLOGIC component. The output signal for register symbol
   toggle_mem requires general routing.
WARNING:Timing:3325 - Timing Constraint 
   "TS_DAC_CLKI = PERIOD TIMEGRP "DAC_CLKI" 8 ns HIGH 50%"
    fails the maximum period check for input clock dac_clk_buf to DCM_ADV
   DAC_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000 ps)
   exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_DAC_CLKI = PERIOD TIMEGRP "DAC_CLKI" 8 ns HIGH 50%"
    fails the maximum period check for output clock dac_clk_buf2 from DCM_ADV
   DAC_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000 ps)
   exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3325 - Timing Constraint 
   "TS_MEM_CLK_N = PERIOD TIMEGRP "MEM_CLK_N" 8 ns HIGH 50%"
    fails the maximum period check for input clock mem_clk_buf to DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000
   ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_N = PERIOD TIMEGRP "MEM_CLK_N" 8 ns HIGH 50%"
    fails the maximum period check for output clock
   SDRAM_SYS_CLK_DCM_INST_clk0_buf from DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000
   ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_N = PERIOD TIMEGRP "MEM_CLK_N" 8 ns HIGH 50%"
    fails the maximum period check for output clock
   SDRAM_SYS_CLK_DCM_INST_clk270_buf from DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000
   ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3325 - Timing Constraint 
   "TS_MEM_CLK_P = PERIOD TIMEGRP "MEM_CLK_P" 8 ns HIGH 50%"
    fails the maximum period check for input clock mem_clk_buf to DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000
   ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_P = PERIOD TIMEGRP "MEM_CLK_P" 8 ns HIGH 50%"
    fails the maximum period check for output clock
   SDRAM_SYS_CLK_DCM_INST_clk0_buf from DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000
   ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_P = PERIOD TIMEGRP "MEM_CLK_P" 8 ns HIGH 50%"
    fails the maximum period check for output clock
   SDRAM_SYS_CLK_DCM_INST_clk270_buf from DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000
   ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3325 - Timing Constraint 
   "TS_DAC_CLKI = PERIOD TIMEGRP "DAC_CLKI" 8 ns HIGH 50%"
    fails the maximum period check for input clock dac_clk_buf to DCM_ADV DAC_CLK_DCM_INST_DCM_ADV_INST because the
   period constraint value (8000 ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the period of
   the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_DAC_CLKI = PERIOD TIMEGRP "DAC_CLKI" 8 ns HIGH 50%"
    fails the maximum period check for output clock dac_clk_buf2 from DCM_ADV DAC_CLK_DCM_INST_DCM_ADV_INST because the
   period constraint value (8000 ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the period of
   the constraint to remove this timing failure.
WARNING:Timing:3325 - Timing Constraint 
   "TS_MEM_CLK_N = PERIOD TIMEGRP "MEM_CLK_N" 8 ns HIGH 50%"
    fails the maximum period check for input clock mem_clk_buf to DCM_ADV SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because
   the period constraint value (8000 ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_N = PERIOD TIMEGRP "MEM_CLK_N" 8 ns HIGH 50%"
    fails the maximum period check for output clock SDRAM_SYS_CLK_DCM_INST_clk0_buf from DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000 ps) exceeds the maximum internal period
   limit of 6668 ps.   Please reduce the period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_N = PERIOD TIMEGRP "MEM_CLK_N" 8 ns HIGH 50%"
    fails the maximum period check for output clock SDRAM_SYS_CLK_DCM_INST_clk270_buf from DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000 ps) exceeds the maximum internal period
   limit of 6668 ps.   Please reduce the period of the constraint to remove this timing failure.
WARNING:Timing:3325 - Timing Constraint 
   "TS_MEM_CLK_P = PERIOD TIMEGRP "MEM_CLK_P" 8 ns HIGH 50%"
    fails the maximum period check for input clock mem_clk_buf to DCM_ADV SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because
   the period constraint value (8000 ps) exceeds the maximum internal period limit of 6668 ps.   Please reduce the
   period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_P = PERIOD TIMEGRP "MEM_CLK_P" 8 ns HIGH 50%"
    fails the maximum period check for output clock SDRAM_SYS_CLK_DCM_INST_clk0_buf from DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000 ps) exceeds the maximum internal period
   limit of 6668 ps.   Please reduce the period of the constraint to remove this timing failure.
WARNING:Timing:3326 - Timing Constraint 
   "TS_MEM_CLK_P = PERIOD TIMEGRP "MEM_CLK_P" 8 ns HIGH 50%"
    fails the maximum period check for output clock SDRAM_SYS_CLK_DCM_INST_clk270_buf from DCM_ADV
   SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST because the period constraint value (8000 ps) exceeds the maximum internal period
   limit of 6668 ps.   Please reduce the period of the constraint to remove this timing failure.
WARNING:PhysDesignRules:1236 - Unknown DCM_ADV feedback loop. The signal dac_clk on the CLKFB pin of DCM_ADV comp
   PLL_CLK_DCM_INST_DCM_ADV_INST was driven by an IOB site but the signal loop could not be traced back to the CLK0 pin
   of comp PLL_CLK_DCM_INST_DCM_ADV_INST. The signal out the CLK0 pin must drive an IOB input pin with programming out
   to the PAD.
WARNING:PhysDesignRules:1236 - Unknown DCM_ADV feedback loop. The signal dac_clk on the CLKFB pin of DCM_ADV comp
   DAC_CLK_DCM_INST_DCM_ADV_INST was driven by an IOB site but the signal loop could not be traced back to the CLK0 pin
   of comp DAC_CLK_DCM_INST_DCM_ADV_INST. The signal out the CLK0 pin must drive an IOB input pin with programming out
   to the PAD.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:800 - One or more Dual Data Rate register has been found in the
   design.  All instances have been converted from the Virtex-II based primitive
   (with two clocks) to the Virtex-4 based primitive (with one clock) because
   the C0 and C1 clocks have been confirmed to be 180 degrees out of phase, or
   environment variable XIL_MAP_ALWAYS_RETARGET_FDDR was set in which case map
   does not confirm C0 and C1 clocks to be 180 degrees out of phase.
INFO:MapLib:797 - Your design is targeting LX/SX Production Step 0/1/ES devices.
   Please note that there are new specifications for the DCMs to guarantee
   maximum frequency performance. If the DCM input clock might stop or if the
   DCM reset might be asserted for an extended time, then use of the dcm_standby
   macro may be required. Please see Answer Record 21127.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   -40.000 to 100.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1240 - BUFG or BUFGCTRL chain detected. Component BUFGMUX_DCM is connected in series with another
   BUFG or BUFGCRL and placed in the feedback loop. This can result in sizeable clock skew between the outputs of
   different stages of the chain due to the fact that non-standard routing resources must be used to connect the BUFGs
   or BUFGCTRLs.
INFO:PhysDesignRules:1240 - BUFG or BUFGCTRL chain detected. Component BUFGMUX_DCM is connected in series with another
   BUFG or BUFGCRL and placed in the feedback loop. This can result in sizeable clock skew between the outputs of
   different stages of the chain due to the fact that non-standard routing resources must be used to connect the BUFGs
   or BUFGCTRLs.

Section 4 - Removed Logic Summary
---------------------------------
 550 block(s) removed
  19 block(s) optimized away
 551 signal(s) removed
2794 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "LAD_63_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_63_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_62_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_62_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_61_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_61_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_60_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_60_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_59_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_59_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_58_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_58_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_57_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_57_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_56_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_56_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_55_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_55_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_54_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_54_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_53_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_53_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_52_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_52_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_51_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_51_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_50_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_50_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_49_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_49_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_48_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_48_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_47_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_47_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_46_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_46_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_45_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_45_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_44_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_44_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_43_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_43_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_42_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_42_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_41_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_41_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_40_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_40_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_39_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_39_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_38_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_38_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_37_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_37_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_36_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_36_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_35_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_35_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_34_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_34_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_33_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_33_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_32_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_32_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_31_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_31_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_30_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_30_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_29_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_29_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_28_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_28_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_27_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_27_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_26_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_26_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_25_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_25_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_24_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_24_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_23_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_23_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_22_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_22_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_21_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_21_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_20_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_20_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_19_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_19_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_18_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_18_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_17_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_17_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_16_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_16_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_15_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_15_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_14_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_14_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_13_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_13_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_12_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_12_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_11_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_11_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_10_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_10_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_9_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_9_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_8_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_8_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_7_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_7_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_6_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_6_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_5_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_5_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_4_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_4_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_3_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_3_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_2_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_2_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_1_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_1_IOBUF/N3" is sourceless and has been removed.
The signal "LAD_0_IOBUF/N2" is sourceless and has been removed.
The signal "LAD_0_IOBUF/N3" is sourceless and has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/addsub/comp0
.core_instance0/N4" is sourceless and has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetri
c_shift_register1_414e33579f/addsub/comp1.core_instance1/N191" is sourceless and
has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetri
c_shift_register2_a450228c31/addsub/comp1.core_instance1/N191" is sourceless and
has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetri
c_shift_register_11cdd40bb0/addsub/comp1.core_instance1/N191" is sourceless and
has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/comp1.core_instance1/N191" is sourceless
and has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/comp1.core_instance1/N191" is sourceless
and has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/comp1.core_instance1/N191" is sourceless and
has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac1_85f81767ca/addsub1/comp3.core_instance3/N151" is
sourceless and has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac2_02a9ab21f4/addsub1/comp2.core_instance2/N151" is
sourceless and has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac3_f2a2dd690f/addsub/comp3.core_instance3/N151" is sourceless
and has been removed.
The signal
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac_cd4ea7bb66/addsub1/comp2.core_instance2/N151" is sourceless
and has been removed.
The signal "DDR0_DQ_TS_FORMATION[0].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[0].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[1].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[1].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[2].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[2].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[3].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[3].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[4].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[4].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[5].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[5].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[6].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[6].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[7].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[7].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[8].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[8].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[9].DDR0_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[9].DDR0_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR0_DQ_TS_FORMATION[10].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[10].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[11].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[11].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[12].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[12].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[13].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[13].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[14].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[14].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[15].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[15].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[16].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[16].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[17].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[17].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[18].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[18].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[19].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[19].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[20].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[20].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[21].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[21].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[22].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[22].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[23].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[23].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[24].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[24].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[25].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[25].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[26].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[26].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[27].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[27].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[28].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[28].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[29].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[29].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[30].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[30].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[31].DDR0_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQ_TS_FORMATION[31].DDR0_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQS_TS_FORMATION[0].DDR0_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQS_TS_FORMATION[0].DDR0_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQS_TS_FORMATION[1].DDR0_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQS_TS_FORMATION[1].DDR0_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQS_TS_FORMATION[2].DDR0_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQS_TS_FORMATION[2].DDR0_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR0_DQS_TS_FORMATION[3].DDR0_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR0_DQS_TS_FORMATION[3].DDR0_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[0].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[0].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[1].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[1].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[2].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[2].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[3].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[3].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[4].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[4].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[5].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[5].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[6].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[6].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[7].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[7].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[8].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[8].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[9].DDR1_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[9].DDR1_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR1_DQ_TS_FORMATION[10].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[10].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[11].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[11].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[12].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[12].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[13].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[13].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[14].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[14].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[15].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[15].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[16].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[16].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[17].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[17].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[18].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[18].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[19].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[19].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[20].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[20].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[21].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[21].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[22].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[22].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[23].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[23].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[24].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[24].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[25].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[25].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[26].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[26].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[27].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[27].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[28].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[28].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[29].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[29].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[30].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[30].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[31].DDR1_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQ_TS_FORMATION[31].DDR1_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQS_TS_FORMATION[0].DDR1_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQS_TS_FORMATION[0].DDR1_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQS_TS_FORMATION[1].DDR1_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQS_TS_FORMATION[1].DDR1_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQS_TS_FORMATION[2].DDR1_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQS_TS_FORMATION[2].DDR1_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR1_DQS_TS_FORMATION[3].DDR1_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR1_DQS_TS_FORMATION[3].DDR1_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[0].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[0].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[1].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[1].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[2].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[2].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[3].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[3].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[4].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[4].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[5].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[5].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[6].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[6].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[7].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[7].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[8].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[8].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[9].DDR2_DQ_IOBUF_INST/N0" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[9].DDR2_DQ_IOBUF_INST/N1" is sourceless and has
been removed.
The signal "DDR2_DQ_TS_FORMATION[10].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[10].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[11].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[11].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[12].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[12].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[13].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[13].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[14].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[14].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[15].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[15].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[16].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[16].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[17].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[17].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[18].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[18].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[19].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[19].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[20].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[20].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[21].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[21].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[22].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[22].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[23].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[23].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[24].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[24].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[25].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[25].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[26].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[26].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[27].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[27].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[28].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[28].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[29].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[29].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[30].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[30].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[31].DDR2_DQ_IOBUF_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQ_TS_FORMATION[31].DDR2_DQ_IOBUF_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQS_TS_FORMATION[0].DDR2_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQS_TS_FORMATION[0].DDR2_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQS_TS_FORMATION[1].DDR2_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQS_TS_FORMATION[1].DDR2_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQS_TS_FORMATION[2].DDR2_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQS_TS_FORMATION[2].DDR2_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "DDR2_DQS_TS_FORMATION[3].DDR2_DQS_OBUFT_INST/N0" is sourceless and
has been removed.
The signal "DDR2_DQS_TS_FORMATION[3].DDR2_DQS_OBUFT_INST/N1" is sourceless and
has been removed.
The signal "IIC_DAT_IOBUF/N0" is sourceless and has been removed.
The signal "IIC_DAT_IOBUF/N1" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "sys_clk_180" is unused and has been removed.
 Unused block "SDRAM_SYS_CLK_DCM_INST_CLK180_BUFG_INST" (CKBUF) removed.
  The signal "SDRAM_SYS_CLK_DCM_INST_clk180_buf" is unused and has been removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_axb_0_i" is unused
and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_axb_0_i1_INV_0"
(BUF) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_142_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_142_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_143_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_143_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_144_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_144_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_145_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_145_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_146_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_146_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_147_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_147_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_7"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_7" (MUX)
removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_6/O" is unused
and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_6" (MUX)
removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_5/O" is unused
and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_5" (MUX)
removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_4/O" is unused
and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_4" (MUX)
removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_3/O" is unused
and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_3" (MUX)
removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_2/O" is unused
and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_2" (MUX)
removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_1/O" is unused
and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_1" (MUX)
removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_0/O" is unused
and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_0" (MUX)
removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_1_rt" is
unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_MRD_cry_1_rt" (ROM)
removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_a
xb_0_i" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_a
xb_0_i1_INV_0" (BUF) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_142_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_142_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_143_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_143_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_144_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_144_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_145_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_145_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_146_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_146_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_147_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_147_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_7" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_7" (MUX) removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_6/O" is unused and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_6" (MUX) removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_5/O" is unused and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_5" (MUX) removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_4/O" is unused and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_4" (MUX) removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_3/O" is unused and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_3" (MUX) removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_2/O" is unused and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_2" (MUX) removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1/O" is unused and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_0/O" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_0" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1_rt" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1_rt" (ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_axb_0_i" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_axb_0_i1_INV_0" (BUF) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_126_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_126_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_127_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_127_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_128_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_128_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_129_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_129_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_130_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_130_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_131_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_131_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_a
xb_0_i" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_a
xb_0_i1_INV_0" (BUF) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_142_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_142_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_143_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_143_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_144_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_144_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_145_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_145_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_146_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_146_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_147_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_147_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_7" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_7" (MUX) removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_6/O" is unused and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_6" (MUX) removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_5/O" is unused and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_5" (MUX) removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_4/O" is unused and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_4" (MUX) removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_3/O" is unused and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_3" (MUX) removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_2/O" is unused and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_2" (MUX) removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1/O" is unused and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_0/O" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_0" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1_rt" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1_rt" (ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_7" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_7" (MUX) removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_6/O" is unused and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_6" (MUX) removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_5/O" is unused and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_5" (MUX) removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_4/O" is unused and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_4" (MUX) removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_3/O" is unused and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_3" (MUX) removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_2/O" is unused and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_2" (MUX) removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1/O" is unused and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_0/O" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_0" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1_rt" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1_rt" (ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_axb_0_i" is unused
and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_axb_0_i1_INV_0"
(BUF) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_142_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_142_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_143_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_143_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_144_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_144_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_145_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_145_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_146_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_146_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_147_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_147_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_7"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_7" (MUX)
removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_6/O" is unused
and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_6" (MUX)
removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_5/O" is unused
and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_5" (MUX)
removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_4/O" is unused
and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_4" (MUX)
removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_3/O" is unused
and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_3" (MUX)
removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_2/O" is unused
and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_2" (MUX)
removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_1/O" is unused
and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_1" (MUX)
removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_0/O" is unused
and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_0" (MUX)
removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_1_rt" is
unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_MRD_cry_1_rt" (ROM)
removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_a
xb_0_i" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_a
xb_0_i1_INV_0" (BUF) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_142_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_142_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_143_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_143_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_144_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_144_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_145_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_145_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_146_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_146_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_147_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_147_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_7" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_7" (MUX) removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_6/O" is unused and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_6" (MUX) removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_5/O" is unused and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_5" (MUX) removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_4/O" is unused and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_4" (MUX) removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_3/O" is unused and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_3" (MUX) removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_2/O" is unused and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_2" (MUX) removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1/O" is unused and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_0/O" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_0" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1_rt" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1_rt" (ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_axb_0_i" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_axb_0_i1_INV_0" (BUF) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_126_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_126_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_127_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_127_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_128_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_128_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_129_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_129_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_130_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_130_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_131_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_131_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_a
xb_0_i" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_a
xb_0_i1_INV_0" (BUF) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_142_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_142_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_143_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_143_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_144_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_144_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_145_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_145_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_146_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_146_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_147_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_147_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_7" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_7" (MUX) removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_6/O" is unused and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_6" (MUX) removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_5/O" is unused and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_5" (MUX) removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_4/O" is unused and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_4" (MUX) removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_3/O" is unused and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_3" (MUX) removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_2/O" is unused and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_2" (MUX) removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1/O" is unused and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_0/O" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_0" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1_rt" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1_rt" (ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_7" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_7" (MUX) removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_6/O" is unused and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_6" (MUX) removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_5/O" is unused and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_5" (MUX) removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_4/O" is unused and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_4" (MUX) removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_3/O" is unused and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_3" (MUX) removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_2/O" is unused and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_2" (MUX) removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1/O" is unused and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_0/O" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_0" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1_rt" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1_rt" (ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_axb_0_i" is unused
and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_axb_0_i1_INV_0"
(BUF) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_142_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_142_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_143_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_143_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_144_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_144_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_145_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_145_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_146_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_146_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_147_i" is
unused and has been removed.
 Unused block "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_147_i"
(ROM) removed.
The signal "MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_7"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_7" (MUX)
removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_6/O" is unused
and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_6" (MUX)
removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_5/O" is unused
and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_5" (MUX)
removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_4/O" is unused
and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_4" (MUX)
removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_3/O" is unused
and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_3" (MUX)
removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_2/O" is unused
and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_2" (MUX)
removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_1/O" is unused
and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_1" (MUX)
removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_0/O" is unused
and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_0" (MUX)
removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_1_rt" is
unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_MRD_cry_1_rt" (ROM)
removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_a
xb_0_i" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_a
xb_0_i1_INV_0" (BUF) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_142_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_142_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_143_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_143_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_144_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_144_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_145_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_145_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_146_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_146_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_147_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_147_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_7" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_7" (MUX) removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_6/O" is unused and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_6" (MUX) removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_5/O" is unused and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_5" (MUX) removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_4/O" is unused and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_4" (MUX) removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_3/O" is unused and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_3" (MUX) removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_2/O" is unused and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_2" (MUX) removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1/O" is unused and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_0/O" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_0" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1_rt" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_MRD_c
ry_1_rt" (ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_axb_0_i" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_axb_0_i1_INV_0" (BUF) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_126_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_126_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_127_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_127_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_128_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_128_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_129_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_129_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_130_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_130_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_131_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_131_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_a
xb_0_i" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_a
xb_0_i1_INV_0" (BUF) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_142_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_142_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_143_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_143_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_144_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_144_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_145_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_145_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_146_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_146_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_147_i"
is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_147_i"
(ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_7" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_7" (MUX) removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_6/O" is unused and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_6" (MUX) removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_5/O" is unused and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_5" (MUX) removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_4/O" is unused and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_4" (MUX) removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_3/O" is unused and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_3" (MUX) removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_2/O" is unused and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_2" (MUX) removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1/O" is unused and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_0/O" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_0" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1_rt" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_RRD_1
_cry_1_rt" (ROM) removed.
The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_7" is unused and has been removed.
 Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_7" (MUX) removed.
  The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_6/O" is unused and has been removed.
   Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_6" (MUX) removed.
    The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_5/O" is unused and has been removed.
     Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_5" (MUX) removed.
      The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_4/O" is unused and has been removed.
       Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_4" (MUX) removed.
        The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_3/O" is unused and has been removed.
         Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_3" (MUX) removed.
          The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_2/O" is unused and has been removed.
           Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_2" (MUX) removed.
            The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1/O" is unused and has been removed.
             Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_0/O" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_0" (MUX) removed.
              The signal
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1_rt" is unused and has been removed.
               Unused block
"MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_MRD_c
ry_1_rt" (ROM) removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/addsub/comp0
.core_instance0/XST_GND" (ZERO) removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/comp1.core_instance1/XST_VCC" (ONE)
removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/comp1.core_instance1/XST_VCC" (ONE)
removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/comp1.core_instance1/XST_VCC" (ONE) removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetri
c_shift_register1_414e33579f/addsub/comp1.core_instance1/XST_VCC" (ONE) removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetri
c_shift_register2_a450228c31/addsub/comp1.core_instance1/XST_VCC" (ONE) removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetri
c_shift_register_11cdd40bb0/addsub/comp1.core_instance1/XST_VCC" (ONE) removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac1_85f81767ca/addsub1/comp3.core_instance3/XST_VCC" (ONE)
removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac2_02a9ab21f4/addsub1/comp2.core_instance2/XST_GND" (ZERO)
removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac3_f2a2dd690f/addsub/comp3.core_instance3/XST_VCC" (ONE)
removed.
Unused block
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac_cd4ea7bb66/addsub1/comp2.core_instance2/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQS_TS_FORMATION[0].DDR0_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQS_TS_FORMATION[0].DDR0_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQS_TS_FORMATION[1].DDR0_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQS_TS_FORMATION[1].DDR0_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQS_TS_FORMATION[2].DDR0_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQS_TS_FORMATION[2].DDR0_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQS_TS_FORMATION[3].DDR0_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQS_TS_FORMATION[3].DDR0_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[0].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[0].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR0_DQ_TS_FORMATION[10].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[10].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[11].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[11].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[12].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[12].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[13].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[13].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[14].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[14].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[15].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[15].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[16].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[16].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[17].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[17].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[18].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[18].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[19].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[19].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[1].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[1].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR0_DQ_TS_FORMATION[20].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[20].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[21].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[21].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[22].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[22].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[23].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[23].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[24].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[24].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[25].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[25].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[26].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[26].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[27].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[27].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[28].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[28].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[29].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[29].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[2].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[2].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR0_DQ_TS_FORMATION[30].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[30].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[31].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[31].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR0_DQ_TS_FORMATION[3].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[3].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR0_DQ_TS_FORMATION[4].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[4].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR0_DQ_TS_FORMATION[5].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[5].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR0_DQ_TS_FORMATION[6].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[6].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR0_DQ_TS_FORMATION[7].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[7].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR0_DQ_TS_FORMATION[8].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[8].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR0_DQ_TS_FORMATION[9].DDR0_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR0_DQ_TS_FORMATION[9].DDR0_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQS_TS_FORMATION[0].DDR1_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQS_TS_FORMATION[0].DDR1_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQS_TS_FORMATION[1].DDR1_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQS_TS_FORMATION[1].DDR1_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQS_TS_FORMATION[2].DDR1_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQS_TS_FORMATION[2].DDR1_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQS_TS_FORMATION[3].DDR1_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQS_TS_FORMATION[3].DDR1_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[0].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[0].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQ_TS_FORMATION[10].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[10].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[11].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[11].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[12].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[12].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[13].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[13].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[14].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[14].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[15].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[15].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[16].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[16].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[17].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[17].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[18].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[18].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[19].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[19].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[1].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[1].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQ_TS_FORMATION[20].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[20].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[21].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[21].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[22].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[22].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[23].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[23].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[24].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[24].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[25].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[25].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[26].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[26].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[27].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[27].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[28].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[28].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[29].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[29].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[2].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[2].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQ_TS_FORMATION[30].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[30].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[31].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[31].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR1_DQ_TS_FORMATION[3].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[3].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQ_TS_FORMATION[4].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[4].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQ_TS_FORMATION[5].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[5].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQ_TS_FORMATION[6].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[6].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQ_TS_FORMATION[7].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[7].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQ_TS_FORMATION[8].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[8].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR1_DQ_TS_FORMATION[9].DDR1_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR1_DQ_TS_FORMATION[9].DDR1_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQS_TS_FORMATION[0].DDR2_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQS_TS_FORMATION[0].DDR2_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQS_TS_FORMATION[1].DDR2_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQS_TS_FORMATION[1].DDR2_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQS_TS_FORMATION[2].DDR2_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQS_TS_FORMATION[2].DDR2_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQS_TS_FORMATION[3].DDR2_DQS_OBUFT_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQS_TS_FORMATION[3].DDR2_DQS_OBUFT_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[0].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[0].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQ_TS_FORMATION[10].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[10].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[11].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[11].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[12].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[12].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[13].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[13].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[14].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[14].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[15].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[15].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[16].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[16].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[17].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[17].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[18].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[18].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[19].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[19].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[1].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[1].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQ_TS_FORMATION[20].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[20].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[21].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[21].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[22].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[22].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[23].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[23].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[24].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[24].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[25].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[25].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[26].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[26].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[27].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[27].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[28].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[28].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[29].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[29].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[2].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[2].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQ_TS_FORMATION[30].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[30].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[31].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[31].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE)
removed.
Unused block "DDR2_DQ_TS_FORMATION[3].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[3].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQ_TS_FORMATION[4].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[4].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQ_TS_FORMATION[5].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[5].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQ_TS_FORMATION[6].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[6].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQ_TS_FORMATION[7].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[7].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQ_TS_FORMATION[8].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[8].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "DDR2_DQ_TS_FORMATION[9].DDR2_DQ_IOBUF_INST/XST_GND" (ZERO)
removed.
Unused block "DDR2_DQ_TS_FORMATION[9].DDR2_DQ_IOBUF_INST/XST_VCC" (ONE) removed.
Unused block "IIC_DAT_IOBUF/XST_GND" (ZERO) removed.
Unused block "IIC_DAT_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_0_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_0_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_10_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_10_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_11_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_11_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_12_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_12_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_13_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_13_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_14_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_14_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_15_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_15_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_16_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_16_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_17_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_17_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_18_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_18_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_19_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_19_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_1_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_1_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_20_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_20_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_21_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_21_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_22_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_22_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_23_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_23_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_24_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_24_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_25_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_25_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_26_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_26_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_27_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_27_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_28_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_28_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_29_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_29_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_2_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_2_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_30_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_30_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_31_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_31_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_32_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_32_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_33_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_33_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_34_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_34_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_35_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_35_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_36_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_36_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_37_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_37_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_38_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_38_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_39_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_39_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_3_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_3_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_40_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_40_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_41_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_41_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_42_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_42_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_43_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_43_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_44_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_44_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_45_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_45_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_46_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_46_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_47_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_47_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_48_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_48_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_49_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_49_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_4_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_4_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_50_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_50_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_51_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_51_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_52_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_52_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_53_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_53_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_54_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_54_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_55_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_55_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_56_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_56_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_57_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_57_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_58_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_58_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_59_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_59_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_5_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_5_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_60_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_60_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_61_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_61_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_62_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_62_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_63_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_63_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_6_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_6_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_7_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_7_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_8_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_8_IOBUF/XST_VCC" (ONE) removed.
Unused block "LAD_9_IOBUF/XST_GND" (ZERO) removed.
Unused block "LAD_9_IOBUF/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
VCC
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/addsub/comp
0.core_instance0/VCC
GND
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/comp1.core_instance1/GND
GND
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/comp1.core_instance1/GND
GND
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/comp1.core_instance1/GND
GND
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/comp1.core_instance1/GND
GND
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/comp1.core_instance1/GND
GND
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/comp1.core_instance1/GND
GND
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_
filter_d332e477e0/mac1_85f81767ca/addsub1/comp3.core_instance3/GND
VCC
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_
filter_d332e477e0/mac2_02a9ab21f4/addsub1/comp2.core_instance2/VCC
GND
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_
filter_d332e477e0/mac3_f2a2dd690f/addsub/comp3.core_instance3/GND
VCC
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_
filter_d332e477e0/mac_cd4ea7bb66/addsub1/comp2.core_instance2/VCC
GND 		XST_GND
VCC 		XST_VCC
MUXCY 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/un11_wtr_shift_0_u_cry_0
MUXCY 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/un11_wtr_shift_0_u_cry_2
MUXCY 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/un11_wtr_shift_0_u_cry_0
MUXCY 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/un11_wtr_shift_0_u_cry_2
MUXCY 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/un11_wtr_shift_0_u_cry_0
MUXCY 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/un11_wtr_shift_0_u_cry_2

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		CONTROL_ADDR<2>10/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>13/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>16/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>19/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>22/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>25/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>28/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>2/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>31/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>34/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>37/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>40/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>43/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>47/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>51/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<2>6/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_0_mux000171/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_0_mux0001101/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_0_mux0001183/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_0_mux0001255/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_0_mux0001277/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_0_mux0001308/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_10_mux000133/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_10_mux000187/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_10_mux00017/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_10_mux0001206/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_10_mux0001228/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_10_mux0001259/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_11_mux00010/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_11_mux0001118/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_11_mux0001147/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_11_mux0001164/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_11_mux0001204/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_11_mux0001240/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_11_mux0001272/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_11_mux000123/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_12_mux000137/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_12_mux000149/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_12_mux000193/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_12_mux00019/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_12_mux0001169/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_12_mux0001222/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_12_mux0001255/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_13_mux00017/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_13_mux0001112/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_13_mux0001130/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_13_mux0001210/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_13_mux0001243/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_13_mux000117/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_14_mux000128/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_14_mux00018/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_14_mux0001124/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_14_mux0001182/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux00011121/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux00011190/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux000111327/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux0001116/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux0001180/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux000112/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux0001213/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_1_mux0001128/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_1_mux0001183/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_1_mux0001255/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_1_mux0001276/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_1_mux0001308/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_1_mux000121/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_2_mux000160/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_2_mux000181/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_2_mux0001142/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_2_mux0001159/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_2_mux0001187/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_2_mux0001216/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_2_mux0001249/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux00012/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux000157/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux000194/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux0001159/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux0001176/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux000112/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux0001231/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux0001253/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux0001284/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_4_mux000133/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_4_mux000148/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_4_mux0001101/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_4_mux0001167/LUT2_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_4_mux0001189/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_4_mux0001224/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_4_mux0001256/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_mux000133/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_mux000148/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_mux000189/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_mux0001163/LUT2_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_mux0001185/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_mux0001220/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_mux0001252/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_6_mux000133/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_6_mux000157/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_6_mux000199/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_6_mux0001144/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_6_mux0001224/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_6_mux000112/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_7_mux000146/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_7_mux000180/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_7_mux0001140/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_7_mux0001193/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_7_mux0001226/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux000127/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux000192/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux0001136/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux0001153/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux0001198/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux0001218/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux0001261/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux0001294/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_9_mux00012/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_9_mux000188/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_9_mux0001207/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_9_mux0001229/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_9_mux000112/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_9_mux0001260/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_0_mux0001203_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_9_mux0001136_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_10_mux0001135_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_1_mux0001203_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_9_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_8_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_7_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_6_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_5_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_4_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_3_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_2_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_1_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_15_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_14_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_13_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_12_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_11_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_10_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		lad_out_0_mux000163_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_0_mux000152_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_7_mux000162_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_13_mux000133_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_6_mux000150_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_3_mux000150_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_7_mux000114_SW0/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_2_mux000124_SW0/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_1_mux000172_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux00016_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_4_mux00016_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux00016_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_mux00016_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux000174_SW0/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux000161_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_14_mux000117_SW0/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_8_mux000114_SW0/LUT3_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_15_mux000111146_SW2/LUT4_L_BUF
LOCALBUF 		MEMAPP_mem_adcb_wreq_SW0/LUT4_L_BUF
LOCALBUF 		MEMAPP_mem_adca_wreq_SW0/LUT4_L_BUF
LOCALBUF 		MEMAPP_mem_dac_rreq_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_cmp_eq0007_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>51_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>47_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>43_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>39_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>35_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>31_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>27_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>23_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>19_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>15_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>11_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_ADDR<4>1_SW0/LUT4_L_BUF
LOCALBUF 		CONTROL_DAT_OUT_5_cmp_eq00371_SW0/LUT3_L_BUF
LOCALBUF 		lad_out_0_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_10_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_11_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_12_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_13_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_14_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_15_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_16_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_16_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_17_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_17_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_18_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_18_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_19_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_19_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_1_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_20_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_20_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_21_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_21_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_22_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_22_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_23_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_23_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_24_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_24_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_25_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_25_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_26_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_26_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_27_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_27_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_28_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_28_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_29_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_29_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_2_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_30_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_30_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_31_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_31_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_32_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_32_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_33_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_33_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_34_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_34_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_35_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_35_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_36_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_36_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_37_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_37_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_38_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_38_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_39_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_39_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_3_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_40_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_40_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_41_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_41_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_42_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_42_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_43_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_43_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_44_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_44_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_45_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_45_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_46_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_46_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_47_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_47_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_48_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_48_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_49_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_49_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_4_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_50_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_50_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_51_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_51_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_52_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_52_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_53_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_53_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_54_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_54_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_55_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_55_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_56_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_56_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_57_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_57_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_58_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_58_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_59_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_59_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_5_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_60_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_60_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_61_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_61_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_62_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_62_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_63_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_63_mux000154/LUT4_L_BUF
LOCALBUF 		lad_out_6_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_7_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_8_mux000136/LUT4_L_BUF
LOCALBUF 		lad_out_9_mux000136/LUT4_L_BUF
LOCALBUF 		reg_sel_mux000022/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/N_305_i/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/N_799_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/init_sm_ns_a2_0_a2_0_a2[16]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/init_sm_ns_i_0[20]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/l_r_valid_0_a2_0_a2/LUT2_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_exp13_0_a2_0_a2/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_exp13_0_a2_0_a2_12/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_exp13_0_a2_0_a2_13/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[11]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[12]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[13]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[14]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[15]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[16]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[1]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[2]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[4]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[5]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/timer_lm_0[8]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_314_i/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/auto_pch_pcable_48_0_a5/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[10]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[11]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[12]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[13]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[8]/LU
T2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[9]/LU
T2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/pcable_shift_8_i_m3_0[14]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/ras_ctr_6_i_a2_3[0]/LUT4_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/rc_ctr_6_i_a2_3[0]/LUT4_L
_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_XSNR_1_axb_1/LUT4_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/un1_XSNR_1_axb_2/LUT4_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_ACTV
/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_314_i/
LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/auto_pch
_pcable_48_0_a5/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[10]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[11]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[12]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[13]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[8]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[9]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_i_m3_0[14]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/ras_ctr_
6_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/rc_ctr_6
_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_XSNR
_0_1[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_XSNR
_0_1[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_XSNR
_0_1[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_314_i/
LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/auto_pch
_pcable_48_0_a5/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[10]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[11]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[12]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[13]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[8]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[9]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_i_m3_0[14]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/ras_ctr_
6_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/rc_ctr_6
_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_XSNR
_0_am[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_XSNR
_1_axb_2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_acta
ble_ctr118_3_L5/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/N_225_i/
LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/N_314_i/
LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[10]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[11]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[12]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[13]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[8]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[9]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_i_m3_0[14]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/ras_ctr_
6_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/rc_ctr_6
_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/un1_ACTV
_0/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/un1_XSNR
_1_axb_4/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/un1_XSNR
_1_axb_5/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/N_268_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/pchg_req_reg_8[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/pchg_req_reg_8[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/pchg_req_reg_8[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/pchg_req_reg_8[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/r_req_reg_10_iv_i/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/rd_req_reg_10[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/rd_req_reg_10[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/rd_req_reg_10[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/rd_req_reg_10[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/rd_turnaround_hold_sr_13_0[3]/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/un2_rd_new_chip_NE_0/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/w_req_reg_10_iv_i/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/wr_req_reg_10[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/wr_req_reg_10[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/wr_req_reg_10[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/wr_req_reg_10[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_0/wr_turnaround_hold_sr_13_0[3]/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/N_219_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/N_220_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/N_221_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/N_222_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/N_268_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/init_done_det13_0_a2/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[0]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[1]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[2]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[3]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/r_req_reg_10_iv_i/LUT3
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[0]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[1]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[2]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[3]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/un2_rd_new_chip_NE_0/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/w_req_reg_10_iv_i/LUT3
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[0]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[1]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[2]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[3]/LUT2_
L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/wr_ack_18[1]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/wr_ack_18[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/wc_wtr_zero_5_0_a2/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/un3_read_cmd_i_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/un1_wcount_5_p4_0/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/un1_precharge21_1_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rshift_77_i_m4_0[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[9]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[8]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[7]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[4]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[12]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[11]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[10]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rowaddr_23_0_0[0]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/refresh13/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/rcount_9[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_load_sel_6[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/qm_active_index_pl_1_13[0]/LUT2_L_BU
F
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/psa_34[8]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pd_status_98_f0[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pd_status_82_f0[4]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pd_status_66_f0[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pd_status_50_f0[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pd_status_34_f0[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pd_status_18_f0[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pd_status_122_f0[7]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pd_status_114_f0[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pch_chip_addr_11[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pch_chip_addr_11[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pch_chip_addr_11[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/pch_bank_addr_11_iv_1[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/mode13/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/dorw_11[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/coladdr_22_0_0[9]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/coladdr_22_0_0[8]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/coladdr_22_0_0[7]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/coladdr_22_0_0[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/coladdr_22_0_0[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/coladdr_22_0_0[4]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/coladdr_22_0_0[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/chipaddr_23_0_0[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/chipaddr_23_0_0[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/chipaddr_23_0_0[0]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/baaddr_23_0_0[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/baaddr_23_0_0[1]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/baaddr_23_0_0[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/act_req_active_1_am[3]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/N_2015_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/act_req_active_2[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/act_req_active_2[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/N_1564_i/LUT2_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/N_1521_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/N_26_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/N_382_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/N_54_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/N_27_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/N_383_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/N_49_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/state
_5_sqmuxa_0_a2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/state
_4_sqmuxa_0_a2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/N_28_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/N_384_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/N_44_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/state
c_0/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/state
_5_sqmuxa_0_a2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/state
_4_sqmuxa_0_a2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/dly_r
st_10_0_a2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/N_29_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/N_385_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/N_39_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/N_305_i/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/N_799_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/init_sm_ns_a2_0_a2_0_a2[16]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/init_sm_ns_i_0[20]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/l_r_valid_0_a2_0_a2/LUT2_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_exp13_0_a2_0_a2/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_exp13_0_a2_0_a2_12/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_exp13_0_a2_0_a2_13/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[11]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[12]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[13]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[14]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[15]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[16]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[1]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[2]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[4]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[5]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/timer_lm_0[8]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_314_i/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/auto_pch_pcable_48_0_a5/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[10]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[11]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[12]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[13]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[8]/LU
T2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[9]/LU
T2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/pcable_shift_8_i_m3_0[14]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/ras_ctr_6_i_a2_3[0]/LUT4_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/rc_ctr_6_i_a2_3[0]/LUT4_L
_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_XSNR_1_axb_1/LUT4_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/un1_XSNR_1_axb_2/LUT4_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_ACTV
/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_314_i/
LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/auto_pch
_pcable_48_0_a5/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[10]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[11]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[12]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[13]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[8]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[9]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_i_m3_0[14]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/ras_ctr_
6_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/rc_ctr_6
_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_XSNR
_0_1[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_XSNR
_0_1[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_XSNR
_0_1[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_314_i/
LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/auto_pch
_pcable_48_0_a5/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[10]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[11]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[12]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[13]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[8]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[9]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_i_m3_0[14]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/ras_ctr_
6_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/rc_ctr_6
_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_XSNR
_0_am[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_XSNR
_1_axb_2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_acta
ble_ctr118_3_L5/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/N_225_i/
LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/N_314_i/
LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[10]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[11]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[12]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[13]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[8]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[9]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_i_m3_0[14]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/ras_ctr_
6_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/rc_ctr_6
_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/un1_ACTV
_0/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/un1_XSNR
_1_axb_4/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/un1_XSNR
_1_axb_5/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/N_268_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/pchg_req_reg_8[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/pchg_req_reg_8[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/pchg_req_reg_8[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/pchg_req_reg_8[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/r_req_reg_10_iv_i/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/rd_req_reg_10[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/rd_req_reg_10[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/rd_req_reg_10[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/rd_req_reg_10[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/rd_turnaround_hold_sr_13_0[3]/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/un2_rd_new_chip_NE_0/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/w_req_reg_10_iv_i/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/wr_req_reg_10[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/wr_req_reg_10[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/wr_req_reg_10[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/wr_req_reg_10[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_0/wr_turnaround_hold_sr_13_0[3]/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/N_219_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/N_220_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/N_221_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/N_222_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/N_268_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/init_done_det13_0_a2/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[0]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[1]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[2]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[3]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/r_req_reg_10_iv_i/LUT3
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[0]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[1]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[2]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[3]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/un2_rd_new_chip_NE_0/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/w_req_reg_10_iv_i/LUT3
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[0]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[1]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[2]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[3]/LUT2_
L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/wr_ack_18[1]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/wr_ack_18[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/wc_wtr_zero_5_0_a2/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/un3_read_cmd_i_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/un1_wcount_5_p4_0/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/un1_precharge21_1_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rshift_77_i_m4_0[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[9]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[8]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[7]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[4]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[12]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[11]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[10]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rowaddr_23_0_0[0]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/refresh13/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/rcount_9[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_load_sel_6[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/qm_active_index_pl_1_13[0]/LUT2_L_BU
F
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/psa_34[8]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pd_status_98_f0[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pd_status_82_f0[4]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pd_status_66_f0[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pd_status_50_f0[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pd_status_34_f0[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pd_status_18_f0[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pd_status_122_f0[7]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pd_status_114_f0[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pch_chip_addr_11[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pch_chip_addr_11[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pch_chip_addr_11[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/pch_bank_addr_11_iv_1[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/mode13/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/dorw_11[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/coladdr_22_0_0[9]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/coladdr_22_0_0[8]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/coladdr_22_0_0[7]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/coladdr_22_0_0[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/coladdr_22_0_0[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/coladdr_22_0_0[4]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/coladdr_22_0_0[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/chipaddr_23_0_0[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/chipaddr_23_0_0[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/chipaddr_23_0_0[0]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/baaddr_23_0_0[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/baaddr_23_0_0[1]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/baaddr_23_0_0[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/act_req_active_1_am[3]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/N_2015_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/act_req_active_2[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/act_req_active_2[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/N_1564_i/LUT2_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/N_1521_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/N_26_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/N_382_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/N_54_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/N_27_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/N_383_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/N_49_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/state
_5_sqmuxa_0_a2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/state
_4_sqmuxa_0_a2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/N_28_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/N_384_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/N_44_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/state
c_0/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/state
_5_sqmuxa_0_a2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/state
_4_sqmuxa_0_a2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/dly_r
st_10_0_a2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/N_29_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/N_385_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/N_39_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/N_305_i/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/N_799_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/init_sm_ns_a2_0_a2_0_a2[16]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/init_sm_ns_i_0[20]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/l_r_valid_0_a2_0_a2/LUT2_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_exp13_0_a2_0_a2/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_exp13_0_a2_0_a2_12/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_exp13_0_a2_0_a2_13/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[11]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[12]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[13]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[14]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[15]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[16]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[1]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[2]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[4]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[5]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/timer_lm_0[8]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_314_i/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/auto_pch_pcable_48_0_a5/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[10]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[11]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[12]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[13]/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[8]/LU
T2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/pcable_shift_8_0_a5[9]/LU
T2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/pcable_shift_8_i_m3_0[14]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/ras_ctr_6_i_a2_3[0]/LUT4_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/rc_ctr_6_i_a2_3[0]/LUT4_L
_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_XSNR_1_axb_1/LUT4_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/un1_XSNR_1_axb_2/LUT4_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_ACTV
/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_314_i/
LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/auto_pch
_pcable_48_0_a5/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[10]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[11]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[12]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[13]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[8]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_0_a5[9]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/pcable_s
hift_8_i_m3_0[14]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/ras_ctr_
6_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/rc_ctr_6
_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_XSNR
_0_1[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_XSNR
_0_1[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_XSNR
_0_1[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_314_i/
LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/auto_pch
_pcable_48_0_a5/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[10]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[11]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[12]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[13]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[8]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_0_a5[9]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/pcable_s
hift_8_i_m3_0[14]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/ras_ctr_
6_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/rc_ctr_6
_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_XSNR
_0_am[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_XSNR
_1_axb_2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/un1_acta
ble_ctr118_3_L5/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/N_225_i/
LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/N_314_i/
LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[10]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[11]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[12]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[13]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[8]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_0_a5[9]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/pcable_s
hift_8_i_m3_0[14]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/ras_ctr_
6_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/rc_ctr_6
_i_a2_3[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/un1_ACTV
_0/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/un1_XSNR
_1_axb_4/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/un1_XSNR
_1_axb_5/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/N_268_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/pchg_req_reg_8[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/pchg_req_reg_8[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/pchg_req_reg_8[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/pchg_req_reg_8[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/r_req_reg_10_iv_i/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/rd_req_reg_10[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/rd_req_reg_10[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/rd_req_reg_10[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/rd_req_reg_10[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/rd_turnaround_hold_sr_13_0[3]/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/un2_rd_new_chip_NE_0/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/w_req_reg_10_iv_i/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/wr_req_reg_10[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/wr_req_reg_10[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/wr_req_reg_10[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/wr_req_reg_10[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_0/wr_turnaround_hold_sr_13_0[3]/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/N_219_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/N_220_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/N_221_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/N_222_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/N_268_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/init_done_det13_0_a2/L
UT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[0]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[1]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[2]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/pchg_req_reg_8[3]/LUT4
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/r_req_reg_10_iv_i/LUT3
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[0]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[1]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[2]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/rd_req_reg_10[3]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/un2_rd_new_chip_NE_0/L
UT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/w_req_reg_10_iv_i/LUT3
_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[0]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[1]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[2]/LUT2_
L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_gen_1.qm_1/wr_req_reg_10[3]/LUT2_
L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/wr_ack_18[1]/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/wr_ack_18[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/wc_wtr_zero_5_0_a2/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/un3_read_cmd_i_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/un1_wcount_5_p4_0/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/un1_precharge21_1_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rshift_77_i_m4_0[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[9]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[8]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[7]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[4]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[12]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[11]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[10]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rowaddr_23_0_0[0]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/refresh13/LUT3_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/rcount_9[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_load_sel_6[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/qm_active_index_pl_1_13[0]/LUT2_L_BU
F
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/psa_34[8]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pd_status_98_f0[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pd_status_82_f0[4]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pd_status_66_f0[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pd_status_50_f0[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pd_status_34_f0[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pd_status_18_f0[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pd_status_122_f0[7]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pd_status_114_f0[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pch_chip_addr_11[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pch_chip_addr_11[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pch_chip_addr_11[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/pch_bank_addr_11_iv_1[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/mode13/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/dorw_11[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/coladdr_22_0_0[9]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/coladdr_22_0_0[8]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/coladdr_22_0_0[7]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/coladdr_22_0_0[6]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/coladdr_22_0_0[5]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/coladdr_22_0_0[4]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/coladdr_22_0_0[3]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/chipaddr_23_0_0[2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/chipaddr_23_0_0[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/chipaddr_23_0_0[0]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/baaddr_23_0_0[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/baaddr_23_0_0[1]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/baaddr_23_0_0[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/act_req_active_1_am[3]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/N_2015_i/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/act_req_active_2[0]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/act_req_active_2[2]/LUT4_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/N_1564_i/LUT2_L_BUF
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/N_1521_i/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/N_26_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/N_382_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/N_54_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/N_27_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/N_383_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/N_49_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/state
_5_sqmuxa_0_a2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/state
_4_sqmuxa_0_a2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/N_28_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/N_384_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/N_44_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/state
c_0/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/state
_5_sqmuxa_0_a2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/state
_4_sqmuxa_0_a2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/dly_r
st_10_0_a2/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/N_29_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/N_385_i/LUT3_L_
BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/N_39_i/LUT2_L_B
UF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[0]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[1]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[2]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[3]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[4]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dq_delay_adj_va
lue_5_0_a2[5]/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dqs_en_sr_10_0[
2]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/dqs_en_sr_10[3]
/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_h_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[1]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[2]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[3]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[4]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[5]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[6]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/l_rd_data_l_5_0
[7]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/idelay_set/data
_tap_inc_counter18_i_0_a2_3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[1]/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_7[0]/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r3c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/secon
d_edge_r2c/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/m8_e_
3/LUT4_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_5/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_4/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_3/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_2/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.un3_p
ulse_width_tap_count_axb_1/LUT2_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_4/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_3/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_2/LUT3_L_BUF
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4.delay_acq.data_
bit_tap_count_7_axb_1/LUT3_L_BUF
LUT1 		Madd_count_addsub0000_cy<1>_rt
LUT1 		Madd_count_addsub0000_cy<2>_rt
LUT1 		Madd_count_addsub0000_cy<3>_rt
LUT1 		Mcompar_lready_n_out_cmp_ge0000_cy<0>_0_rt
LUT1 		Madd_count_addsub0000_cy<4>_rt
LUT1 		Madd_count_addsub0000_cy<5>_rt
LUT1 		Madd_count_addsub0000_cy<6>_rt
LUT1 		Madd_count_addsub0000_cy<7>_rt
LUT1 		Madd_count_addsub0000_cy<8>_rt
LUT1 		Madd_count_addsub0000_cy<9>_rt
LUT1 		Madd_count_addsub0000_cy<10>_rt
LUT1 		Madd_count_addsub0000_cy<11>_rt
LUT1 		Madd_count_addsub0000_cy<12>_rt
LUT1 		Madd_count_addsub0000_cy<13>_rt
LUT1 		Madd_count_addsub0000_cy<14>_rt
LUT1 		Madd_count_addsub0000_cy<15>_rt
LUT1 		Madd_count_addsub0000_cy<16>_rt
LUT1 		Madd_count_addsub0000_cy<17>_rt
LUT1 		Madd_count_addsub0000_cy<18>_rt
LUT1 		Madd_count_addsub0000_cy<19>_rt
LUT1 		Madd_count_addsub0000_cy<20>_rt
LUT1 		Madd_count_addsub0000_cy<21>_rt
LUT1 		Madd_count_addsub0000_cy<22>_rt
LUT1 		Madd_count_addsub0000_cy<23>_rt
LUT1 		Madd_count_addsub0000_cy<24>_rt
LUT1 		Madd_count_addsub0000_cy<25>_rt
LUT1 		Madd_count_addsub0000_cy<26>_rt
LUT1 		Madd_count_addsub0000_cy<27>_rt
LUT1 		Madd_count_addsub0000_cy<28>_rt
LUT1 		Madd_count_addsub0000_cy<29>_rt
LUT1 		Madd_count_addsub0000_cy<30>_rt
LUT1 		CLKGEN_Mcount_scount_cy<1>_rt
LUT1 		CLKGEN_Mcount_scount_cy<2>_rt
LUT1 		CLKGEN_Mcount_scount_cy<3>_rt
LUT1 		CLKGEN_Mcount_scount_cy<4>_rt
LUT1 		CLKGEN_Mcount_scount_cy<5>_rt
LUT1 		CLKGEN_Mcount_scount_cy<6>_rt
LUT1 		GATE_DACA_Msub_len_cntr_addsub0000_cy<0>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<28>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<27>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<26>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<25>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<24>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<23>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<22>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<21>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<20>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<19>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<18>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<17>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<16>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<15>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<14>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<13>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<12>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<11>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<10>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<9>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<8>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<7>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<6>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<5>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<4>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<3>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<2>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_cy<1>_rt
LUT1 		GATE_ADCD_Msub_len_cntr_addsub0000_cy<0>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<28>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<27>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<26>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<25>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<24>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<23>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<22>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<21>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<20>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<19>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<18>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<17>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<16>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<15>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<14>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<13>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<12>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<11>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<10>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<9>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<8>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<7>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<6>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<5>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<4>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<3>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<2>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_cy<1>_rt
LUT1 		GATE_ADCC_Msub_len_cntr_addsub0000_cy<0>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<28>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<27>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<26>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<25>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<24>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<23>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<22>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<21>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<20>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<19>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<18>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<17>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<16>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<15>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<14>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<13>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<12>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<11>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<10>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<9>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<8>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<7>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<6>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<5>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<4>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<3>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<2>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_cy<1>_rt
LUT1 		GATE_ADCB_Msub_len_cntr_addsub0000_cy<0>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<28>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<27>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<26>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<25>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<24>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<23>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<22>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<21>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<20>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<19>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<18>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<17>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<16>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<15>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<14>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<13>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<12>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<11>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<10>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<9>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<8>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<7>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<6>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<5>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<4>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<3>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<2>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_cy<1>_rt
LUT1 		GATE_ADCA_Msub_len_cntr_addsub0000_cy<0>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<28>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<27>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<26>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<25>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<24>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<23>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<22>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<21>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<20>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<19>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<18>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<17>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<16>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<15>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<14>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<13>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<12>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<11>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<10>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<9>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<8>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<7>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<6>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<5>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<4>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<3>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<2>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_cy<1>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<31>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<31>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<30>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<30>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<29>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<29>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<28>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<28>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<27>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<27>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<26>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<26>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<25>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<25>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<24>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<24>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<23>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<23>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<22>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<22>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<21>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<21>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<20>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<20>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<19>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<19>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<18>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<18>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<17>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<17>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<16>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<16>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<15>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<15>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<14>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<14>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<13>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<13>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<12>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<12>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<11>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<11>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<10>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<10>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<9>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<9>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<8>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<8>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<7>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<7>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<6>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<6>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<5>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<5>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<4>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<4>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<3>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<3>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<2>_rt
LUT1 		MEMAPP_Madd_add0001_add0000_cy<2>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_cy<1>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<31>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<31>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<30>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<30>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<29>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<29>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<28>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<28>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<27>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<27>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<26>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<26>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<25>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<25>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<24>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<24>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<23>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<23>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<22>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<22>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<21>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<21>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<20>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<20>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<19>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<19>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<18>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<18>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<17>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<17>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<16>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<16>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<15>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<15>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<14>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<14>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<13>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<13>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<12>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<12>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<11>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<11>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<10>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<10>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<9>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<9>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<8>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<8>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<7>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<7>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<6>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<6>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<5>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<5>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<4>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<4>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<3>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<3>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<2>_rt
LUT1 		MEMAPP_Madd_add0003_add0000_cy<2>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_cy<1>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<31>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<30>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<29>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<28>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<27>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<26>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<25>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<24>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<23>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<22>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<21>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<20>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<19>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<18>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<17>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<16>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<15>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<14>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<13>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<12>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<11>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<10>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<9>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<8>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<7>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<6>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<5>_rt
LUT1 		MEMAPP_Madd_add0004_add0000_cy<4>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<31>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<30>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<29>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<28>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<27>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<26>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<25>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<24>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<23>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<22>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<21>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<20>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<19>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<18>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<17>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<16>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<15>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<14>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<13>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<12>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<11>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<10>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<9>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<8>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<7>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<6>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<5>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_cy<4>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<31>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<30>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<29>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<28>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<27>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<26>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<25>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<24>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<23>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<22>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<21>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<20>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<19>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<18>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<17>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<16>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<15>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<14>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<13>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<12>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<11>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<10>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<9>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<8>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<7>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<6>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<5>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_cy<4>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<1>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<2>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<3>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<4>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<5>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<6>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<7>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<8>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<9>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_cy<10>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<1>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<2>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<3>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<4>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<5>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<6>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<7>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<8>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<9>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_cy<10>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<1>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<2>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<3>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<4>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<5>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<6>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<7>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<8>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<9>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_cy<10>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<1>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<2>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<3>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<4>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<5>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<6>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<7>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<8>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<9>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_cy<10>_rt
LUT1 		Madd_count_addsub0000_xor<31>_rt
LUT1 		CLKGEN_Mcount_scount_xor<7>_rt
LUT1 		GATE_DACA_Madd_postlen_cntr_addsub0000_xor<29>_rt
LUT1 		GATE_ADCD_Madd_postlen_cntr_addsub0000_xor<29>_rt
LUT1 		GATE_ADCC_Madd_postlen_cntr_addsub0000_xor<29>_rt
LUT1 		GATE_ADCB_Madd_postlen_cntr_addsub0000_xor<29>_rt
LUT1 		GATE_ADCA_Madd_postlen_cntr_addsub0000_xor<29>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_xor<32>_rt
LUT1 		MEMAPP_Madd_trig_adca_addr_addsub0000_xor<32>_rt1
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_xor<32>_rt
LUT1 		MEMAPP_Madd_trig_adcb_addr_addsub0000_xor<32>_rt1
LUT1 		MEMAPP_Madd_add0004_add0000_xor<32>_rt
LUT1 		MEMAPP_Madd_add0002_add0000_xor<32>_rt
LUT1 		MEMAPP_Madd_add0000_add0000_xor<32>_rt
LUT1 		ADCDAT2_DAT_RTRA_Madd_dec_counter_addsub0000_xor<11>_rt
LUT1 		ADCDAT2_DAT_RTRB_Madd_dec_counter_addsub0000_xor<11>_rt
LUT1 		ADCDAT_DAT_RTRA_Madd_dec_counter_addsub0000_xor<11>_rt
LUT1 		ADCDAT_DAT_RTRB_Madd_dec_counter_addsub0000_xor<11>_rt
INV 		tmp_vlt_int11_INV_0
INV 		rst1_INV_0
INV 		rst1_INV_0_1
INV 		rst1_INV_0_2
INV 		rst1_INV_0_3
INV 		rst1_INV_0_4
INV 		dcm_clk_sel_n1_INV_0
INV 		dacmode_n1_INV_0
INV 		CONTROL_int_vctr1_14_not00001_INV_0
INV 		CONTROL_int_vctr1_13_not00001_INV_0
INV 		CONTROL_int_vctr1_12_not00001_INV_0
INV 		CONTROL_int_vctr1_11_not00001_INV_0
INV 		CONTROL_int_vctr0_3_not00001_INV_0
INV 		CONTROL_int_vctr0_2_not00001_INV_0
INV 		fifo_testr_req_mux00001_INV_0
INV 		MEMAPP_FIFO_MEMW_REQ_mux00001_INV_0
INV 		MEMAPP_FIFO_MEMR_REQ_mux00001_INV_0
INV 		CLKGEN_sclk_not00011_INV_0
INV 		MEMAPP_mem_adcb_run_inv1_INV_0
INV 		MEMAPP_mem_adca_run_inv1_INV_0
INV
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_IN
V_0
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_IN
V_0
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/gaussian_accumulate_e613902493/mux1/un
regy_join_6_1(1)1_INV_0
INV
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_
filter_d332e477e0/q_accumulator_96611ec7c7/mux/unregy_join_6_1(1)1_INV_0
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_xor(18)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(17)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_xor(18)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(17)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_xor(18)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(17)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_xor(18)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(17)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_xor(18)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(17)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_xor(18)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(17)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(16)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(15)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(14)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(13)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(12)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(11)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(10)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(9)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(8)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(7)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(6)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(5)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(4)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(3)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(2)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(1)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(16)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(15)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(14)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(13)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(12)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(11)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(10)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(9)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(8)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(7)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(6)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(5)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(4)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(3)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(2)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(1)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(16)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(15)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(14)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(13)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(12)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(11)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(10)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(9)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(8)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(7)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(6)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(5)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(4)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(3)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(2)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter_aac6f8646b/symmetric_data_flow_806ac29eee/symmetr
ic_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(1)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(16)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(15)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(14)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(13)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(12)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(11)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(10)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(9)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(8)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(7)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(6)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(5)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(4)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(3)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(2)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register1_414e33579f/addsub/Madd_result9_add0000_cy(1)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(16)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(15)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(14)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(13)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(12)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(11)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(10)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(9)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(8)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(7)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(6)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(5)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(4)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(3)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(2)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register2_a450228c31/addsub/Madd_result9_add0000_cy(1)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(16)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(15)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(14)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(13)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(12)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(11)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(10)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(9)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(8)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(7)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(6)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(5)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(4)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(3)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(2)_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_
07e697e8d1/gaussian_fir_filter1_0ddfbcb136/symmetric_data_flow_806ac29eee/symmet
ric_shift_register_11cdd40bb0/addsub/Madd_result9_add0000_cy(1)_rt
INV
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_INV_0
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<12>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<13>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<13>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Msub_prog_empty_
i_addsub0000_cy<1>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Msub_prog_full_i
_addsub0000_cy<1>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<12>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_c
nt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<12>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<11>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<10>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen
_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_I
NV_0
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_I
NV_0
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_IN
V_0
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_IN
V_0
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_I
NV_0
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV 		MEMAPP_SDRAM_DDR2_LB_0/rd_cal_d17_i
INV
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_I
NV_0
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_b
in_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1
/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV 		MEMAPP_SDRAM_DDR2_LB_1/rd_cal_d17_i
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<10>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bi
n_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<9>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/
gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
INV 		MEMAPP_SDRAM_DDR2_LB_2/rd_cal_d17_i
INV 		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/EMPTY_inv1_INV_0
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_xor<9>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_t
op.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus1/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<8>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<7>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<6>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<5>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<4>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<3>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<2>_rt
LUT1
		FIFO_TEST/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr_plus2/gen_bin
_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/Mcount_count_cy<1>_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/counter/com
p0.core_instance0/BU11_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/counter/com
p0.core_instance0/BU17_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<7>_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/actable_ctr30_cry_5_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/actable_
ctr30_cry_5_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/actable_
ctr30_cry_5_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/actable_
ctr30_cry_5_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<1>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<2>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<3>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<4>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<5>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<6>_rt
LUT1
		MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pelogic/Mcompar_prog
_empty_i_cmp_le0000_cy<7>_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/actable_ctr30_cry_5_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/actable_
ctr30_cry_5_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/actable_
ctr30_cry_5_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/actable_
ctr30_cry_5_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_
full_i_cmp_ge0000_cy<1>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_
full_i_cmp_ge0000_cy<2>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_
full_i_cmp_ge0000_cy<3>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_
full_i_cmp_ge0000_cy<4>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_
full_i_cmp_ge0000_cy<5>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_
full_i_cmp_ge0000_cy<6>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_
full_i_cmp_ge0000_cy<7>_rt
LUT1
		MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/Mcompar_prog_
full_i_cmp_ge0000_cy<9>_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/actable_ctr30_cry_5_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/actable_
ctr30_cry_5_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/actable_
ctr30_cry_5_rt
LUT1
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/actable_
ctr30_cry_5_rt
LUT1
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/counter/com
p0.core_instance0/BU23_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_25_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_25_rt1
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_25_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_25_rt1
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_24_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_24_rt1
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_24_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_24_rt1
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_21_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_21_rt1
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_21_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_21_rt1
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_10_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_10_rt1
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_10_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_10_rt1
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f5_rt1
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_rt
LUT1
		DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gene
rator/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f5_rt1
INV 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/N_363_i1_INV_0
INV
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_363_i1
_INV_0
INV
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_363_i1
_INV_0
INV
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_3/N_363_i1
_INV_0
INV 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/N_363_i1_INV_0
INV
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_363_i1
_INV_0
INV
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_363_i1
_INV_0
INV
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_3/N_363_i1
_INV_0
INV 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/N_363_i1_INV_0
INV
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/N_363_i1
_INV_0
INV
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/N_363_i1
_INV_0
INV
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_3/N_363_i1
_INV_0
INV 		int_reset1_INV_0_1
INV 		int_reset1_INV_0_2
INV 		int_reset1_INV_0_3
INV 		int_reset1_INV_0_4
INV 		int_reset1_INV_0_5
INV 		int_reset1_INV_0_6
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/N_258_sn_i
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/N_258_sn_i/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/l_ref_ack_i
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/l_ref_ack_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_iobs[1].rd_vld_iob/rd_vld_fe_i[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_iobs[1].rd_vld_iob/rd_vld_fe_i[1]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_iobs[1].rd_vld_iob/rd_vld_re_i[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_iobs[1].rd_vld_iob/rd_vld_re_i[1]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_iobs[0].rd_vld_iob/rd_vld_fe_i[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_iobs[0].rd_vld_iob/rd_vld_fe_i[0]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_iobs[0].rd_vld_iob/rd_vld_re_i[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_iobs[0].rd_vld_iob/rd_vld_re_i[0]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/N_258_sn_i
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/N_258_sn_i/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/l_ref_ack_i
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/l_ref_ack_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_iobs[1].rd_vld_iob/rd_vld_fe_i[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_iobs[1].rd_vld_iob/rd_vld_fe_i[1]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_iobs[1].rd_vld_iob/rd_vld_re_i[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_iobs[1].rd_vld_iob/rd_vld_re_i[1]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_iobs[0].rd_vld_iob/rd_vld_fe_i[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_iobs[0].rd_vld_iob/rd_vld_fe_i[0]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_iobs[0].rd_vld_iob/rd_vld_re_i[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_iobs[0].rd_vld_iob/rd_vld_re_i[0]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/N_258_sn_i
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/N_258_sn_i/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/l_ref_ack_i
LOCALBUF 		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/l_ref_ack_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[0].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[2].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[1].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/trans
ition_rst_i/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[5]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[4]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[3]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[2]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[1]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]/LUT1_L_BUF
LUT1_L
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_s[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/ddr_datapath[3].ddr_datapath_dc_virtex4/delay_acq/tap_c
ounter_qxu_0[0]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_iobs[1].rd_vld_iob/rd_vld_fe_i[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_iobs[1].rd_vld_iob/rd_vld_fe_i[1]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_iobs[1].rd_vld_iob/rd_vld_re_i[1]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_iobs[1].rd_vld_iob/rd_vld_re_i[1]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_iobs[0].rd_vld_iob/rd_vld_fe_i[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_iobs[0].rd_vld_iob/rd_vld_fe_i[0]/LUT1_L_BUF
LUT1_L 		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_iobs[0].rd_vld_iob/rd_vld_re_i[0]
LOCALBUF
		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_iobs[0].rd_vld_iob/rd_vld_re_i[0]/LUT1_L_BUF
LUT2
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/addsub/comp
0.core_instance0/BU31
LUT2
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/addsub/comp
0.core_instance0/BU71
LUT2
		ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/addsub/comp
0.core_instance0/BU111
LD 		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_re[3]
LD 		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[3]
LD 		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_re[2]
LD 		MEMAPP_SDRAM_DDR2_LB_0/rd_vld_mappings_fe[0]
LD 		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_re[1]
LD 		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[0]
LD 		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_re[3]
LD 		MEMAPP_SDRAM_DDR2_LB_1/rd_vld_mappings_fe[3]
LD 		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_re[2]
LD 		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[0]
LD 		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_re[3]
LD 		MEMAPP_SDRAM_DDR2_LB_2/rd_vld_mappings_fe[3]
MUXCY
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_0/actable_ctr_2_sqmuxa_1_1_
s
MUXCY
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/actable_
ctr_2_sqmuxa_1_1_s
MUXCY
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/actable_
ctr_1_sqmuxa_1_1
MUXCY
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_RP_3
MUXCY
		MEMAPP_SDRAM_DDR2_LB_0/fastinit/fastsdram/openbank_gen_1_3.openbank_2/actable_
ctr_2_sqmuxa_3_1_0
MUXCY
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_0/actable_ctr_2_sqmuxa_1_1_
s
MUXCY
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/actable_
ctr_2_sqmuxa_1_1_s
MUXCY
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/actable_
ctr_1_sqmuxa_1_1
MUXCY
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_RP_3
MUXCY
		MEMAPP_SDRAM_DDR2_LB_1/fastinit/fastsdram/openbank_gen_1_3.openbank_2/actable_
ctr_2_sqmuxa_3_1_0
MUXCY
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_0/actable_ctr_2_sqmuxa_1_1_
s
MUXCY
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/actable_
ctr_2_sqmuxa_1_1_s
MUXCY
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/actable_
ctr_1_sqmuxa_1_1
MUXCY
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_1/un1_RP_3
MUXCY
		MEMAPP_SDRAM_DDR2_LB_2/fastinit/fastsdram/openbank_gen_1_3.openbank_2/actable_
ctr_2_sqmuxa_3_1_0

Section 6 - IOB Properties
--------------------------

+----------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |             | Strength | Rate |              |          | Delay    |
+----------------------------------------------------------------------------------------------------------------------------------------+
| ADC_CLKI                           | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| ADC_DA<0>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<1>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<2>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<3>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<4>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<5>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<6>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<7>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<8>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<9>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<10>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<11>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<12>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DA<13>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<0>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<1>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<2>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<3>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<4>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<5>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<6>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<7>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<8>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<9>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<10>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<11>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<12>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DB<13>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<0>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<1>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<2>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<3>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<4>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<5>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<6>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<7>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<8>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<9>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<10>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<11>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<12>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DC<13>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<0>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<1>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<2>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<3>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<4>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<5>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<6>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<7>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<8>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<9>                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<10>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<11>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<12>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_DD<13>                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| ADC_OVRA                           | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| ADC_OVRB                           | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| ADC_OVRC                           | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| ADC_OVRD                           | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| ADJ_CLK                            | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| BUSA_MASTER                        | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| BUSA_TERM                          | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| BUSB_MASTER                        | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| BUSB_TERM                          | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| CLKEN_ADC                          | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| CLKEN_DAC                          | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| CLKSEL_ADC<0>                      | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| CLKSEL_ADC<1>                      | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| CLKSEL_DAC<0>                      | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| CLKSEL_DAC<1>                      | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| CLK_DETA                           | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| CLK_DETB                           | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| DAC_CLKI                           | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| DAC_DA<0>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<1>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<2>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<3>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<4>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<5>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<6>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<7>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<8>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<9>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<10>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<11>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<12>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<13>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<14>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DA<15>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<0>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<1>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<2>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<3>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<4>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<5>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<6>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<7>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<8>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<9>                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<10>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<11>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<12>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<13>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<14>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_DB<15>                         | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_PHSTR                          | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| DAC_PLLLOCK                        | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| DAC_QFLAG                          | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| DAC_RESET_N                        | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| DAC_SCLK                           | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| DAC_SDEN_N                         | IOB              | OUTPUT    | LVTTL       | 12       | SLOW | OFF1         |          |          |
| DAC_SDIO                           | IOB              | OUTPUT    | LVTTL       | 12       | SLOW | OFF1         |          |          |
|                                    |                  |           |             |          |      | TFF1         |          |          |
| DAC_SDO                            | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| DAC_TXEN                           | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| DDR0_ADDRESS<0>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<1>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<2>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<3>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<4>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<5>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<6>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<7>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<8>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<9>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<10>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<11>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<12>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<13>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      |              |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_ADDRESS<14>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      |              |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_BA<0>                         | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_BA<1>                         | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_BA<2>                         | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_CASB                          | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_CKE                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_CLK                           | IOB              | OUTPUT    | SSTL18_II_D |          |      | OFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | ODDR:OPPOSITE    |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFFDDRA      |          |          |
| DDR0_CLKB                          | IOB              | OUTPUT    | SSTL18_II_D |          |      | OFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | ODDR:OPPOSITE    |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFFDDRA      |          |          |
| DDR0_CSB                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_DM<0>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_DM<1>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_DM<2>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_DM<3>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_DQ<0>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<1>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<2>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<3>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<4>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<5>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<6>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<7>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<8>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<9>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<10>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<11>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<12>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<13>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<14>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<15>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<16>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<17>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<18>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<19>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<20>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<21>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<22>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<23>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<24>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<25>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<26>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<27>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<28>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<29>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<30>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQ<31>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQS<0>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQS<1>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQS<2>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQS<3>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR0_DQSB<0>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_DQSB<1>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_DQSB<2>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_DQSB<3>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_FB0IN                         | IOB              | INPUT     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    |                  |           |             |          |      | IFF4         |          |          |
| DDR0_FB0OUT                        | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_FB1IN                         | IOB              | INPUT     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    |                  |           |             |          |      | IFF4         |          |          |
| DDR0_FB1OUT                        | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR0_ODT                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_RASB                          | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR0_WEB                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<0>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<1>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<2>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<3>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<4>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<5>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<6>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<7>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<8>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<9>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<10>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<11>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<12>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<13>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      |              |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_ADDRESS<14>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      |              |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_BA<0>                         | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_BA<1>                         | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_BA<2>                         | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_CASB                          | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_CKE                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_CLK                           | IOB              | OUTPUT    | SSTL18_II_D |          |      | OFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | ODDR:OPPOSITE    |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFFDDRA      |          |          |
| DDR1_CLKB                          | IOB              | OUTPUT    | SSTL18_II_D |          |      | OFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | ODDR:OPPOSITE    |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFFDDRA      |          |          |
| DDR1_CSB                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_DM<0>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_DM<1>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_DM<2>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_DM<3>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_DQ<0>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<1>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<2>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<3>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<4>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<5>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<6>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<7>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<8>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<9>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<10>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<11>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<12>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<13>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<14>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<15>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<16>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<17>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<18>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<19>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<20>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<21>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<22>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<23>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<24>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<25>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<26>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<27>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<28>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<29>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<30>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQ<31>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQS<0>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQS<1>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQS<2>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQS<3>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR1_DQSB<0>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_DQSB<1>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_DQSB<2>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_DQSB<3>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_FB0IN                         | IOB              | INPUT     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    |                  |           |             |          |      | IFF4         |          |          |
| DDR1_FB0OUT                        | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_FB1IN                         | IOB              | INPUT     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    |                  |           |             |          |      | IFF4         |          |          |
| DDR1_FB1OUT                        | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR1_ODT                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_RASB                          | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR1_WEB                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<0>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<1>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<2>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<3>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<4>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<5>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<6>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<7>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<8>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<9>                    | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<10>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<11>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<12>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<13>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      |              |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_ADDRESS<14>                   | IOB              | OUTPUT    | SSTL18_I_DC |          |      |              |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_BA<0>                         | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_BA<1>                         | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_BA<2>                         | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_CASB                          | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_CKE                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_CLK                           | IOB              | OUTPUT    | SSTL18_II_D |          |      | OFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | ODDR:OPPOSITE    |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFFDDRA      |          |          |
| DDR2_CLKB                          | IOB              | OUTPUT    | SSTL18_II_D |          |      | OFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | ODDR:OPPOSITE    |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFFDDRA      |          |          |
| DDR2_CSB                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_DM<0>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_DM<1>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_DM<2>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_DM<3>                         | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_DQ<0>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<1>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<2>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<3>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<4>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<5>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<6>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<7>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<8>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<9>                         | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<10>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<11>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<12>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<13>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<14>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<15>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<16>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<17>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<18>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<19>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<20>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<21>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<22>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<23>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<24>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<25>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<26>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<27>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<28>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<29>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<30>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQ<31>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQS<0>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQS<1>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQS<2>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQS<3>                        | IOB              | BIDIR     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    | ODDR:SAME        |           |             |          |      | IFF4         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
|                                    |                  |           |             |          |      | OFF2         |          |          |
|                                    |                  |           |             |          |      | OFF3         |          |          |
|                                    |                  |           |             |          |      | OFFDDRB      |          |          |
| DDR2_DQSB<0>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_DQSB<1>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_DQSB<2>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_DQSB<3>                       | IOB              | OUTPUT    | SSTL18_II_D |          |      | TFF1         |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_FB0IN                         | IOB              | INPUT     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    |                  |           |             |          |      | IFF4         |          |          |
| DDR2_FB0OUT                        | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_FB1IN                         | IOB              | INPUT     | SSTL18_II_D |          |      | IFF1         |          | 0        |
|                                    |                  |           | CI          |          |      |              |          |          |
|                                    | IDDR:SAME        |           |             |          |      | IFF2         |          |          |
|                                    |                  |           |             |          |      | IFF4         |          |          |
| DDR2_FB1OUT                        | IOB              | OUTPUT    | SSTL18_II_D |          |      |              |          |          |
|                                    |                  |           | CI          |          |      |              |          |          |
| DDR2_ODT                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_RASB                          | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| DDR2_WEB                           | IOB              | OUTPUT    | SSTL18_I_DC |          |      | OFF1         |          |          |
|                                    |                  |           | I           |          |      |              |          |          |
| EXTCLKA_EN                         | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| EXTCLKB_EN                         | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| FLASH_RP_N                         | IOB              | OUTPUT    | LVTTL       | 12       | SLOW | OFF1         |          |          |
| GATEA_DISBL                        | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| GATEA_INT                          | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| GATEA_IN_N                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| GATEA_OUT_N                        | IOB              | OUTPUT    | LVTTL       | 24       | FAST | OFF1         |          |          |
| GATEA_SRC                          | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| GATEA_TTL                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| GATEB_DISBL                        | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| GATEB_INT                          | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
| GATEB_IN_N                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| GATEB_OUT_N                        | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| GATEB_SRC                          | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| GATEB_TTL                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| IIC_CLK                            | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| IIC_DAT                            | IOB              | BIDIR     | LVTTL       | 12       | SLOW |              |          |          |
| LAD<0>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<1>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<2>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<3>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<4>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<5>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<6>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<7>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<8>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<9>                             | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<10>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<11>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<12>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<13>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<14>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<15>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<16>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<17>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<18>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<19>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<20>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<21>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<22>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<23>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<24>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<25>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<26>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<27>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<28>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<29>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<30>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<31>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<32>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<33>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<34>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<35>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<36>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<37>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<38>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<39>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<40>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<41>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<42>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<43>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<44>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<45>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<46>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<47>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<48>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<49>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<50>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<51>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<52>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<53>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<54>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<55>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<56>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<57>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<58>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<59>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<60>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<61>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<62>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LAD<63>                            | IOB              | BIDIR     | LVCMOS25    | 12       | SLOW | IFF1         |          |          |
|                                    |                  |           |             |          |      | OFF1         |          |          |
| LADS_N                             | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| LBE0_N                             | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| LBE4_N                             | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| LBLAST_N                           | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| LCLKI                              | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| LDREQ_N<0>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LDREQ_N<1>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LDREQ_N<2>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LDREQ_N<3>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LDREQ_N<4>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LDREQ_N<5>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LDREQ_N<6>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LDREQ_N<7>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LDREQ_N<8>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LDREQ_N<9>                         | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LDREQ_N<10>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LDREQ_N<11>                        | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LHOLD                              | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| LHOLDA                             | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LIRQ_N<0>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LIRQ_N<1>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LIRQ_N<2>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LIRQ_N<3>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LREADY_N                           | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW | OFF1         |          |          |
| LRST_N                             | IOB              | INPUT     | LVCMOS25    |          |      |              |          |          |
| LRW                                | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| LSPARE<0>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LSPARE<1>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LSPARE<2>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LSPARE<3>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LSPARE<4>                          | IOB              | OUTPUT    | LVCMOS25    | 12       | SLOW |              |          |          |
| LVDS1_CTL_N                        | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_CTL_P                        | IOBM             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<0>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<1>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<2>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<3>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<4>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<5>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<6>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<7>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<8>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<9>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<10>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<11>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<12>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<13>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<14>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_N<15>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_DAT_P<0>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<1>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<2>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<3>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<4>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<5>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<6>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<7>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<8>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<9>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<10>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<11>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<12>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<13>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<14>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_DAT_P<15>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS1_GCFB_N                       | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS1_GCFB_P                       | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS1_GCLK_N                       | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_GCLK_P                       | IOBM             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_RC_OUT_N                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS1_RC_OUT_P                     | IOBM             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_CTL_N                        | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_CTL_P                        | IOBM             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<0>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<1>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<2>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<3>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<4>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<5>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<6>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<7>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<8>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<9>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<10>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<11>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<12>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<13>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<14>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_N<15>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_DAT_P<0>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<1>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<2>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<3>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<4>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<5>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<6>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<7>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<8>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<9>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<10>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<11>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<12>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<13>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<14>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_DAT_P<15>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS2_GCFB_N                       | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS2_GCFB_P                       | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS2_GCLK_N                       | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_GCLK_P                       | IOBM             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_RC_OUT_N                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS2_RC_OUT_P                     | IOBM             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_CTL_N                        | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_CTL_P                        | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_N<0>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<1>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<2>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<3>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<4>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<5>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<6>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<7>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<8>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<9>                     | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<10>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<11>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<12>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<13>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<14>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_N<15>                    | IOBS             | OUTPUT    | LVDS_25     |          |      |              |          |          |
| LVDS3_DAT_P<0>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<1>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<2>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<3>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<4>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<5>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<6>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<7>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<8>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<9>                     | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<10>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<11>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<12>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<13>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<14>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_DAT_P<15>                    | IOBM             | OUTPUT    | LVDS_25     |          |      | OFF1         |          |          |
| LVDS3_RC_IN_N                      | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS3_RC_IN_P                      | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS4_CTL_N                        | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS4_CTL_P                        | IOB              | INPUT     | LVDS_25     |          |      | IFF1         |          |          |
| LVDS4_DAT_N<0>                     | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS4_DAT_N<1>                     | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS4_DAT_N<2>                     | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS4_DAT_N<3>                     | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS4_DAT_P<0>                     | IOB              | INPUT     | LVDS_25     |          |      | IFF1         |          |          |
| LVDS4_DAT_P<1>                     | IOB              | INPUT     | LVDS_25     |          |      | IFF1         |          |          |
| LVDS4_DAT_P<2>                     | IOB              | INPUT     | LVDS_25     |          |      | IFF1         |          |          |
| LVDS4_DAT_P<3>                     | IOB              | INPUT     | LVDS_25     |          |      | IFF1         |          |          |
| LVDS4_RC_IN_N                      | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LVDS4_RC_IN_P                      | IOB              | INPUT     | LVDS_25     |          |      |              |          |          |
| LWAIT_N                            | IOB              | INPUT     | LVCMOS25    |          |      | IFF1         |          |          |
| MEM_CLK_N                          | IOB              | INPUT     | LVPECL_25   |          |      |              |          |          |
| MEM_CLK_P                          | IOB              | INPUT     | LVPECL_25   |          |      |              |          |          |
| PLLVDD                             | IOB              | OUTPUT    | LVTTL       | 12       | SLOW |              |          |          |
| REF_CLK_N                          | IOB              | INPUT     | LVPECL_25   |          |      |              |          |          |
| REF_CLK_P                          | IOB              | INPUT     | LVPECL_25   |          |      |              |          |          |
| SYNCA_IN_N                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| SYNCA_OUT_N                        | IOB              | OUTPUT    | LVTTL       | 24       | FAST | OFF1         |          |          |
| SYNCA_TTL                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| SYNCB_IN_N                         | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| SYNCB_OUT_N                        | IOB              | OUTPUT    | LVTTL       | 12       | FAST | OFF1         |          |          |
| SYNCB_TTL                          | IOB              | INPUT     | LVTTL       |          |      | IFF1         |          |          |
| TMP_VLT_INT1_N                     | IOB              | INPUT     | LVTTL       |          |      |              |          |          |
+----------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_filter_d332e477e0/mac_cd4ea7bb66/addsub1/c
omp2.core_instance2/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_filter_d332e477e0/mac3_f2a2dd690f/addsub/c
omp3.core_instance3/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_filter_d332e477e0/mac2_02a9ab21f4/addsub1/
comp2.core_instance2/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_filter_d332e477e0/mac1_85f81767ca/addsub1/
comp3.core_instance3/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_07e697e8d1/gaussian_fir_filter_aac6f8646b/
symmetric_data_flow_806ac29eee/symmetric_shift_register_11cdd40bb0/addsub/comp1.core_instance1/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_07e697e8d1/gaussian_fir_filter_aac6f8646b/
symmetric_data_flow_806ac29eee/symmetric_shift_register2_a450228c31/addsub/comp1.core_instance1/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_07e697e8d1/gaussian_fir_filter_aac6f8646b/
symmetric_data_flow_806ac29eee/symmetric_shift_register1_414e33579f/addsub/comp1.core_instance1/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_07e697e8d1/gaussian_fir_filter1_0ddfbcb136
/symmetric_data_flow_806ac29eee/symmetric_shift_register_11cdd40bb0/addsub/comp1.core_instance1/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_07e697e8d1/gaussian_fir_filter1_0ddfbcb136
/symmetric_data_flow_806ac29eee/symmetric_shift_register2_a450228c31/addsub/comp1.core_instance1/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_07e697e8d1/gaussian_fir_filter1_0ddfbcb136
/symmetric_data_flow_806ac29eee/symmetric_shift_register1_414e33579f/addsub/comp1.core_instance1/hset
ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/count_generator_a2519689de/addsub/comp0.core_instance0/hset

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.


----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 9

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_DDC_DCM_ddc_dcm_clk2x = PERIOD TIMEGRP | SETUP   |    -1.031ns|     5.031ns|      83|       46314
   "DDC_DCM_ddc_dcm_clk2x" TS_ADC_CLKI / 2  | HOLD    |     0.367ns|            |       0|           0
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* COMP "LREADY_N" OFFSET = OUT 9 ns AFTER C | MAXDELAY|    -0.378ns|     9.378ns|       1|         378
  OMP "LCLKI"                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_SDRAM_SYS_CLK_DCM_INST_clkdv_buf_0 = P | SETUP   |     3.763ns|    16.948ns|       0|           0
  ERIOD TIMEGRP "SDRAM_SYS_CLK_DCM_INST_clk | HOLD    |    -0.058ns|            |       3|         140
  dv_buf_0" TS_MEM_CLK_P * 4 HIGH 50%       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_SDRAM_SYS_CLK_DCM_INST_clk0_buf_0 = PE | SETUP   |     0.174ns|     7.826ns|       0|           0
  RIOD TIMEGRP "SDRAM_SYS_CLK_DCM_INST_clk0 | HOLD    |     0.414ns|            |       0|           0
  _buf_0" TS_MEM_CLK_P HIGH 50%             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dac_clk_buf2 = PERIOD TIMEGRP "dac_clk | SETUP   |     1.437ns|     6.563ns|       0|           0
  _buf2" TS_DAC_CLKI HIGH 50%               | HOLD    |     0.392ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_DDC_DCM_ddc_dcm_clk4d = PERIOD TIMEGRP | SETUP   |     1.807ns|    17.544ns|       0|           0
   "DDC_DCM_ddc_dcm_clk4d" TS_ADC_CLKI * 4  | HOLD    |     0.371ns|            |       0|           0
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_ADC_CLKI = PERIOD TIMEGRP "ADC_CLKI" 8 | SETUP   |     1.879ns|     6.121ns|       0|           0
   ns HIGH 50%                              | HOLD    |     0.349ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_LCLKI = PERIOD TIMEGRP "LCLKI" 14 ns H | SETUP   |     2.442ns|    11.558ns|       0|           0
  IGH 50%                                   | HOLD    |     0.326ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_SDRAM_SYS_CLK_DCM_INST_clk270_buf_0 =  | SETUP   |     3.010ns|     3.986ns|       0|           0
  PERIOD TIMEGRP "SDRAM_SYS_CLK_DCM_INST_cl | HOLD    |     0.564ns|            |       0|           0
  k270_buf_0" TS_MEM_CLK_P PHASE 6 ns HIGH  |         |            |            |        |            
  50%                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "LBLAST_N" OFFSET = IN 7 ns BEFORE C | SETUP   |     4.193ns|     2.807ns|       0|           0
  OMP "LCLKI"                               |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "LBE0_N" OFFSET = IN 7 ns BEFORE COM | SETUP   |     4.564ns|     2.436ns|       0|           0
  P "LCLKI"                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  COMP "LBE4_N" OFFSET = IN 7 ns BEFORE COM | SETUP   |     4.588ns|     2.412ns|       0|           0
  P "LCLKI"                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_SDRAM_SYS_CLK_DCM_INST_clk180_buf_0 =  | N/A     |         N/A|         N/A|     N/A|         N/A
  PERIOD TIMEGRP "SDRAM_SYS_CLK_DCM_INST_cl |         |            |            |        |            
  k180_buf_0" TS_MEM_CLK_P PHASE 4 ns HIGH  |         |            |            |        |            
  50%                                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_SDRAM_SYS_CLK_DCM_INST_clkdv_buf = PER | N/A     |         N/A|         N/A|     N/A|         N/A
  IOD TIMEGRP "SDRAM_SYS_CLK_DCM_INST_clkdv |         |            |            |        |            
  _buf" TS_MEM_CLK_N * 4 HIGH 50%           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_SDRAM_SYS_CLK_DCM_INST_clk270_buf = PE | N/A     |         N/A|         N/A|     N/A|         N/A
  RIOD TIMEGRP "SDRAM_SYS_CLK_DCM_INST_clk2 |         |            |            |        |            
  70_buf" TS_MEM_CLK_N PHASE 6 ns HIGH 50%  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_SDRAM_SYS_CLK_DCM_INST_clk180_buf = PE | N/A     |         N/A|         N/A|     N/A|         N/A
  RIOD TIMEGRP "SDRAM_SYS_CLK_DCM_INST_clk1 |         |            |            |        |            
  80_buf" TS_MEM_CLK_N PHASE 4 ns HIGH 50%  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_SDRAM_SYS_CLK_DCM_INST_clk0_buf = PERI | N/A     |         N/A|         N/A|     N/A|         N/A
  OD TIMEGRP "SDRAM_SYS_CLK_DCM_INST_clk0_b |         |            |            |        |            
  uf" TS_MEM_CLK_N HIGH 50%                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 8 n | N/A     |         N/A|         N/A|     N/A|         N/A
  s HIGH 50%                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MEM_CLK_P = PERIOD TIMEGRP "MEM_CLK_P" | N/A     |         N/A|         N/A|     N/A|         N/A
   8 ns HIGH 50%                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MEM_CLK_N = PERIOD TIMEGRP "MEM_CLK_N" | N/A     |         N/A|         N/A|     N/A|         N/A
   8 ns HIGH 50%                            |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DAC_CLKI = PERIOD TIMEGRP "DAC_CLKI" 8 | N/A     |         N/A|         N/A|     N/A|         N/A
   ns HIGH 50%                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------


3 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.



Section 12 - Configuration String Details
-----------------------------------------
RAMB16
"ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT2_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT2_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_FIFO_ADCA/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_FIFO_ADCB/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_7
50a2b6724/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cs
tr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP": Configuration String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:1 DOB_REG:1 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:36 READ_WIDTH_B:36 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:NO_CHANGE
WRITE_MODE_B:NO_CHANGE WRITE_WIDTH_A:36 WRITE_WIDTH_B:36"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000103030205000000010203000600000001010300050000000100030204
   INIT_01 = 0000000301020003000000020303030200000002020103070000000201000202
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_7
50a2b6724/single_port_ram1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.c
str/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP": Configuration String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:1 DOB_REG:1 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:36 READ_WIDTH_B:36 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:NO_CHANGE
WRITE_MODE_B:NO_CHANGE WRITE_WIDTH_A:36 WRITE_WIDTH_B:36"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000500020103000000040202030600000004000302070000000303000300
   INIT_01 = 0000000603030204000000060200020300000006000101010000000502010302
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/gaus_coef_mem_7
50a2b6724/single_port_ram2/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.c
str/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP": Configuration String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:1 DOB_REG:1 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:36 READ_WIDTH_B:36 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:NO_CHANGE
WRITE_MODE_B:NO_CHANGE WRITE_WIDTH_A:36 WRITE_WIDTH_B:36"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000010001020301000001000002000000000007030001070000000701020102
   INIT_01 = 0000010100000305000001000303030400000100030103010000010002020300
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_2
4c62326ba/single_port_ram/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cs
tr/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP": Configuration String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:1 DOB_REG:1 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:36 READ_WIDTH_B:36 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:NO_CHANGE
WRITE_MODE_B:NO_CHANGE WRITE_WIDTH_A:36 WRITE_WIDTH_B:36"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000101010301030303070202000003030307030100020000000000000206
   INIT_01 = 0000030102010104000000000303020603030302020300070000000002030002
   INIT_02 = 0303030502030006030303020302030100000104020002050001000201000001
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_2
4c62326ba/single_port_ram1/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.c
str/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP": Configuration String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:1 DOB_REG:1 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:36 READ_WIDTH_B:36 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:NO_CHANGE
WRITE_MODE_B:NO_CHANGE WRITE_WIDTH_A:36 WRITE_WIDTH_B:36"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000103000100030303070302000103030307020203060000000000000205
   INIT_01 = 0000030603010000000000060003030603030302000300070303030701010207
   INIT_02 = 0303030701010207030303020003000700000006000303060000030603010000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_2
4c62326ba/single_port_ram2/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.c
str/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP": Configuration String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:1 DOB_REG:1 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:36 READ_WIDTH_B:36 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:NO_CHANGE
WRITE_MODE_B:NO_CHANGE WRITE_WIDTH_A:36 WRITE_WIDTH_B:36"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000103010307000000000100020603030307020100050000000000000003
   INIT_01 = 0001000201000001000001040200020503030302030203010303030502030006
   INIT_02 = 0000000002030002030303020203000700000000030302060000030102010104
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/coefficients_5b4c07ac77/poly_coef_mem_2
4c62326ba/single_port_ram3/comp6.core_instance6/BU2/U0/blk_mem_generator/valid.c
str/ramloop[0].ram.r/v4.ram/SP.WIDE_PRIM.SP": Configuration String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:1 DOB_REG:1 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:36 READ_WIDTH_B:36 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:NO_CHANGE
WRITE_MODE_B:NO_CHANGE WRITE_WIDTH_A:36 WRITE_WIDTH_B:36"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000102000205000000000301000403030307020002030303030703020305
   INIT_01 = 0001000301030007000002030003030203030305000201070303030400000007
   INIT_02 = 0000000102000205030303040000000703030305000201070000020300030302
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/gaussian_accumulate_e613902493/dsp48_x
0/dsp48_inst": Configuration String is:
   "AREG:0 BREG:0 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECINV:CEC
CECTRLINV:CECTRL CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:NONE MREG:0
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:1 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCINV:RSTC
RSTCTRLINV:RSTCTRL RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/gaussian_mult_902f1cd253/dsp1/dsp48_in
st": Configuration String is:
   "AREG:2 BREG:2 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/gaussian_mult_902f1cd253/dsp3/dsp48_in
st": Configuration String is:
   "AREG:1 BREG:1 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter1_0ddfbcb136/gaussian_mult_902f1cd253/dsp48_x0/dsp4
8_inst": Configuration String is:
   "AREG:2 BREG:2 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/gaussian_accumulate_e613902493/dsp48_x0
/dsp48_inst": Configuration String is:
   "AREG:0 BREG:0 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECINV:CEC
CECTRLINV:CECTRL CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:NONE MREG:0
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:1 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCINV:RSTC
RSTCTRLINV:RSTCTRL RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/gaussian_mult_902f1cd253/dsp1/dsp48_ins
t": Configuration String is:
   "AREG:2 BREG:2 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/gaussian_mult_902f1cd253/dsp3/dsp48_ins
t": Configuration String is:
   "AREG:1 BREG:1 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/gaussian_fir_filters_0
7e697e8d1/gaussian_fir_filter_aac6f8646b/gaussian_mult_902f1cd253/dsp48_x0/dsp48
_inst": Configuration String is:
   "AREG:2 BREG:2 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/i_accumulator_188238f264/dsp2/dsp48_inst": Configuration String
is:
   "AREG:0 BREG:0 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECINV:CEC
CECTRLINV:CECTRL CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:1 LEGACY_MODE:NONE MREG:0
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:1 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCINV:RSTC
RSTCTRLINV:RSTCTRL RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac1_85f81767ca/dsp48_x0/dsp48_inst": Configuration String is:
   "AREG:1 BREG:1 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac2_02a9ab21f4/dsp48_x0/dsp48_inst": Configuration String is:
   "AREG:2 BREG:2 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac3_f2a2dd690f/dsp48_x0/dsp48_inst": Configuration String is:
   "AREG:2 BREG:2 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/mac_cd4ea7bb66/dsp1/dsp48_inst": Configuration String is:
   "AREG:1 BREG:1 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECTRLINV:CECTRL
CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:0 LEGACY_MODE:MULT18X18S MREG:1
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:0 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCTRLINV:RSTCTRL
RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

DSP48
"ADCDAT_USER_BLOCKA_DDC_A/ddc_793a5b82b8/ddc_a_544a648b1a/polyphase_kaiser_fir_f
ilter_d332e477e0/q_accumulator_96611ec7c7/dsp2/dsp48_inst": Configuration String
is:
   "AREG:0 BREG:0 B_INPUT:DIRECT CARRYININV:CARRYIN CARRYINREG:0
CARRYINSEL0INV:CARRYINSEL0 CARRYINSEL1INV:CARRYINSEL1 CARRYINSELREG:0 CEAINV:CEA
CEBINV:CEB CECARRYININV:CECARRYIN CECINSUBINV:CECINSUB CECINV:CEC
CECTRLINV:CECTRL CEMINV:CEM CEPINV:CEP CLKINV:CLK CREG:1 LEGACY_MODE:NONE MREG:0
OPMODE0INV:OPMODE0 OPMODE1INV:OPMODE1 OPMODE2INV:OPMODE2 OPMODE3INV:OPMODE3
OPMODE4INV:OPMODE4 OPMODE5INV:OPMODE5 OPMODE6INV:OPMODE6 OPMODEREG:1 PREG:1
RSTAINV:RSTA RSTBINV:RSTB RSTCARRYININV:RSTCARRYIN RSTCINV:RSTC
RSTCTRLINV:RSTCTRL RSTMINV:RSTM RSTPINV:RSTP SUBTRACTINV:SUBTRACT SUBTRACTREG:0"

BUFGCTRL "BUFGMUX_DAC": Configuration String is:
   "CE0INV:CE0 CE1INV:CE1 CREATE_EDGE:TRUE IGNORE0INV:IGNORE0 IGNORE1INV:IGNORE1
INIT_OUT:0 PRESELECT_I0:FALSE PRESELECT_I1:FALSE S0INV:S0_B S1INV:S1"

BUFGCTRL "BUFGMUX_DCM": Configuration String is:
   "CE0INV:CE0 CE1INV:CE1 CREATE_EDGE:TRUE IGNORE0INV:IGNORE0 IGNORE1INV:IGNORE1
INIT_OUT:0 PRESELECT_I0:FALSE PRESELECT_I1:FALSE S0INV:S0_B S1INV:S1"

BUFGCTRL "BUFGMUX_NODCM": Configuration String is:
   "CE0INV:CE0 CE1INV:CE1 CREATE_EDGE:TRUE IGNORE0INV:IGNORE0 IGNORE1INV:IGNORE1
INIT_OUT:0 PRESELECT_I0:FALSE PRESELECT_I1:FALSE S0INV:S0_B S1INV:S1"

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:1 READ_WIDTH_B:1 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:2 WRITE_WIDTH_B:2"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[10].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[11].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[12].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[13].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[14].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[15].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[16].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[17].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[18].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[19].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:1 READ_WIDTH_B:1 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:2 WRITE_WIDTH_B:2"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[20].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[21].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[22].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[23].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[24].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[25].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[26].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[27].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[28].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:1 READ_WIDTH_B:1 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:2 WRITE_WIDTH_B:2"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:1 READ_WIDTH_B:1 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:2 WRITE_WIDTH_B:2"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[4].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:1 READ_WIDTH_B:1 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:2 WRITE_WIDTH_B:2"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[5].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[6].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[7].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[8].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"DACDAT_FIFO_A/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_gener
ator/valid.cstr/ramloop[9].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

DCM_ADV "DAC_CLK_DCM_INST_DCM_ADV_INST": Configuration String is:
   "BGM_CONFIG_REF_SEL:CLKIN BGM_DIVIDE:16 BGM_LDLY:5 BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16 BGM_SAMPLE_LEN:2 BGM_SDLY:3 BGM_VADJ:5 BGM_VLDLY:7 BGM_VSDLY:0
CLKDV_DIVIDE:4.0 CLKFX_DIVIDE:1 CLKFX_MULTIPLY:4 CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:FIXED CLK_FEEDBACK:1X DADDR0INV:DADDR0 DADDR1INV:DADDR1
DADDR2INV:DADDR2 DADDR3INV:DADDR3 DADDR4INV:DADDR4 DADDR5INV:DADDR5
DADDR6INV:DADDR6 DCM_CLKDV_CLKFX_ALIGNMENT:TRUE DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:TRUE DCM_VREF_SOURCE:VBG_DLL DCM_VREG_ENABLE:TRUE
DENINV:DEN DESKEW_ADJUST:17 DFS_AVE_FREQ_ADJ_INTERVAL:3 DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2 DFS_COARSE_SEL:LEGACY DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE DFS_EXTEND_FLUSH_TIME:FALSE DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE DFS_FINE_SEL:LEGACY DFS_FREQUENCY_MODE:HIGH
DFS_NON_STOP:FALSE DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL DFS_TRACKMODE:1 DI0INV:DI0 DI10INV:DI10 DI11INV:DI11
DI12INV:DI12 DI13INV:DI13 DI14INV:DI14 DI15INV:DI15 DI1INV:DI1 DI2INV:DI2
DI3INV:DI3 DI4INV:DI4 DI5INV:DI5 DI6INV:DI6 DI7INV:DI7 DI8INV:DI8 DI9INV:DI9
DLL_CONTROL_CLOCK_SPEED:HALF DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE DLL_FREQUENCY_MODE:HIGH DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE DUTY_CYCLE_CORRECTION:TRUE DWEINV:DWE
PMCD_SYNC:FALSE PSENINV:PSEN PSINCDECINV:PSINCDEC RSTINV:RST STARTUP_WAIT:FALSE"
   CLKIN_PERIOD = 5.0000000000000000
   FACTORY_JF = F0F0
   PHASE_SHIFT = 0

DCM_ADV "DDC_DCM_DCM_ADV_HI_INST": Configuration String is:
   "BGM_CONFIG_REF_SEL:CLKIN BGM_DIVIDE:16 BGM_LDLY:5 BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16 BGM_SAMPLE_LEN:2 BGM_SDLY:3 BGM_VADJ:5 BGM_VLDLY:7 BGM_VSDLY:0
CLKDV_DIVIDE:4.0 CLKFX_DIVIDE:1 CLKFX_MULTIPLY:4 CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:FIXED CLK_FEEDBACK:1X DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_EXT_FB_EN:FALSE DCM_LOCK_HIGH:FALSE DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:TRUE DCM_VREF_SOURCE:VBG_DLL DCM_VREG_ENABLE:TRUE
DESKEW_ADJUST:17 DFS_AVE_FREQ_ADJ_INTERVAL:3 DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2 DFS_COARSE_SEL:LEGACY DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE DFS_EXTEND_FLUSH_TIME:FALSE DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE DFS_FINE_SEL:LEGACY DFS_FREQUENCY_MODE:LOW
DFS_NON_STOP:FALSE DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL DFS_TRACKMODE:1 DLL_CONTROL_CLOCK_SPEED:HALF
DLL_CTL_SEL_CLKIN_DIV2:FALSE DLL_DESKEW_LOCK_BY1:FALSE DLL_FREQUENCY_MODE:LOW
DLL_PD_DLY_SEL:0 DLL_PERIOD_LOCK_BY1:FALSE DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE DUTY_CYCLE_CORRECTION:TRUE PMCD_SYNC:FALSE
PSENINV:PSEN PSINCDECINV:PSINCDEC RSTINV:RST STARTUP_WAIT:FALSE"
   CLKIN_PERIOD = 8.0000000000000000
   FACTORY_JF = F0F0
   PHASE_SHIFT = 0

RAMB16
"FIFO_TEST/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator
/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration String
is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"FIFO_TEST/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator
/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration String
is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"FIFO_TEST/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator
/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration String
is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"FIFO_TEST/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_generator
/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration String
is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_DACM_FIFO/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:9 READ_WIDTH_B:9 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_ADCAM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_ADCBM/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_g
enerator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:9 WRITE_WIDTH_B:9"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_MEMR/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[0].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[1].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[2].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

RAMB16
"MEMAPP_FIFO_MEMW/BU2/U0/gen_as.fgas/normgen.memblk/bmem.bmg.bmg_inst/blk_mem_ge
nerator/valid.cstr/ramloop[3].ram.r/v4.ram/SDP.SINGLE_PRIM.SDP": Configuration
String is:
   "CLKAINV:CLKA CLKBINV:CLKB DOA_REG:0 DOB_REG:0 ENAINV:ENA ENBINV:ENB
EN_ECC_READ:FALSE EN_ECC_WRITE:FALSE INVERT_CLK_DOA_REG:FALSE
INVERT_CLK_DOB_REG:FALSE RAM_EXTENSION_A:NONE RAM_EXTENSION_B:NONE
READ_WIDTH_A:18 READ_WIDTH_B:18 REGCEAINV:REGCEA REGCEBINV:REGCEB SAVEDATA:FALSE
SSRAINV:SSRA SSRBINV:SSRB WEA0INV:WEA0 WEA1INV:WEA1 WEA2INV:WEA2 WEA3INV:WEA3
WEB0INV:WEB0 WEB1INV:WEB1 WEB2INV:WEB2 WEB3INV:WEB3 WRITE_MODE_A:WRITE_FIRST
WRITE_MODE_B:WRITE_FIRST WRITE_WIDTH_A:18 WRITE_WIDTH_B:18"
   INITP_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INITP_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_06 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_08 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000
   INIT_A = 000000000
   INIT_B = 000000000
   SRVAL_A = 000000000
   SRVAL_B = 000000000

DCM_ADV "PLL_CLK_DCM_INST_DCM_ADV_INST": Configuration String is:
   "BGM_CONFIG_REF_SEL:CLKIN BGM_DIVIDE:16 BGM_LDLY:5 BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16 BGM_SAMPLE_LEN:2 BGM_SDLY:3 BGM_VADJ:5 BGM_VLDLY:7 BGM_VSDLY:0
CLKDV_DIVIDE:4.0 CLKFX_DIVIDE:1 CLKFX_MULTIPLY:4 CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:FIXED CLK_FEEDBACK:1X DADDR0INV:DADDR0 DADDR1INV:DADDR1
DADDR2INV:DADDR2 DADDR3INV:DADDR3 DADDR4INV:DADDR4 DADDR5INV:DADDR5
DADDR6INV:DADDR6 DCM_CLKDV_CLKFX_ALIGNMENT:TRUE DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:TRUE DCM_VREF_SOURCE:VBG_DLL DCM_VREG_ENABLE:TRUE
DENINV:DEN DESKEW_ADJUST:17 DFS_AVE_FREQ_ADJ_INTERVAL:3 DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2 DFS_COARSE_SEL:LEGACY DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE DFS_EXTEND_FLUSH_TIME:FALSE DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE DFS_FINE_SEL:LEGACY DFS_FREQUENCY_MODE:HIGH
DFS_NON_STOP:FALSE DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL DFS_TRACKMODE:1 DI0INV:DI0 DI10INV:DI10 DI11INV:DI11
DI12INV:DI12 DI13INV:DI13 DI14INV:DI14 DI15INV:DI15 DI1INV:DI1 DI2INV:DI2
DI3INV:DI3 DI4INV:DI4 DI5INV:DI5 DI6INV:DI6 DI7INV:DI7 DI8INV:DI8 DI9INV:DI9
DLL_CONTROL_CLOCK_SPEED:HALF DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE DLL_FREQUENCY_MODE:HIGH DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE DUTY_CYCLE_CORRECTION:TRUE DWEINV:DWE
PMCD_SYNC:FALSE PSENINV:PSEN PSINCDECINV:PSINCDEC RSTINV:RST STARTUP_WAIT:FALSE"
   CLKIN_PERIOD = 5.0000000000000000
   FACTORY_JF = F0F0
   PHASE_SHIFT = 0

DCM_ADV "SDRAM_SYS_CLK_DCM_INST_DCM_ADV_INST": Configuration String is:
   "BGM_CONFIG_REF_SEL:CLKIN BGM_DIVIDE:16 BGM_LDLY:5 BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16 BGM_SAMPLE_LEN:2 BGM_SDLY:3 BGM_VADJ:5 BGM_VLDLY:7 BGM_VSDLY:0
CLKDV_DIVIDE:4.0 CLKFX_DIVIDE:1 CLKFX_MULTIPLY:4 CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:FIXED CLK_FEEDBACK:1X DADDR0INV:DADDR0 DADDR1INV:DADDR1
DADDR2INV:DADDR2 DADDR3INV:DADDR3 DADDR4INV:DADDR4 DADDR5INV:DADDR5
DADDR6INV:DADDR6 DCM_CLKDV_CLKFX_ALIGNMENT:TRUE DCM_EXT_FB_EN:FALSE
DCM_LOCK_HIGH:FALSE DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_UNUSED_TAPS_POWERDOWN:TRUE DCM_VREF_SOURCE:VBG_DLL DCM_VREG_ENABLE:TRUE
DENINV:DEN DESKEW_ADJUST:17 DFS_AVE_FREQ_ADJ_INTERVAL:3 DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2 DFS_COARSE_SEL:LEGACY DFS_EARLY_LOCK:FALSE
DFS_EN_RELRST:TRUE DFS_EXTEND_FLUSH_TIME:FALSE DFS_EXTEND_HALT_TIME:FALSE
DFS_EXTEND_RUN_TIME:FALSE DFS_FINE_SEL:LEGACY DFS_FREQUENCY_MODE:HIGH
DFS_NON_STOP:FALSE DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK DFS_SKIP_FINE:FALSE
DFS_TP_SEL:LEVEL DFS_TRACKMODE:1 DI0INV:DI0 DI10INV:DI10 DI11INV:DI11
DI12INV:DI12 DI13INV:DI13 DI14INV:DI14 DI15INV:DI15 DI1INV:DI1 DI2INV:DI2
DI3INV:DI3 DI4INV:DI4 DI5INV:DI5 DI6INV:DI6 DI7INV:DI7 DI8INV:DI8 DI9INV:DI9
DLL_CONTROL_CLOCK_SPEED:HALF DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE DLL_FREQUENCY_MODE:HIGH DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE DUTY_CYCLE_CORRECTION:TRUE DWEINV:DWE
PMCD_SYNC:FALSE PSENINV:PSEN PSINCDECINV:PSINCDEC RSTINV:RST_B
STARTUP_WAIT:FALSE"
   CLKIN_PERIOD = 5.0000000000000000
   FACTORY_JF = F0F0
   PHASE_SHIFT = 0

DCM_ADV "XIL_ML_UNUSED_DCM_1": Configuration String is:
   "BGM_CONFIG_REF_SEL:CLKIN BGM_DIVIDE:16 BGM_LDLY:5 BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16 BGM_SAMPLE_LEN:2 BGM_SDLY:3 BGM_VADJ:5 BGM_VLDLY:7 BGM_VSDLY:0
CLKDV_DIVIDE:2.0 CLKFX_DIVIDE:1 CLKFX_MULTIPLY:4 CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED CLK_FEEDBACK:1X CTLMODEINV:CTLMODE
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE DCM_EXT_FB_EN:FALSE DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL DCM_VREG_ENABLE:FALSE DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3 DFS_AVE_FREQ_GAIN:2.0 DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY DFS_EARLY_LOCK:FALSE DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE DFS_EXTEND_HALT_TIME:FALSE DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY DFS_FREQUENCY_MODE:LOW DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK DFS_SKIP_FINE:FALSE DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1 DLL_CONTROL_CLOCK_SPEED:HALF DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE DLL_FREQUENCY_MODE:LOW DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE DUTY_CYCLE_CORRECTION:TRUE PMCD_SYNC:FALSE
PSENINV:PSEN_B STARTUP_WAIT:FALSE"
   CLKIN_PERIOD = 10.0
   FACTORY_JF = F0F0
   PHASE_SHIFT = 0

DCM_ADV "XIL_ML_UNUSED_DCM_2": Configuration String is:
   "BGM_CONFIG_REF_SEL:CLKIN BGM_DIVIDE:16 BGM_LDLY:5 BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16 BGM_SAMPLE_LEN:2 BGM_SDLY:3 BGM_VADJ:5 BGM_VLDLY:7 BGM_VSDLY:0
CLKDV_DIVIDE:2.0 CLKFX_DIVIDE:1 CLKFX_MULTIPLY:4 CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED CLK_FEEDBACK:1X CTLMODEINV:CTLMODE
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE DCM_EXT_FB_EN:FALSE DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL DCM_VREG_ENABLE:FALSE DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3 DFS_AVE_FREQ_GAIN:2.0 DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY DFS_EARLY_LOCK:FALSE DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE DFS_EXTEND_HALT_TIME:FALSE DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY DFS_FREQUENCY_MODE:LOW DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK DFS_SKIP_FINE:FALSE DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1 DLL_CONTROL_CLOCK_SPEED:HALF DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE DLL_FREQUENCY_MODE:LOW DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE DUTY_CYCLE_CORRECTION:TRUE PMCD_SYNC:FALSE
PSENINV:PSEN_B STARTUP_WAIT:FALSE"
   CLKIN_PERIOD = 10.0
   FACTORY_JF = F0F0
   PHASE_SHIFT = 0

DCM_ADV "XIL_ML_UNUSED_DCM_3": Configuration String is:
   "BGM_CONFIG_REF_SEL:CLKIN BGM_DIVIDE:16 BGM_LDLY:5 BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16 BGM_SAMPLE_LEN:2 BGM_SDLY:3 BGM_VADJ:5 BGM_VLDLY:7 BGM_VSDLY:0
CLKDV_DIVIDE:2.0 CLKFX_DIVIDE:1 CLKFX_MULTIPLY:4 CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED CLK_FEEDBACK:1X CTLMODEINV:CTLMODE
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE DCM_EXT_FB_EN:FALSE DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL DCM_VREG_ENABLE:FALSE DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3 DFS_AVE_FREQ_GAIN:2.0 DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY DFS_EARLY_LOCK:FALSE DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE DFS_EXTEND_HALT_TIME:FALSE DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY DFS_FREQUENCY_MODE:LOW DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK DFS_SKIP_FINE:FALSE DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1 DLL_CONTROL_CLOCK_SPEED:HALF DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE DLL_FREQUENCY_MODE:LOW DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE DUTY_CYCLE_CORRECTION:TRUE PMCD_SYNC:FALSE
PSENINV:PSEN_B STARTUP_WAIT:FALSE"
   CLKIN_PERIOD = 10.0
   FACTORY_JF = F0F0
   PHASE_SHIFT = 0

DCM_ADV "XIL_ML_UNUSED_DCM_4": Configuration String is:
   "BGM_CONFIG_REF_SEL:CLKIN BGM_DIVIDE:16 BGM_LDLY:5 BGM_MODE:BG_SNAPSHOT
BGM_MULTIPLY:16 BGM_SAMPLE_LEN:2 BGM_SDLY:3 BGM_VADJ:5 BGM_VLDLY:7 BGM_VSDLY:0
CLKDV_DIVIDE:2.0 CLKFX_DIVIDE:1 CLKFX_MULTIPLY:4 CLKIN_DIVIDE_BY_2:TRUE
CLKOUT_PHASE_SHIFT:FIXED CLK_FEEDBACK:1X CTLMODEINV:CTLMODE
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE DCM_EXT_FB_EN:FALSE DCM_LOCK_HIGH:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED DCM_UNUSED_TAPS_POWERDOWN:FALSE
DCM_VREF_SOURCE:VBG_DLL DCM_VREG_ENABLE:FALSE DESKEW_ADJUST:17
DFS_AVE_FREQ_ADJ_INTERVAL:3 DFS_AVE_FREQ_GAIN:2.0 DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_COARSE_SEL:LEGACY DFS_EARLY_LOCK:FALSE DFS_EN_RELRST:TRUE
DFS_EXTEND_FLUSH_TIME:FALSE DFS_EXTEND_HALT_TIME:FALSE DFS_EXTEND_RUN_TIME:FALSE
DFS_FINE_SEL:LEGACY DFS_FREQUENCY_MODE:LOW DFS_NON_STOP:FALSE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK DFS_SKIP_FINE:FALSE DFS_TP_SEL:LEVEL
DFS_TRACKMODE:1 DLL_CONTROL_CLOCK_SPEED:HALF DLL_CTL_SEL_CLKIN_DIV2:FALSE
DLL_DESKEW_LOCK_BY1:FALSE DLL_FREQUENCY_MODE:LOW DLL_PD_DLY_SEL:0
DLL_PERIOD_LOCK_BY1:FALSE DLL_PHASE_DETECTOR_AUTO_RESET:TRUE
DLL_PHASE_DETECTOR_MODE:ENHANCED DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE DUTY_CYCLE_CORRECTION:TRUE PMCD_SYNC:FALSE
PSENINV:PSEN_B STARTUP_WAIT:FALSE"
   CLKIN_PERIOD = 10.0
   FACTORY_JF = F0F0
   PHASE_SHIFT = 0

