diff --git a/.gitignore b/.gitignore
index 2140c3d..a55c03e 100644
--- a/.gitignore
+++ b/.gitignore
@@ -1,3 +1,4 @@
+build
 parser.out
 parsetab.py
 cscope.files
diff --git a/MPP.txt b/MPP.txt
deleted file mode 100644
index 06dc479..0000000
--- a/MPP.txt
+++ /dev/null
@@ -1,31 +0,0 @@
-gcc_r ../run_base_refrate_mytest-m64.0000/cpugcc_r_base.mytest-m64 gcc-pp.c -O3 -finline-limit=0 -fif-conversion -fif-conversion2 -o gcc-pp.opts-O3_-finline-limit_0_-fif-conversion_-fif-conversion2.s > gcc-pp.opts-O3_-finline-limit_0_-fif-conversion_-fif-conversion2.out 2>> gcc-pp.opts-O3_-finline-limit_0_-fif-conversion_-fif-conversion2.err
-
-gem5_bp/build/X86/gem5.opt \
---outdir=gem5_bp/proj_output/MPP/gcc_r \
-gem5_bp/configs/example/se.py \
---cmd=../jeanniehuang/copied_spec_install/benchspec/CPU/502.gcc_r/build/build_base_mytest-m64.0000/cpugcc_r \
---options="../jeanniehuang/copied_spec_install/benchspec/CPU/502.gcc_r/run/run_base_refrate_mytest-m64.0000/gcc-pp.c -O3 -finline-limit=0 -fif-conversion -fif-conversion2 -o gcc-pp.opts-O3_-finline-limit_0_-fif-conversion_-fif-conversion2.s" \
---mem-size=8GB \
---cpu-type=DerivO3CPU \
---sys-clock=1GHz \
---cpu-clock=1GHz \
---mem-type=DDR3_1600_8x8 \
---caches --l2cache \
---l1d_size=64kB --l1i_size=16kB --l2_size=256kB \
---bp-type="MultiperspectivePerceptron8KB" >> MPP_gcc.txt 2>&1 &
-
-xz_r ../run_base_refrate_mytest-m64.0000/xz_r_base.mytest-m64 cld.tar.xz 160 19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474 59796407 61004416 6 > cld.tar-160-6.out 2>> cld.tar-160-6.err
-
-gem5_bp/build/X86/gem5.opt \
---outdir=gem5_bp/proj_output/MPP/xz_r \
-gem5_bp/configs/example/se.py \
---cmd="../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r" \
---options="../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/run/run_base_refrate_mytest-m64.0000/cld.tar.xz 160 19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474 59796407 61004416 6" \
---mem-size=8GB \
---cpu-type=DerivO3CPU \
---sys-clock=1GHz \
---cpu-clock=1GHz \
---mem-type=DDR3_1600_8x8 \
---caches --l2cache \
---l1d_size=64kB --l1i_size=16kB --l2_size=256kB \
---bp-type="MultiperspectivePerceptron8KB" >> MPP_xz.txt 2>&1 &
diff --git a/bimode_xz.txt b/bimode_xz.txt
deleted file mode 100644
index 753a844..0000000
--- a/bimode_xz.txt
+++ /dev/null
@@ -1,15 +0,0 @@
-xz_r ../run_base_refrate_mytest-m64.0000/xz_r_base.mytest-m64 cld.tar.xz 160 19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474 59796407 61004416 6 > cld.tar-160-6.out 2>> cld.tar-160-6.err
-
-gem5_bp/build/X86/gem5.opt \
---outdir=gem5_bp/proj_output/bimode/xz_r \
-gem5_bp/configs/example/se.py \
---cmd="../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r" \
---options="../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/run/run_base_refrate_mytest-m64.0000/cld.tar.xz 160 19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474 59796407 61004416 6" \
---mem-size=8GB \
---cpu-type=DerivO3CPU \
---sys-clock=1GHz \
---cpu-clock=1GHz \
---mem-type=DDR3_1600_8x8 \
---caches --l2cache \
---l1d_size=64kB --l1i_size=16kB --l2_size=256kB \
---bp-type="BiModeBP"
diff --git a/build/X86/cpu/pred/2bit_local.cc b/build/X86/cpu/pred/2bit_local.cc
deleted file mode 120000
index 8ea933a..0000000
--- a/build/X86/cpu/pred/2bit_local.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/2bit_local.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/2bit_local.hh b/build/X86/cpu/pred/2bit_local.hh
deleted file mode 120000
index 10c17e5..0000000
--- a/build/X86/cpu/pred/2bit_local.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/2bit_local.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/2bit_local.o b/build/X86/cpu/pred/2bit_local.o
deleted file mode 100644
index 94354f4..0000000
Binary files a/build/X86/cpu/pred/2bit_local.o and /dev/null differ
diff --git a/build/X86/cpu/pred/BranchPredictor.py b/build/X86/cpu/pred/BranchPredictor.py
deleted file mode 120000
index 3a1d06a..0000000
--- a/build/X86/cpu/pred/BranchPredictor.py
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/BranchPredictor.py
\ No newline at end of file
diff --git a/build/X86/cpu/pred/BranchPredictor.py.cc b/build/X86/cpu/pred/BranchPredictor.py.cc
deleted file mode 100644
index 55409c5..0000000
--- a/build/X86/cpu/pred/BranchPredictor.py.cc
+++ /dev/null
@@ -1,498 +0,0 @@
-#include "sim/init.hh"
-
-namespace {
-
-const std::uint8_t data_m5_objects_BranchPredictor[] = {
-    120,156,197,93,89,144,36,199,89,206,238,185,186,231,62,118,
-    122,239,217,222,75,59,146,246,208,202,146,188,178,100,73,59,
-    171,61,70,158,221,29,247,204,74,242,98,211,174,233,170,233,
-    169,221,62,134,174,106,237,142,56,236,192,54,96,192,216,64,
-    64,16,224,8,94,28,132,131,195,24,108,140,31,136,32,240,
-    11,68,64,0,111,4,17,60,241,130,31,225,1,30,32,194,
-    34,191,47,143,170,234,238,233,238,157,17,193,246,76,78,215,
-    95,153,89,153,127,254,255,159,255,149,181,37,161,255,13,200,
-    223,55,228,111,240,134,252,230,202,159,148,168,8,81,77,137,
-    251,41,145,194,117,90,84,210,98,93,127,27,144,223,6,132,
-    151,18,155,41,225,14,138,47,10,241,5,33,62,117,127,80,
-    184,67,194,27,36,116,216,66,135,132,59,98,234,102,44,116,
-    88,184,89,225,13,19,58,106,161,35,194,29,51,208,113,11,
-    205,8,119,194,64,39,45,52,43,220,41,211,239,180,133,142,
-    10,119,198,212,157,181,208,49,225,206,9,111,148,208,3,22,
-    58,46,220,121,211,67,206,66,39,132,123,208,212,61,100,161,
-    147,194,61,44,188,73,66,143,88,232,148,112,143,26,232,49,
-    11,157,22,238,113,225,141,17,186,96,161,51,194,61,33,188,
-    9,66,243,22,58,43,220,147,102,12,167,44,116,78,184,167,
-    133,55,67,232,25,11,61,32,220,179,194,155,37,244,41,11,
-    157,23,238,57,3,93,180,208,156,112,159,22,222,28,161,207,
-    88,232,65,225,62,107,160,231,45,244,144,112,47,8,239,0,
-    161,23,45,244,176,112,47,25,232,115,22,122,68,184,151,13,
-    126,159,183,208,163,194,253,136,240,142,18,250,130,133,30,19,
-    238,139,6,250,146,133,30,23,238,71,13,126,175,88,232,130,
-    112,95,54,216,249,152,133,158,16,238,43,102,188,175,90,104,
-    94,184,31,55,253,190,102,161,39,133,251,186,240,242,132,190,
-    97,161,167,132,123,85,120,39,9,93,178,208,211,194,189,38,
-    188,5,66,223,180,208,51,194,189,46,188,19,132,222,176,208,
-    179,194,189,105,250,189,101,161,79,9,119,217,244,251,150,133,
-    158,19,238,39,196,218,226,138,228,36,255,3,249,111,49,37,
-    191,133,89,89,172,249,213,187,27,15,188,82,168,64,40,158,
-    9,103,100,185,92,115,253,134,132,175,54,60,215,47,133,245,
-    70,41,206,147,75,224,201,23,101,225,9,176,162,228,191,251,
-    105,150,3,96,81,201,113,222,144,144,188,228,141,136,7,25,
-    225,101,197,131,81,48,232,23,210,66,50,66,97,109,17,93,
-    20,210,232,227,128,44,74,219,205,75,219,242,49,151,124,253,
-    204,139,91,91,1,198,112,167,89,221,240,26,249,250,102,62,
-    220,106,120,142,27,44,142,97,144,25,89,20,139,53,167,234,
-    21,139,225,40,47,170,117,183,89,193,229,32,42,236,108,123,
-    156,92,233,241,227,98,169,226,4,1,107,225,106,75,246,226,
-    53,88,107,189,209,244,216,149,179,17,132,13,167,20,134,67,
-    242,98,213,105,56,85,130,239,213,2,191,92,243,220,112,88,
-    129,189,90,200,110,106,205,234,186,30,13,176,17,21,193,89,
-    89,108,52,253,138,123,233,221,43,47,93,178,179,90,106,56,
-    181,210,150,197,227,197,237,29,78,253,20,154,160,195,225,148,
-    254,164,195,131,106,69,182,43,94,31,232,255,253,238,232,127,
-    64,244,107,172,103,98,144,1,66,178,132,140,66,78,74,233,
-    8,200,152,129,12,67,50,2,50,110,32,25,72,69,64,38,
-    12,100,20,18,17,144,73,3,25,135,52,4,100,42,214,207,
-    36,33,211,88,243,41,172,249,36,6,126,52,190,230,1,167,
-    91,140,47,253,97,121,255,150,19,108,229,55,136,185,252,182,
-    193,65,254,230,173,66,116,119,219,9,183,242,91,126,32,111,
-    236,228,67,167,81,246,194,192,23,146,130,131,147,178,202,53,
-    167,180,229,229,3,9,203,111,202,150,166,255,168,51,63,109,
-    198,242,142,179,179,107,165,105,84,90,136,241,131,126,82,190,
-    196,254,67,167,156,223,240,229,115,177,42,193,101,80,74,195,
-    123,207,175,55,131,168,51,61,180,124,88,207,55,3,143,15,
-    138,15,221,159,48,227,176,143,144,211,204,215,44,237,163,255,
-    224,92,130,29,0,66,127,193,150,191,25,202,39,73,2,110,
-    150,66,191,94,11,242,27,59,139,96,157,2,89,12,116,94,
-    0,89,23,64,196,133,17,20,32,57,50,192,82,189,94,41,
-    128,210,67,44,141,25,46,80,43,159,31,206,181,192,214,213,
-    44,10,228,192,241,216,205,53,9,77,0,128,206,68,151,235,
-    78,121,205,127,223,11,103,99,176,85,137,129,21,175,86,14,
-    183,18,85,229,147,151,124,219,95,16,174,97,130,87,171,225,
-    222,89,13,20,247,12,154,28,138,88,45,61,155,50,159,172,
-    252,204,166,56,134,150,198,237,12,247,107,173,12,151,34,195,
-    165,119,145,119,3,90,222,41,96,130,207,20,36,206,103,22,
-    146,49,124,166,32,89,176,154,230,51,9,145,188,53,13,145,
-    174,153,111,6,140,5,92,21,14,25,129,190,132,9,220,171,
-    73,36,230,226,108,182,129,178,216,148,240,93,133,171,47,36,
-    177,7,243,137,91,75,235,75,121,41,248,26,190,23,40,86,
-    56,78,9,245,190,167,218,121,172,32,153,32,56,47,169,80,
-    81,42,40,170,112,117,45,31,200,90,138,199,158,128,118,131,
-    27,113,62,104,229,255,243,224,103,180,189,115,111,101,5,127,
-    93,63,112,54,42,94,27,227,162,183,197,217,174,108,192,97,
-    102,13,67,144,172,11,196,36,216,145,130,94,78,237,186,154,
-    186,185,52,132,60,162,166,136,239,133,131,102,43,35,165,37,
-    104,60,34,168,189,147,47,214,245,101,52,201,37,118,138,121,
-    67,192,233,241,20,135,179,82,47,57,149,165,213,118,162,125,
-    173,231,46,33,9,88,211,234,136,129,88,90,205,128,192,136,
-    180,5,51,8,59,218,231,229,74,22,43,120,174,36,41,95,
-    72,132,6,7,99,212,193,59,173,226,22,52,4,6,207,111,
-    75,98,40,213,155,181,208,107,44,102,123,202,43,37,117,128,
-    91,246,106,49,196,213,24,55,224,107,97,3,125,239,29,217,
-    152,227,45,145,220,150,165,172,224,19,214,235,205,6,84,142,
-    90,216,9,203,191,181,79,44,71,117,134,99,187,51,5,132,
-    150,8,163,109,173,198,98,117,178,177,253,90,213,25,213,114,
-    68,174,31,105,251,100,219,250,133,118,70,251,91,63,238,93,
-    65,162,85,180,43,75,238,244,69,94,139,95,211,117,185,82,
-    223,136,247,157,184,89,218,170,251,37,47,118,243,160,121,102,
-    116,211,60,121,113,178,63,210,41,156,64,145,7,17,205,27,
-    106,185,165,198,184,142,33,146,142,176,227,169,145,37,233,107,
-    194,194,53,129,177,166,26,73,123,77,5,223,55,41,98,185,
-    62,41,180,130,220,190,109,73,162,204,16,45,183,235,174,215,
-    137,32,55,254,175,8,114,208,108,90,84,228,41,69,33,223,
-    131,185,56,105,109,248,208,200,61,210,85,175,197,239,66,88,
-    123,38,139,177,62,201,226,52,138,51,40,176,50,133,167,18,
-    171,245,164,75,6,52,20,209,100,178,109,201,184,88,235,87,
-    111,94,95,114,2,207,46,86,214,44,214,239,165,250,208,228,
-    161,13,180,41,243,15,178,73,125,62,190,136,86,98,88,61,
-    195,74,140,76,76,98,76,16,66,125,30,63,227,90,147,199,
-    207,164,40,103,224,205,208,250,199,4,244,15,119,218,212,76,
-    254,160,230,140,214,246,245,83,102,225,221,80,106,138,134,28,
-    128,103,3,144,217,88,157,28,33,115,6,114,16,238,13,64,
-    14,24,200,97,184,54,0,153,55,144,163,112,107,0,146,51,
-    144,227,112,105,0,114,144,144,41,120,34,220,60,33,135,76,
-    157,147,112,101,0,114,56,214,234,52,33,71,56,187,163,162,
-    44,224,216,0,228,24,235,28,21,222,113,120,55,0,89,0,
-    193,99,145,11,160,12,42,74,145,44,117,202,94,113,67,46,
-    238,174,218,213,147,104,65,62,200,148,212,31,53,72,136,212,
-    192,7,73,7,199,100,113,219,175,249,213,102,213,222,55,130,
-    24,212,230,255,172,173,229,60,222,189,22,104,209,7,49,250,
-    224,12,31,156,225,99,203,163,96,151,58,143,170,45,245,59,
-    212,166,201,163,7,49,97,134,185,82,47,63,111,186,83,55,
-    217,38,80,188,189,172,106,192,164,65,165,72,71,51,170,37,
-    109,34,71,226,66,90,217,110,126,75,154,15,94,67,54,14,
-    128,37,222,163,166,233,75,145,226,84,148,165,149,79,162,216,
-    12,201,72,0,165,137,30,217,165,82,83,153,108,66,138,166,
-    224,117,89,231,106,190,2,227,198,152,92,114,85,224,15,120,
-    152,119,42,21,163,130,42,188,201,161,46,62,127,91,43,133,
-    121,215,219,116,154,149,240,105,165,24,99,209,87,227,22,41,
-    245,95,168,44,84,193,48,127,41,218,252,186,11,68,198,140,
-    59,246,239,145,22,228,156,165,122,75,28,74,67,113,179,89,
-    177,2,205,79,181,79,250,222,218,245,226,213,149,245,226,221,
-    59,197,59,87,163,154,24,7,109,228,101,169,235,251,82,208,
-    190,231,84,154,74,93,191,166,234,248,144,137,193,25,145,84,
-    228,59,118,183,24,60,77,163,86,146,79,108,204,28,161,89,
-    58,137,164,122,41,148,203,38,151,179,234,7,122,113,105,39,
-    188,237,209,104,151,45,188,26,16,239,198,232,35,224,0,238,
-    73,123,56,216,246,74,205,138,19,250,239,201,149,217,118,157,
-    80,153,200,22,227,114,157,210,98,241,68,159,18,221,170,240,
-    84,204,67,136,226,90,124,167,15,168,45,87,125,2,213,119,
-    231,49,191,143,217,17,43,31,16,16,41,105,134,173,36,19,
-    188,227,187,225,86,16,14,16,179,97,56,77,53,66,222,45,
-    91,5,34,8,143,40,96,65,78,166,206,173,89,106,25,146,
-    152,141,21,49,23,235,81,175,5,213,137,137,24,252,30,33,
-    24,54,16,176,212,220,220,244,34,45,23,110,3,140,149,117,
-    166,212,195,238,21,64,53,171,36,45,246,36,215,73,162,245,
-    106,37,188,91,187,227,132,80,31,124,69,9,235,250,153,111,
-    131,32,248,136,166,173,199,30,199,20,54,36,137,93,197,162,
-    22,240,4,122,191,106,245,181,135,254,182,242,21,64,236,197,
-    150,12,195,185,199,85,219,251,198,137,250,16,66,193,171,177,
-    141,115,62,53,158,202,170,237,51,61,156,58,147,194,175,52,
-    214,7,112,157,229,29,101,186,235,235,1,148,202,175,39,105,
-    172,93,31,186,36,122,110,177,195,52,172,211,90,37,50,94,
-    74,140,137,218,73,66,214,67,204,143,41,233,40,57,72,57,
-    80,51,189,73,20,51,85,46,74,217,110,239,8,195,152,126,
-    19,77,50,17,194,82,52,82,87,48,251,98,2,5,19,6,
-    5,239,183,162,32,230,190,144,74,4,20,7,234,14,248,49,
-    150,135,171,162,46,89,173,32,148,39,4,226,38,163,188,171,
-    42,216,159,145,216,15,149,14,84,30,134,54,161,176,57,97,
-    182,21,202,31,255,243,105,181,232,130,155,157,159,233,176,7,
-    177,5,232,212,167,139,8,236,211,138,228,167,81,192,189,83,
-    120,22,197,5,20,88,234,194,139,98,63,170,28,36,246,215,
-    209,100,60,134,224,11,242,67,14,91,169,215,183,187,184,137,
-    114,61,181,185,15,205,22,180,222,161,177,24,100,44,105,11,
-    142,96,9,34,223,173,212,227,166,140,167,118,58,6,153,140,
-    105,106,10,50,21,211,212,20,100,58,169,169,205,64,125,75,
-    104,106,115,80,241,34,77,77,182,202,25,141,239,32,104,0,
-    246,103,1,91,46,247,102,187,2,21,137,208,162,213,236,97,
-    53,96,153,233,118,197,190,25,196,182,41,84,141,217,14,84,
-    148,160,224,196,183,178,119,150,215,111,173,220,189,187,106,55,
-    69,24,83,209,198,9,150,221,48,166,6,251,195,94,182,163,
-    116,149,197,68,213,82,189,182,233,187,94,173,212,185,5,189,
-    217,201,206,141,67,184,165,170,222,187,117,37,95,14,202,161,
-    2,148,168,202,74,152,112,114,146,121,39,8,234,37,31,226,
-    214,15,119,2,240,66,98,223,148,58,227,152,134,109,57,82,
-    159,172,149,131,89,125,173,252,80,120,144,95,219,172,7,8,
-    57,200,237,66,238,70,112,75,75,76,113,243,86,35,145,83,
-    117,125,118,166,148,13,168,117,70,133,136,198,171,148,0,255,
-    3,161,53,30,83,3,56,165,162,65,53,151,91,82,132,231,
-    250,54,218,202,103,237,64,247,9,234,85,169,167,73,85,57,
-    88,60,212,91,98,210,241,163,183,58,172,177,225,61,238,135,
-    143,252,112,11,0,238,94,106,71,174,111,115,27,189,90,246,
-    8,60,24,7,94,179,171,217,222,64,10,114,2,103,226,192,
-    101,179,67,43,104,121,197,118,143,21,81,251,35,6,125,195,
-    169,4,118,71,93,139,214,133,34,89,130,110,169,101,225,60,
-    228,229,155,102,85,100,223,116,106,53,244,154,92,181,203,161,
-    157,226,68,46,158,138,145,240,1,49,152,156,163,218,146,49,
-    17,131,99,0,129,253,189,203,62,176,231,55,12,43,36,205,
-    88,187,227,142,206,14,200,207,96,86,239,208,114,231,197,216,
-    184,247,172,93,43,174,20,59,239,193,63,104,221,128,218,226,
-    133,82,232,149,83,144,138,82,60,222,167,207,28,225,244,33,
-    72,60,41,12,17,46,159,133,100,147,82,14,210,108,146,177,
-    166,105,241,96,134,98,48,69,97,165,46,199,120,57,103,46,
-    199,121,121,192,92,78,24,113,55,111,32,83,172,144,51,151,
-    211,188,60,200,75,154,143,218,180,61,12,33,134,125,168,112,
-    87,116,52,1,131,82,81,121,67,177,84,88,23,31,54,20,
-    69,139,218,216,82,118,159,27,50,98,48,46,226,60,71,26,
-    27,145,133,181,68,226,162,16,128,78,92,114,42,138,180,106,
-    101,178,111,88,15,37,239,69,138,121,176,85,111,132,116,199,
-    39,116,244,224,234,147,117,83,169,227,70,107,47,74,38,231,
-    90,100,109,244,72,98,99,45,33,170,117,55,156,229,13,191,
-    17,132,218,0,3,223,198,110,63,39,24,141,173,149,160,251,
-    163,101,50,178,87,207,67,136,80,20,151,155,48,16,105,89,
-    73,163,64,44,30,233,42,64,34,23,63,245,130,151,80,188,
-    128,226,101,163,33,20,62,138,226,10,138,155,40,94,233,40,
-    119,226,74,62,149,120,78,90,66,3,168,127,10,177,218,57,
-    93,43,183,128,39,226,213,99,238,106,85,145,0,8,151,77,
-    96,103,69,65,249,44,37,92,64,65,161,198,204,170,86,254,
-    247,206,217,160,217,191,67,147,243,34,22,75,144,220,27,125,
-    31,78,15,15,79,73,125,59,203,223,217,244,148,252,72,238,
-    158,107,227,238,226,75,47,124,98,201,178,248,89,195,226,127,
-    223,133,197,161,105,14,145,179,169,239,128,203,135,200,229,195,
-    100,250,172,81,30,135,98,138,228,80,236,75,159,63,35,157,
-    202,78,61,151,207,82,174,100,40,87,50,145,92,145,178,4,
-    105,53,195,144,46,198,123,254,142,104,213,89,44,187,19,19,
-    224,121,24,180,62,168,207,255,254,152,225,116,170,176,194,114,
-    63,173,49,16,192,226,116,87,202,109,81,107,159,23,70,173,
-    253,24,138,85,20,112,14,23,10,40,214,81,220,19,251,209,
-    119,49,189,255,16,90,229,138,209,2,126,211,217,204,203,169,
-    87,211,26,146,38,161,183,208,194,149,24,41,156,232,71,218,
-    119,33,5,69,7,241,133,1,113,36,101,190,107,18,16,18,
-    101,255,63,237,109,99,101,249,4,20,99,152,45,51,198,108,
-    41,188,43,180,83,165,195,242,95,81,171,15,204,41,203,230,
-    135,3,198,168,161,156,159,49,107,174,140,26,97,119,1,108,
-    10,61,130,148,45,116,208,105,225,47,153,213,87,18,236,109,
-    75,37,207,239,139,34,48,227,169,84,146,34,210,154,34,244,
-    85,22,215,233,82,154,42,208,74,231,45,255,74,23,34,144,
-    219,170,52,184,163,168,121,38,102,127,103,173,253,253,41,161,
-    85,205,200,90,48,6,56,116,142,149,132,170,188,56,218,21,
-    157,48,235,10,31,23,70,198,67,211,161,226,146,180,63,246,
-    142,52,140,245,124,170,37,126,152,85,105,61,17,203,116,54,
-    31,83,6,101,159,238,205,55,105,242,205,64,164,40,121,89,
-    26,133,99,52,251,198,200,40,99,20,98,131,100,151,33,154,
-    122,89,77,209,196,199,143,137,174,250,11,9,121,212,210,235,
-    72,111,82,197,216,11,215,80,188,137,226,186,165,72,4,84,
-    213,86,12,63,112,225,45,20,159,64,129,108,180,194,109,20,
-    119,246,69,170,152,202,139,41,109,7,14,167,118,255,208,25,
-    182,22,74,197,39,8,125,196,139,235,141,134,215,217,134,223,
-    233,110,195,223,143,71,100,184,119,233,203,1,94,114,41,30,
-    140,3,253,184,180,201,28,67,188,84,153,28,227,52,239,83,
-    84,97,213,221,17,94,78,155,182,25,94,206,68,137,32,90,
-    193,85,109,71,141,130,171,238,142,25,35,255,128,105,62,1,
-    185,25,169,185,170,154,85,115,85,39,86,205,85,119,103,120,
-    121,200,92,218,240,205,97,3,177,225,155,35,6,146,67,188,
-    6,144,163,6,50,97,194,55,199,98,253,28,38,228,120,12,
-    114,68,135,84,244,72,108,64,231,4,40,20,206,227,2,248,
-    128,198,117,148,42,22,45,93,177,100,214,14,130,0,194,49,
-    50,193,227,65,5,234,85,137,160,52,244,97,29,138,49,161,
-    200,13,167,244,240,145,211,112,141,179,255,230,245,91,43,249,
-    10,147,147,130,0,33,194,155,125,212,187,40,18,65,142,110,
-    93,27,181,28,236,209,238,165,151,250,239,35,207,47,111,169,
-    200,38,46,251,233,235,140,158,82,251,132,119,162,113,202,62,
-    233,99,184,209,173,82,203,100,52,82,119,237,215,12,224,205,
-    62,39,211,171,35,229,125,208,89,72,249,229,219,43,203,137,
-    241,43,43,132,241,13,220,234,56,250,19,109,163,143,186,49,
-    195,253,120,159,195,109,127,138,233,225,160,72,154,110,75,190,
-    19,152,192,24,196,34,181,236,120,5,29,220,64,60,80,90,
-    4,21,215,186,167,76,43,58,179,58,132,9,77,4,172,180,
-    85,175,7,177,240,184,10,210,93,218,189,193,174,79,188,188,
-    123,155,237,123,187,53,50,52,214,169,149,247,56,108,56,6,
-    119,42,182,20,49,107,222,50,107,52,229,71,8,167,112,115,
-    225,140,205,82,236,250,116,181,72,139,249,174,123,80,135,156,
-    174,16,178,68,18,130,142,193,220,80,118,150,77,255,64,88,
-    6,61,109,60,170,109,20,176,96,5,144,62,163,60,27,143,
-    170,140,15,73,3,112,73,222,165,153,182,241,232,29,78,17,
-    195,85,97,20,212,172,200,187,80,230,42,85,70,75,224,40,
-    146,16,186,151,58,85,247,117,117,223,86,95,214,213,253,214,
-    234,230,249,146,180,152,220,167,157,96,247,182,89,93,211,3,
-    220,90,140,78,113,127,83,107,190,110,240,167,110,128,157,52,
-    106,91,238,96,86,92,60,245,232,64,65,97,124,6,37,29,
-    47,210,48,58,50,212,50,181,244,196,177,238,125,255,134,160,
-    191,142,253,251,70,124,255,30,132,1,58,149,194,39,249,109,
-    54,53,111,96,12,4,181,254,50,16,4,100,89,141,203,110,
-    239,105,209,95,52,168,125,123,55,218,104,67,116,83,155,148,
-    11,36,70,248,86,195,232,161,152,182,16,46,48,162,2,109,
-    157,118,188,189,99,26,163,255,98,170,37,172,1,133,62,60,
-    22,199,23,45,218,94,106,234,100,11,10,37,134,104,213,96,
-    102,10,87,209,108,223,16,251,209,239,66,89,243,43,24,117,
-    154,163,38,33,70,99,189,178,247,161,14,124,232,67,109,202,
-    154,95,139,13,245,116,59,90,187,234,159,131,102,200,191,242,
-    100,49,164,12,19,129,6,117,232,174,60,16,229,104,69,41,
-    64,153,100,160,40,29,75,1,82,205,135,140,1,60,144,140,
-    24,169,230,19,177,108,127,38,246,235,248,208,148,105,62,12,
-    125,178,156,238,35,11,104,210,68,137,102,77,219,89,211,118,
-    62,25,97,26,54,217,65,54,194,52,100,20,206,249,54,72,
-    14,154,39,142,18,29,134,18,235,82,113,149,122,38,116,203,
-    89,76,10,103,132,102,161,169,74,85,19,103,128,168,145,106,
-    203,63,205,10,11,172,112,130,21,242,236,231,36,191,159,178,
-    74,233,123,162,183,31,136,9,42,58,142,36,183,173,134,175,
-    66,39,70,139,107,215,29,125,168,51,202,91,12,25,192,237,
-    243,237,62,218,5,48,241,147,138,78,215,199,25,205,229,172,
-    30,91,224,33,232,211,69,89,84,30,11,42,51,80,196,215,
-    186,214,199,128,46,181,13,104,247,103,24,125,47,109,166,140,
-    33,73,157,160,209,117,68,204,93,201,131,173,186,213,4,82,
-    33,73,59,40,178,187,62,193,96,231,88,18,59,109,26,40,
-    159,190,22,187,217,17,19,79,237,134,137,118,85,244,188,216,
-    205,122,233,128,60,38,196,164,76,192,156,153,19,136,162,41,
-    11,253,116,215,77,38,210,137,80,101,59,161,240,96,17,182,
-    173,62,178,42,245,17,82,177,214,84,2,123,103,77,223,9,
-    245,157,208,222,89,151,16,122,13,170,186,138,95,181,250,211,
-    50,96,112,36,69,138,152,66,96,139,38,150,212,213,184,194,
-    201,26,133,207,96,196,15,80,252,56,10,164,91,22,62,139,
-    194,65,129,164,215,2,132,105,193,69,225,161,216,66,225,239,
-    75,170,131,233,127,29,82,253,77,17,143,136,29,77,169,248,
-    151,249,123,200,254,101,70,10,175,148,207,108,74,111,179,230,
-    111,120,170,109,11,235,207,45,209,251,200,215,110,219,66,217,
-    166,19,216,61,97,36,218,19,224,92,29,167,223,117,130,114,
-    113,146,223,167,204,134,64,113,14,200,12,239,206,242,251,92,
-    212,51,78,128,142,64,36,163,204,177,60,104,79,166,124,73,
-    244,244,157,146,198,22,68,210,40,239,32,39,135,205,174,77,
-    17,124,115,247,138,35,70,4,39,89,112,119,153,232,191,97,
-    69,48,24,171,239,200,52,170,148,219,56,169,108,185,226,166,
-    188,215,66,179,159,181,132,27,209,172,107,9,247,195,162,89,
-    96,253,175,82,90,178,26,85,79,209,166,246,227,166,198,83,
-    241,191,45,17,220,68,120,199,106,82,61,78,124,90,119,46,
-    190,208,43,137,47,76,20,231,9,153,47,139,158,187,103,143,
-    212,109,4,42,148,7,23,90,97,225,190,208,123,114,33,216,
-    23,182,48,176,127,105,81,140,201,195,140,223,37,56,245,67,
-    71,202,47,246,228,143,30,56,121,215,226,164,105,113,242,165,
-    253,227,4,227,250,183,142,56,193,10,222,110,86,66,127,91,
-    26,135,219,72,101,120,207,91,245,26,37,111,59,108,212,107,
-    237,82,235,153,244,62,157,169,253,31,160,139,31,84,85,144,
-    248,65,85,5,137,31,84,85,16,171,204,78,27,200,180,81,
-    99,103,98,253,204,26,165,85,65,108,178,147,245,194,206,199,
-    212,85,5,177,201,236,202,5,155,163,43,212,250,92,115,244,
-    131,90,159,107,14,186,42,46,149,195,245,8,116,79,247,120,
-    210,189,186,128,211,250,9,247,234,130,201,115,183,238,85,155,
-    231,190,96,32,167,77,86,251,9,66,242,56,33,174,179,218,
-    79,25,200,16,82,230,1,57,29,155,242,57,66,206,24,200,
-    34,78,239,3,114,214,64,158,193,201,125,64,158,50,144,243,
-    156,194,185,216,131,46,176,194,98,172,219,139,132,60,29,171,
-    115,137,144,103,192,21,72,7,40,252,146,208,158,33,75,162,
-    213,22,138,43,110,91,146,131,233,157,204,150,223,244,43,112,
-    26,25,21,235,68,226,102,82,249,51,59,0,152,140,210,82,
-    29,75,53,231,25,109,86,70,188,254,142,79,235,28,241,184,
-    216,238,130,26,170,141,108,235,228,207,109,200,7,61,60,247,
-    10,84,78,9,10,148,123,17,190,20,102,161,33,39,75,57,
-    189,144,181,101,59,240,255,235,131,15,62,224,169,31,158,125,
-    85,185,208,42,127,40,191,122,77,121,71,17,17,180,222,23,
-    214,112,189,146,239,162,74,165,254,232,210,150,95,222,138,165,
-    174,249,255,131,30,17,236,162,139,50,66,91,190,222,12,183,
-    155,161,26,95,181,41,231,40,97,78,165,114,1,115,184,240,
-    190,215,168,39,81,165,82,86,94,123,210,142,234,53,175,165,
-    31,188,130,128,222,158,254,250,169,214,131,240,66,151,113,5,
-    215,247,216,85,251,200,128,119,118,135,236,57,213,214,169,237,
-    24,103,112,136,88,163,215,144,8,175,50,119,134,110,91,118,
-    12,188,95,136,103,11,82,158,82,53,111,73,41,52,244,17,
-    229,202,171,236,59,237,210,253,111,160,6,82,243,86,253,145,
-    26,119,236,144,136,34,151,77,207,105,134,205,134,202,246,203,
-    111,120,114,56,94,254,221,187,5,12,137,153,53,171,215,212,
-    249,7,196,219,222,217,242,153,81,196,145,74,122,105,74,130,
-    217,114,222,99,158,141,175,78,188,151,228,29,116,229,185,170,
-    121,228,165,167,173,98,134,246,214,62,122,171,55,27,242,107,
-    162,187,155,123,239,78,106,199,18,201,59,249,237,122,192,140,
-    197,242,167,191,250,131,255,92,252,244,63,188,30,32,207,231,
-    70,211,45,203,71,170,116,39,137,60,37,55,42,59,249,141,
-    157,118,250,80,170,103,50,133,19,175,125,136,18,51,171,78,
-    89,226,189,233,122,116,154,47,225,64,74,163,94,229,56,36,
-    158,99,103,250,13,147,106,37,211,80,20,119,221,139,156,172,
-    39,27,53,36,227,203,73,202,197,173,111,134,94,141,135,152,
-    189,146,179,35,73,72,146,140,43,123,86,78,116,255,47,209,
-    238,101,139,36,107,253,229,157,134,113,236,107,148,40,89,231,
-    217,184,144,156,89,169,94,213,134,37,223,148,64,218,117,30,
-    122,181,75,181,122,168,190,233,160,7,59,112,12,197,48,40,
-    34,73,189,209,244,206,75,178,150,56,227,106,37,105,53,80,
-    34,180,3,185,203,71,126,50,129,73,21,21,104,200,62,92,
-    21,80,105,56,146,136,37,142,28,137,228,90,185,98,162,45,
-    29,89,40,122,162,242,138,192,56,188,234,58,219,60,40,34,
-    103,20,202,22,158,211,96,127,114,79,144,149,105,241,67,97,
-    51,209,4,214,98,160,230,150,211,112,31,1,115,27,160,142,
-    208,30,86,239,247,16,10,181,86,211,237,77,216,163,218,214,
-    208,89,175,120,198,114,185,6,78,180,9,108,104,138,52,255,
-    103,187,106,111,45,174,95,218,16,179,106,95,41,170,149,45,
-    122,177,243,35,0,83,100,21,237,216,232,246,143,195,118,138,
-    106,108,76,63,229,38,84,12,204,177,245,237,18,133,9,29,
-    228,54,200,194,12,142,13,41,64,159,179,223,46,243,52,8,
-    190,65,100,86,118,158,107,185,190,204,154,181,13,249,120,30,
-    110,12,155,53,15,24,165,225,179,165,158,129,175,247,150,107,
-    225,75,47,112,36,126,181,226,23,171,78,240,240,114,242,242,
-    5,134,27,52,83,75,158,38,80,229,213,86,234,142,122,45,
-    203,38,151,13,67,168,21,193,159,69,62,107,136,19,146,95,
-    249,141,124,196,58,178,175,122,195,101,63,204,163,99,34,2,
-    31,10,38,45,146,1,236,168,65,231,76,202,35,181,22,21,
-    181,178,67,82,21,45,0,45,122,139,36,40,133,86,14,136,
-    163,152,21,137,19,49,69,69,63,241,147,55,69,238,236,102,
-    85,104,101,146,86,138,160,19,174,205,222,213,116,40,74,255,
-    14,53,221,21,113,159,62,162,37,54,34,162,83,119,141,83,
-    34,130,103,153,252,151,141,18,254,98,111,197,136,183,0,108,
-    74,127,163,151,102,119,245,63,110,34,217,120,75,183,151,16,
-    72,245,252,62,51,247,238,211,225,123,159,233,121,247,169,203,
-    35,23,44,171,109,37,250,18,254,16,157,61,219,167,86,104,
-    188,11,56,129,172,220,101,56,227,238,63,39,76,86,11,221,
-    9,226,77,201,185,95,19,202,158,243,241,71,86,75,137,30,
-    54,215,55,81,124,5,197,47,163,248,109,20,191,131,226,235,
-    98,63,54,23,230,119,73,98,141,9,252,29,18,88,22,186,
-    162,62,97,179,127,232,184,255,35,161,99,218,125,225,222,56,
-    195,137,208,8,249,63,130,235,210,191,129,203,233,113,177,44,
-    62,47,63,34,185,0,25,84,205,252,63,45,0,38,249,177,
-    46,11,128,153,220,94,93,77,38,184,207,24,84,255,168,27,
-    170,187,167,60,14,38,207,83,101,99,57,142,246,92,54,125,
-    115,234,167,60,205,20,201,137,88,205,209,100,19,11,183,71,
-    179,38,217,74,26,207,227,226,193,4,159,56,165,99,31,202,
-    220,85,145,26,149,228,163,18,123,164,237,234,154,24,138,108,
-    171,83,116,38,73,24,83,156,5,95,41,7,35,121,22,102,
-    176,36,21,80,104,225,91,79,68,42,58,157,79,29,242,58,
-    106,185,19,239,253,227,43,105,98,185,148,201,243,201,177,3,
-    98,164,48,144,8,13,51,31,246,158,15,57,161,252,122,240,
-    192,249,240,241,248,127,131,226,12,136,240,155,40,92,28,66,
-    171,34,95,243,159,7,117,96,119,93,110,9,174,53,246,140,
-    67,145,217,230,7,186,82,36,115,53,153,94,206,87,194,124,
-    4,69,203,161,52,122,9,233,55,228,81,80,60,73,159,77,
-    85,54,103,16,75,74,103,182,186,77,74,223,59,69,99,45,
-    174,167,91,28,129,209,103,33,117,40,117,84,126,22,82,103,
-    116,98,39,83,2,64,227,61,162,170,61,222,48,1,175,206,
-    144,246,66,131,192,233,121,118,149,183,121,128,222,230,65,122,
-    155,135,232,153,201,232,215,134,129,160,134,233,103,30,129,167,
-    197,188,97,226,219,123,34,40,134,35,70,44,65,145,100,134,
-    13,25,169,99,28,221,213,50,230,42,46,219,133,96,38,35,
-    83,28,153,236,200,212,69,38,49,50,217,17,73,140,42,177,
-    17,52,199,44,200,189,175,26,38,124,63,221,154,144,221,57,
-    171,241,144,94,175,174,33,132,33,179,108,169,158,153,141,46,
-    131,7,101,122,43,93,230,226,98,193,90,22,143,46,54,44,
-    225,36,151,112,138,203,102,131,4,74,130,141,48,168,58,203,
-    106,115,108,120,64,120,243,244,115,89,175,220,65,225,29,18,
-    15,14,27,249,70,79,92,121,208,28,53,60,98,234,15,26,
-    127,220,209,88,15,179,198,17,166,122,152,139,61,119,208,248,
-    230,142,155,250,214,55,199,215,56,144,69,255,100,79,84,69,
-    90,130,7,67,73,163,211,86,242,12,88,225,68,34,99,164,
-    178,143,160,6,37,30,142,213,168,76,113,158,41,236,30,222,
-    120,162,200,198,147,69,162,249,42,131,126,227,207,202,46,219,
-    91,16,186,199,129,254,200,42,234,20,231,179,241,145,66,29,
-    69,13,197,79,160,120,40,68,231,40,96,244,130,128,159,179,
-    130,24,166,86,225,231,81,252,2,138,71,40,30,163,216,217,
-    23,235,130,170,30,130,117,95,136,179,238,64,236,175,205,160,
-    55,17,193,89,41,126,103,153,216,68,255,122,119,45,47,161,
-    122,88,45,239,203,61,165,177,98,235,196,193,186,65,178,245,
-    32,217,122,144,108,61,20,177,181,23,99,107,111,70,60,152,
-    53,25,202,115,188,60,96,50,148,231,121,153,51,25,202,12,
-    252,17,221,127,186,119,161,189,109,133,54,25,141,78,207,150,
-    227,246,29,178,255,187,164,95,117,143,231,69,212,70,185,16,
-    41,147,212,45,169,101,66,173,44,252,42,10,196,96,11,127,
-    128,226,119,45,101,129,70,84,8,6,110,86,21,130,65,18,
-    215,62,67,48,192,224,87,65,74,167,68,98,23,72,183,237,
-    2,180,247,148,101,182,203,78,144,140,232,217,237,224,111,187,
-    208,141,82,89,189,97,241,96,68,191,32,64,31,80,87,239,
-    55,140,189,38,0,242,54,107,98,51,170,190,149,240,227,6,
-    146,137,165,21,169,30,172,192,31,48,2,127,50,214,124,198,
-    4,105,20,100,200,8,252,233,54,200,12,132,191,82,23,168,
-    163,125,7,51,187,252,36,148,103,237,149,140,21,221,253,103,
-    201,208,160,143,4,63,3,212,125,229,203,40,1,186,135,164,
-    153,254,243,101,90,54,150,188,232,157,57,179,151,164,153,61,
-    229,176,244,80,193,30,36,5,247,251,73,193,253,147,40,126,
-    10,197,79,163,248,25,20,159,67,241,5,20,95,68,241,153,
-    125,49,31,136,232,27,45,204,151,86,178,58,158,247,97,92,
-    36,204,233,232,46,181,59,219,231,175,116,227,192,97,205,129,
-    8,25,143,232,35,82,8,144,142,242,203,24,40,158,184,250,
-    238,222,41,190,197,66,143,12,240,241,174,171,67,3,252,91,
-    86,238,125,219,202,189,239,236,95,238,97,54,127,145,22,201,
-    55,169,233,224,243,184,136,44,240,68,60,126,204,32,244,55,
-    122,138,180,232,109,39,38,101,82,27,214,198,4,47,143,9,
-    245,38,248,232,117,40,195,177,35,166,124,189,162,44,81,77,
-    137,198,49,194,51,9,53,214,90,213,168,150,177,39,199,255,
-    12,99,124,238,137,150,74,59,178,146,231,177,98,175,76,137,
-    222,150,18,217,56,220,71,177,157,169,115,169,56,136,167,236,
-    96,108,98,254,191,162,40,131,7,187,191,124,147,70,109,100,
-    192,254,241,190,150,21,51,255,235,150,101,149,159,115,242,195,
-    108,231,54,163,179,115,190,197,83,253,172,175,92,62,137,112,
-    78,233,123,251,67,56,250,80,76,182,43,150,104,255,189,177,
-    47,220,96,144,255,152,22,45,111,4,87,137,217,187,110,233,
-    29,125,173,111,245,137,158,40,123,139,47,236,137,92,81,202,
-    82,31,209,226,133,186,209,159,239,25,133,164,212,180,37,215,
-    1,75,179,68,87,119,17,195,13,160,69,155,167,170,14,5,
-    125,159,210,29,51,250,39,224,59,254,126,77,40,86,227,234,
-    111,58,196,14,222,93,158,119,68,255,135,34,206,191,191,103,
-    124,183,56,187,35,127,118,31,210,28,252,169,164,57,168,81,
-    73,115,224,105,159,210,28,147,249,97,103,105,126,103,17,157,
-    81,166,87,95,188,104,255,47,2,156,110,86,111,179,150,208,
-    109,188,141,45,160,231,21,87,141,250,227,157,232,125,203,124,
-    63,50,223,219,203,55,166,22,236,235,25,249,142,44,117,224,
-    151,42,57,222,125,160,178,199,152,46,133,147,186,60,56,170,
-    212,116,28,140,80,25,101,76,161,98,70,25,83,168,96,86,
-    49,19,138,113,22,250,231,233,35,86,59,31,55,61,216,123,
-    212,212,213,206,247,93,139,201,239,89,252,125,127,63,248,227,
-    204,95,85,255,193,193,107,124,11,51,124,78,211,169,209,212,
-    104,58,151,201,77,201,79,54,55,153,27,205,93,200,13,203,
-    235,197,220,217,220,66,238,184,132,77,231,94,151,229,128,252,
-    92,204,29,205,141,201,239,175,203,114,44,55,159,155,201,157,
-    145,229,33,194,70,114,51,255,11,64,31,81,185,
-};
-
-EmbeddedPython embedded_m5_objects_BranchPredictor(
-    "m5/objects/BranchPredictor.py",
-    "/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/BranchPredictor.py",
-    "m5.objects.BranchPredictor",
-    data_m5_objects_BranchPredictor,
-    7709,
-    25966);
-
-} // anonymous namespace
diff --git a/build/X86/cpu/pred/BranchPredictor.py.o b/build/X86/cpu/pred/BranchPredictor.py.o
deleted file mode 100644
index e7d1823..0000000
Binary files a/build/X86/cpu/pred/BranchPredictor.py.o and /dev/null differ
diff --git a/build/X86/cpu/pred/SConscript b/build/X86/cpu/pred/SConscript
deleted file mode 120000
index 7bb7787..0000000
--- a/build/X86/cpu/pred/SConscript
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/SConscript
\ No newline at end of file
diff --git a/build/X86/cpu/pred/bi_mode.cc b/build/X86/cpu/pred/bi_mode.cc
deleted file mode 120000
index fd25d68..0000000
--- a/build/X86/cpu/pred/bi_mode.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/bi_mode.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/bi_mode.hh b/build/X86/cpu/pred/bi_mode.hh
deleted file mode 120000
index 00941de..0000000
--- a/build/X86/cpu/pred/bi_mode.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/bi_mode.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/bi_mode.o b/build/X86/cpu/pred/bi_mode.o
deleted file mode 100644
index 54d70bb..0000000
Binary files a/build/X86/cpu/pred/bi_mode.o and /dev/null differ
diff --git a/build/X86/cpu/pred/bpred_unit.cc b/build/X86/cpu/pred/bpred_unit.cc
deleted file mode 120000
index 9d6aed8..0000000
--- a/build/X86/cpu/pred/bpred_unit.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/bpred_unit.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/bpred_unit.hh b/build/X86/cpu/pred/bpred_unit.hh
deleted file mode 120000
index 96528ad..0000000
--- a/build/X86/cpu/pred/bpred_unit.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/bpred_unit.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/bpred_unit.o b/build/X86/cpu/pred/bpred_unit.o
deleted file mode 100644
index 3e1f791..0000000
Binary files a/build/X86/cpu/pred/bpred_unit.o and /dev/null differ
diff --git a/build/X86/cpu/pred/btb.cc b/build/X86/cpu/pred/btb.cc
deleted file mode 120000
index ceb387d..0000000
--- a/build/X86/cpu/pred/btb.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/btb.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/btb.hh b/build/X86/cpu/pred/btb.hh
deleted file mode 120000
index cdc26a9..0000000
--- a/build/X86/cpu/pred/btb.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/btb.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/btb.o b/build/X86/cpu/pred/btb.o
deleted file mode 100644
index 8c5f211..0000000
Binary files a/build/X86/cpu/pred/btb.o and /dev/null differ
diff --git a/build/X86/cpu/pred/indirect.cc b/build/X86/cpu/pred/indirect.cc
deleted file mode 120000
index aedc7ec..0000000
--- a/build/X86/cpu/pred/indirect.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/indirect.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/indirect.hh b/build/X86/cpu/pred/indirect.hh
deleted file mode 120000
index 468fdea..0000000
--- a/build/X86/cpu/pred/indirect.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/indirect.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/indirect.o b/build/X86/cpu/pred/indirect.o
deleted file mode 100644
index 3123af2..0000000
Binary files a/build/X86/cpu/pred/indirect.o and /dev/null differ
diff --git a/build/X86/cpu/pred/lib.o.partial b/build/X86/cpu/pred/lib.o.partial
deleted file mode 100644
index 6dd0d3a..0000000
Binary files a/build/X86/cpu/pred/lib.o.partial and /dev/null differ
diff --git a/build/X86/cpu/pred/loop_predictor.cc b/build/X86/cpu/pred/loop_predictor.cc
deleted file mode 120000
index 65d8b43..0000000
--- a/build/X86/cpu/pred/loop_predictor.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/loop_predictor.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/loop_predictor.hh b/build/X86/cpu/pred/loop_predictor.hh
deleted file mode 120000
index 73e59b6..0000000
--- a/build/X86/cpu/pred/loop_predictor.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/loop_predictor.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/loop_predictor.o b/build/X86/cpu/pred/loop_predictor.o
deleted file mode 100644
index cfa21ba..0000000
Binary files a/build/X86/cpu/pred/loop_predictor.o and /dev/null differ
diff --git a/build/X86/cpu/pred/ltage.cc b/build/X86/cpu/pred/ltage.cc
deleted file mode 120000
index e754684..0000000
--- a/build/X86/cpu/pred/ltage.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/ltage.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/ltage.hh b/build/X86/cpu/pred/ltage.hh
deleted file mode 120000
index a9c4c9f..0000000
--- a/build/X86/cpu/pred/ltage.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/ltage.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/ltage.o b/build/X86/cpu/pred/ltage.o
deleted file mode 100644
index 94c7be8..0000000
Binary files a/build/X86/cpu/pred/ltage.o and /dev/null differ
diff --git a/build/X86/cpu/pred/multiperspective_perceptron.cc b/build/X86/cpu/pred/multiperspective_perceptron.cc
deleted file mode 120000
index 79915a1..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron.hh b/build/X86/cpu/pred/multiperspective_perceptron.hh
deleted file mode 120000
index 4def74f..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron.o b/build/X86/cpu/pred/multiperspective_perceptron.o
deleted file mode 100644
index 10fe2c7..0000000
Binary files a/build/X86/cpu/pred/multiperspective_perceptron.o and /dev/null differ
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_64KB.cc b/build/X86/cpu/pred/multiperspective_perceptron_64KB.cc
deleted file mode 120000
index cc60aa2..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_64KB.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_64KB.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_64KB.hh b/build/X86/cpu/pred/multiperspective_perceptron_64KB.hh
deleted file mode 120000
index d35d150..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_64KB.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_64KB.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_64KB.o b/build/X86/cpu/pred/multiperspective_perceptron_64KB.o
deleted file mode 100644
index d729652..0000000
Binary files a/build/X86/cpu/pred/multiperspective_perceptron_64KB.o and /dev/null differ
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_8KB.cc b/build/X86/cpu/pred/multiperspective_perceptron_8KB.cc
deleted file mode 120000
index 9dafad9..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_8KB.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_8KB.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_8KB.hh b/build/X86/cpu/pred/multiperspective_perceptron_8KB.hh
deleted file mode 120000
index c370d15..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_8KB.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_8KB.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_8KB.o b/build/X86/cpu/pred/multiperspective_perceptron_8KB.o
deleted file mode 100644
index 30aea89..0000000
Binary files a/build/X86/cpu/pred/multiperspective_perceptron_8KB.o and /dev/null differ
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_8KB_noNovel.cc b/build/X86/cpu/pred/multiperspective_perceptron_8KB_noNovel.cc
deleted file mode 100644
index d52c3c2..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_8KB_noNovel.cc
+++ /dev/null
@@ -1,72 +0,0 @@
-/*
- * Copyright 2019 Texas A&M University
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- * 1. Redistributions of source code must retain the above copyright notice,
- *    this list of conditions and the following disclaimer.
- *
- * 2. Redistributions in binary form must reproduce the above copyright notice,
- *    this list of conditions and the following disclaimer in the documentation
- *    and/or other materials provided with the distribution.
- *
- * 3. Neither the name of the copyright holder nor the names of its
- *    contributors may be used to endorse or promote products derived from this
- *    software without specific prior written permission.
- *
- *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- *  HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- *  Author: Daniel A. Jiménez
- *  Adapted to gem5 by: Javier Bueno Hedo
- *
- */
-
-/*
- * Multiperspective Perceptron Predictor (by Daniel A. Jiménez)
- * - 8KB version
- */
-
-#include "cpu/pred/multiperspective_perceptron_8KB_noNovel.hh"
-
-MultiperspectivePerceptron8KBNoNovel::MultiperspectivePerceptron8KBNoNovel(
-        const MultiperspectivePerceptron8KBParams *p)
-    : MultiperspectivePerceptron(p)
-{
-}
-
-void
-MultiperspectivePerceptron8KBNoNovel::createSpecs() {
-    addSpec(new BIAS(2.40625, 0, 6, *this));
-    addSpec(new GHIST(0, 19, 1.4375, 0, 6, *this));
-    addSpec(new GHIST(0, 65, 1.0, 0, 6, *this));
-    addSpec(new GHIST(21, 64, 1.0, 0, 6, *this));
-    addSpec(new GHIST(75, 150, 1.0625, 0, 6, *this));
-    //addSpec(new GHISTMODPATH(0, 7, 3, 1.625, 0, 6, *this));
-    addSpec(new GHISTPATH(11, 2, -1, 1.25, 0, 6, *this));
-    addSpec(new GHISTPATH(15, 4, -1, 1.125, 0, 6, *this));
-    addSpec(new GHISTPATH(31, 1, -1, 1.40625, 0, 6, *this));
-    addSpec(new GHISTPATH(7, 1, -1, 1.5, 600, 6, *this));
-    //addSpec(new IMLI(4, 1.28125, 375, 6, *this));
-    addSpec(new LOCAL(-1, 1.5625, 512, 6, *this));
-    //addSpec(new RECENCY(14, 4, -1, 1.25, 0, 6, *this));
-    //addSpec(new RECENCYPOS(31, 1.875, 0, 6, *this));
-    addSpec(new SGHISTPATH(0, 4, 3, 1.65625, 0, 6, *this));
-    addSpec(new SGHISTPATH(1, 2, 5, 2.53125, 0, 5, *this));
-}
-
-    MultiperspectivePerceptron8KBNoNovel*
-MultiperspectivePerceptron8KBParams::create()
-{
-    return new MultiperspectivePerceptron8KBNoNovel(this);
-}
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_8KB_noNovel.hh b/build/X86/cpu/pred/multiperspective_perceptron_8KB_noNovel.hh
deleted file mode 100644
index 80d59d8..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_8KB_noNovel.hh
+++ /dev/null
@@ -1,54 +0,0 @@
-/*
- * Copyright 2019 Texas A&M University
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- * 1. Redistributions of source code must retain the above copyright notice,
- *    this list of conditions and the following disclaimer.
- *
- * 2. Redistributions in binary form must reproduce the above copyright notice,
- *    this list of conditions and the following disclaimer in the documentation
- *    and/or other materials provided with the distribution.
- *
- * 3. Neither the name of the copyright holder nor the names of its
- *    contributors may be used to endorse or promote products derived from this
- *    software without specific prior written permission.
- *
- *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- *  HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- *  Author: Daniel A. Jiménez
- *  Adapted to gem5 by: Javier Bueno Hedo
- *
- */
-
-/*
- * Multiperspective Perceptron Predictor (by Daniel A. Jiménez)
- * - 8KB version
- */
-
-#ifndef __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NONOVEL_HH__
-#define __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NONOVEL_HH__
-
-#include "cpu/pred/multiperspective_perceptron.hh"
-#include "params/MultiperspectivePerceptron8KB.hh"
-
-class MultiperspectivePerceptron8KBNoNovel :
-            public MultiperspectivePerceptron {
-    void createSpecs() override;
-    public:
-    MultiperspectivePerceptron8KBNoNovel(
-            const MultiperspectivePerceptron8KBParams *p);
-};
-
-#endif // __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NONOVEL_HH__
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_8KB_noSG.cc b/build/X86/cpu/pred/multiperspective_perceptron_8KB_noSG.cc
deleted file mode 100644
index 95d7c4a..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_8KB_noSG.cc
+++ /dev/null
@@ -1,72 +0,0 @@
-/*
- * Copyright 2019 Texas A&M University
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- * 1. Redistributions of source code must retain the above copyright notice,
- *    this list of conditions and the following disclaimer.
- *
- * 2. Redistributions in binary form must reproduce the above copyright notice,
- *    this list of conditions and the following disclaimer in the documentation
- *    and/or other materials provided with the distribution.
- *
- * 3. Neither the name of the copyright holder nor the names of its
- *    contributors may be used to endorse or promote products derived from this
- *    software without specific prior written permission.
- *
- *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- *  HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- *  Author: Daniel A. Jiménez
- *  Adapted to gem5 by: Javier Bueno Hedo
- *
- */
-
-/*
- * Multiperspective Perceptron Predictor (by Daniel A. Jiménez)
- * - 8KB version
- */
-
-#include "cpu/pred/multiperspective_perceptron_8KB_noSG.hh"
-
-MultiperspectivePerceptron8KBNoSG::MultiperspectivePerceptron8KBNoSG(
-        const MultiperspectivePerceptron8KBParams *p)
-    : MultiperspectivePerceptron(p)
-{
-}
-
-void
-MultiperspectivePerceptron8KBNoSG::createSpecs() {
-    addSpec(new BIAS(2.40625, 0, 6, *this));
-    addSpec(new GHIST(0, 19, 1.4375, 0, 6, *this));
-    addSpec(new GHIST(0, 65, 1.0, 0, 6, *this));
-    addSpec(new GHIST(21, 64, 1.0, 0, 6, *this));
-    addSpec(new GHIST(75, 150, 1.0625, 0, 6, *this));
-    addSpec(new GHISTMODPATH(0, 7, 3, 1.625, 0, 6, *this));
-    addSpec(new GHISTPATH(11, 2, -1, 1.25, 0, 6, *this));
-    addSpec(new GHISTPATH(15, 4, -1, 1.125, 0, 6, *this));
-    addSpec(new GHISTPATH(31, 1, -1, 1.40625, 0, 6, *this));
-    addSpec(new GHISTPATH(7, 1, -1, 1.5, 600, 6, *this));
-    addSpec(new IMLI(4, 1.28125, 375, 6, *this));
-    addSpec(new LOCAL(-1, 1.5625, 512, 6, *this));
-    addSpec(new RECENCY(14, 4, -1, 1.25, 0, 6, *this));
-    addSpec(new RECENCYPOS(31, 1.875, 0, 6, *this));
-    //addSpec(new SGHISTPATH(0, 4, 3, 1.65625, 0, 6, *this));
-    //addSpec(new SGHISTPATH(1, 2, 5, 2.53125, 0, 5, *this));
-}
-
-    MultiperspectivePerceptron8KBNoSG*
-MultiperspectivePerceptron8KBParams::create()
-{
-    return new MultiperspectivePerceptron8KBNoSG(this);
-}
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_8KB_noSG.hh b/build/X86/cpu/pred/multiperspective_perceptron_8KB_noSG.hh
deleted file mode 100644
index c8629e0..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_8KB_noSG.hh
+++ /dev/null
@@ -1,53 +0,0 @@
-/*
- * Copyright 2019 Texas A&M University
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- * 1. Redistributions of source code must retain the above copyright notice,
- *    this list of conditions and the following disclaimer.
- *
- * 2. Redistributions in binary form must reproduce the above copyright notice,
- *    this list of conditions and the following disclaimer in the documentation
- *    and/or other materials provided with the distribution.
- *
- * 3. Neither the name of the copyright holder nor the names of its
- *    contributors may be used to endorse or promote products derived from this
- *    software without specific prior written permission.
- *
- *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- *  HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- *  Author: Daniel A. Jiménez
- *  Adapted to gem5 by: Javier Bueno Hedo
- *
- */
-
-/*
- * Multiperspective Perceptron Predictor (by Daniel A. Jiménez)
- * - 8KB version
- */
-
-#ifndef __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NOSG_HH__
-#define __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NOSG_HH__
-
-#include "cpu/pred/multiperspective_perceptron.hh"
-#include "params/MultiperspectivePerceptron8KB.hh"
-
-class MultiperspectivePerceptron8KBNoSG : public MultiperspectivePerceptron {
-    void createSpecs() override;
-    public:
-    MultiperspectivePerceptron8KBNoSG(
-            const MultiperspectivePerceptron8KBParams *p);
-};
-
-#endif // __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NOSG_HH__
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_tage.cc b/build/X86/cpu/pred/multiperspective_perceptron_tage.cc
deleted file mode 120000
index 44b3680..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_tage.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_tage.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_tage.hh b/build/X86/cpu/pred/multiperspective_perceptron_tage.hh
deleted file mode 120000
index 2c303f3..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_tage.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_tage.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_tage.o b/build/X86/cpu/pred/multiperspective_perceptron_tage.o
deleted file mode 100644
index 6831f9f..0000000
Binary files a/build/X86/cpu/pred/multiperspective_perceptron_tage.o and /dev/null differ
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_tage_64KB.cc b/build/X86/cpu/pred/multiperspective_perceptron_tage_64KB.cc
deleted file mode 120000
index b2eb4f4..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_tage_64KB.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_tage_64KB.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_tage_64KB.hh b/build/X86/cpu/pred/multiperspective_perceptron_tage_64KB.hh
deleted file mode 120000
index cf4f699..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_tage_64KB.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_tage_64KB.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_tage_64KB.o b/build/X86/cpu/pred/multiperspective_perceptron_tage_64KB.o
deleted file mode 100644
index 4e38233..0000000
Binary files a/build/X86/cpu/pred/multiperspective_perceptron_tage_64KB.o and /dev/null differ
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_tage_8KB.cc b/build/X86/cpu/pred/multiperspective_perceptron_tage_8KB.cc
deleted file mode 120000
index c4478a4..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_tage_8KB.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_tage_8KB.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_tage_8KB.hh b/build/X86/cpu/pred/multiperspective_perceptron_tage_8KB.hh
deleted file mode 120000
index 4fa90b6..0000000
--- a/build/X86/cpu/pred/multiperspective_perceptron_tage_8KB.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/multiperspective_perceptron_tage_8KB.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/multiperspective_perceptron_tage_8KB.o b/build/X86/cpu/pred/multiperspective_perceptron_tage_8KB.o
deleted file mode 100644
index 1915c31..0000000
Binary files a/build/X86/cpu/pred/multiperspective_perceptron_tage_8KB.o and /dev/null differ
diff --git a/build/X86/cpu/pred/ras.cc b/build/X86/cpu/pred/ras.cc
deleted file mode 120000
index c561f5e..0000000
--- a/build/X86/cpu/pred/ras.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/ras.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/ras.hh b/build/X86/cpu/pred/ras.hh
deleted file mode 120000
index 564bf19..0000000
--- a/build/X86/cpu/pred/ras.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/ras.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/ras.o b/build/X86/cpu/pred/ras.o
deleted file mode 100644
index 72c5cb0..0000000
Binary files a/build/X86/cpu/pred/ras.o and /dev/null differ
diff --git a/build/X86/cpu/pred/simple_indirect.cc b/build/X86/cpu/pred/simple_indirect.cc
deleted file mode 120000
index 638c2e9..0000000
--- a/build/X86/cpu/pred/simple_indirect.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/simple_indirect.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/simple_indirect.hh b/build/X86/cpu/pred/simple_indirect.hh
deleted file mode 120000
index b977e83..0000000
--- a/build/X86/cpu/pred/simple_indirect.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/simple_indirect.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/simple_indirect.o b/build/X86/cpu/pred/simple_indirect.o
deleted file mode 100644
index c11a70d..0000000
Binary files a/build/X86/cpu/pred/simple_indirect.o and /dev/null differ
diff --git a/build/X86/cpu/pred/statistical_corrector.cc b/build/X86/cpu/pred/statistical_corrector.cc
deleted file mode 120000
index 981a7e1..0000000
--- a/build/X86/cpu/pred/statistical_corrector.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/statistical_corrector.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/statistical_corrector.hh b/build/X86/cpu/pred/statistical_corrector.hh
deleted file mode 120000
index 7acbe65..0000000
--- a/build/X86/cpu/pred/statistical_corrector.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/statistical_corrector.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/statistical_corrector.o b/build/X86/cpu/pred/statistical_corrector.o
deleted file mode 100644
index 584ef0b..0000000
Binary files a/build/X86/cpu/pred/statistical_corrector.o and /dev/null differ
diff --git a/build/X86/cpu/pred/tage.cc b/build/X86/cpu/pred/tage.cc
deleted file mode 120000
index f804a8d..0000000
--- a/build/X86/cpu/pred/tage.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage.hh b/build/X86/cpu/pred/tage.hh
deleted file mode 120000
index 565fce7..0000000
--- a/build/X86/cpu/pred/tage.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage.o b/build/X86/cpu/pred/tage.o
deleted file mode 100644
index f4bd0d6..0000000
Binary files a/build/X86/cpu/pred/tage.o and /dev/null differ
diff --git a/build/X86/cpu/pred/tage_base.cc b/build/X86/cpu/pred/tage_base.cc
deleted file mode 120000
index fcf9f67..0000000
--- a/build/X86/cpu/pred/tage_base.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage_base.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage_base.hh b/build/X86/cpu/pred/tage_base.hh
deleted file mode 120000
index 422c1f1..0000000
--- a/build/X86/cpu/pred/tage_base.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage_base.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage_base.o b/build/X86/cpu/pred/tage_base.o
deleted file mode 100644
index c8d4571..0000000
Binary files a/build/X86/cpu/pred/tage_base.o and /dev/null differ
diff --git a/build/X86/cpu/pred/tage_sc_l.cc b/build/X86/cpu/pred/tage_sc_l.cc
deleted file mode 120000
index 332bf11..0000000
--- a/build/X86/cpu/pred/tage_sc_l.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage_sc_l.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage_sc_l.hh b/build/X86/cpu/pred/tage_sc_l.hh
deleted file mode 120000
index 19bfadb..0000000
--- a/build/X86/cpu/pred/tage_sc_l.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage_sc_l.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage_sc_l.o b/build/X86/cpu/pred/tage_sc_l.o
deleted file mode 100644
index ecf76c0..0000000
Binary files a/build/X86/cpu/pred/tage_sc_l.o and /dev/null differ
diff --git a/build/X86/cpu/pred/tage_sc_l_64KB.cc b/build/X86/cpu/pred/tage_sc_l_64KB.cc
deleted file mode 120000
index 7225bb1..0000000
--- a/build/X86/cpu/pred/tage_sc_l_64KB.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage_sc_l_64KB.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage_sc_l_64KB.hh b/build/X86/cpu/pred/tage_sc_l_64KB.hh
deleted file mode 120000
index 34118da..0000000
--- a/build/X86/cpu/pred/tage_sc_l_64KB.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage_sc_l_64KB.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage_sc_l_64KB.o b/build/X86/cpu/pred/tage_sc_l_64KB.o
deleted file mode 100644
index 05d3224..0000000
Binary files a/build/X86/cpu/pred/tage_sc_l_64KB.o and /dev/null differ
diff --git a/build/X86/cpu/pred/tage_sc_l_8KB.cc b/build/X86/cpu/pred/tage_sc_l_8KB.cc
deleted file mode 120000
index b457a0c..0000000
--- a/build/X86/cpu/pred/tage_sc_l_8KB.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage_sc_l_8KB.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage_sc_l_8KB.hh b/build/X86/cpu/pred/tage_sc_l_8KB.hh
deleted file mode 120000
index 066d073..0000000
--- a/build/X86/cpu/pred/tage_sc_l_8KB.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tage_sc_l_8KB.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tage_sc_l_8KB.o b/build/X86/cpu/pred/tage_sc_l_8KB.o
deleted file mode 100644
index 08b92ed..0000000
Binary files a/build/X86/cpu/pred/tage_sc_l_8KB.o and /dev/null differ
diff --git a/build/X86/cpu/pred/tournament.cc b/build/X86/cpu/pred/tournament.cc
deleted file mode 120000
index 99da2d8..0000000
--- a/build/X86/cpu/pred/tournament.cc
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tournament.cc
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tournament.hh b/build/X86/cpu/pred/tournament.hh
deleted file mode 120000
index 800ad53..0000000
--- a/build/X86/cpu/pred/tournament.hh
+++ /dev/null
@@ -1 +0,0 @@
-/usr/eda/CS251A/sparhami/gem5/src/cpu/pred/tournament.hh
\ No newline at end of file
diff --git a/build/X86/cpu/pred/tournament.o b/build/X86/cpu/pred/tournament.o
deleted file mode 100644
index e41d73d..0000000
Binary files a/build/X86/cpu/pred/tournament.o and /dev/null differ
diff --git a/integer_r_cmds.txt b/integer_r_cmds.txt
deleted file mode 100644
index 702760f..0000000
--- a/integer_r_cmds.txt
+++ /dev/null
@@ -1,31 +0,0 @@
-gcc_r ../run_base_refrate_mytest-m64.0000/cpugcc_r_base.mytest-m64 gcc-pp.c -O3 -finline-limit=0 -fif-conversion -fif-conversion2 -o gcc-pp.opts-O3_-finline-limit_0_-fif-conversion_-fif-conversion2.s > gcc-pp.opts-O3_-finline-limit_0_-fif-conversion_-fif-conversion2.out 2>> gcc-pp.opts-O3_-finline-limit_0_-fif-conversion_-fif-conversion2.err
-
-gem5_bp/build/X86/gem5.opt \
---outdir=gem5_bp/proj_output/exp1/gcc_r \
-gem5_bp/configs/example/se.py \
---cmd=copied_spec_install/benchspec/CPU/502.gcc_r/build/build_base_mytest-m64.0000/cpugcc_r \
---options="copied_spec_install/benchspec/CPU/502.gcc_r/run/run_base_refrate_mytest-m64.0000/gcc-pp.c -O3 -finline-limit=0 -fif-conversion -fif-conversion2 -o gcc-pp.opts-O3_-finline-limit_0_-fif-conversion_-fif-conversion2.s" \
---mem-size=8GB \
---cpu-type=DerivO3CPU \
---sys-clock=1GHz \
---cpu-clock=1GHz \
---mem-type=DDR3_1600_8x8 \
---caches --l2cache \
---l1d_size=64kB --l1i_size=16kB --l2_size=256kB \
---bp-type="MultiperspectivePerceptron8KB" \
-
-xz_r ../run_base_refrate_mytest-m64.0000/xz_r_base.mytest-m64 cld.tar.xz 160 19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474 59796407 61004416 6 > cld.tar-160-6.out 2>> cld.tar-160-6.err
-
-gem5_bp/build/X86/gem5.opt \
---outdir=gem5_bp/proj_output/exp1/xz_r \
-gem5_bp/configs/example/se.py \
---cmd="copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r" \
---options="copied_spec_install/benchspec/CPU/557.xz_r/run/run_base_refrate_mytest-m64.0000/cld.tar.xz 160 19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474 59796407 61004416 6" \
---mem-size=8GB \
---cpu-type=DerivO3CPU \
---sys-clock=1GHz \
---cpu-clock=1GHz \
---mem-type=DDR3_1600_8x8 \
---caches --l2cache \
---l1d_size=64kB --l1i_size=16kB --l2_size=256kB \
---bp-type="MultiperspectivePerceptron8KB" \
\ No newline at end of file
diff --git a/proj_output/MPP/gcc_r/config.ini b/proj_output/MPP/gcc_r/config.ini
deleted file mode 100644
index f435a9f..0000000
--- a/proj_output/MPP/gcc_r/config.ini
+++ /dev/null
@@ -1,1244 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 tol2bus voltage_domain
-boot_osflags=a
-cache_line_size=64
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-kernel_extras=
-kernel_extras_addrs=
-kvm_vm=Null
-load_addr_mask=18446744073709551615
-load_offset=0
-m5ops_base=4294901760
-mem_mode=timing
-mem_ranges=0:8589934592
-memories=system.mem_ctrls
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-readfile=
-redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=DerivO3CPU
-children=branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache tracer workload
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.cpu.branchPred
-cacheLoadPorts=200
-cacheStorePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.cpu.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-needsTSO=true
-numIQEntries=64
-numPhysCCRegs=1280
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numPhysVecPredRegs=32
-numPhysVecRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_gating_on_idle=false
-power_model=
-profile=0
-progress_interval=0
-pwr_gating_latency=300
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=false
-syscallRetryLatency=10000
-system=system
-tracer=system.cpu.tracer
-trapLatency=13
-wait_for_remote_gdb=false
-wbWidth=8
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=MultiperspectivePerceptron8KB
-children=indirectBranchPred
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-bias0=-5
-bias1=5
-biasmostly0=-1
-biasmostly1=1
-block_size=21
-budgetbits=67584
-decay=0
-eventq_index=0
-extra_rounds=1
-fudge=0.245
-hash_taken=false
-hshift=-6
-ignore_path_size=false
-imli_mask1=6
-imli_mask4=17408
-indirectBranchPred=system.cpu.branchPred.indirectBranchPred
-initial_ghist_length=1
-initial_theta=10
-instShiftAmt=2
-local_history_length=11
-n_sign_bits=2
-nbest=20
-numThreads=1
-num_filter_entries=0
-num_local_histories=48
-pcbit=2
-pcshift=-10
-recencypos_mask=4294967440
-record_mask=191
-speculative_update=false
-speed=9
-threshold=1
-tunebits=24
-tuneonly=true
-
-[system.cpu.branchPred.indirectBranchPred]
-type=SimpleIndirectPredictor
-eventq_index=0
-indirectGHRBits=13
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-numThreads=1
-
-[system.cpu.dcache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.dcache.replacement_policy
-response_latency=2
-sequential_access=false
-size=65536
-system=system
-tag_latency=2
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.tol2bus.slave[1]
-
-[system.cpu.dcache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.dcache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.dcache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.dcache.replacement_policy
-sequential_access=false
-size=65536
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.dcache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=65536
-
-[system.cpu.dtb]
-type=X86TLB
-children=walker
-eventq_index=0
-size=64
-system=system
-walker=system.cpu.dtb.walker
-
-[system.cpu.dtb.walker]
-type=X86PagetableWalker
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-num_squash_per_cycle=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-system=system
-port=system.cpu.dtb_walker_cache.cpu_side
-
-[system.cpu.dtb_walker_cache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=10
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
-response_latency=2
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-tags=system.cpu.dtb_walker_cache.tags
-tgts_per_mshr=12
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dtb.walker.port
-mem_side=system.tol2bus.slave[3]
-
-[system.cpu.dtb_walker_cache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.dtb_walker_cache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.dtb_walker_cache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.dtb_walker_cache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=1024
-
-[system.cpu.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
-FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 system.cpu.fuPool.FUList9
-eventq_index=0
-
-[system.cpu.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.cpu.fuPool.FUList0.opList
-
-[system.cpu.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
-
-[system.cpu.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=1
-pipelined=false
-
-[system.cpu.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
-
-[system.cpu.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2 opList3 opList4
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 system.cpu.fuPool.FUList3.opList3 system.cpu.fuPool.FUList3.opList4
-
-[system.cpu.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatMultAcc
-opLat=5
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatMisc
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList3]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.cpu.fuPool.FUList3.opList4]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.cpu.fuPool.FUList4]
-type=FUDesc
-children=opList0 opList1
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList4.opList0 system.cpu.fuPool.FUList4.opList1
-
-[system.cpu.fuPool.FUList4.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList4.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 system.cpu.fuPool.FUList5.opList20 system.cpu.fuPool.FUList5.opList21 system.cpu.fuPool.FUList5.opList22 system.cpu.fuPool.FUList5.opList23 system.cpu.fuPool.FUList5.opList24 system.cpu.fuPool.FUList5.opList25
-
-[system.cpu.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList20]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList21]
-type=OpDesc
-eventq_index=0
-opClass=SimdReduceAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList22]
-type=OpDesc
-eventq_index=0
-opClass=SimdReduceAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList23]
-type=OpDesc
-eventq_index=0
-opClass=SimdReduceCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList24]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatReduceAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList25]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatReduceCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList6.opList
-
-[system.cpu.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=SimdPredAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
-
-[system.cpu.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8]
-type=FUDesc
-children=opList0 opList1 opList2 opList3
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList8.opList0 system.cpu.fuPool.FUList8.opList1 system.cpu.fuPool.FUList8.opList2 system.cpu.fuPool.FUList8.opList3
-
-[system.cpu.fuPool.FUList8.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8.opList3]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList9]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList9.opList
-
-[system.cpu.fuPool.FUList9.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.cpu.icache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.icache.replacement_policy
-response_latency=2
-sequential_access=false
-size=16384
-system=system
-tag_latency=2
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.tol2bus.slave[0]
-
-[system.cpu.icache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.icache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.icache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.icache.replacement_policy
-sequential_access=false
-size=16384
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.icache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=16384
-
-[system.cpu.interrupts]
-type=X86LocalApic
-children=clk_domain
-clk_domain=system.cpu.interrupts.clk_domain
-eventq_index=0
-int_latency=1000
-pio_latency=100000
-system=system
-int_master=system.membus.slave[2]
-int_slave=system.membus.master[1]
-pio=system.membus.master[0]
-
-[system.cpu.interrupts.clk_domain]
-type=DerivedClockDomain
-clk_divider=16
-clk_domain=system.cpu_clk_domain
-eventq_index=0
-
-[system.cpu.isa]
-type=X86ISA
-eventq_index=0
-
-[system.cpu.itb]
-type=X86TLB
-children=walker
-eventq_index=0
-size=64
-system=system
-walker=system.cpu.itb.walker
-
-[system.cpu.itb.walker]
-type=X86PagetableWalker
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-num_squash_per_cycle=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-system=system
-port=system.cpu.itb_walker_cache.cpu_side
-
-[system.cpu.itb_walker_cache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=10
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.itb_walker_cache.replacement_policy
-response_latency=2
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-tags=system.cpu.itb_walker_cache.tags
-tgts_per_mshr=12
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.itb.walker.port
-mem_side=system.tol2bus.slave[2]
-
-[system.cpu.itb_walker_cache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.itb_walker_cache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.itb_walker_cache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.itb_walker_cache.replacement_policy
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.itb_walker_cache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=1024
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=Process
-cmd=gem5_bp/tests/test-progs/hello/bin/x86/linux/hello
-cwd=/usr/eda/CS251A/sparhami
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=gem5_bp/tests/test-progs/hello/bin/x86/linux/hello
-gid=100
-input=cin
-kvmInSE=false
-maxStackSize=67108864
-output=cout
-pgid=100
-pid=100
-ppid=0
-release=5.1.0
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.cpu_voltage_domain
-
-[system.cpu_voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.0
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.l2]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=20
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.l2.replacement_policy
-response_latency=20
-sequential_access=false
-size=262144
-system=system
-tag_latency=20
-tags=system.l2.tags
-tgts_per_mshr=12
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.tol2bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.l2.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.l2.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.l2.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.l2.replacement_policy
-sequential_access=false
-size=262144
-system=system
-tag_latency=20
-warmup_percentage=0
-
-[system.l2.tags.indexing_policy]
-type=SetAssociative
-assoc=8
-entry_size=64
-eventq_index=0
-size=262144
-
-[system.mem_ctrls]
-type=DRAMCtrl
-IDD0=0.055
-IDD02=0.0
-IDD2N=0.032
-IDD2N2=0.0
-IDD2P0=0.0
-IDD2P02=0.0
-IDD2P1=0.032
-IDD2P12=0.0
-IDD3N=0.038
-IDD3N2=0.0
-IDD3P0=0.0
-IDD3P02=0.0
-IDD3P1=0.038
-IDD3P12=0.0
-IDD4R=0.157
-IDD4R2=0.0
-IDD4W=0.125
-IDD4W2=0.0
-IDD5=0.235
-IDD52=0.0
-IDD6=0.02
-IDD62=0.0
-VDD=1.5
-VDD2=0.0
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-enable_dram_powerdown=false
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=
-qos_masters=               
-qos_policy=Null
-qos_priorities=1
-qos_priority_escalation=false
-qos_q_policy=fifo
-qos_syncro_scheduler=false
-qos_turnaround_policy=Null
-range=0:8589934592
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCCD_L_WR=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[2]
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-max_outstanding_snoops=512
-max_routing_table_size=512
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-point_of_unification=true
-power_model=
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.cpu.interrupts.pio system.cpu.interrupts.int_slave system.mem_ctrls.port
-slave=system.system_port system.l2.mem_side system.cpu.interrupts.int_master
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.redirect_paths0]
-type=RedirectPath
-app_path=/proc
-eventq_index=0
-host_paths=gem5_bp/proj_output/MPP/gcc_r/fs/proc
-
-[system.redirect_paths1]
-type=RedirectPath
-app_path=/sys
-eventq_index=0
-host_paths=gem5_bp/proj_output/MPP/gcc_r/fs/sys
-
-[system.redirect_paths2]
-type=RedirectPath
-app_path=/tmp
-eventq_index=0
-host_paths=gem5_bp/proj_output/MPP/gcc_r/fs/tmp
-
-[system.tol2bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-max_outstanding_snoops=512
-max_routing_table_size=512
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-point_of_unification=true
-power_model=
-response_latency=1
-snoop_filter=system.tol2bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.l2.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb_walker_cache.mem_side system.cpu.dtb_walker_cache.mem_side
-
-[system.tol2bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.0
-
diff --git a/proj_output/MPP/gcc_r/config.json b/proj_output/MPP/gcc_r/config.json
deleted file mode 100644
index a205b3b..0000000
--- a/proj_output/MPP/gcc_r/config.json
+++ /dev/null
@@ -1,1676 +0,0 @@
-{
-    "name": null, 
-    "sim_quantum": 0, 
-    "system": {
-        "kernel": "", 
-        "mmap_using_noreserve": false, 
-        "kernel_addr_check": true, 
-        "membus": {
-            "point_of_coherency": true, 
-            "system": "system", 
-            "response_latency": 2, 
-            "cxx_class": "CoherentXBar", 
-            "max_routing_table_size": 512, 
-            "forward_latency": 4, 
-            "clk_domain": "system.clk_domain", 
-            "max_outstanding_snoops": 512, 
-            "point_of_unification": true, 
-            "width": 16, 
-            "eventq_index": 0, 
-            "default_p_state": "UNDEFINED", 
-            "p_state_clk_gate_max": 1000000000000, 
-            "master": {
-                "peer": [
-                    "system.cpu.interrupts.pio", 
-                    "system.cpu.interrupts.int_slave", 
-                    "system.mem_ctrls.port"
-                ], 
-                "is_source": "True", 
-                "role": "GEM5 REQUESTER"
-            }, 
-            "type": "CoherentXBar", 
-            "frontend_latency": 3, 
-            "slave": {
-                "peer": [
-                    "system.system_port", 
-                    "system.l2.mem_side", 
-                    "system.cpu.interrupts.int_master"
-                ], 
-                "is_source": "False", 
-                "role": "GEM5 RESPONDER"
-            }, 
-            "p_state_clk_gate_min": 1000, 
-            "snoop_filter": {
-                "name": "snoop_filter", 
-                "system": "system", 
-                "max_capacity": 8388608, 
-                "eventq_index": 0, 
-                "cxx_class": "SnoopFilter", 
-                "path": "system.membus.snoop_filter", 
-                "type": "SnoopFilter", 
-                "lookup_latency": 1
-            }, 
-            "power_model": [], 
-            "path": "system.membus", 
-            "snoop_response_latency": 4, 
-            "name": "membus", 
-            "p_state_clk_gate_bins": 20, 
-            "use_default_range": false
-        }, 
-        "redirect_paths": [
-            {
-                "app_path": "/proc", 
-                "name": "redirect_paths0", 
-                "host_paths": [
-                    "gem5_bp/proj_output/MPP/gcc_r/fs/proc"
-                ], 
-                "eventq_index": 0, 
-                "cxx_class": "RedirectPath", 
-                "path": "system.redirect_paths0", 
-                "type": "RedirectPath"
-            }, 
-            {
-                "app_path": "/sys", 
-                "name": "redirect_paths1", 
-                "host_paths": [
-                    "gem5_bp/proj_output/MPP/gcc_r/fs/sys"
-                ], 
-                "eventq_index": 0, 
-                "cxx_class": "RedirectPath", 
-                "path": "system.redirect_paths1", 
-                "type": "RedirectPath"
-            }, 
-            {
-                "app_path": "/tmp", 
-                "name": "redirect_paths2", 
-                "host_paths": [
-                    "gem5_bp/proj_output/MPP/gcc_r/fs/tmp"
-                ], 
-                "eventq_index": 0, 
-                "cxx_class": "RedirectPath", 
-                "path": "system.redirect_paths2", 
-                "type": "RedirectPath"
-            }
-        ], 
-        "symbolfile": "", 
-        "kvm_vm": null, 
-        "readfile": "", 
-        "thermal_model": null, 
-        "cxx_class": "System", 
-        "load_offset": 0, 
-        "work_begin_exit_count": 0, 
-        "work_end_ckpt_count": 0, 
-        "memories": [
-            "system.mem_ctrls"
-        ], 
-        "work_begin_ckpt_count": 0, 
-        "clk_domain": {
-            "name": "clk_domain", 
-            "clock": [
-                1000
-            ], 
-            "init_perf_level": 0, 
-            "voltage_domain": "system.voltage_domain", 
-            "eventq_index": 0, 
-            "cxx_class": "SrcClockDomain", 
-            "path": "system.clk_domain", 
-            "type": "SrcClockDomain", 
-            "domain_id": -1
-        }, 
-        "mem_ranges": [
-            "0:8589934592"
-        ], 
-        "eventq_index": 0, 
-        "work_begin_cpu_id_exit": -1, 
-        "m5ops_base": 4294901760, 
-        "dvfs_handler": {
-            "enable": false, 
-            "name": "dvfs_handler", 
-            "sys_clk_domain": "system.clk_domain", 
-            "transition_latency": 100000000, 
-            "eventq_index": 0, 
-            "cxx_class": "DVFSHandler", 
-            "domains": [], 
-            "path": "system.dvfs_handler", 
-            "type": "DVFSHandler"
-        }, 
-        "work_end_exit_count": 0, 
-        "type": "System", 
-        "kernel_extras_addrs": [], 
-        "voltage_domain": {
-            "name": "voltage_domain", 
-            "eventq_index": 0, 
-            "voltage": [
-                1.0
-            ], 
-            "cxx_class": "VoltageDomain", 
-            "path": "system.voltage_domain", 
-            "type": "VoltageDomain"
-        }, 
-        "cache_line_size": 64, 
-        "boot_osflags": "a", 
-        "work_cpus_ckpt_count": 0, 
-        "thermal_components": [], 
-        "path": "system", 
-        "cpu_clk_domain": {
-            "name": "cpu_clk_domain", 
-            "clock": [
-                1000
-            ], 
-            "init_perf_level": 0, 
-            "voltage_domain": "system.cpu_voltage_domain", 
-            "eventq_index": 0, 
-            "cxx_class": "SrcClockDomain", 
-            "path": "system.cpu_clk_domain", 
-            "type": "SrcClockDomain", 
-            "domain_id": -1
-        }, 
-        "tol2bus": {
-            "point_of_coherency": false, 
-            "system": "system", 
-            "response_latency": 1, 
-            "cxx_class": "CoherentXBar", 
-            "max_routing_table_size": 512, 
-            "forward_latency": 0, 
-            "clk_domain": "system.cpu_clk_domain", 
-            "max_outstanding_snoops": 512, 
-            "point_of_unification": true, 
-            "width": 32, 
-            "eventq_index": 0, 
-            "default_p_state": "UNDEFINED", 
-            "p_state_clk_gate_max": 1000000000000, 
-            "master": {
-                "peer": [
-                    "system.l2.cpu_side"
-                ], 
-                "is_source": "True", 
-                "role": "GEM5 REQUESTER"
-            }, 
-            "type": "CoherentXBar", 
-            "frontend_latency": 1, 
-            "slave": {
-                "peer": [
-                    "system.cpu.icache.mem_side", 
-                    "system.cpu.dcache.mem_side", 
-                    "system.cpu.itb_walker_cache.mem_side", 
-                    "system.cpu.dtb_walker_cache.mem_side"
-                ], 
-                "is_source": "False", 
-                "role": "GEM5 RESPONDER"
-            }, 
-            "p_state_clk_gate_min": 1000, 
-            "snoop_filter": {
-                "name": "snoop_filter", 
-                "system": "system", 
-                "max_capacity": 8388608, 
-                "eventq_index": 0, 
-                "cxx_class": "SnoopFilter", 
-                "path": "system.tol2bus.snoop_filter", 
-                "type": "SnoopFilter", 
-                "lookup_latency": 0
-            }, 
-            "power_model": [], 
-            "path": "system.tol2bus", 
-            "snoop_response_latency": 1, 
-            "name": "tol2bus", 
-            "p_state_clk_gate_bins": 20, 
-            "use_default_range": false
-        }, 
-        "mem_mode": "timing", 
-        "name": "system", 
-        "init_param": 0, 
-        "system_port": {
-            "peer": "system.membus.slave[0]", 
-            "is_source": "True", 
-            "role": "GEM5 REQUESTER"
-        }, 
-        "kernel_extras": [], 
-        "load_addr_mask": 18446744073709551615, 
-        "cpu": [
-            {
-                "SQEntries": 32, 
-                "smtLSQThreshold": 100, 
-                "fetchTrapLatency": 1, 
-                "iewToRenameDelay": 1, 
-                "itb": {
-                    "name": "itb", 
-                    "system": "system", 
-                    "eventq_index": 0, 
-                    "cxx_class": "X86ISA::TLB", 
-                    "walker": {
-                        "name": "walker", 
-                        "p_state_clk_gate_min": 1000, 
-                        "p_state_clk_gate_bins": 20, 
-                        "cxx_class": "X86ISA::Walker", 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "power_model": [], 
-                        "system": "system", 
-                        "eventq_index": 0, 
-                        "default_p_state": "UNDEFINED", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.itb.walker", 
-                        "type": "X86PagetableWalker", 
-                        "port": {
-                            "peer": "system.cpu.itb_walker_cache.cpu_side", 
-                            "is_source": "True", 
-                            "role": "GEM5 REQUESTER"
-                        }, 
-                        "num_squash_per_cycle": 4
-                    }, 
-                    "path": "system.cpu.itb", 
-                    "type": "X86TLB", 
-                    "size": 64
-                }, 
-                "fetchWidth": 8, 
-                "cpu_id": 0, 
-                "fetchToDecodeDelay": 1, 
-                "renameToDecodeDelay": 1, 
-                "do_quiesce": true, 
-                "renameToROBDelay": 1, 
-                "power_model": [], 
-                "max_insts_all_threads": 0, 
-                "decodeWidth": 8, 
-                "commitToFetchDelay": 1, 
-                "needsTSO": true, 
-                "smtIQThreshold": 100, 
-                "workload": [
-                    {
-                        "uid": 100, 
-                        "pid": 100, 
-                        "kvmInSE": false, 
-                        "cxx_class": "Process", 
-                        "executable": "gem5_bp/tests/test-progs/hello/bin/x86/linux/hello", 
-                        "drivers": [], 
-                        "system": "system", 
-                        "gid": 100, 
-                        "eventq_index": 0, 
-                        "env": [], 
-                        "maxStackSize": 67108864, 
-                        "ppid": 0, 
-                        "type": "Process", 
-                        "cwd": "/usr/eda/CS251A/sparhami", 
-                        "pgid": 100, 
-                        "simpoint": 0, 
-                        "euid": 100, 
-                        "input": "cin", 
-                        "path": "system.cpu.workload", 
-                        "name": "workload", 
-                        "cmd": [
-                            "gem5_bp/tests/test-progs/hello/bin/x86/linux/hello"
-                        ], 
-                        "errout": "cerr", 
-                        "useArchPT": false, 
-                        "egid": 100, 
-                        "release": "5.1.0", 
-                        "output": "cout"
-                    }
-                ], 
-                "name": "cpu", 
-                "SSITSize": 1024, 
-                "activity": 0, 
-                "tracer": {
-                    "eventq_index": 0, 
-                    "path": "system.cpu.tracer", 
-                    "type": "ExeTracer", 
-                    "name": "tracer", 
-                    "cxx_class": "Trace::ExeTracer"
-                }, 
-                "decodeToFetchDelay": 1, 
-                "renameWidth": 8, 
-                "numThreads": 1, 
-                "syscallRetryLatency": 10000, 
-                "squashWidth": 8, 
-                "function_trace": false, 
-                "backComSize": 5, 
-                "decodeToRenameDelay": 1, 
-                "store_set_clear_period": 250000, 
-                "numPhysIntRegs": 256, 
-                "p_state_clk_gate_max": 1000000000000, 
-                "p_state_clk_gate_min": 1000, 
-                "fuPool": {
-                    "name": "fuPool", 
-                    "FUList": [
-                        {
-                            "count": 6, 
-                            "opList": [
-                                {
-                                    "opClass": "IntAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList0.opList", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList0", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList0", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 2, 
-                            "opList": [
-                                {
-                                    "opClass": "IntMult", 
-                                    "opLat": 3, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList1.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "IntDiv", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList1.opList1", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList1", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList1", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 4, 
-                            "opList": [
-                                {
-                                    "opClass": "FloatAdd", 
-                                    "opLat": 2, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList2.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatCmp", 
-                                    "opLat": 2, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList2.opList1", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatCvt", 
-                                    "opLat": 2, 
-                                    "name": "opList2", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList2.opList2", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList2", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList2", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 2, 
-                            "opList": [
-                                {
-                                    "opClass": "FloatMult", 
-                                    "opLat": 4, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMultAcc", 
-                                    "opLat": 5, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList1", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMisc", 
-                                    "opLat": 3, 
-                                    "name": "opList2", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList2", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatDiv", 
-                                    "opLat": 12, 
-                                    "name": "opList3", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList3", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatSqrt", 
-                                    "opLat": 24, 
-                                    "name": "opList4", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList4", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList3", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList3", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 0, 
-                            "opList": [
-                                {
-                                    "opClass": "MemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList4.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList4.opList1", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList4", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList4", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 4, 
-                            "opList": [
-                                {
-                                    "opClass": "SimdAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList00", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList00", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdAddAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList01", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList01", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList02", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList02", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList03", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList03", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdCvt", 
-                                    "opLat": 1, 
-                                    "name": "opList04", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList04", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdMisc", 
-                                    "opLat": 1, 
-                                    "name": "opList05", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList05", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdMult", 
-                                    "opLat": 1, 
-                                    "name": "opList06", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList06", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdMultAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList07", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList07", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdShift", 
-                                    "opLat": 1, 
-                                    "name": "opList08", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList08", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdShiftAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList09", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList09", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdDiv", 
-                                    "opLat": 1, 
-                                    "name": "opList10", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList10", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdSqrt", 
-                                    "opLat": 1, 
-                                    "name": "opList11", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList11", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList12", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList12", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList13", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList13", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList14", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList14", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatCvt", 
-                                    "opLat": 1, 
-                                    "name": "opList15", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList15", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatDiv", 
-                                    "opLat": 1, 
-                                    "name": "opList16", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList16", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatMisc", 
-                                    "opLat": 1, 
-                                    "name": "opList17", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList17", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatMult", 
-                                    "opLat": 1, 
-                                    "name": "opList18", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList18", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatMultAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList19", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList19", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatSqrt", 
-                                    "opLat": 1, 
-                                    "name": "opList20", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList20", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdReduceAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList21", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList21", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdReduceAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList22", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList22", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdReduceCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList23", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList23", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatReduceAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList24", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList24", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatReduceCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList25", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList25", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList5", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList5", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 1, 
-                            "opList": [
-                                {
-                                    "opClass": "SimdPredAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList6.opList", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList6", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList6", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 0, 
-                            "opList": [
-                                {
-                                    "opClass": "MemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList7.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList7.opList1", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList7", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList7", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 4, 
-                            "opList": [
-                                {
-                                    "opClass": "MemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList8.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "MemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList8.opList1", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList2", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList8.opList2", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList3", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList8.opList3", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList8", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList8", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 1, 
-                            "opList": [
-                                {
-                                    "opClass": "IprAccess", 
-                                    "opLat": 3, 
-                                    "name": "opList", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList9.opList", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList9", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList9", 
-                            "type": "FUDesc"
-                        }
-                    ], 
-                    "eventq_index": 0, 
-                    "cxx_class": "FUPool", 
-                    "path": "system.cpu.fuPool", 
-                    "type": "FUPool"
-                }, 
-                "socket_id": 0, 
-                "renameToFetchDelay": 1, 
-                "icache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.icache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.icache_port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 16384, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[0]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 4, 
-                    "writeback_clean": true, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.icache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.icache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 16384
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.icache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 16384
-                    }, 
-                    "tgts_per_mshr": 20, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": true, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.icache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "icache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "path": "system.cpu", 
-                "numRobs": 1, 
-                "switched_out": false, 
-                "smtLSQPolicy": "Partitioned", 
-                "fetchBufferSize": 64, 
-                "wait_for_remote_gdb": false, 
-                "cacheStorePorts": 200, 
-                "simpoint_start_insts": [], 
-                "max_insts_any_thread": 0, 
-                "smtROBThreshold": 100, 
-                "numIQEntries": 64, 
-                "branchPred": {
-                    "initial_theta": 10, 
-                    "record_mask": 191, 
-                    "indirectBranchPred": {
-                        "indirectSets": 256, 
-                        "indirectWays": 2, 
-                        "name": "indirectBranchPred", 
-                        "numThreads": 1, 
-                        "indirectHashTargets": true, 
-                        "instShiftAmt": 2, 
-                        "indirectHashGHR": true, 
-                        "indirectTagSize": 16, 
-                        "eventq_index": 0, 
-                        "cxx_class": "SimpleIndirectPredictor", 
-                        "indirectGHRBits": 13, 
-                        "path": "system.cpu.branchPred.indirectBranchPred", 
-                        "type": "SimpleIndirectPredictor", 
-                        "indirectPathLength": 3
-                    }, 
-                    "tuneonly": true, 
-                    "n_sign_bits": 2, 
-                    "BTBEntries": 4096, 
-                    "cxx_class": "MultiperspectivePerceptron8KB", 
-                    "threshold": 1, 
-                    "block_size": 21, 
-                    "speed": 9, 
-                    "tunebits": 24, 
-                    "budgetbits": 67584, 
-                    "decay": 0, 
-                    "local_history_length": 11, 
-                    "bias0": -5, 
-                    "bias1": 5, 
-                    "eventq_index": 0, 
-                    "numThreads": 1, 
-                    "pcbit": 2, 
-                    "hash_taken": false, 
-                    "fudge": 0.245, 
-                    "num_local_histories": 48, 
-                    "initial_ghist_length": 1, 
-                    "pcshift": -10, 
-                    "hshift": -6, 
-                    "recencypos_mask": 4294967440, 
-                    "speculative_update": false, 
-                    "path": "system.cpu.branchPred", 
-                    "nbest": 20, 
-                    "RASSize": 16, 
-                    "biasmostly0": -1, 
-                    "biasmostly1": 1, 
-                    "name": "branchPred", 
-                    "type": "MultiperspectivePerceptron8KB", 
-                    "instShiftAmt": 2, 
-                    "imli_mask1": 6, 
-                    "num_filter_entries": 0, 
-                    "imli_mask4": 17408, 
-                    "BTBTagSize": 16, 
-                    "ignore_path_size": false, 
-                    "extra_rounds": 1
-                }, 
-                "LFSTSize": 1024, 
-                "isa": [
-                    {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.isa", 
-                        "type": "X86ISA", 
-                        "name": "isa", 
-                        "cxx_class": "X86ISA::ISA"
-                    }
-                ], 
-                "smtROBPolicy": "Partitioned", 
-                "iewToFetchDelay": 1, 
-                "do_statistics_insts": true, 
-                "dispatchWidth": 8, 
-                "dtb_walker_cache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.dtb_walker_cache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.dtb.walker.port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 1024, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[3]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 10, 
-                    "writeback_clean": false, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.dtb_walker_cache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.dtb_walker_cache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 1024
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.dtb_walker_cache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 1024
-                    }, 
-                    "tgts_per_mshr": 12, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": false, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.dtb_walker_cache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "dtb_walker_cache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "dcache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.dcache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.dcache_port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 65536, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[1]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 4, 
-                    "writeback_clean": false, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.dcache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.dcache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 65536
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.dcache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 65536
-                    }, 
-                    "tgts_per_mshr": 20, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": false, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.dcache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "dcache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "commitToDecodeDelay": 1, 
-                "smtIQPolicy": "Partitioned", 
-                "issueWidth": 8, 
-                "LSQCheckLoads": true, 
-                "commitToRenameDelay": 1, 
-                "itb_walker_cache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.itb_walker_cache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.itb.walker.port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 1024, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[2]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 10, 
-                    "writeback_clean": false, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.itb_walker_cache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.itb_walker_cache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 1024
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.itb_walker_cache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 1024
-                    }, 
-                    "tgts_per_mshr": 12, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": false, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.itb_walker_cache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "itb_walker_cache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "system": "system", 
-                "checker": null, 
-                "numPhysFloatRegs": 256, 
-                "eventq_index": 0, 
-                "default_p_state": "UNDEFINED", 
-                "type": "DerivO3CPU", 
-                "wbWidth": 8, 
-                "numPhysVecRegs": 256, 
-                "interrupts": [
-                    {
-                        "int_master": {
-                            "peer": "system.membus.slave[2]", 
-                            "is_source": "True", 
-                            "role": "GEM5 REQUESTER"
-                        }, 
-                        "name": "interrupts", 
-                        "pio": {
-                            "peer": "system.membus.master[0]", 
-                            "is_source": "False", 
-                            "role": "GEM5 RESPONDER"
-                        }, 
-                        "int_slave": {
-                            "peer": "system.membus.master[1]", 
-                            "is_source": "False", 
-                            "role": "GEM5 RESPONDER"
-                        }, 
-                        "pio_latency": 100000, 
-                        "clk_domain": {
-                            "name": "clk_domain", 
-                            "clk_domain": "system.cpu_clk_domain", 
-                            "eventq_index": 0, 
-                            "cxx_class": "DerivedClockDomain", 
-                            "path": "system.cpu.interrupts.clk_domain", 
-                            "type": "DerivedClockDomain", 
-                            "clk_divider": 16
-                        }, 
-                        "system": "system", 
-                        "int_latency": 1000, 
-                        "eventq_index": 0, 
-                        "cxx_class": "X86ISA::Interrupts", 
-                        "path": "system.cpu.interrupts", 
-                        "type": "X86LocalApic"
-                    }
-                ], 
-                "numPhysVecPredRegs": 32, 
-                "cacheLoadPorts": 200, 
-                "smtCommitPolicy": "RoundRobin", 
-                "power_gating_on_idle": false, 
-                "issueToExecuteDelay": 1, 
-                "dtb": {
-                    "name": "dtb", 
-                    "system": "system", 
-                    "eventq_index": 0, 
-                    "cxx_class": "X86ISA::TLB", 
-                    "walker": {
-                        "name": "walker", 
-                        "p_state_clk_gate_min": 1000, 
-                        "p_state_clk_gate_bins": 20, 
-                        "cxx_class": "X86ISA::Walker", 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "power_model": [], 
-                        "system": "system", 
-                        "eventq_index": 0, 
-                        "default_p_state": "UNDEFINED", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.dtb.walker", 
-                        "type": "X86PagetableWalker", 
-                        "port": {
-                            "peer": "system.cpu.dtb_walker_cache.cpu_side", 
-                            "is_source": "True", 
-                            "role": "GEM5 REQUESTER"
-                        }, 
-                        "num_squash_per_cycle": 4
-                    }, 
-                    "path": "system.cpu.dtb", 
-                    "type": "X86TLB", 
-                    "size": 64
-                }, 
-                "numROBEntries": 192, 
-                "fetchQueueSize": 32, 
-                "iewToCommitDelay": 1, 
-                "smtNumFetchingThreads": 1, 
-                "pwr_gating_latency": 300, 
-                "forwardComSize": 5, 
-                "do_checkpoint_insts": true, 
-                "cxx_class": "DerivO3CPU", 
-                "commitToIEWDelay": 1, 
-                "commitWidth": 8, 
-                "clk_domain": "system.cpu_clk_domain", 
-                "function_trace_start": 0, 
-                "smtFetchPolicy": "SingleThread", 
-                "profile": 0, 
-                "icache_port": {
-                    "peer": "system.cpu.icache.cpu_side", 
-                    "is_source": "True", 
-                    "role": "GEM5 REQUESTER"
-                }, 
-                "dcache_port": {
-                    "peer": "system.cpu.dcache.cpu_side", 
-                    "is_source": "True", 
-                    "role": "GEM5 REQUESTER"
-                }, 
-                "LSQDepCheckShift": 4, 
-                "trapLatency": 13, 
-                "iewToDecodeDelay": 1, 
-                "numPhysCCRegs": 1280, 
-                "renameToIEWDelay": 2, 
-                "p_state_clk_gate_bins": 20, 
-                "progress_interval": 0, 
-                "LQEntries": 32
-            }
-        ], 
-        "multi_thread": false, 
-        "l2": {
-            "replacement_policy": {
-                "eventq_index": 0, 
-                "path": "system.l2.replacement_policy", 
-                "type": "LRURP", 
-                "name": "replacement_policy", 
-                "cxx_class": "LRURP"
-            }, 
-            "cpu_side": {
-                "peer": "system.tol2bus.master[0]", 
-                "is_source": "False", 
-                "role": "GEM5 RESPONDER"
-            }, 
-            "clusivity": "mostly_incl", 
-            "prefetcher": null, 
-            "system": "system", 
-            "write_buffers": 8, 
-            "response_latency": 20, 
-            "cxx_class": "Cache", 
-            "write_allocator": null, 
-            "size": 262144, 
-            "type": "Cache", 
-            "clk_domain": "system.cpu_clk_domain", 
-            "max_miss_count": 0, 
-            "eventq_index": 0, 
-            "default_p_state": "UNDEFINED", 
-            "p_state_clk_gate_max": 1000000000000, 
-            "mem_side": {
-                "peer": "system.membus.slave[1]", 
-                "is_source": "True", 
-                "role": "GEM5 REQUESTER"
-            }, 
-            "mshrs": 20, 
-            "writeback_clean": false, 
-            "p_state_clk_gate_min": 1000, 
-            "tags": {
-                "tag_latency": 20, 
-                "replacement_policy": "system.l2.replacement_policy", 
-                "name": "tags", 
-                "p_state_clk_gate_min": 1000, 
-                "eventq_index": 0, 
-                "p_state_clk_gate_bins": 20, 
-                "default_p_state": "UNDEFINED", 
-                "warmup_percentage": 0, 
-                "clk_domain": "system.cpu_clk_domain", 
-                "indexing_policy": {
-                    "name": "indexing_policy", 
-                    "eventq_index": 0, 
-                    "assoc": 8, 
-                    "cxx_class": "SetAssociative", 
-                    "path": "system.l2.tags.indexing_policy", 
-                    "entry_size": 64, 
-                    "type": "SetAssociative", 
-                    "size": 262144
-                }, 
-                "system": "system", 
-                "sequential_access": false, 
-                "assoc": 8, 
-                "power_model": [], 
-                "cxx_class": "BaseSetAssoc", 
-                "p_state_clk_gate_max": 1000000000000, 
-                "path": "system.l2.tags", 
-                "entry_size": 64, 
-                "block_size": 64, 
-                "type": "BaseSetAssoc", 
-                "size": 262144
-            }, 
-            "tgts_per_mshr": 12, 
-            "demand_mshr_reserve": 1, 
-            "power_model": [], 
-            "compressor": null, 
-            "is_read_only": false, 
-            "warmup_percentage": 0, 
-            "prefetch_on_access": false, 
-            "path": "system.l2", 
-            "data_latency": 20, 
-            "tag_latency": 20, 
-            "name": "l2", 
-            "addr_ranges": [
-                "0:18446744073709551615"
-            ], 
-            "p_state_clk_gate_bins": 20, 
-            "sequential_access": false, 
-            "assoc": 8
-        }, 
-        "cpu_voltage_domain": {
-            "name": "cpu_voltage_domain", 
-            "eventq_index": 0, 
-            "voltage": [
-                1.0
-            ], 
-            "cxx_class": "VoltageDomain", 
-            "path": "system.cpu_voltage_domain", 
-            "type": "VoltageDomain"
-        }, 
-        "mem_ctrls": [
-            {
-                "dll": true, 
-                "max_accesses_per_row": 16, 
-                "static_backend_latency": 10000, 
-                "IDD62": 0.0, 
-                "tCCD_L": 0, 
-                "IDD2P1": 0.032, 
-                "IDD2P0": 0.0, 
-                "IDD4W2": 0.0, 
-                "tCS": 2500, 
-                "power_model": [], 
-                "qos_priority_escalation": false, 
-                "tCL": 13750, 
-                "tCK": 1250, 
-                "tBURST": 5000, 
-                "IDD3P0": 0.0, 
-                "IDD3P1": 0.038, 
-                "name": "mem_ctrls", 
-                "device_size": 536870912, 
-                "tREFI": 7800000, 
-                "qos_policy": null, 
-                "tXPDLL": 0, 
-                "tRFC": 260000, 
-                "qos_priorities": 1, 
-                "IDD52": 0.0, 
-                "write_low_thresh_perc": 50, 
-                "write_buffer_size": 64, 
-                "VDD": 1.5, 
-                "write_high_thresh_perc": 85, 
-                "IDD2N2": 0.0, 
-                "port": {
-                    "peer": "system.membus.master[2]", 
-                    "is_source": "False", 
-                    "role": "GEM5 RESPONDER"
-                }, 
-                "IDD4R": 0.157, 
-                "IDD4W": 0.125, 
-                "tWR": 15000, 
-                "banks_per_rank": 8, 
-                "p_state_clk_gate_max": 1000000000000, 
-                "VDD2": 0.0, 
-                "qos_masters": [
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    ""
-                ], 
-                "p_state_clk_gate_min": 1000, 
-                "ranks_per_channel": 2, 
-                "qos_q_policy": "fifo", 
-                "tRAS": 35000, 
-                "static_frontend_latency": 10000, 
-                "devices_per_rank": 8, 
-                "range": "0:8589934592", 
-                "mem_sched_policy": "frfcfs", 
-                "IDD2P12": 0.0, 
-                "device_rowbuffer_size": 1024, 
-                "activation_limit": 4, 
-                "tWTR": 7500, 
-                "enable_dram_powerdown": false, 
-                "qos_syncro_scheduler": false, 
-                "path": "system.mem_ctrls", 
-                "bank_groups_per_rank": 0, 
-                "IDD2N": 0.032, 
-                "qos_turnaround_policy": null, 
-                "in_addr_map": true, 
-                "tRTW": 2500, 
-                "burst_length": 8, 
-                "tRTP": 7500, 
-                "eventq_index": 0, 
-                "IDD2P02": 0.0, 
-                "default_p_state": "UNDEFINED", 
-                "addr_mapping": "RoRaBaCoCh", 
-                "type": "DRAMCtrl", 
-                "IDD3P02": 0.0, 
-                "conf_table_reported": true, 
-                "tXS": 270000, 
-                "tXP": 6000, 
-                "IDD3N": 0.038, 
-                "tCCD_L_WR": 0, 
-                "kvm_map": true, 
-                "tXAW": 30000, 
-                "IDD3P12": 0.0, 
-                "IDD3N2": 0.0, 
-                "device_bus_width": 8, 
-                "cxx_class": "DRAMCtrl", 
-                "null": false, 
-                "tRRD_L": 0, 
-                "tRRD": 6000, 
-                "clk_domain": "system.clk_domain", 
-                "IDD6": 0.02, 
-                "IDD5": 0.23500000000000001, 
-                "tRCD": 13750, 
-                "IDD0": 0.055, 
-                "min_writes_per_switch": 16, 
-                "IDD02": 0.0, 
-                "page_policy": "open_adaptive", 
-                "read_buffer_size": 32, 
-                "IDD4R2": 0.0, 
-                "tXSDLL": 0, 
-                "p_state_clk_gate_bins": 20, 
-                "tRP": 13750
-            }
-        ], 
-        "num_work_ids": 16, 
-        "work_item_id": -1, 
-        "exit_on_work_items": false
-    }, 
-    "time_sync_period": 100000000000, 
-    "eventq_index": 0, 
-    "time_sync_spin_threshold": 100000000, 
-    "cxx_class": "Root", 
-    "path": "root", 
-    "time_sync_enable": false, 
-    "type": "Root", 
-    "full_system": false
-}
\ No newline at end of file
diff --git a/proj_output/MPP/gcc_r/fs/proc/cpuinfo b/proj_output/MPP/gcc_r/fs/proc/cpuinfo
deleted file mode 100644
index 5c03077..0000000
--- a/proj_output/MPP/gcc_r/fs/proc/cpuinfo
+++ /dev/null
@@ -1,19 +0,0 @@
-processor       : 0
-vendor_id       : Generic
-cpu family      : 0
-model           : 0
-model name      : Generic
-stepping        : 0
-cpu MHz         : 1000.000
-cache size:     : 256K
-physical id     : 0
-siblings        : 1
-core id         : 0
-cpu cores       : 1
-fpu             : yes
-fpu exception   : yes
-cpuid level     : 1
-wp              : yes
-flags           : fpu
-cache alignment : 64
-
diff --git a/proj_output/MPP/gcc_r/fs/proc/stat b/proj_output/MPP/gcc_r/fs/proc/stat
deleted file mode 100644
index 455c3a5..0000000
--- a/proj_output/MPP/gcc_r/fs/proc/stat
+++ /dev/null
@@ -1,2 +0,0 @@
-cpu 0 0 0 0 0 0 0
-cpu0 0 0 0 0 0 0 0
diff --git a/proj_output/MPP/gcc_r/fs/sys/devices/system/cpu/online b/proj_output/MPP/gcc_r/fs/sys/devices/system/cpu/online
deleted file mode 100644
index a63547a..0000000
--- a/proj_output/MPP/gcc_r/fs/sys/devices/system/cpu/online
+++ /dev/null
@@ -1 +0,0 @@
-0-0
\ No newline at end of file
diff --git a/proj_output/MPP/gcc_r/fs/sys/devices/system/cpu/possible b/proj_output/MPP/gcc_r/fs/sys/devices/system/cpu/possible
deleted file mode 100644
index a63547a..0000000
--- a/proj_output/MPP/gcc_r/fs/sys/devices/system/cpu/possible
+++ /dev/null
@@ -1 +0,0 @@
-0-0
\ No newline at end of file
diff --git a/proj_output/MPP/gcc_r/stats.txt b/proj_output/MPP/gcc_r/stats.txt
deleted file mode 100644
index c00ef97..0000000
--- a/proj_output/MPP/gcc_r/stats.txt
+++ /dev/null
@@ -1,1112 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-final_tick                                   30073000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-host_inst_rate                                  34253                       # Simulator instruction rate (inst/s)
-host_mem_usage                                8659984                       # Number of bytes of host memory used
-host_op_rate                                    61730                       # Simulator op (including micro ops) rate (op/s)
-host_seconds                                     0.17                       # Real time elapsed on the host
-host_tick_rate                              177505450                       # Simulator tick rate (ticks/s)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-sim_insts                                        5795                       # Number of instructions simulated
-sim_ops                                         10457                       # Number of ops (including micro ops) simulated
-sim_seconds                                  0.000030                       # Number of seconds simulated
-sim_ticks                                    30073000                       # Number of ticks simulated
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
-system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
-system.cpu.branchPred.BTBLookups                 2225                       # Number of BTB lookups
-system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.condIncorrect               569                       # Number of conditional branches incorrect
-system.cpu.branchPred.condPredicted              3159                       # Number of conditional branches predicted
-system.cpu.branchPred.indirectHits                458                       # Number of indirect target hits.
-system.cpu.branchPred.indirectLookups            2225                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectMisses             1767                       # Number of indirect misses.
-system.cpu.branchPred.lookups                    4168                       # Number of BP lookups
-system.cpu.branchPred.usedRAS                     426                       # Number of times the RAS was used to get a target.
-system.cpu.branchPredindirectMispredicted          359                       # Number of mispredicted indirect branches.
-system.cpu.cc_regfile_reads                      9097                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                     5557                       # number of cc regfile writes
-system.cpu.commit.amos                              0                       # Number of atomic instructions committed
-system.cpu.commit.branchMispredicts               594                       # The number of times a branch was mispredicted
-system.cpu.commit.branches                       1332                       # Number of branches committed
-system.cpu.commit.bw_lim_events                   317                       # number cycles where commit BW limit reached
-system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.commitSquashedInsts           13421                       # The number of squashed insts skipped by commit
-system.cpu.commit.committedInsts                 5795                       # Number of instructions committed
-system.cpu.commit.committedOps                  10457                       # Number of ops (including micro ops) committed
-system.cpu.commit.committed_per_cycle::samples        16798                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     0.622515                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     1.578555                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0        13443     80.03%     80.03% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1          965      5.74%     85.77% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2          635      3.78%     89.55% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3          703      4.19%     93.74% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4          387      2.30%     96.04% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5          146      0.87%     96.91% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6          115      0.68%     97.59% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7           87      0.52%     98.11% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8          317      1.89%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total        16798                       # Number of insts commited each cycle
-system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
-system.cpu.commit.function_calls                  113                       # Number of function calls committed.
-system.cpu.commit.int_insts                     10334                       # Number of committed integer instructions.
-system.cpu.commit.loads                          1092                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.op_class_0::No_OpClass            1      0.01%      0.01% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu             8408     80.41%     80.42% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult               7      0.07%     80.48% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                7      0.07%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.55% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead            1092     10.44%     90.99% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite            942      9.01%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total             10457                       # Class of committed instruction
-system.cpu.commit.refs                           2034                       # Number of memory references committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
-system.cpu.committedInsts                        5795                       # Number of Instructions Simulated
-system.cpu.committedOps                         10457                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               5.189646                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         5.189646                       # CPI: Total CPI of All Threads
-system.cpu.decode.BlockedCycles                  5496                       # Number of cycles decode is blocked
-system.cpu.decode.DecodedInsts                  29524                       # Number of instructions handled by decode
-system.cpu.decode.IdleCycles                     8772                       # Number of cycles decode is idle
-system.cpu.decode.RunCycles                      3642                       # Number of cycles decode is running
-system.cpu.decode.SquashCycles                    606                       # Number of cycles decode is squashing
-system.cpu.decode.UnblockCycles                   493                       # Number of cycles decode is unblocking
-system.cpu.dtb.rdAccesses                        2014                       # TLB accesses on read requests
-system.cpu.dtb.rdMisses                            45                       # TLB misses on read requests
-system.cpu.dtb.wrAccesses                        1275                       # TLB accesses on write requests
-system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
-system.cpu.fetch.Branches                        4168                       # Number of branches that fetch encountered
-system.cpu.fetch.CacheLines                      2072                       # Number of cache lines fetched
-system.cpu.fetch.Cycles                          8845                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.IcacheSquashes                   289                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.Insts                          17990                       # Number of instructions fetch has processed
-system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
-system.cpu.fetch.PendingTrapStallCycles           186                       # Number of stall cycles due to pending traps
-system.cpu.fetch.SquashCycles                    1212                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.branchRate                  0.138591                       # Number of branch fetches per cycle
-system.cpu.fetch.icacheStallCycles               9311                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.predictedBranches                884                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.rate                        0.598191                       # Number of inst fetches per cycle
-system.cpu.fetch.rateDist::samples              19009                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              1.724288                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.135479                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                    14176     74.58%     74.58% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                      164      0.86%     75.44% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                      206      1.08%     76.52% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                      255      1.34%     77.86% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                      200      1.05%     78.92% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                      193      1.02%     79.93% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                      328      1.73%     81.66% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                      193      1.02%     82.67% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                     3294     17.33%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total                19009                       # Number of instructions fetched each cycle (Total)
-system.cpu.fp_regfile_reads                         4                       # number of floating regfile reads
-system.cpu.idleCycles                           11065                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.iew.branchMispredicts                  767                       # Number of branch mispredicts detected at execute
-system.cpu.iew.exec_branches                     1905                       # Number of branches executed
-system.cpu.iew.exec_nop                             0                       # number of nop insts executed
-system.cpu.iew.exec_rate                     0.608499                       # Inst execution rate
-system.cpu.iew.exec_refs                         3298                       # number of memory reference insts executed
-system.cpu.iew.exec_stores                       1275                       # Number of stores executed
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.iewBlockCycles                    1605                       # Number of cycles IEW is blocking
-system.cpu.iew.iewDispLoadInsts                  2716                       # Number of dispatched load instructions
-system.cpu.iew.iewDispNonSpecInsts                 23                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewDispSquashedInsts                35                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispStoreInsts                 1629                       # Number of dispatched store instructions
-system.cpu.iew.iewDispatchedInsts               23879                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewExecLoadInsts                  2023                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts              1085                       # Number of squashed instructions skipped in execute
-system.cpu.iew.iewExecutedInsts                 18300                       # Number of executed instructions
-system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewLSQFullEvents                    91                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.iewSquashCycles                    606                       # Number of cycles IEW is squashing
-system.cpu.iew.iewUnblockCycles                    91                       # Number of cycles IEW is unblocking
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.lsq.thread0.forwLoads              163                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.squashedLoads         1624                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.squashedStores          687                       # Number of stores squashed
-system.cpu.iew.memOrderViolationEvents             12                       # Number of memory order violations
-system.cpu.iew.predictedNotTakenIncorrect          741                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.predictedTakenIncorrect             26                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.wb_consumers                     19079                       # num instructions consuming a value
-system.cpu.iew.wb_count                         17820                       # cumulative count of insts written-back
-system.cpu.iew.wb_fanout                     0.634415                       # average fanout of values written-back
-system.cpu.iew.wb_producers                     12104                       # num instructions producing a value
-system.cpu.iew.wb_rate                       0.592538                       # insts written-back per cycle
-system.cpu.iew.wb_sent                          18014                       # cumulative count of insts sent to commit
-system.cpu.int_regfile_reads                    23143                       # number of integer regfile reads
-system.cpu.int_regfile_writes                   14381                       # number of integer regfile writes
-system.cpu.ipc                               0.192691                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         0.192691                       # IPC: Total IPC of All Threads
-system.cpu.iq.FU_type_0::No_OpClass                32      0.17%      0.17% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu                 15720     81.09%     81.26% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                   17      0.09%     81.35% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     7      0.04%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.38% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead                 2228     11.49%     92.88% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite                1377      7.10%     99.98% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%     99.98% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMemWrite              4      0.02%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total                  19385                       # Type of FU issued
-system.cpu.iq.fp_alu_accesses                       4                       # Number of floating point alu accesses
-system.cpu.iq.fp_inst_queue_reads                   8                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_writes                  8                       # Number of floating instruction queue writes
-system.cpu.iq.fu_busy_cnt                         337                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.017385                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                     290     86.05%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.05% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                     31      9.20%     95.25% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite                    16      4.75%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.int_alu_accesses                  19686                       # Number of integer alu accesses
-system.cpu.iq.int_inst_queue_reads              58296                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_wakeup_accesses        17816                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.int_inst_queue_writes             37304                       # Number of integer instruction queue writes
-system.cpu.iq.iqInstsAdded                      23856                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqInstsIssued                     19385                       # Number of instructions issued
-system.cpu.iq.iqNonSpecInstsAdded                  23                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqSquashedInstsExamined           13421                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedInstsIssued               188                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.iqSquashedOperandsExamined        19439                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.issued_per_cycle::samples         19009                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.019780                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.982278                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0               13762     72.40%     72.40% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1                1085      5.71%     78.11% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2                 841      4.42%     82.53% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3                 624      3.28%     85.81% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4                 732      3.85%     89.66% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5                 650      3.42%     93.08% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6                 776      4.08%     97.16% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                 400      2.10%     99.27% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                 139      0.73%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total           19009                       # Number of insts issued each cycle
-system.cpu.iq.rate                           0.644577                       # Inst issue rate
-system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
-system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
-system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
-system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
-system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
-system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
-system.cpu.itb.wrAccesses                        2109                       # TLB accesses on write requests
-system.cpu.itb.wrMisses                            68                       # TLB misses on write requests
-system.cpu.memDep0.conflictingLoads                15                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
-system.cpu.memDep0.insertedLoads                 2716                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores                1629                       # Number of stores inserted to the mem dependence unit.
-system.cpu.misc_regfile_reads                    8110                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.numCycles                            30074                       # number of cpu cycles simulated
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.rename.BlockCycles                    1861                       # Number of cycles rename is blocking
-system.cpu.rename.CommittedMaps                 11989                       # Number of HB maps that are committed
-system.cpu.rename.IQFullEvents                     76                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.IdleCycles                     9075                       # Number of cycles rename is idle
-system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.RenameLookups                 67647                       # Number of register rename lookups that rename has made
-system.cpu.rename.RenamedInsts                  27630                       # Number of instructions processed by rename
-system.cpu.rename.RenamedOperands               31286                       # Number of destination operands rename has renamed
-system.cpu.rename.RunCycles                      3788                       # Number of cycles rename is running
-system.cpu.rename.SQFullEvents                   2959                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.SquashCycles                    606                       # Number of cycles rename is squashing
-system.cpu.rename.UnblockCycles                  3103                       # Number of cycles rename is unblocking
-system.cpu.rename.UndoneMaps                    19297                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.fp_rename_lookups                 4                       # Number of floating rename lookups
-system.cpu.rename.int_rename_lookups            38490                       # Number of integer rename lookups
-system.cpu.rename.serializeStallCycles            576                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.serializingInsts                 29                       # count of serializing insts renamed
-system.cpu.rename.skidInsts                      1486                       # count of insts added to the skid buffer
-system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
-system.cpu.rob.rob_reads                        40359                       # The number of ROB reads
-system.cpu.rob.rob_writes                       50007                       # The number of ROB writes
-system.cpu.timesIdled                             157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.workload.numSyscalls                    11                       # Number of system calls
-system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.membus.snoop_filter.tot_requests           415                       # Total number of requests made to the snoop filter.
-system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
-system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.tol2bus.snoop_filter.hit_single_requests          103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.tol2bus.snoop_filter.tot_requests          533                       # Total number of requests made to the snoop filter.
-system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
-system.membus.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.membus.trans_dist::ReadResp                339                       # Transaction distribution
-system.membus.trans_dist::ReadExReq                76                       # Transaction distribution
-system.membus.trans_dist::ReadExResp               76                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           339                       # Transaction distribution
-system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          830                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2.mem_side::total          830                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                    830                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        26560                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2.mem_side::total        26560                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   26560                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
-system.membus.snoop_fanout::samples               415                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                     415    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                 415                       # Request fanout histogram
-system.membus.reqLayer2.occupancy              415000                       # Layer occupancy (ticks)
-system.membus.reqLayer2.utilization               1.4                       # Layer utilization (%)
-system.membus.respLayer1.occupancy            2213500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              7.4                       # Layer utilization (%)
-system.tol2bus.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.tol2bus.trans_dist::ReadResp               355                       # Transaction distribution
-system.tol2bus.trans_dist::WritebackClean          102                       # Transaction distribution
-system.tol2bus.trans_dist::ReadExReq               76                       # Transaction distribution
-system.tol2bus.trans_dist::ReadExResp              76                       # Transaction distribution
-system.tol2bus.trans_dist::ReadCleanReq           291                       # Transaction distribution
-system.tol2bus.trans_dist::ReadSharedReq           64                       # Transaction distribution
-system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          684                       # Packet count per connected master and slave (bytes)
-system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          280                       # Packet count per connected master and slave (bytes)
-system.tol2bus.pkt_count::total                   964                       # Packet count per connected master and slave (bytes)
-system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25152                       # Cumulative packet size per connected master and slave (bytes)
-system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
-system.tol2bus.pkt_size::total                  34112                       # Cumulative packet size per connected master and slave (bytes)
-system.tol2bus.snoops                               0                       # Total snoops (count)
-system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
-system.tol2bus.snoop_fanout::samples              431                       # Request fanout histogram
-system.tol2bus.snoop_fanout::mean            0.004640                       # Request fanout histogram
-system.tol2bus.snoop_fanout::stdev           0.068041                       # Request fanout histogram
-system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.tol2bus.snoop_fanout::0                    429     99.54%     99.54% # Request fanout histogram
-system.tol2bus.snoop_fanout::1                      2      0.46%    100.00% # Request fanout histogram
-system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
-system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
-system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
-system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
-system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
-system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.tol2bus.snoop_fanout::total                431                       # Request fanout histogram
-system.tol2bus.reqLayer0.occupancy             737000                       # Layer occupancy (ticks)
-system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
-system.tol2bus.respLayer1.occupancy            420000                       # Layer occupancy (ticks)
-system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
-system.tol2bus.respLayer0.occupancy            873000                       # Layer occupancy (ticks)
-system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.l2.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
-system.l2.demand_hits::total                       16                       # number of demand (read+write) hits
-system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
-system.l2.overall_hits::total                      16                       # number of overall hits
-system.l2.demand_misses::.cpu.inst                275                       # number of demand (read+write) misses
-system.l2.demand_misses::.cpu.data                140                       # number of demand (read+write) misses
-system.l2.demand_misses::total                    415                       # number of demand (read+write) misses
-system.l2.overall_misses::.cpu.inst               275                       # number of overall misses
-system.l2.overall_misses::.cpu.data               140                       # number of overall misses
-system.l2.overall_misses::total                   415                       # number of overall misses
-system.l2.demand_miss_latency::.cpu.inst     26559000                       # number of demand (read+write) miss cycles
-system.l2.demand_miss_latency::.cpu.data     14445000                       # number of demand (read+write) miss cycles
-system.l2.demand_miss_latency::total         41004000                       # number of demand (read+write) miss cycles
-system.l2.overall_miss_latency::.cpu.inst     26559000                       # number of overall miss cycles
-system.l2.overall_miss_latency::.cpu.data     14445000                       # number of overall miss cycles
-system.l2.overall_miss_latency::total        41004000                       # number of overall miss cycles
-system.l2.demand_accesses::.cpu.inst              291                       # number of demand (read+write) accesses
-system.l2.demand_accesses::.cpu.data              140                       # number of demand (read+write) accesses
-system.l2.demand_accesses::total                  431                       # number of demand (read+write) accesses
-system.l2.overall_accesses::.cpu.inst             291                       # number of overall (read+write) accesses
-system.l2.overall_accesses::.cpu.data             140                       # number of overall (read+write) accesses
-system.l2.overall_accesses::total                 431                       # number of overall (read+write) accesses
-system.l2.demand_miss_rate::.cpu.inst        0.945017                       # miss rate for demand accesses
-system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
-system.l2.demand_miss_rate::total            0.962877                       # miss rate for demand accesses
-system.l2.overall_miss_rate::.cpu.inst       0.945017                       # miss rate for overall accesses
-system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
-system.l2.overall_miss_rate::total           0.962877                       # miss rate for overall accesses
-system.l2.demand_avg_miss_latency::.cpu.inst 96578.181818                       # average overall miss latency
-system.l2.demand_avg_miss_latency::.cpu.data 103178.571429                       # average overall miss latency
-system.l2.demand_avg_miss_latency::total 98804.819277                       # average overall miss latency
-system.l2.overall_avg_miss_latency::.cpu.inst 96578.181818                       # average overall miss latency
-system.l2.overall_avg_miss_latency::.cpu.data 103178.571429                       # average overall miss latency
-system.l2.overall_avg_miss_latency::total 98804.819277                       # average overall miss latency
-system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
-system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
-system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
-system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
-system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
-system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2.demand_mshr_misses::.cpu.inst           275                       # number of demand (read+write) MSHR misses
-system.l2.demand_mshr_misses::.cpu.data           140                       # number of demand (read+write) MSHR misses
-system.l2.demand_mshr_misses::total               415                       # number of demand (read+write) MSHR misses
-system.l2.overall_mshr_misses::.cpu.inst          275                       # number of overall MSHR misses
-system.l2.overall_mshr_misses::.cpu.data          140                       # number of overall MSHR misses
-system.l2.overall_mshr_misses::total              415                       # number of overall MSHR misses
-system.l2.demand_mshr_miss_latency::.cpu.inst     21059000                       # number of demand (read+write) MSHR miss cycles
-system.l2.demand_mshr_miss_latency::.cpu.data     11645000                       # number of demand (read+write) MSHR miss cycles
-system.l2.demand_mshr_miss_latency::total     32704000                       # number of demand (read+write) MSHR miss cycles
-system.l2.overall_mshr_miss_latency::.cpu.inst     21059000                       # number of overall MSHR miss cycles
-system.l2.overall_mshr_miss_latency::.cpu.data     11645000                       # number of overall MSHR miss cycles
-system.l2.overall_mshr_miss_latency::total     32704000                       # number of overall MSHR miss cycles
-system.l2.demand_mshr_miss_rate::.cpu.inst     0.945017                       # mshr miss rate for demand accesses
-system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
-system.l2.demand_mshr_miss_rate::total       0.962877                       # mshr miss rate for demand accesses
-system.l2.overall_mshr_miss_rate::.cpu.inst     0.945017                       # mshr miss rate for overall accesses
-system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
-system.l2.overall_mshr_miss_rate::total      0.962877                       # mshr miss rate for overall accesses
-system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76578.181818                       # average overall mshr miss latency
-system.l2.demand_avg_mshr_miss_latency::.cpu.data 83178.571429                       # average overall mshr miss latency
-system.l2.demand_avg_mshr_miss_latency::total 78804.819277                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76578.181818                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::.cpu.data 83178.571429                       # average overall mshr miss latency
-system.l2.overall_avg_mshr_miss_latency::total 78804.819277                       # average overall mshr miss latency
-system.l2.replacements                              0                       # number of replacements
-system.l2.WritebackClean_hits::.writebacks          101                       # number of WritebackClean hits
-system.l2.WritebackClean_hits::total              101                       # number of WritebackClean hits
-system.l2.WritebackClean_accesses::.writebacks          101                       # number of WritebackClean accesses(hits+misses)
-system.l2.WritebackClean_accesses::total          101                       # number of WritebackClean accesses(hits+misses)
-system.l2.ReadExReq_misses::.cpu.data              76                       # number of ReadExReq misses
-system.l2.ReadExReq_misses::total                  76                       # number of ReadExReq misses
-system.l2.ReadExReq_miss_latency::.cpu.data      7605000                       # number of ReadExReq miss cycles
-system.l2.ReadExReq_miss_latency::total       7605000                       # number of ReadExReq miss cycles
-system.l2.ReadExReq_accesses::.cpu.data            76                       # number of ReadExReq accesses(hits+misses)
-system.l2.ReadExReq_accesses::total                76                       # number of ReadExReq accesses(hits+misses)
-system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
-system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
-system.l2.ReadExReq_avg_miss_latency::.cpu.data 100065.789474                       # average ReadExReq miss latency
-system.l2.ReadExReq_avg_miss_latency::total 100065.789474                       # average ReadExReq miss latency
-system.l2.ReadExReq_mshr_misses::.cpu.data           76                       # number of ReadExReq MSHR misses
-system.l2.ReadExReq_mshr_misses::total             76                       # number of ReadExReq MSHR misses
-system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6085000                       # number of ReadExReq MSHR miss cycles
-system.l2.ReadExReq_mshr_miss_latency::total      6085000                       # number of ReadExReq MSHR miss cycles
-system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80065.789474                       # average ReadExReq mshr miss latency
-system.l2.ReadExReq_avg_mshr_miss_latency::total 80065.789474                       # average ReadExReq mshr miss latency
-system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
-system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
-system.l2.ReadCleanReq_misses::.cpu.inst          275                       # number of ReadCleanReq misses
-system.l2.ReadCleanReq_misses::total              275                       # number of ReadCleanReq misses
-system.l2.ReadCleanReq_miss_latency::.cpu.inst     26559000                       # number of ReadCleanReq miss cycles
-system.l2.ReadCleanReq_miss_latency::total     26559000                       # number of ReadCleanReq miss cycles
-system.l2.ReadCleanReq_accesses::.cpu.inst          291                       # number of ReadCleanReq accesses(hits+misses)
-system.l2.ReadCleanReq_accesses::total            291                       # number of ReadCleanReq accesses(hits+misses)
-system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.945017                       # miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_miss_rate::total      0.945017                       # miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96578.181818                       # average ReadCleanReq miss latency
-system.l2.ReadCleanReq_avg_miss_latency::total 96578.181818                       # average ReadCleanReq miss latency
-system.l2.ReadCleanReq_mshr_misses::.cpu.inst          275                       # number of ReadCleanReq MSHR misses
-system.l2.ReadCleanReq_mshr_misses::total          275                       # number of ReadCleanReq MSHR misses
-system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21059000                       # number of ReadCleanReq MSHR miss cycles
-system.l2.ReadCleanReq_mshr_miss_latency::total     21059000                       # number of ReadCleanReq MSHR miss cycles
-system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.945017                       # mshr miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_mshr_miss_rate::total     0.945017                       # mshr miss rate for ReadCleanReq accesses
-system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76578.181818                       # average ReadCleanReq mshr miss latency
-system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76578.181818                       # average ReadCleanReq mshr miss latency
-system.l2.ReadSharedReq_misses::.cpu.data           64                       # number of ReadSharedReq misses
-system.l2.ReadSharedReq_misses::total              64                       # number of ReadSharedReq misses
-system.l2.ReadSharedReq_miss_latency::.cpu.data      6840000                       # number of ReadSharedReq miss cycles
-system.l2.ReadSharedReq_miss_latency::total      6840000                       # number of ReadSharedReq miss cycles
-system.l2.ReadSharedReq_accesses::.cpu.data           64                       # number of ReadSharedReq accesses(hits+misses)
-system.l2.ReadSharedReq_accesses::total            64                       # number of ReadSharedReq accesses(hits+misses)
-system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       106875                       # average ReadSharedReq miss latency
-system.l2.ReadSharedReq_avg_miss_latency::total       106875                       # average ReadSharedReq miss latency
-system.l2.ReadSharedReq_mshr_misses::.cpu.data           64                       # number of ReadSharedReq MSHR misses
-system.l2.ReadSharedReq_mshr_misses::total           64                       # number of ReadSharedReq MSHR misses
-system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5560000                       # number of ReadSharedReq MSHR miss cycles
-system.l2.ReadSharedReq_mshr_miss_latency::total      5560000                       # number of ReadSharedReq MSHR miss cycles
-system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
-system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        86875                       # average ReadSharedReq mshr miss latency
-system.l2.ReadSharedReq_avg_mshr_miss_latency::total        86875                       # average ReadSharedReq mshr miss latency
-system.l2.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.l2.tags.tagsinuse                   214.308523                       # Cycle average of tags in use
-system.l2.tags.total_refs                         532                       # Total number of references to valid blocks.
-system.l2.tags.sampled_refs                       415                       # Sample count of references to valid blocks.
-system.l2.tags.avg_refs                      1.281928                       # Average number of references to valid blocks.
-system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
-system.l2.tags.occ_blocks::.cpu.inst       132.495832                       # Average occupied blocks per requestor
-system.l2.tags.occ_blocks::.cpu.data        81.812691                       # Average occupied blocks per requestor
-system.l2.tags.occ_percent::.cpu.inst        0.032348                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::.cpu.data        0.019974                       # Average percentage of cache occupancy
-system.l2.tags.occ_percent::total            0.052321                       # Average percentage of cache occupancy
-system.l2.tags.occ_task_id_blocks::1024           415                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
-system.l2.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
-system.l2.tags.occ_task_id_percent::1024     0.101318                       # Percentage of cache occupancy per task id
-system.l2.tags.tag_accesses                      4671                       # Number of tag accesses
-system.l2.tags.data_accesses                     4671                       # Number of data accesses
-system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
-system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.mem_ctrls.bytes_read::.cpu.inst          17600                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_read::.cpu.data           8960                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_read::total              26560                       # Number of bytes read from this memory
-system.mem_ctrls.bytes_inst_read::.cpu.inst        17600                       # Number of instructions bytes read from this memory
-system.mem_ctrls.bytes_inst_read::total         17600                       # Number of instructions bytes read from this memory
-system.mem_ctrls.num_reads::.cpu.inst             275                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_reads::.cpu.data             140                       # Number of read requests responded to by this memory
-system.mem_ctrls.num_reads::total                 415                       # Number of read requests responded to by this memory
-system.mem_ctrls.bw_read::.cpu.inst         585242576                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_read::.cpu.data         297941675                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_read::total             883184252                       # Total read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_inst_read::.cpu.inst    585242576                       # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_inst_read::total        585242576                       # Instruction read bandwidth from this memory (bytes/s)
-system.mem_ctrls.bw_total::.cpu.inst        585242576                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.bw_total::.cpu.data        297941675                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.bw_total::total            883184252                       # Total bandwidth to/from this memory (bytes/s)
-system.mem_ctrls.avgPriority_.cpu.inst::samples       275.00                       # Average QoS priority value for accepted requests
-system.mem_ctrls.avgPriority_.cpu.data::samples       140.00                       # Average QoS priority value for accepted requests
-system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
-system.mem_ctrls.priorityMaxLatency      0.000000442500                       # per QoS priority maximum request to response latency (s)
-system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
-system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
-system.mem_ctrls.numStayReadState                 826                       # Number of times bus staying in READ state
-system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
-system.mem_ctrls.readReqs                         415                       # Number of read requests accepted
-system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
-system.mem_ctrls.readBursts                       415                       # Number of DRAM read bursts, including those serviced by the write queue
-system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
-system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
-system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
-system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
-system.mem_ctrls.perBankRdBursts::0                33                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::2                 5                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::5                44                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::6                22                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::9                71                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::10               62                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::12                2                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
-system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
-system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
-system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
-system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
-system.mem_ctrls.totQLat                      3614000                       # Total ticks spent queuing
-system.mem_ctrls.totBusLat                    2075000                       # Total ticks spent in databus transfers
-system.mem_ctrls.totMemAccLat                11395250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.mem_ctrls.avgQLat                      8708.43                       # Average queueing delay per DRAM burst
-system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
-system.mem_ctrls.avgMemAccLat                27458.43                       # Average memory access latency per DRAM burst
-system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
-system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
-system.mem_ctrls.readRowHits                      310                       # Number of row buffer hits during reads
-system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
-system.mem_ctrls.readRowHitRate                 74.70                       # Row buffer hit rate for reads
-system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
-system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
-system.mem_ctrls.readPktSize::6                   415                       # Read request sizes (log2)
-system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
-system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
-system.mem_ctrls.rdQLenPdf::0                     279                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::1                     115                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
-system.mem_ctrls.bytesPerActivate::samples           95                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::mean    254.652632                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::gmean   167.279283                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::stdev   253.773972                       # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::0-127           34     35.79%     35.79% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::128-255           27     28.42%     64.21% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::256-383           13     13.68%     77.89% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::384-511            5      5.26%     83.16% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::512-639            2      2.11%     85.26% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::640-767            7      7.37%     92.63% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::768-895            3      3.16%     95.79% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::896-1023            1      1.05%     96.84% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::1024-1151            3      3.16%    100.00% # Bytes accessed per row activation
-system.mem_ctrls.bytesPerActivate::total           95                       # Bytes accessed per row activation
-system.mem_ctrls.bytesReadDRAM                  26560                       # Total number of bytes read from DRAM
-system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
-system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
-system.mem_ctrls.bytesReadSys                   26560                       # Total read bytes from the system interface side
-system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
-system.mem_ctrls.avgRdBW                       883.18                       # Average DRAM read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
-system.mem_ctrls.avgRdBWSys                    883.18                       # Average system read bandwidth in MiByte/s
-system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
-system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.mem_ctrls.busUtil                         6.90                       # Data bus utilization in percentage
-system.mem_ctrls.busUtilRead                     6.90                       # Data bus utilization in percentage for reads
-system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
-system.mem_ctrls.totGap                      29891000                       # Total gap between requests
-system.mem_ctrls.avgGap                      72026.51                       # Average gap between requests
-system.mem_ctrls.masterReadBytes::.cpu.inst        17600                       # Per-master bytes read from memory
-system.mem_ctrls.masterReadBytes::.cpu.data         8960                       # Per-master bytes read from memory
-system.mem_ctrls.masterReadRate::.cpu.inst 585242576.397432923317                       # Per-master bytes read from memory rate (Bytes/sec)
-system.mem_ctrls.masterReadRate::.cpu.data 297941675.256874918938                       # Per-master bytes read from memory rate (Bytes/sec)
-system.mem_ctrls.masterReadAccesses::.cpu.inst          275                       # Per-master read serviced memory accesses
-system.mem_ctrls.masterReadAccesses::.cpu.data          140                       # Per-master read serviced memory accesses
-system.mem_ctrls.masterReadTotalLat::.cpu.inst      6943250                       # Per-master read total memory access latency
-system.mem_ctrls.masterReadTotalLat::.cpu.data      4452000                       # Per-master read total memory access latency
-system.mem_ctrls.masterReadAvgLat::.cpu.inst     25248.18                       # Per-master read average memory access latency
-system.mem_ctrls.masterReadAvgLat::.cpu.data     31800.00                       # Per-master read average memory access latency
-system.mem_ctrls.pageHitRate                    74.70                       # Row buffer hit rate, read and write combined
-system.mem_ctrls.rank1.actEnergy               471240                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls.rank1.preEnergy               231495                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls.rank1.readEnergy             1535100                       # Energy for read commands per rank (pJ)
-system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
-system.mem_ctrls.rank1.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls.rank1.actBackEnergy         13479360                       # Energy for active background per rank (pJ)
-system.mem_ctrls.rank1.preBackEnergy           197280                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls.rank1.totalEnergy           17758395                       # Total energy per rank (pJ)
-system.mem_ctrls.rank1.averagePower        590.509593                       # Core power per rank (mW)
-system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
-system.mem_ctrls.rank1.memoryStateTime::IDLE       352250                       # Time in different power states
-system.mem_ctrls.rank1.memoryStateTime::REF       780000                       # Time in different power states
-system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.mem_ctrls.rank1.memoryStateTime::ACT     28940750                       # Time in different power states
-system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.mem_ctrls.rank0.actEnergy               278460                       # Energy for activate commands per rank (pJ)
-system.mem_ctrls.rank0.preEnergy               129030                       # Energy for precharge commands per rank (pJ)
-system.mem_ctrls.rank0.readEnergy             1428000                       # Energy for read commands per rank (pJ)
-system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
-system.mem_ctrls.rank0.refreshEnergy     1843920.000000                       # Energy for refresh commands per rank (pJ)
-system.mem_ctrls.rank0.actBackEnergy         11999640                       # Energy for active background per rank (pJ)
-system.mem_ctrls.rank0.preBackEnergy          1443360                       # Energy for precharge background per rank (pJ)
-system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
-system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
-system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
-system.mem_ctrls.rank0.totalEnergy           17122410                       # Total energy per rank (pJ)
-system.mem_ctrls.rank0.averagePower        569.361554                       # Core power per rank (mW)
-system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
-system.mem_ctrls.rank0.memoryStateTime::IDLE      3674750                       # Time in different power states
-system.mem_ctrls.rank0.memoryStateTime::REF       780000                       # Time in different power states
-system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
-system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.mem_ctrls.rank0.memoryStateTime::ACT     25618250                       # Time in different power states
-system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
-system.cpu.pwrStateResidencyTicks::ON        30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.demand_hits::.cpu.inst         1669                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total             1669                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::.cpu.inst         1669                       # number of overall hits
-system.cpu.icache.overall_hits::total            1669                       # number of overall hits
-system.cpu.icache.demand_misses::.cpu.inst          403                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            403                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::.cpu.inst          403                       # number of overall misses
-system.cpu.icache.overall_misses::total           403                       # number of overall misses
-system.cpu.icache.demand_miss_latency::.cpu.inst     35880000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     35880000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::.cpu.inst     35880000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     35880000                       # number of overall miss cycles
-system.cpu.icache.demand_accesses::.cpu.inst         2072                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total         2072                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::.cpu.inst         2072                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total         2072                       # number of overall (read+write) accesses
-system.cpu.icache.demand_miss_rate::.cpu.inst     0.194498                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.194498                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::.cpu.inst     0.194498                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.194498                       # miss rate for overall accesses
-system.cpu.icache.demand_avg_miss_latency::.cpu.inst 89032.258065                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 89032.258065                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::.cpu.inst 89032.258065                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 89032.258065                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    17.333333                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::.writebacks          102                       # number of writebacks
-system.cpu.icache.writebacks::total               102                       # number of writebacks
-system.cpu.icache.demand_mshr_hits::.cpu.inst          112                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::.cpu.inst          112                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
-system.cpu.icache.demand_mshr_misses::.cpu.inst          291                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          291                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::.cpu.inst          291                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          291                       # number of overall MSHR misses
-system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27780000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     27780000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27780000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     27780000                       # number of overall MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.140444                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.140444                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.140444                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.140444                       # mshr miss rate for overall accesses
-system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95463.917526                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 95463.917526                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95463.917526                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 95463.917526                       # average overall mshr miss latency
-system.cpu.icache.replacements                    102                       # number of replacements
-system.cpu.icache.ReadReq_hits::.cpu.inst         1669                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total            1669                       # number of ReadReq hits
-system.cpu.icache.ReadReq_misses::.cpu.inst          403                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           403                       # number of ReadReq misses
-system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35880000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     35880000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_accesses::.cpu.inst         2072                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total         2072                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.194498                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.194498                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 89032.258065                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 89032.258065                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          112                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          291                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          291                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27780000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     27780000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.140444                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.140444                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95463.917526                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95463.917526                       # average ReadReq mshr miss latency
-system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.icache.tags.tagsinuse           104.586176                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs                1960                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               291                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs              6.735395                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::.cpu.inst   104.586176                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::.cpu.inst     0.408540                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.408540                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses              4435                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses             4435                       # Number of data accesses
-system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
-system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
-system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.itb_walker_cache.replacements            0                       # number of replacements
-system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
-system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
-system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
-system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
-system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
-system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
-system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
-system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
-system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
-system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
-system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
-system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
-system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
-system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
-system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
-system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
-system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.demand_hits::.cpu.data         2564                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total             2564                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::.cpu.data         2564                       # number of overall hits
-system.cpu.dcache.overall_hits::total            2564                       # number of overall hits
-system.cpu.dcache.demand_misses::.cpu.data          190                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total            190                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::.cpu.data          190                       # number of overall misses
-system.cpu.dcache.overall_misses::total           190                       # number of overall misses
-system.cpu.dcache.demand_miss_latency::.cpu.data     19487000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total     19487000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::.cpu.data     19487000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total     19487000                       # number of overall miss cycles
-system.cpu.dcache.demand_accesses::.cpu.data         2754                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total         2754                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::.cpu.data         2754                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total         2754                       # number of overall (read+write) accesses
-system.cpu.dcache.demand_miss_rate::.cpu.data     0.068991                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.068991                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::.cpu.data     0.068991                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.068991                       # miss rate for overall accesses
-system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102563.157895                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 102563.157895                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102563.157895                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 102563.157895                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.750000                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.demand_mshr_hits::.cpu.data           50                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::.cpu.data           50                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
-system.cpu.dcache.demand_mshr_misses::.cpu.data          140                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::.cpu.data          140                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total          140                       # number of overall MSHR misses
-system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14867000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total     14867000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14867000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total     14867000                       # number of overall MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.050835                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.050835                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.050835                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.050835                       # mshr miss rate for overall accesses
-system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106192.857143                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 106192.857143                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106192.857143                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 106192.857143                       # average overall mshr miss latency
-system.cpu.dcache.replacements                      0                       # number of replacements
-system.cpu.dcache.ReadReq_hits::.cpu.data         1698                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total            1698                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_misses::.cpu.data          114                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           114                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11502000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     11502000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_accesses::.cpu.data         1812                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total         1812                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062914                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.062914                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 100894.736842                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 100894.736842                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           64                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7034000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total      7034000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035320                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035320                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 109906.250000                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 109906.250000                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_hits::.cpu.data          866                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total            866                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_misses::.cpu.data           76                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total           76                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7985000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total      7985000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_accesses::.cpu.data          942                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total          942                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.080679                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.080679                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105065.789474                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 105065.789474                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           76                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7833000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total      7833000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.080679                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.080679                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103065.789474                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103065.789474                       # average WriteReq mshr miss latency
-system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     30073000                       # Cumulative time (in ticks) in various power states
-system.cpu.dcache.tags.tagsinuse            81.714929                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs                2704                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs               140                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             19.314286                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::.cpu.data    81.714929                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::.cpu.data     0.079800                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.079800                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          140                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.136719                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses              5648                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses             5648                       # Number of data accesses
-
----------- End Simulation Statistics   ----------
diff --git a/proj_output/MPP/xz_r/config.ini b/proj_output/MPP/xz_r/config.ini
deleted file mode 100644
index f5c6487..0000000
--- a/proj_output/MPP/xz_r/config.ini
+++ /dev/null
@@ -1,1244 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 tol2bus voltage_domain
-boot_osflags=a
-cache_line_size=64
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-kernel_extras=
-kernel_extras_addrs=
-kvm_vm=Null
-load_addr_mask=18446744073709551615
-load_offset=0
-m5ops_base=4294901760
-mem_mode=timing
-mem_ranges=0:8589934592
-memories=system.mem_ctrls
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-readfile=
-redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=DerivO3CPU
-children=branchPred dcache dtb dtb_walker_cache fuPool icache interrupts isa itb itb_walker_cache tracer workload
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.cpu.branchPred
-cacheLoadPorts=200
-cacheStorePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.cpu.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-needsTSO=true
-numIQEntries=64
-numPhysCCRegs=1280
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numPhysVecPredRegs=32
-numPhysVecRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_gating_on_idle=false
-power_model=
-profile=0
-progress_interval=0
-pwr_gating_latency=300
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=false
-syscallRetryLatency=10000
-system=system
-tracer=system.cpu.tracer
-trapLatency=13
-wait_for_remote_gdb=false
-wbWidth=8
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=MultiperspectivePerceptron8KB
-children=indirectBranchPred
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-bias0=-5
-bias1=5
-biasmostly0=-1
-biasmostly1=1
-block_size=21
-budgetbits=67584
-decay=0
-eventq_index=0
-extra_rounds=1
-fudge=0.245
-hash_taken=false
-hshift=-6
-ignore_path_size=false
-imli_mask1=6
-imli_mask4=17408
-indirectBranchPred=system.cpu.branchPred.indirectBranchPred
-initial_ghist_length=1
-initial_theta=10
-instShiftAmt=2
-local_history_length=11
-n_sign_bits=2
-nbest=20
-numThreads=1
-num_filter_entries=0
-num_local_histories=48
-pcbit=2
-pcshift=-10
-recencypos_mask=4294967440
-record_mask=191
-speculative_update=false
-speed=9
-threshold=1
-tunebits=24
-tuneonly=true
-
-[system.cpu.branchPred.indirectBranchPred]
-type=SimpleIndirectPredictor
-eventq_index=0
-indirectGHRBits=13
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-numThreads=1
-
-[system.cpu.dcache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.dcache.replacement_policy
-response_latency=2
-sequential_access=false
-size=65536
-system=system
-tag_latency=2
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.tol2bus.slave[1]
-
-[system.cpu.dcache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.dcache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.dcache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.dcache.replacement_policy
-sequential_access=false
-size=65536
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.dcache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=65536
-
-[system.cpu.dtb]
-type=X86TLB
-children=walker
-eventq_index=0
-size=64
-system=system
-walker=system.cpu.dtb.walker
-
-[system.cpu.dtb.walker]
-type=X86PagetableWalker
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-num_squash_per_cycle=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-system=system
-port=system.cpu.dtb_walker_cache.cpu_side
-
-[system.cpu.dtb_walker_cache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=10
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
-response_latency=2
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-tags=system.cpu.dtb_walker_cache.tags
-tgts_per_mshr=12
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dtb.walker.port
-mem_side=system.tol2bus.slave[3]
-
-[system.cpu.dtb_walker_cache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.dtb_walker_cache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.dtb_walker_cache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.dtb_walker_cache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=1024
-
-[system.cpu.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
-FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 system.cpu.fuPool.FUList9
-eventq_index=0
-
-[system.cpu.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.cpu.fuPool.FUList0.opList
-
-[system.cpu.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1
-
-[system.cpu.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=1
-pipelined=false
-
-[system.cpu.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2
-
-[system.cpu.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.cpu.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2 opList3 opList4
-count=2
-eventq_index=0
-opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 system.cpu.fuPool.FUList3.opList3 system.cpu.fuPool.FUList3.opList4
-
-[system.cpu.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatMultAcc
-opLat=5
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatMisc
-opLat=3
-pipelined=true
-
-[system.cpu.fuPool.FUList3.opList3]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.cpu.fuPool.FUList3.opList4]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.cpu.fuPool.FUList4]
-type=FUDesc
-children=opList0 opList1
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList4.opList0 system.cpu.fuPool.FUList4.opList1
-
-[system.cpu.fuPool.FUList4.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList4.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 system.cpu.fuPool.FUList5.opList20 system.cpu.fuPool.FUList5.opList21 system.cpu.fuPool.FUList5.opList22 system.cpu.fuPool.FUList5.opList23 system.cpu.fuPool.FUList5.opList24 system.cpu.fuPool.FUList5.opList25
-
-[system.cpu.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList20]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList21]
-type=OpDesc
-eventq_index=0
-opClass=SimdReduceAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList22]
-type=OpDesc
-eventq_index=0
-opClass=SimdReduceAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList23]
-type=OpDesc
-eventq_index=0
-opClass=SimdReduceCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList24]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatReduceAdd
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList5.opList25]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatReduceCmp
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList6.opList
-
-[system.cpu.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=SimdPredAlu
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=0
-eventq_index=0
-opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1
-
-[system.cpu.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8]
-type=FUDesc
-children=opList0 opList1 opList2 opList3
-count=4
-eventq_index=0
-opList=system.cpu.fuPool.FUList8.opList0 system.cpu.fuPool.FUList8.opList1 system.cpu.fuPool.FUList8.opList2 system.cpu.fuPool.FUList8.opList3
-
-[system.cpu.fuPool.FUList8.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemRead
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList8.opList3]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemWrite
-opLat=1
-pipelined=true
-
-[system.cpu.fuPool.FUList9]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.cpu.fuPool.FUList9.opList
-
-[system.cpu.fuPool.FUList9.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.cpu.icache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.icache.replacement_policy
-response_latency=2
-sequential_access=false
-size=16384
-system=system
-tag_latency=2
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.tol2bus.slave[0]
-
-[system.cpu.icache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.icache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.icache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.icache.replacement_policy
-sequential_access=false
-size=16384
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.icache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=16384
-
-[system.cpu.interrupts]
-type=X86LocalApic
-children=clk_domain
-clk_domain=system.cpu.interrupts.clk_domain
-eventq_index=0
-int_latency=1000
-pio_latency=100000
-system=system
-int_master=system.membus.slave[2]
-int_slave=system.membus.master[1]
-pio=system.membus.master[0]
-
-[system.cpu.interrupts.clk_domain]
-type=DerivedClockDomain
-clk_divider=16
-clk_domain=system.cpu_clk_domain
-eventq_index=0
-
-[system.cpu.isa]
-type=X86ISA
-eventq_index=0
-
-[system.cpu.itb]
-type=X86TLB
-children=walker
-eventq_index=0
-size=64
-system=system
-walker=system.cpu.itb.walker
-
-[system.cpu.itb.walker]
-type=X86PagetableWalker
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-num_squash_per_cycle=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-system=system
-port=system.cpu.itb_walker_cache.cpu_side
-
-[system.cpu.itb_walker_cache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=10
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.itb_walker_cache.replacement_policy
-response_latency=2
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-tags=system.cpu.itb_walker_cache.tags
-tgts_per_mshr=12
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.itb.walker.port
-mem_side=system.tol2bus.slave[2]
-
-[system.cpu.itb_walker_cache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.itb_walker_cache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.itb_walker_cache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.itb_walker_cache.replacement_policy
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.itb_walker_cache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=1024
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=Process
-cmd=../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r ../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/run/run_base_refrate_mytest-m64.0000/cld.tar.xz 160 19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474 59796407 61004416 6
-cwd=/usr/eda/CS251A/sparhami
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r
-gid=100
-input=cin
-kvmInSE=false
-maxStackSize=67108864
-output=cout
-pgid=100
-pid=100
-ppid=0
-release=5.1.0
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.cpu_voltage_domain
-
-[system.cpu_voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.0
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.l2]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=20
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.l2.replacement_policy
-response_latency=20
-sequential_access=false
-size=262144
-system=system
-tag_latency=20
-tags=system.l2.tags
-tgts_per_mshr=12
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.tol2bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.l2.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.l2.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.l2.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.l2.replacement_policy
-sequential_access=false
-size=262144
-system=system
-tag_latency=20
-warmup_percentage=0
-
-[system.l2.tags.indexing_policy]
-type=SetAssociative
-assoc=8
-entry_size=64
-eventq_index=0
-size=262144
-
-[system.mem_ctrls]
-type=DRAMCtrl
-IDD0=0.055
-IDD02=0.0
-IDD2N=0.032
-IDD2N2=0.0
-IDD2P0=0.0
-IDD2P02=0.0
-IDD2P1=0.032
-IDD2P12=0.0
-IDD3N=0.038
-IDD3N2=0.0
-IDD3P0=0.0
-IDD3P02=0.0
-IDD3P1=0.038
-IDD3P12=0.0
-IDD4R=0.157
-IDD4R2=0.0
-IDD4W=0.125
-IDD4W2=0.0
-IDD5=0.235
-IDD52=0.0
-IDD6=0.02
-IDD62=0.0
-VDD=1.5
-VDD2=0.0
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-enable_dram_powerdown=false
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=
-qos_masters=               
-qos_policy=Null
-qos_priorities=1
-qos_priority_escalation=false
-qos_q_policy=fifo
-qos_syncro_scheduler=false
-qos_turnaround_policy=Null
-range=0:8589934592
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCCD_L_WR=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[2]
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-max_outstanding_snoops=512
-max_routing_table_size=512
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-point_of_unification=true
-power_model=
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.cpu.interrupts.pio system.cpu.interrupts.int_slave system.mem_ctrls.port
-slave=system.system_port system.l2.mem_side system.cpu.interrupts.int_master
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.redirect_paths0]
-type=RedirectPath
-app_path=/proc
-eventq_index=0
-host_paths=gem5_bp/proj_output/MPP/xz_r/fs/proc
-
-[system.redirect_paths1]
-type=RedirectPath
-app_path=/sys
-eventq_index=0
-host_paths=gem5_bp/proj_output/MPP/xz_r/fs/sys
-
-[system.redirect_paths2]
-type=RedirectPath
-app_path=/tmp
-eventq_index=0
-host_paths=gem5_bp/proj_output/MPP/xz_r/fs/tmp
-
-[system.tol2bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-max_outstanding_snoops=512
-max_routing_table_size=512
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-point_of_unification=true
-power_model=
-response_latency=1
-snoop_filter=system.tol2bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.l2.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb_walker_cache.mem_side system.cpu.dtb_walker_cache.mem_side
-
-[system.tol2bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.0
-
diff --git a/proj_output/MPP/xz_r/config.json b/proj_output/MPP/xz_r/config.json
deleted file mode 100644
index f77648f..0000000
--- a/proj_output/MPP/xz_r/config.json
+++ /dev/null
@@ -1,1682 +0,0 @@
-{
-    "name": null, 
-    "sim_quantum": 0, 
-    "system": {
-        "kernel": "", 
-        "mmap_using_noreserve": false, 
-        "kernel_addr_check": true, 
-        "membus": {
-            "point_of_coherency": true, 
-            "system": "system", 
-            "response_latency": 2, 
-            "cxx_class": "CoherentXBar", 
-            "max_routing_table_size": 512, 
-            "forward_latency": 4, 
-            "clk_domain": "system.clk_domain", 
-            "max_outstanding_snoops": 512, 
-            "point_of_unification": true, 
-            "width": 16, 
-            "eventq_index": 0, 
-            "default_p_state": "UNDEFINED", 
-            "p_state_clk_gate_max": 1000000000000, 
-            "master": {
-                "peer": [
-                    "system.cpu.interrupts.pio", 
-                    "system.cpu.interrupts.int_slave", 
-                    "system.mem_ctrls.port"
-                ], 
-                "is_source": "True", 
-                "role": "GEM5 REQUESTER"
-            }, 
-            "type": "CoherentXBar", 
-            "frontend_latency": 3, 
-            "slave": {
-                "peer": [
-                    "system.system_port", 
-                    "system.l2.mem_side", 
-                    "system.cpu.interrupts.int_master"
-                ], 
-                "is_source": "False", 
-                "role": "GEM5 RESPONDER"
-            }, 
-            "p_state_clk_gate_min": 1000, 
-            "snoop_filter": {
-                "name": "snoop_filter", 
-                "system": "system", 
-                "max_capacity": 8388608, 
-                "eventq_index": 0, 
-                "cxx_class": "SnoopFilter", 
-                "path": "system.membus.snoop_filter", 
-                "type": "SnoopFilter", 
-                "lookup_latency": 1
-            }, 
-            "power_model": [], 
-            "path": "system.membus", 
-            "snoop_response_latency": 4, 
-            "name": "membus", 
-            "p_state_clk_gate_bins": 20, 
-            "use_default_range": false
-        }, 
-        "redirect_paths": [
-            {
-                "app_path": "/proc", 
-                "name": "redirect_paths0", 
-                "host_paths": [
-                    "gem5_bp/proj_output/MPP/xz_r/fs/proc"
-                ], 
-                "eventq_index": 0, 
-                "cxx_class": "RedirectPath", 
-                "path": "system.redirect_paths0", 
-                "type": "RedirectPath"
-            }, 
-            {
-                "app_path": "/sys", 
-                "name": "redirect_paths1", 
-                "host_paths": [
-                    "gem5_bp/proj_output/MPP/xz_r/fs/sys"
-                ], 
-                "eventq_index": 0, 
-                "cxx_class": "RedirectPath", 
-                "path": "system.redirect_paths1", 
-                "type": "RedirectPath"
-            }, 
-            {
-                "app_path": "/tmp", 
-                "name": "redirect_paths2", 
-                "host_paths": [
-                    "gem5_bp/proj_output/MPP/xz_r/fs/tmp"
-                ], 
-                "eventq_index": 0, 
-                "cxx_class": "RedirectPath", 
-                "path": "system.redirect_paths2", 
-                "type": "RedirectPath"
-            }
-        ], 
-        "symbolfile": "", 
-        "kvm_vm": null, 
-        "readfile": "", 
-        "thermal_model": null, 
-        "cxx_class": "System", 
-        "load_offset": 0, 
-        "work_begin_exit_count": 0, 
-        "work_end_ckpt_count": 0, 
-        "memories": [
-            "system.mem_ctrls"
-        ], 
-        "work_begin_ckpt_count": 0, 
-        "clk_domain": {
-            "name": "clk_domain", 
-            "clock": [
-                1000
-            ], 
-            "init_perf_level": 0, 
-            "voltage_domain": "system.voltage_domain", 
-            "eventq_index": 0, 
-            "cxx_class": "SrcClockDomain", 
-            "path": "system.clk_domain", 
-            "type": "SrcClockDomain", 
-            "domain_id": -1
-        }, 
-        "mem_ranges": [
-            "0:8589934592"
-        ], 
-        "eventq_index": 0, 
-        "work_begin_cpu_id_exit": -1, 
-        "m5ops_base": 4294901760, 
-        "dvfs_handler": {
-            "enable": false, 
-            "name": "dvfs_handler", 
-            "sys_clk_domain": "system.clk_domain", 
-            "transition_latency": 100000000, 
-            "eventq_index": 0, 
-            "cxx_class": "DVFSHandler", 
-            "domains": [], 
-            "path": "system.dvfs_handler", 
-            "type": "DVFSHandler"
-        }, 
-        "work_end_exit_count": 0, 
-        "type": "System", 
-        "kernel_extras_addrs": [], 
-        "voltage_domain": {
-            "name": "voltage_domain", 
-            "eventq_index": 0, 
-            "voltage": [
-                1.0
-            ], 
-            "cxx_class": "VoltageDomain", 
-            "path": "system.voltage_domain", 
-            "type": "VoltageDomain"
-        }, 
-        "cache_line_size": 64, 
-        "boot_osflags": "a", 
-        "work_cpus_ckpt_count": 0, 
-        "thermal_components": [], 
-        "path": "system", 
-        "cpu_clk_domain": {
-            "name": "cpu_clk_domain", 
-            "clock": [
-                1000
-            ], 
-            "init_perf_level": 0, 
-            "voltage_domain": "system.cpu_voltage_domain", 
-            "eventq_index": 0, 
-            "cxx_class": "SrcClockDomain", 
-            "path": "system.cpu_clk_domain", 
-            "type": "SrcClockDomain", 
-            "domain_id": -1
-        }, 
-        "tol2bus": {
-            "point_of_coherency": false, 
-            "system": "system", 
-            "response_latency": 1, 
-            "cxx_class": "CoherentXBar", 
-            "max_routing_table_size": 512, 
-            "forward_latency": 0, 
-            "clk_domain": "system.cpu_clk_domain", 
-            "max_outstanding_snoops": 512, 
-            "point_of_unification": true, 
-            "width": 32, 
-            "eventq_index": 0, 
-            "default_p_state": "UNDEFINED", 
-            "p_state_clk_gate_max": 1000000000000, 
-            "master": {
-                "peer": [
-                    "system.l2.cpu_side"
-                ], 
-                "is_source": "True", 
-                "role": "GEM5 REQUESTER"
-            }, 
-            "type": "CoherentXBar", 
-            "frontend_latency": 1, 
-            "slave": {
-                "peer": [
-                    "system.cpu.icache.mem_side", 
-                    "system.cpu.dcache.mem_side", 
-                    "system.cpu.itb_walker_cache.mem_side", 
-                    "system.cpu.dtb_walker_cache.mem_side"
-                ], 
-                "is_source": "False", 
-                "role": "GEM5 RESPONDER"
-            }, 
-            "p_state_clk_gate_min": 1000, 
-            "snoop_filter": {
-                "name": "snoop_filter", 
-                "system": "system", 
-                "max_capacity": 8388608, 
-                "eventq_index": 0, 
-                "cxx_class": "SnoopFilter", 
-                "path": "system.tol2bus.snoop_filter", 
-                "type": "SnoopFilter", 
-                "lookup_latency": 0
-            }, 
-            "power_model": [], 
-            "path": "system.tol2bus", 
-            "snoop_response_latency": 1, 
-            "name": "tol2bus", 
-            "p_state_clk_gate_bins": 20, 
-            "use_default_range": false
-        }, 
-        "mem_mode": "timing", 
-        "name": "system", 
-        "init_param": 0, 
-        "system_port": {
-            "peer": "system.membus.slave[0]", 
-            "is_source": "True", 
-            "role": "GEM5 REQUESTER"
-        }, 
-        "kernel_extras": [], 
-        "load_addr_mask": 18446744073709551615, 
-        "cpu": [
-            {
-                "SQEntries": 32, 
-                "smtLSQThreshold": 100, 
-                "fetchTrapLatency": 1, 
-                "iewToRenameDelay": 1, 
-                "itb": {
-                    "name": "itb", 
-                    "system": "system", 
-                    "eventq_index": 0, 
-                    "cxx_class": "X86ISA::TLB", 
-                    "walker": {
-                        "name": "walker", 
-                        "p_state_clk_gate_min": 1000, 
-                        "p_state_clk_gate_bins": 20, 
-                        "cxx_class": "X86ISA::Walker", 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "power_model": [], 
-                        "system": "system", 
-                        "eventq_index": 0, 
-                        "default_p_state": "UNDEFINED", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.itb.walker", 
-                        "type": "X86PagetableWalker", 
-                        "port": {
-                            "peer": "system.cpu.itb_walker_cache.cpu_side", 
-                            "is_source": "True", 
-                            "role": "GEM5 REQUESTER"
-                        }, 
-                        "num_squash_per_cycle": 4
-                    }, 
-                    "path": "system.cpu.itb", 
-                    "type": "X86TLB", 
-                    "size": 64
-                }, 
-                "fetchWidth": 8, 
-                "cpu_id": 0, 
-                "fetchToDecodeDelay": 1, 
-                "renameToDecodeDelay": 1, 
-                "do_quiesce": true, 
-                "renameToROBDelay": 1, 
-                "power_model": [], 
-                "max_insts_all_threads": 0, 
-                "decodeWidth": 8, 
-                "commitToFetchDelay": 1, 
-                "needsTSO": true, 
-                "smtIQThreshold": 100, 
-                "workload": [
-                    {
-                        "uid": 100, 
-                        "pid": 100, 
-                        "kvmInSE": false, 
-                        "cxx_class": "Process", 
-                        "executable": "../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r", 
-                        "drivers": [], 
-                        "system": "system", 
-                        "gid": 100, 
-                        "eventq_index": 0, 
-                        "env": [], 
-                        "maxStackSize": 67108864, 
-                        "ppid": 0, 
-                        "type": "Process", 
-                        "cwd": "/usr/eda/CS251A/sparhami", 
-                        "pgid": 100, 
-                        "simpoint": 0, 
-                        "euid": 100, 
-                        "input": "cin", 
-                        "path": "system.cpu.workload", 
-                        "name": "workload", 
-                        "cmd": [
-                            "../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r", 
-                            "../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/run/run_base_refrate_mytest-m64.0000/cld.tar.xz", 
-                            "160", 
-                            "19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474", 
-                            "59796407", 
-                            "61004416", 
-                            "6"
-                        ], 
-                        "errout": "cerr", 
-                        "useArchPT": false, 
-                        "egid": 100, 
-                        "release": "5.1.0", 
-                        "output": "cout"
-                    }
-                ], 
-                "name": "cpu", 
-                "SSITSize": 1024, 
-                "activity": 0, 
-                "tracer": {
-                    "eventq_index": 0, 
-                    "path": "system.cpu.tracer", 
-                    "type": "ExeTracer", 
-                    "name": "tracer", 
-                    "cxx_class": "Trace::ExeTracer"
-                }, 
-                "decodeToFetchDelay": 1, 
-                "renameWidth": 8, 
-                "numThreads": 1, 
-                "syscallRetryLatency": 10000, 
-                "squashWidth": 8, 
-                "function_trace": false, 
-                "backComSize": 5, 
-                "decodeToRenameDelay": 1, 
-                "store_set_clear_period": 250000, 
-                "numPhysIntRegs": 256, 
-                "p_state_clk_gate_max": 1000000000000, 
-                "p_state_clk_gate_min": 1000, 
-                "fuPool": {
-                    "name": "fuPool", 
-                    "FUList": [
-                        {
-                            "count": 6, 
-                            "opList": [
-                                {
-                                    "opClass": "IntAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList0.opList", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList0", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList0", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 2, 
-                            "opList": [
-                                {
-                                    "opClass": "IntMult", 
-                                    "opLat": 3, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList1.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "IntDiv", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList1.opList1", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList1", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList1", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 4, 
-                            "opList": [
-                                {
-                                    "opClass": "FloatAdd", 
-                                    "opLat": 2, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList2.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatCmp", 
-                                    "opLat": 2, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList2.opList1", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatCvt", 
-                                    "opLat": 2, 
-                                    "name": "opList2", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList2.opList2", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList2", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList2", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 2, 
-                            "opList": [
-                                {
-                                    "opClass": "FloatMult", 
-                                    "opLat": 4, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMultAcc", 
-                                    "opLat": 5, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList1", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMisc", 
-                                    "opLat": 3, 
-                                    "name": "opList2", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList2", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatDiv", 
-                                    "opLat": 12, 
-                                    "name": "opList3", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList3", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatSqrt", 
-                                    "opLat": 24, 
-                                    "name": "opList4", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList3.opList4", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList3", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList3", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 0, 
-                            "opList": [
-                                {
-                                    "opClass": "MemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList4.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList4.opList1", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList4", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList4", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 4, 
-                            "opList": [
-                                {
-                                    "opClass": "SimdAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList00", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList00", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdAddAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList01", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList01", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList02", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList02", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList03", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList03", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdCvt", 
-                                    "opLat": 1, 
-                                    "name": "opList04", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList04", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdMisc", 
-                                    "opLat": 1, 
-                                    "name": "opList05", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList05", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdMult", 
-                                    "opLat": 1, 
-                                    "name": "opList06", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList06", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdMultAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList07", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList07", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdShift", 
-                                    "opLat": 1, 
-                                    "name": "opList08", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList08", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdShiftAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList09", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList09", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdDiv", 
-                                    "opLat": 1, 
-                                    "name": "opList10", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList10", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdSqrt", 
-                                    "opLat": 1, 
-                                    "name": "opList11", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList11", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList12", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList12", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList13", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList13", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList14", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList14", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatCvt", 
-                                    "opLat": 1, 
-                                    "name": "opList15", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList15", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatDiv", 
-                                    "opLat": 1, 
-                                    "name": "opList16", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList16", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatMisc", 
-                                    "opLat": 1, 
-                                    "name": "opList17", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList17", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatMult", 
-                                    "opLat": 1, 
-                                    "name": "opList18", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList18", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatMultAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList19", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList19", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatSqrt", 
-                                    "opLat": 1, 
-                                    "name": "opList20", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList20", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdReduceAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList21", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList21", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdReduceAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList22", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList22", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdReduceCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList23", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList23", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatReduceAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList24", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList24", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatReduceCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList25", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList5.opList25", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList5", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList5", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 1, 
-                            "opList": [
-                                {
-                                    "opClass": "SimdPredAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList6.opList", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList6", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList6", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 0, 
-                            "opList": [
-                                {
-                                    "opClass": "MemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList7.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList7.opList1", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList7", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList7", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 4, 
-                            "opList": [
-                                {
-                                    "opClass": "MemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList8.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "MemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList8.opList1", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList2", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList8.opList2", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList3", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList8.opList3", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList8", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList8", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 1, 
-                            "opList": [
-                                {
-                                    "opClass": "IprAccess", 
-                                    "opLat": 3, 
-                                    "name": "opList", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.cpu.fuPool.FUList9.opList", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList9", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.cpu.fuPool.FUList9", 
-                            "type": "FUDesc"
-                        }
-                    ], 
-                    "eventq_index": 0, 
-                    "cxx_class": "FUPool", 
-                    "path": "system.cpu.fuPool", 
-                    "type": "FUPool"
-                }, 
-                "socket_id": 0, 
-                "renameToFetchDelay": 1, 
-                "icache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.icache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.icache_port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 16384, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[0]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 4, 
-                    "writeback_clean": true, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.icache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.icache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 16384
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.icache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 16384
-                    }, 
-                    "tgts_per_mshr": 20, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": true, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.icache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "icache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "path": "system.cpu", 
-                "numRobs": 1, 
-                "switched_out": false, 
-                "smtLSQPolicy": "Partitioned", 
-                "fetchBufferSize": 64, 
-                "wait_for_remote_gdb": false, 
-                "cacheStorePorts": 200, 
-                "simpoint_start_insts": [], 
-                "max_insts_any_thread": 0, 
-                "smtROBThreshold": 100, 
-                "numIQEntries": 64, 
-                "branchPred": {
-                    "initial_theta": 10, 
-                    "record_mask": 191, 
-                    "indirectBranchPred": {
-                        "indirectSets": 256, 
-                        "indirectWays": 2, 
-                        "name": "indirectBranchPred", 
-                        "numThreads": 1, 
-                        "indirectHashTargets": true, 
-                        "instShiftAmt": 2, 
-                        "indirectHashGHR": true, 
-                        "indirectTagSize": 16, 
-                        "eventq_index": 0, 
-                        "cxx_class": "SimpleIndirectPredictor", 
-                        "indirectGHRBits": 13, 
-                        "path": "system.cpu.branchPred.indirectBranchPred", 
-                        "type": "SimpleIndirectPredictor", 
-                        "indirectPathLength": 3
-                    }, 
-                    "tuneonly": true, 
-                    "n_sign_bits": 2, 
-                    "BTBEntries": 4096, 
-                    "cxx_class": "MultiperspectivePerceptron8KB", 
-                    "threshold": 1, 
-                    "block_size": 21, 
-                    "speed": 9, 
-                    "tunebits": 24, 
-                    "budgetbits": 67584, 
-                    "decay": 0, 
-                    "local_history_length": 11, 
-                    "bias0": -5, 
-                    "bias1": 5, 
-                    "eventq_index": 0, 
-                    "numThreads": 1, 
-                    "pcbit": 2, 
-                    "hash_taken": false, 
-                    "fudge": 0.245, 
-                    "num_local_histories": 48, 
-                    "initial_ghist_length": 1, 
-                    "pcshift": -10, 
-                    "hshift": -6, 
-                    "recencypos_mask": 4294967440, 
-                    "speculative_update": false, 
-                    "path": "system.cpu.branchPred", 
-                    "nbest": 20, 
-                    "RASSize": 16, 
-                    "biasmostly0": -1, 
-                    "biasmostly1": 1, 
-                    "name": "branchPred", 
-                    "type": "MultiperspectivePerceptron8KB", 
-                    "instShiftAmt": 2, 
-                    "imli_mask1": 6, 
-                    "num_filter_entries": 0, 
-                    "imli_mask4": 17408, 
-                    "BTBTagSize": 16, 
-                    "ignore_path_size": false, 
-                    "extra_rounds": 1
-                }, 
-                "LFSTSize": 1024, 
-                "isa": [
-                    {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.isa", 
-                        "type": "X86ISA", 
-                        "name": "isa", 
-                        "cxx_class": "X86ISA::ISA"
-                    }
-                ], 
-                "smtROBPolicy": "Partitioned", 
-                "iewToFetchDelay": 1, 
-                "do_statistics_insts": true, 
-                "dispatchWidth": 8, 
-                "dtb_walker_cache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.dtb_walker_cache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.dtb.walker.port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 1024, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[3]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 10, 
-                    "writeback_clean": false, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.dtb_walker_cache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.dtb_walker_cache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 1024
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.dtb_walker_cache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 1024
-                    }, 
-                    "tgts_per_mshr": 12, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": false, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.dtb_walker_cache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "dtb_walker_cache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "dcache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.dcache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.dcache_port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 65536, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[1]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 4, 
-                    "writeback_clean": false, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.dcache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.dcache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 65536
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.dcache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 65536
-                    }, 
-                    "tgts_per_mshr": 20, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": false, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.dcache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "dcache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "commitToDecodeDelay": 1, 
-                "smtIQPolicy": "Partitioned", 
-                "issueWidth": 8, 
-                "LSQCheckLoads": true, 
-                "commitToRenameDelay": 1, 
-                "itb_walker_cache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.itb_walker_cache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.itb.walker.port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 1024, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[2]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 10, 
-                    "writeback_clean": false, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.itb_walker_cache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.itb_walker_cache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 1024
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.itb_walker_cache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 1024
-                    }, 
-                    "tgts_per_mshr": 12, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": false, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.itb_walker_cache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "itb_walker_cache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "system": "system", 
-                "checker": null, 
-                "numPhysFloatRegs": 256, 
-                "eventq_index": 0, 
-                "default_p_state": "UNDEFINED", 
-                "type": "DerivO3CPU", 
-                "wbWidth": 8, 
-                "numPhysVecRegs": 256, 
-                "interrupts": [
-                    {
-                        "int_master": {
-                            "peer": "system.membus.slave[2]", 
-                            "is_source": "True", 
-                            "role": "GEM5 REQUESTER"
-                        }, 
-                        "name": "interrupts", 
-                        "pio": {
-                            "peer": "system.membus.master[0]", 
-                            "is_source": "False", 
-                            "role": "GEM5 RESPONDER"
-                        }, 
-                        "int_slave": {
-                            "peer": "system.membus.master[1]", 
-                            "is_source": "False", 
-                            "role": "GEM5 RESPONDER"
-                        }, 
-                        "pio_latency": 100000, 
-                        "clk_domain": {
-                            "name": "clk_domain", 
-                            "clk_domain": "system.cpu_clk_domain", 
-                            "eventq_index": 0, 
-                            "cxx_class": "DerivedClockDomain", 
-                            "path": "system.cpu.interrupts.clk_domain", 
-                            "type": "DerivedClockDomain", 
-                            "clk_divider": 16
-                        }, 
-                        "system": "system", 
-                        "int_latency": 1000, 
-                        "eventq_index": 0, 
-                        "cxx_class": "X86ISA::Interrupts", 
-                        "path": "system.cpu.interrupts", 
-                        "type": "X86LocalApic"
-                    }
-                ], 
-                "numPhysVecPredRegs": 32, 
-                "cacheLoadPorts": 200, 
-                "smtCommitPolicy": "RoundRobin", 
-                "power_gating_on_idle": false, 
-                "issueToExecuteDelay": 1, 
-                "dtb": {
-                    "name": "dtb", 
-                    "system": "system", 
-                    "eventq_index": 0, 
-                    "cxx_class": "X86ISA::TLB", 
-                    "walker": {
-                        "name": "walker", 
-                        "p_state_clk_gate_min": 1000, 
-                        "p_state_clk_gate_bins": 20, 
-                        "cxx_class": "X86ISA::Walker", 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "power_model": [], 
-                        "system": "system", 
-                        "eventq_index": 0, 
-                        "default_p_state": "UNDEFINED", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.dtb.walker", 
-                        "type": "X86PagetableWalker", 
-                        "port": {
-                            "peer": "system.cpu.dtb_walker_cache.cpu_side", 
-                            "is_source": "True", 
-                            "role": "GEM5 REQUESTER"
-                        }, 
-                        "num_squash_per_cycle": 4
-                    }, 
-                    "path": "system.cpu.dtb", 
-                    "type": "X86TLB", 
-                    "size": 64
-                }, 
-                "numROBEntries": 192, 
-                "fetchQueueSize": 32, 
-                "iewToCommitDelay": 1, 
-                "smtNumFetchingThreads": 1, 
-                "pwr_gating_latency": 300, 
-                "forwardComSize": 5, 
-                "do_checkpoint_insts": true, 
-                "cxx_class": "DerivO3CPU", 
-                "commitToIEWDelay": 1, 
-                "commitWidth": 8, 
-                "clk_domain": "system.cpu_clk_domain", 
-                "function_trace_start": 0, 
-                "smtFetchPolicy": "SingleThread", 
-                "profile": 0, 
-                "icache_port": {
-                    "peer": "system.cpu.icache.cpu_side", 
-                    "is_source": "True", 
-                    "role": "GEM5 REQUESTER"
-                }, 
-                "dcache_port": {
-                    "peer": "system.cpu.dcache.cpu_side", 
-                    "is_source": "True", 
-                    "role": "GEM5 REQUESTER"
-                }, 
-                "LSQDepCheckShift": 4, 
-                "trapLatency": 13, 
-                "iewToDecodeDelay": 1, 
-                "numPhysCCRegs": 1280, 
-                "renameToIEWDelay": 2, 
-                "p_state_clk_gate_bins": 20, 
-                "progress_interval": 0, 
-                "LQEntries": 32
-            }
-        ], 
-        "multi_thread": false, 
-        "l2": {
-            "replacement_policy": {
-                "eventq_index": 0, 
-                "path": "system.l2.replacement_policy", 
-                "type": "LRURP", 
-                "name": "replacement_policy", 
-                "cxx_class": "LRURP"
-            }, 
-            "cpu_side": {
-                "peer": "system.tol2bus.master[0]", 
-                "is_source": "False", 
-                "role": "GEM5 RESPONDER"
-            }, 
-            "clusivity": "mostly_incl", 
-            "prefetcher": null, 
-            "system": "system", 
-            "write_buffers": 8, 
-            "response_latency": 20, 
-            "cxx_class": "Cache", 
-            "write_allocator": null, 
-            "size": 262144, 
-            "type": "Cache", 
-            "clk_domain": "system.cpu_clk_domain", 
-            "max_miss_count": 0, 
-            "eventq_index": 0, 
-            "default_p_state": "UNDEFINED", 
-            "p_state_clk_gate_max": 1000000000000, 
-            "mem_side": {
-                "peer": "system.membus.slave[1]", 
-                "is_source": "True", 
-                "role": "GEM5 REQUESTER"
-            }, 
-            "mshrs": 20, 
-            "writeback_clean": false, 
-            "p_state_clk_gate_min": 1000, 
-            "tags": {
-                "tag_latency": 20, 
-                "replacement_policy": "system.l2.replacement_policy", 
-                "name": "tags", 
-                "p_state_clk_gate_min": 1000, 
-                "eventq_index": 0, 
-                "p_state_clk_gate_bins": 20, 
-                "default_p_state": "UNDEFINED", 
-                "warmup_percentage": 0, 
-                "clk_domain": "system.cpu_clk_domain", 
-                "indexing_policy": {
-                    "name": "indexing_policy", 
-                    "eventq_index": 0, 
-                    "assoc": 8, 
-                    "cxx_class": "SetAssociative", 
-                    "path": "system.l2.tags.indexing_policy", 
-                    "entry_size": 64, 
-                    "type": "SetAssociative", 
-                    "size": 262144
-                }, 
-                "system": "system", 
-                "sequential_access": false, 
-                "assoc": 8, 
-                "power_model": [], 
-                "cxx_class": "BaseSetAssoc", 
-                "p_state_clk_gate_max": 1000000000000, 
-                "path": "system.l2.tags", 
-                "entry_size": 64, 
-                "block_size": 64, 
-                "type": "BaseSetAssoc", 
-                "size": 262144
-            }, 
-            "tgts_per_mshr": 12, 
-            "demand_mshr_reserve": 1, 
-            "power_model": [], 
-            "compressor": null, 
-            "is_read_only": false, 
-            "warmup_percentage": 0, 
-            "prefetch_on_access": false, 
-            "path": "system.l2", 
-            "data_latency": 20, 
-            "tag_latency": 20, 
-            "name": "l2", 
-            "addr_ranges": [
-                "0:18446744073709551615"
-            ], 
-            "p_state_clk_gate_bins": 20, 
-            "sequential_access": false, 
-            "assoc": 8
-        }, 
-        "cpu_voltage_domain": {
-            "name": "cpu_voltage_domain", 
-            "eventq_index": 0, 
-            "voltage": [
-                1.0
-            ], 
-            "cxx_class": "VoltageDomain", 
-            "path": "system.cpu_voltage_domain", 
-            "type": "VoltageDomain"
-        }, 
-        "mem_ctrls": [
-            {
-                "dll": true, 
-                "max_accesses_per_row": 16, 
-                "static_backend_latency": 10000, 
-                "IDD62": 0.0, 
-                "tCCD_L": 0, 
-                "IDD2P1": 0.032, 
-                "IDD2P0": 0.0, 
-                "IDD4W2": 0.0, 
-                "tCS": 2500, 
-                "power_model": [], 
-                "qos_priority_escalation": false, 
-                "tCL": 13750, 
-                "tCK": 1250, 
-                "tBURST": 5000, 
-                "IDD3P0": 0.0, 
-                "IDD3P1": 0.038, 
-                "name": "mem_ctrls", 
-                "device_size": 536870912, 
-                "tREFI": 7800000, 
-                "qos_policy": null, 
-                "tXPDLL": 0, 
-                "tRFC": 260000, 
-                "qos_priorities": 1, 
-                "IDD52": 0.0, 
-                "write_low_thresh_perc": 50, 
-                "write_buffer_size": 64, 
-                "VDD": 1.5, 
-                "write_high_thresh_perc": 85, 
-                "IDD2N2": 0.0, 
-                "port": {
-                    "peer": "system.membus.master[2]", 
-                    "is_source": "False", 
-                    "role": "GEM5 RESPONDER"
-                }, 
-                "IDD4R": 0.157, 
-                "IDD4W": 0.125, 
-                "tWR": 15000, 
-                "banks_per_rank": 8, 
-                "p_state_clk_gate_max": 1000000000000, 
-                "VDD2": 0.0, 
-                "qos_masters": [
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    ""
-                ], 
-                "p_state_clk_gate_min": 1000, 
-                "ranks_per_channel": 2, 
-                "qos_q_policy": "fifo", 
-                "tRAS": 35000, 
-                "static_frontend_latency": 10000, 
-                "devices_per_rank": 8, 
-                "range": "0:8589934592", 
-                "mem_sched_policy": "frfcfs", 
-                "IDD2P12": 0.0, 
-                "device_rowbuffer_size": 1024, 
-                "activation_limit": 4, 
-                "tWTR": 7500, 
-                "enable_dram_powerdown": false, 
-                "qos_syncro_scheduler": false, 
-                "path": "system.mem_ctrls", 
-                "bank_groups_per_rank": 0, 
-                "IDD2N": 0.032, 
-                "qos_turnaround_policy": null, 
-                "in_addr_map": true, 
-                "tRTW": 2500, 
-                "burst_length": 8, 
-                "tRTP": 7500, 
-                "eventq_index": 0, 
-                "IDD2P02": 0.0, 
-                "default_p_state": "UNDEFINED", 
-                "addr_mapping": "RoRaBaCoCh", 
-                "type": "DRAMCtrl", 
-                "IDD3P02": 0.0, 
-                "conf_table_reported": true, 
-                "tXS": 270000, 
-                "tXP": 6000, 
-                "IDD3N": 0.038, 
-                "tCCD_L_WR": 0, 
-                "kvm_map": true, 
-                "tXAW": 30000, 
-                "IDD3P12": 0.0, 
-                "IDD3N2": 0.0, 
-                "device_bus_width": 8, 
-                "cxx_class": "DRAMCtrl", 
-                "null": false, 
-                "tRRD_L": 0, 
-                "tRRD": 6000, 
-                "clk_domain": "system.clk_domain", 
-                "IDD6": 0.02, 
-                "IDD5": 0.23500000000000001, 
-                "tRCD": 13750, 
-                "IDD0": 0.055, 
-                "min_writes_per_switch": 16, 
-                "IDD02": 0.0, 
-                "page_policy": "open_adaptive", 
-                "read_buffer_size": 32, 
-                "IDD4R2": 0.0, 
-                "tXSDLL": 0, 
-                "p_state_clk_gate_bins": 20, 
-                "tRP": 13750
-            }
-        ], 
-        "num_work_ids": 16, 
-        "work_item_id": -1, 
-        "exit_on_work_items": false
-    }, 
-    "time_sync_period": 100000000000, 
-    "eventq_index": 0, 
-    "time_sync_spin_threshold": 100000000, 
-    "cxx_class": "Root", 
-    "path": "root", 
-    "time_sync_enable": false, 
-    "type": "Root", 
-    "full_system": false
-}
\ No newline at end of file
diff --git a/proj_output/MPP/xz_r/fs/proc/cpuinfo b/proj_output/MPP/xz_r/fs/proc/cpuinfo
deleted file mode 100644
index 5c03077..0000000
--- a/proj_output/MPP/xz_r/fs/proc/cpuinfo
+++ /dev/null
@@ -1,19 +0,0 @@
-processor       : 0
-vendor_id       : Generic
-cpu family      : 0
-model           : 0
-model name      : Generic
-stepping        : 0
-cpu MHz         : 1000.000
-cache size:     : 256K
-physical id     : 0
-siblings        : 1
-core id         : 0
-cpu cores       : 1
-fpu             : yes
-fpu exception   : yes
-cpuid level     : 1
-wp              : yes
-flags           : fpu
-cache alignment : 64
-
diff --git a/proj_output/MPP/xz_r/fs/proc/stat b/proj_output/MPP/xz_r/fs/proc/stat
deleted file mode 100644
index 455c3a5..0000000
--- a/proj_output/MPP/xz_r/fs/proc/stat
+++ /dev/null
@@ -1,2 +0,0 @@
-cpu 0 0 0 0 0 0 0
-cpu0 0 0 0 0 0 0 0
diff --git a/proj_output/MPP/xz_r/fs/sys/devices/system/cpu/online b/proj_output/MPP/xz_r/fs/sys/devices/system/cpu/online
deleted file mode 100644
index a63547a..0000000
--- a/proj_output/MPP/xz_r/fs/sys/devices/system/cpu/online
+++ /dev/null
@@ -1 +0,0 @@
-0-0
\ No newline at end of file
diff --git a/proj_output/MPP/xz_r/fs/sys/devices/system/cpu/possible b/proj_output/MPP/xz_r/fs/sys/devices/system/cpu/possible
deleted file mode 100644
index a63547a..0000000
--- a/proj_output/MPP/xz_r/fs/sys/devices/system/cpu/possible
+++ /dev/null
@@ -1 +0,0 @@
-0-0
\ No newline at end of file
diff --git a/proj_output/MPP/xz_r/stats.txt b/proj_output/MPP/xz_r/stats.txt
deleted file mode 100644
index e69de29..0000000
diff --git a/proj_output/bimode/xz_r/config.ini b/proj_output/bimode/xz_r/config.ini
deleted file mode 100644
index 351ab25..0000000
--- a/proj_output/bimode/xz_r/config.ini
+++ /dev/null
@@ -1,1331 +0,0 @@
-[root]
-type=Root
-children=system
-eventq_index=0
-full_system=false
-sim_quantum=0
-time_sync_enable=false
-time_sync_period=100000000000
-time_sync_spin_threshold=100000000
-
-[system]
-type=System
-children=clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler l2 mem_ctrls membus redirect_paths0 redirect_paths1 redirect_paths2 switch_cpus tol2bus voltage_domain
-boot_osflags=a
-cache_line_size=64
-eventq_index=0
-exit_on_work_items=false
-init_param=0
-kernel=
-kernel_addr_check=true
-kernel_extras=
-kernel_extras_addrs=
-kvm_vm=Null
-load_addr_mask=18446744073709551615
-load_offset=0
-m5ops_base=4294901760
-mem_mode=atomic
-mem_ranges=0:8589934592
-memories=system.mem_ctrls
-mmap_using_noreserve=false
-multi_thread=false
-num_work_ids=16
-readfile=
-redirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2
-symbolfile=
-thermal_components=
-thermal_model=Null
-work_begin_ckpt_count=0
-work_begin_cpu_id_exit=-1
-work_begin_exit_count=0
-work_cpus_ckpt_count=0
-work_end_ckpt_count=0
-work_end_exit_count=0
-work_item_id=-1
-system_port=system.membus.slave[0]
-
-[system.clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.voltage_domain
-
-[system.cpu]
-type=AtomicSimpleCPU
-children=branchPred dcache dtb dtb_walker_cache icache interrupts isa itb itb_walker_cache tracer workload
-branchPred=system.cpu.branchPred
-checker=Null
-clk_domain=system.cpu_clk_domain
-cpu_id=0
-default_p_state=UNDEFINED
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.cpu.dtb
-eventq_index=0
-function_trace=false
-function_trace_start=0
-interrupts=system.cpu.interrupts
-isa=system.cpu.isa
-itb=system.cpu.itb
-max_insts_all_threads=0
-max_insts_any_thread=1000
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_gating_on_idle=false
-power_model=
-profile=0
-progress_interval=0
-pwr_gating_latency=300
-simpoint_start_insts=
-simulate_data_stalls=false
-simulate_inst_stalls=false
-socket_id=0
-switched_out=false
-syscallRetryLatency=10000
-system=system
-tracer=system.cpu.tracer
-wait_for_remote_gdb=false
-width=1
-workload=system.cpu.workload
-dcache_port=system.cpu.dcache.cpu_side
-icache_port=system.cpu.icache.cpu_side
-
-[system.cpu.branchPred]
-type=BiModeBP
-children=indirectBranchPred
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectBranchPred=system.cpu.branchPred.indirectBranchPred
-instShiftAmt=2
-numThreads=1
-
-[system.cpu.branchPred.indirectBranchPred]
-type=SimpleIndirectPredictor
-eventq_index=0
-indirectGHRBits=13
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-numThreads=1
-
-[system.cpu.dcache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.dcache.replacement_policy
-response_latency=2
-sequential_access=false
-size=65536
-system=system
-tag_latency=2
-tags=system.cpu.dcache.tags
-tgts_per_mshr=20
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dcache_port
-mem_side=system.tol2bus.slave[1]
-
-[system.cpu.dcache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.dcache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.dcache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.dcache.replacement_policy
-sequential_access=false
-size=65536
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.dcache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=65536
-
-[system.cpu.dtb]
-type=X86TLB
-children=walker
-eventq_index=0
-size=64
-system=system
-walker=system.cpu.dtb.walker
-
-[system.cpu.dtb.walker]
-type=X86PagetableWalker
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-num_squash_per_cycle=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-system=system
-port=system.cpu.dtb_walker_cache.cpu_side
-
-[system.cpu.dtb_walker_cache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=10
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
-response_latency=2
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-tags=system.cpu.dtb_walker_cache.tags
-tgts_per_mshr=12
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.dtb.walker.port
-mem_side=system.tol2bus.slave[3]
-
-[system.cpu.dtb_walker_cache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.dtb_walker_cache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.dtb_walker_cache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.dtb_walker_cache.replacement_policy
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.dtb_walker_cache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=1024
-
-[system.cpu.icache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=true
-max_miss_count=0
-mshrs=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.icache.replacement_policy
-response_latency=2
-sequential_access=false
-size=16384
-system=system
-tag_latency=2
-tags=system.cpu.icache.tags
-tgts_per_mshr=20
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=true
-cpu_side=system.cpu.icache_port
-mem_side=system.tol2bus.slave[0]
-
-[system.cpu.icache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.icache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.icache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.icache.replacement_policy
-sequential_access=false
-size=16384
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.icache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=16384
-
-[system.cpu.interrupts]
-type=X86LocalApic
-children=clk_domain
-clk_domain=system.cpu.interrupts.clk_domain
-eventq_index=0
-int_latency=1000
-pio_latency=100000
-system=system
-int_master=system.membus.slave[2]
-int_slave=system.membus.master[1]
-pio=system.membus.master[0]
-
-[system.cpu.interrupts.clk_domain]
-type=DerivedClockDomain
-clk_divider=16
-clk_domain=system.cpu_clk_domain
-eventq_index=0
-
-[system.cpu.isa]
-type=X86ISA
-eventq_index=0
-
-[system.cpu.itb]
-type=X86TLB
-children=walker
-eventq_index=0
-size=64
-system=system
-walker=system.cpu.itb.walker
-
-[system.cpu.itb.walker]
-type=X86PagetableWalker
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-num_squash_per_cycle=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-system=system
-port=system.cpu.itb_walker_cache.cpu_side
-
-[system.cpu.itb_walker_cache]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=2
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=2
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=10
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.cpu.itb_walker_cache.replacement_policy
-response_latency=2
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-tags=system.cpu.itb_walker_cache.tags
-tgts_per_mshr=12
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.cpu.itb.walker.port
-mem_side=system.tol2bus.slave[2]
-
-[system.cpu.itb_walker_cache.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.cpu.itb_walker_cache.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=2
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.cpu.itb_walker_cache.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.cpu.itb_walker_cache.replacement_policy
-sequential_access=false
-size=1024
-system=system
-tag_latency=2
-warmup_percentage=0
-
-[system.cpu.itb_walker_cache.tags.indexing_policy]
-type=SetAssociative
-assoc=2
-entry_size=64
-eventq_index=0
-size=1024
-
-[system.cpu.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.cpu.workload]
-type=Process
-cmd=../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r ../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/run/run_base_refrate_mytest-m64.0000/cld.tar.xz 160 19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474 59796407 61004416 6
-cwd=/usr/eda/CS251A/sparhami
-drivers=
-egid=100
-env=
-errout=cerr
-euid=100
-eventq_index=0
-executable=../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r
-gid=100
-input=cin
-kvmInSE=false
-maxStackSize=67108864
-output=cout
-pgid=100
-pid=100
-ppid=0
-release=5.1.0
-simpoint=0
-system=system
-uid=100
-useArchPT=false
-
-[system.cpu_clk_domain]
-type=SrcClockDomain
-clock=1000
-domain_id=-1
-eventq_index=0
-init_perf_level=0
-voltage_domain=system.cpu_voltage_domain
-
-[system.cpu_voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.0
-
-[system.dvfs_handler]
-type=DVFSHandler
-domains=
-enable=false
-eventq_index=0
-sys_clk_domain=system.clk_domain
-transition_latency=100000000
-
-[system.l2]
-type=Cache
-children=replacement_policy tags
-addr_ranges=0:18446744073709551615
-assoc=8
-clk_domain=system.cpu_clk_domain
-clusivity=mostly_incl
-compressor=Null
-data_latency=20
-default_p_state=UNDEFINED
-demand_mshr_reserve=1
-eventq_index=0
-is_read_only=false
-max_miss_count=0
-mshrs=20
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-prefetch_on_access=false
-prefetcher=Null
-replacement_policy=system.l2.replacement_policy
-response_latency=20
-sequential_access=false
-size=262144
-system=system
-tag_latency=20
-tags=system.l2.tags
-tgts_per_mshr=12
-warmup_percentage=0
-write_allocator=Null
-write_buffers=8
-writeback_clean=false
-cpu_side=system.tol2bus.master[0]
-mem_side=system.membus.slave[1]
-
-[system.l2.replacement_policy]
-type=LRURP
-eventq_index=0
-
-[system.l2.tags]
-type=BaseSetAssoc
-children=indexing_policy
-assoc=8
-block_size=64
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-entry_size=64
-eventq_index=0
-indexing_policy=system.l2.tags.indexing_policy
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-replacement_policy=system.l2.replacement_policy
-sequential_access=false
-size=262144
-system=system
-tag_latency=20
-warmup_percentage=0
-
-[system.l2.tags.indexing_policy]
-type=SetAssociative
-assoc=8
-entry_size=64
-eventq_index=0
-size=262144
-
-[system.mem_ctrls]
-type=DRAMCtrl
-IDD0=0.055
-IDD02=0.0
-IDD2N=0.032
-IDD2N2=0.0
-IDD2P0=0.0
-IDD2P02=0.0
-IDD2P1=0.032
-IDD2P12=0.0
-IDD3N=0.038
-IDD3N2=0.0
-IDD3P0=0.0
-IDD3P02=0.0
-IDD3P1=0.038
-IDD3P12=0.0
-IDD4R=0.157
-IDD4R2=0.0
-IDD4W=0.125
-IDD4W2=0.0
-IDD5=0.235
-IDD52=0.0
-IDD6=0.02
-IDD62=0.0
-VDD=1.5
-VDD2=0.0
-activation_limit=4
-addr_mapping=RoRaBaCoCh
-bank_groups_per_rank=0
-banks_per_rank=8
-burst_length=8
-clk_domain=system.clk_domain
-conf_table_reported=true
-default_p_state=UNDEFINED
-device_bus_width=8
-device_rowbuffer_size=1024
-device_size=536870912
-devices_per_rank=8
-dll=true
-enable_dram_powerdown=false
-eventq_index=0
-in_addr_map=true
-kvm_map=true
-max_accesses_per_row=16
-mem_sched_policy=frfcfs
-min_writes_per_switch=16
-null=false
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-page_policy=open_adaptive
-power_model=
-qos_masters=               
-qos_policy=Null
-qos_priorities=1
-qos_priority_escalation=false
-qos_q_policy=fifo
-qos_syncro_scheduler=false
-qos_turnaround_policy=Null
-range=0:8589934592
-ranks_per_channel=2
-read_buffer_size=32
-static_backend_latency=10000
-static_frontend_latency=10000
-tBURST=5000
-tCCD_L=0
-tCCD_L_WR=0
-tCK=1250
-tCL=13750
-tCS=2500
-tRAS=35000
-tRCD=13750
-tREFI=7800000
-tRFC=260000
-tRP=13750
-tRRD=6000
-tRRD_L=0
-tRTP=7500
-tRTW=2500
-tWR=15000
-tWTR=7500
-tXAW=30000
-tXP=6000
-tXPDLL=0
-tXS=270000
-tXSDLL=0
-write_buffer_size=64
-write_high_thresh_perc=85
-write_low_thresh_perc=50
-port=system.membus.master[2]
-
-[system.membus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=4
-frontend_latency=3
-max_outstanding_snoops=512
-max_routing_table_size=512
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=true
-point_of_unification=true
-power_model=
-response_latency=2
-snoop_filter=system.membus.snoop_filter
-snoop_response_latency=4
-system=system
-use_default_range=false
-width=16
-master=system.cpu.interrupts.pio system.cpu.interrupts.int_slave system.mem_ctrls.port
-slave=system.system_port system.l2.mem_side system.cpu.interrupts.int_master
-
-[system.membus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=1
-max_capacity=8388608
-system=system
-
-[system.redirect_paths0]
-type=RedirectPath
-app_path=/proc
-eventq_index=0
-host_paths=gem5_bp/proj_output/bimode/xz_r/fs/proc
-
-[system.redirect_paths1]
-type=RedirectPath
-app_path=/sys
-eventq_index=0
-host_paths=gem5_bp/proj_output/bimode/xz_r/fs/sys
-
-[system.redirect_paths2]
-type=RedirectPath
-app_path=/tmp
-eventq_index=0
-host_paths=gem5_bp/proj_output/bimode/xz_r/fs/tmp
-
-[system.switch_cpus]
-type=DerivO3CPU
-children=branchPred dtb fuPool itb tracer
-LFSTSize=1024
-LQEntries=32
-LSQCheckLoads=true
-LSQDepCheckShift=4
-SQEntries=32
-SSITSize=1024
-activity=0
-backComSize=5
-branchPred=system.switch_cpus.branchPred
-cacheLoadPorts=200
-cacheStorePorts=200
-checker=Null
-clk_domain=system.cpu_clk_domain
-commitToDecodeDelay=1
-commitToFetchDelay=1
-commitToIEWDelay=1
-commitToRenameDelay=1
-commitWidth=8
-cpu_id=0
-decodeToFetchDelay=1
-decodeToRenameDelay=1
-decodeWidth=8
-default_p_state=UNDEFINED
-dispatchWidth=8
-do_checkpoint_insts=true
-do_quiesce=true
-do_statistics_insts=true
-dtb=system.switch_cpus.dtb
-eventq_index=0
-fetchBufferSize=64
-fetchQueueSize=32
-fetchToDecodeDelay=1
-fetchTrapLatency=1
-fetchWidth=8
-forwardComSize=5
-fuPool=system.switch_cpus.fuPool
-function_trace=false
-function_trace_start=0
-iewToCommitDelay=1
-iewToDecodeDelay=1
-iewToFetchDelay=1
-iewToRenameDelay=1
-interrupts=
-isa=system.cpu.isa
-issueToExecuteDelay=1
-issueWidth=8
-itb=system.switch_cpus.itb
-max_insts_all_threads=0
-max_insts_any_thread=0
-needsTSO=true
-numIQEntries=64
-numPhysCCRegs=1280
-numPhysFloatRegs=256
-numPhysIntRegs=256
-numPhysVecPredRegs=32
-numPhysVecRegs=256
-numROBEntries=192
-numRobs=1
-numThreads=1
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_gating_on_idle=false
-power_model=
-profile=0
-progress_interval=0
-pwr_gating_latency=300
-renameToDecodeDelay=1
-renameToFetchDelay=1
-renameToIEWDelay=2
-renameToROBDelay=1
-renameWidth=8
-simpoint_start_insts=
-smtCommitPolicy=RoundRobin
-smtFetchPolicy=SingleThread
-smtIQPolicy=Partitioned
-smtIQThreshold=100
-smtLSQPolicy=Partitioned
-smtLSQThreshold=100
-smtNumFetchingThreads=1
-smtROBPolicy=Partitioned
-smtROBThreshold=100
-socket_id=0
-squashWidth=8
-store_set_clear_period=250000
-switched_out=true
-syscallRetryLatency=10000
-system=system
-tracer=system.switch_cpus.tracer
-trapLatency=13
-wait_for_remote_gdb=false
-wbWidth=8
-workload=system.cpu.workload
-
-[system.switch_cpus.branchPred]
-type=BiModeBP
-children=indirectBranchPred
-BTBEntries=4096
-BTBTagSize=16
-RASSize=16
-choiceCtrBits=2
-choicePredictorSize=8192
-eventq_index=0
-globalCtrBits=2
-globalPredictorSize=8192
-indirectBranchPred=system.switch_cpus.branchPred.indirectBranchPred
-instShiftAmt=2
-numThreads=1
-
-[system.switch_cpus.branchPred.indirectBranchPred]
-type=SimpleIndirectPredictor
-eventq_index=0
-indirectGHRBits=13
-indirectHashGHR=true
-indirectHashTargets=true
-indirectPathLength=3
-indirectSets=256
-indirectTagSize=16
-indirectWays=2
-instShiftAmt=2
-numThreads=1
-
-[system.switch_cpus.dtb]
-type=X86TLB
-children=walker
-eventq_index=0
-size=64
-system=system
-walker=system.switch_cpus.dtb.walker
-
-[system.switch_cpus.dtb.walker]
-type=X86PagetableWalker
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-num_squash_per_cycle=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-system=system
-
-[system.switch_cpus.fuPool]
-type=FUPool
-children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 FUList9
-FUList=system.switch_cpus.fuPool.FUList0 system.switch_cpus.fuPool.FUList1 system.switch_cpus.fuPool.FUList2 system.switch_cpus.fuPool.FUList3 system.switch_cpus.fuPool.FUList4 system.switch_cpus.fuPool.FUList5 system.switch_cpus.fuPool.FUList6 system.switch_cpus.fuPool.FUList7 system.switch_cpus.fuPool.FUList8 system.switch_cpus.fuPool.FUList9
-eventq_index=0
-
-[system.switch_cpus.fuPool.FUList0]
-type=FUDesc
-children=opList
-count=6
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList0.opList
-
-[system.switch_cpus.fuPool.FUList0.opList]
-type=OpDesc
-eventq_index=0
-opClass=IntAlu
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList1]
-type=FUDesc
-children=opList0 opList1
-count=2
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList1.opList0 system.switch_cpus.fuPool.FUList1.opList1
-
-[system.switch_cpus.fuPool.FUList1.opList0]
-type=OpDesc
-eventq_index=0
-opClass=IntMult
-opLat=3
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList1.opList1]
-type=OpDesc
-eventq_index=0
-opClass=IntDiv
-opLat=1
-pipelined=false
-
-[system.switch_cpus.fuPool.FUList2]
-type=FUDesc
-children=opList0 opList1 opList2
-count=4
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList2.opList0 system.switch_cpus.fuPool.FUList2.opList1 system.switch_cpus.fuPool.FUList2.opList2
-
-[system.switch_cpus.fuPool.FUList2.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatAdd
-opLat=2
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList2.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatCmp
-opLat=2
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList2.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatCvt
-opLat=2
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList3]
-type=FUDesc
-children=opList0 opList1 opList2 opList3 opList4
-count=2
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList3.opList0 system.switch_cpus.fuPool.FUList3.opList1 system.switch_cpus.fuPool.FUList3.opList2 system.switch_cpus.fuPool.FUList3.opList3 system.switch_cpus.fuPool.FUList3.opList4
-
-[system.switch_cpus.fuPool.FUList3.opList0]
-type=OpDesc
-eventq_index=0
-opClass=FloatMult
-opLat=4
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList3.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatMultAcc
-opLat=5
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList3.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatMisc
-opLat=3
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList3.opList3]
-type=OpDesc
-eventq_index=0
-opClass=FloatDiv
-opLat=12
-pipelined=false
-
-[system.switch_cpus.fuPool.FUList3.opList4]
-type=OpDesc
-eventq_index=0
-opClass=FloatSqrt
-opLat=24
-pipelined=false
-
-[system.switch_cpus.fuPool.FUList4]
-type=FUDesc
-children=opList0 opList1
-count=0
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList4.opList0 system.switch_cpus.fuPool.FUList4.opList1
-
-[system.switch_cpus.fuPool.FUList4.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList4.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemRead
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5]
-type=FUDesc
-children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25
-count=4
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList5.opList00 system.switch_cpus.fuPool.FUList5.opList01 system.switch_cpus.fuPool.FUList5.opList02 system.switch_cpus.fuPool.FUList5.opList03 system.switch_cpus.fuPool.FUList5.opList04 system.switch_cpus.fuPool.FUList5.opList05 system.switch_cpus.fuPool.FUList5.opList06 system.switch_cpus.fuPool.FUList5.opList07 system.switch_cpus.fuPool.FUList5.opList08 system.switch_cpus.fuPool.FUList5.opList09 system.switch_cpus.fuPool.FUList5.opList10 system.switch_cpus.fuPool.FUList5.opList11 system.switch_cpus.fuPool.FUList5.opList12 system.switch_cpus.fuPool.FUList5.opList13 system.switch_cpus.fuPool.FUList5.opList14 system.switch_cpus.fuPool.FUList5.opList15 system.switch_cpus.fuPool.FUList5.opList16 system.switch_cpus.fuPool.FUList5.opList17 system.switch_cpus.fuPool.FUList5.opList18 system.switch_cpus.fuPool.FUList5.opList19 system.switch_cpus.fuPool.FUList5.opList20 system.switch_cpus.fuPool.FUList5.opList21 system.switch_cpus.fuPool.FUList5.opList22 system.switch_cpus.fuPool.FUList5.opList23 system.switch_cpus.fuPool.FUList5.opList24 system.switch_cpus.fuPool.FUList5.opList25
-
-[system.switch_cpus.fuPool.FUList5.opList00]
-type=OpDesc
-eventq_index=0
-opClass=SimdAdd
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList01]
-type=OpDesc
-eventq_index=0
-opClass=SimdAddAcc
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList02]
-type=OpDesc
-eventq_index=0
-opClass=SimdAlu
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList03]
-type=OpDesc
-eventq_index=0
-opClass=SimdCmp
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList04]
-type=OpDesc
-eventq_index=0
-opClass=SimdCvt
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList05]
-type=OpDesc
-eventq_index=0
-opClass=SimdMisc
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList06]
-type=OpDesc
-eventq_index=0
-opClass=SimdMult
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList07]
-type=OpDesc
-eventq_index=0
-opClass=SimdMultAcc
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList08]
-type=OpDesc
-eventq_index=0
-opClass=SimdShift
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList09]
-type=OpDesc
-eventq_index=0
-opClass=SimdShiftAcc
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList10]
-type=OpDesc
-eventq_index=0
-opClass=SimdDiv
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList11]
-type=OpDesc
-eventq_index=0
-opClass=SimdSqrt
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList12]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAdd
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList13]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatAlu
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList14]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCmp
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList15]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatCvt
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList16]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatDiv
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList17]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMisc
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList18]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMult
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList19]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatMultAcc
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList20]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatSqrt
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList21]
-type=OpDesc
-eventq_index=0
-opClass=SimdReduceAdd
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList22]
-type=OpDesc
-eventq_index=0
-opClass=SimdReduceAlu
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList23]
-type=OpDesc
-eventq_index=0
-opClass=SimdReduceCmp
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList24]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatReduceAdd
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList5.opList25]
-type=OpDesc
-eventq_index=0
-opClass=SimdFloatReduceCmp
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList6]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList6.opList
-
-[system.switch_cpus.fuPool.FUList6.opList]
-type=OpDesc
-eventq_index=0
-opClass=SimdPredAlu
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList7]
-type=FUDesc
-children=opList0 opList1
-count=0
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList7.opList0 system.switch_cpus.fuPool.FUList7.opList1
-
-[system.switch_cpus.fuPool.FUList7.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList7.opList1]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemWrite
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList8]
-type=FUDesc
-children=opList0 opList1 opList2 opList3
-count=4
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList8.opList0 system.switch_cpus.fuPool.FUList8.opList1 system.switch_cpus.fuPool.FUList8.opList2 system.switch_cpus.fuPool.FUList8.opList3
-
-[system.switch_cpus.fuPool.FUList8.opList0]
-type=OpDesc
-eventq_index=0
-opClass=MemRead
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList8.opList1]
-type=OpDesc
-eventq_index=0
-opClass=MemWrite
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList8.opList2]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemRead
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList8.opList3]
-type=OpDesc
-eventq_index=0
-opClass=FloatMemWrite
-opLat=1
-pipelined=true
-
-[system.switch_cpus.fuPool.FUList9]
-type=FUDesc
-children=opList
-count=1
-eventq_index=0
-opList=system.switch_cpus.fuPool.FUList9.opList
-
-[system.switch_cpus.fuPool.FUList9.opList]
-type=OpDesc
-eventq_index=0
-opClass=IprAccess
-opLat=3
-pipelined=false
-
-[system.switch_cpus.itb]
-type=X86TLB
-children=walker
-eventq_index=0
-size=64
-system=system
-walker=system.switch_cpus.itb.walker
-
-[system.switch_cpus.itb.walker]
-type=X86PagetableWalker
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-num_squash_per_cycle=4
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-power_model=
-system=system
-
-[system.switch_cpus.tracer]
-type=ExeTracer
-eventq_index=0
-
-[system.tol2bus]
-type=CoherentXBar
-children=snoop_filter
-clk_domain=system.cpu_clk_domain
-default_p_state=UNDEFINED
-eventq_index=0
-forward_latency=0
-frontend_latency=1
-max_outstanding_snoops=512
-max_routing_table_size=512
-p_state_clk_gate_bins=20
-p_state_clk_gate_max=1000000000000
-p_state_clk_gate_min=1000
-point_of_coherency=false
-point_of_unification=true
-power_model=
-response_latency=1
-snoop_filter=system.tol2bus.snoop_filter
-snoop_response_latency=1
-system=system
-use_default_range=false
-width=32
-master=system.l2.cpu_side
-slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb_walker_cache.mem_side system.cpu.dtb_walker_cache.mem_side
-
-[system.tol2bus.snoop_filter]
-type=SnoopFilter
-eventq_index=0
-lookup_latency=0
-max_capacity=8388608
-system=system
-
-[system.voltage_domain]
-type=VoltageDomain
-eventq_index=0
-voltage=1.0
-
diff --git a/proj_output/bimode/xz_r/config.json b/proj_output/bimode/xz_r/config.json
deleted file mode 100644
index f2a4a2e..0000000
--- a/proj_output/bimode/xz_r/config.json
+++ /dev/null
@@ -1,1788 +0,0 @@
-{
-    "name": null, 
-    "sim_quantum": 0, 
-    "system": {
-        "kernel": "", 
-        "mmap_using_noreserve": false, 
-        "kernel_addr_check": true, 
-        "membus": {
-            "point_of_coherency": true, 
-            "system": "system", 
-            "response_latency": 2, 
-            "cxx_class": "CoherentXBar", 
-            "max_routing_table_size": 512, 
-            "forward_latency": 4, 
-            "clk_domain": "system.clk_domain", 
-            "max_outstanding_snoops": 512, 
-            "point_of_unification": true, 
-            "width": 16, 
-            "eventq_index": 0, 
-            "default_p_state": "UNDEFINED", 
-            "p_state_clk_gate_max": 1000000000000, 
-            "master": {
-                "peer": [
-                    "system.cpu.interrupts.pio", 
-                    "system.cpu.interrupts.int_slave", 
-                    "system.mem_ctrls.port"
-                ], 
-                "is_source": "True", 
-                "role": "GEM5 REQUESTER"
-            }, 
-            "type": "CoherentXBar", 
-            "frontend_latency": 3, 
-            "slave": {
-                "peer": [
-                    "system.system_port", 
-                    "system.l2.mem_side", 
-                    "system.cpu.interrupts.int_master"
-                ], 
-                "is_source": "False", 
-                "role": "GEM5 RESPONDER"
-            }, 
-            "p_state_clk_gate_min": 1000, 
-            "snoop_filter": {
-                "name": "snoop_filter", 
-                "system": "system", 
-                "max_capacity": 8388608, 
-                "eventq_index": 0, 
-                "cxx_class": "SnoopFilter", 
-                "path": "system.membus.snoop_filter", 
-                "type": "SnoopFilter", 
-                "lookup_latency": 1
-            }, 
-            "power_model": [], 
-            "path": "system.membus", 
-            "snoop_response_latency": 4, 
-            "name": "membus", 
-            "p_state_clk_gate_bins": 20, 
-            "use_default_range": false
-        }, 
-        "redirect_paths": [
-            {
-                "app_path": "/proc", 
-                "name": "redirect_paths0", 
-                "host_paths": [
-                    "gem5_bp/proj_output/bimode/xz_r/fs/proc"
-                ], 
-                "eventq_index": 0, 
-                "cxx_class": "RedirectPath", 
-                "path": "system.redirect_paths0", 
-                "type": "RedirectPath"
-            }, 
-            {
-                "app_path": "/sys", 
-                "name": "redirect_paths1", 
-                "host_paths": [
-                    "gem5_bp/proj_output/bimode/xz_r/fs/sys"
-                ], 
-                "eventq_index": 0, 
-                "cxx_class": "RedirectPath", 
-                "path": "system.redirect_paths1", 
-                "type": "RedirectPath"
-            }, 
-            {
-                "app_path": "/tmp", 
-                "name": "redirect_paths2", 
-                "host_paths": [
-                    "gem5_bp/proj_output/bimode/xz_r/fs/tmp"
-                ], 
-                "eventq_index": 0, 
-                "cxx_class": "RedirectPath", 
-                "path": "system.redirect_paths2", 
-                "type": "RedirectPath"
-            }
-        ], 
-        "symbolfile": "", 
-        "kvm_vm": null, 
-        "readfile": "", 
-        "thermal_model": null, 
-        "cxx_class": "System", 
-        "load_offset": 0, 
-        "work_begin_exit_count": 0, 
-        "work_end_ckpt_count": 0, 
-        "memories": [
-            "system.mem_ctrls"
-        ], 
-        "work_begin_ckpt_count": 0, 
-        "clk_domain": {
-            "name": "clk_domain", 
-            "clock": [
-                1000
-            ], 
-            "init_perf_level": 0, 
-            "voltage_domain": "system.voltage_domain", 
-            "eventq_index": 0, 
-            "cxx_class": "SrcClockDomain", 
-            "path": "system.clk_domain", 
-            "type": "SrcClockDomain", 
-            "domain_id": -1
-        }, 
-        "mem_ranges": [
-            "0:8589934592"
-        ], 
-        "eventq_index": 0, 
-        "work_begin_cpu_id_exit": -1, 
-        "m5ops_base": 4294901760, 
-        "dvfs_handler": {
-            "enable": false, 
-            "name": "dvfs_handler", 
-            "sys_clk_domain": "system.clk_domain", 
-            "transition_latency": 100000000, 
-            "eventq_index": 0, 
-            "cxx_class": "DVFSHandler", 
-            "domains": [], 
-            "path": "system.dvfs_handler", 
-            "type": "DVFSHandler"
-        }, 
-        "work_end_exit_count": 0, 
-        "type": "System", 
-        "kernel_extras_addrs": [], 
-        "voltage_domain": {
-            "name": "voltage_domain", 
-            "eventq_index": 0, 
-            "voltage": [
-                1.0
-            ], 
-            "cxx_class": "VoltageDomain", 
-            "path": "system.voltage_domain", 
-            "type": "VoltageDomain"
-        }, 
-        "cache_line_size": 64, 
-        "boot_osflags": "a", 
-        "work_cpus_ckpt_count": 0, 
-        "thermal_components": [], 
-        "path": "system", 
-        "cpu_clk_domain": {
-            "name": "cpu_clk_domain", 
-            "clock": [
-                1000
-            ], 
-            "init_perf_level": 0, 
-            "voltage_domain": "system.cpu_voltage_domain", 
-            "eventq_index": 0, 
-            "cxx_class": "SrcClockDomain", 
-            "path": "system.cpu_clk_domain", 
-            "type": "SrcClockDomain", 
-            "domain_id": -1
-        }, 
-        "tol2bus": {
-            "point_of_coherency": false, 
-            "system": "system", 
-            "response_latency": 1, 
-            "cxx_class": "CoherentXBar", 
-            "max_routing_table_size": 512, 
-            "forward_latency": 0, 
-            "clk_domain": "system.cpu_clk_domain", 
-            "max_outstanding_snoops": 512, 
-            "point_of_unification": true, 
-            "width": 32, 
-            "eventq_index": 0, 
-            "default_p_state": "UNDEFINED", 
-            "p_state_clk_gate_max": 1000000000000, 
-            "master": {
-                "peer": [
-                    "system.l2.cpu_side"
-                ], 
-                "is_source": "True", 
-                "role": "GEM5 REQUESTER"
-            }, 
-            "type": "CoherentXBar", 
-            "frontend_latency": 1, 
-            "slave": {
-                "peer": [
-                    "system.cpu.icache.mem_side", 
-                    "system.cpu.dcache.mem_side", 
-                    "system.cpu.itb_walker_cache.mem_side", 
-                    "system.cpu.dtb_walker_cache.mem_side"
-                ], 
-                "is_source": "False", 
-                "role": "GEM5 RESPONDER"
-            }, 
-            "p_state_clk_gate_min": 1000, 
-            "snoop_filter": {
-                "name": "snoop_filter", 
-                "system": "system", 
-                "max_capacity": 8388608, 
-                "eventq_index": 0, 
-                "cxx_class": "SnoopFilter", 
-                "path": "system.tol2bus.snoop_filter", 
-                "type": "SnoopFilter", 
-                "lookup_latency": 0
-            }, 
-            "power_model": [], 
-            "path": "system.tol2bus", 
-            "snoop_response_latency": 1, 
-            "name": "tol2bus", 
-            "p_state_clk_gate_bins": 20, 
-            "use_default_range": false
-        }, 
-        "switch_cpus": [
-            {
-                "SQEntries": 32, 
-                "smtLSQThreshold": 100, 
-                "fetchTrapLatency": 1, 
-                "iewToRenameDelay": 1, 
-                "itb": {
-                    "name": "itb", 
-                    "system": "system", 
-                    "eventq_index": 0, 
-                    "cxx_class": "X86ISA::TLB", 
-                    "walker": {
-                        "name": "walker", 
-                        "p_state_clk_gate_min": 1000, 
-                        "p_state_clk_gate_bins": 20, 
-                        "cxx_class": "X86ISA::Walker", 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "power_model": [], 
-                        "system": "system", 
-                        "eventq_index": 0, 
-                        "default_p_state": "UNDEFINED", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.switch_cpus.itb.walker", 
-                        "type": "X86PagetableWalker", 
-                        "num_squash_per_cycle": 4
-                    }, 
-                    "path": "system.switch_cpus.itb", 
-                    "type": "X86TLB", 
-                    "size": 64
-                }, 
-                "fetchWidth": 8, 
-                "cpu_id": 0, 
-                "fetchToDecodeDelay": 1, 
-                "renameToDecodeDelay": 1, 
-                "do_quiesce": true, 
-                "renameToROBDelay": 1, 
-                "power_model": [], 
-                "max_insts_all_threads": 0, 
-                "decodeWidth": 8, 
-                "commitToFetchDelay": 1, 
-                "needsTSO": true, 
-                "smtIQThreshold": 100, 
-                "workload": [
-                    "system.cpu.workload"
-                ], 
-                "name": "switch_cpus", 
-                "SSITSize": 1024, 
-                "activity": 0, 
-                "tracer": {
-                    "eventq_index": 0, 
-                    "path": "system.switch_cpus.tracer", 
-                    "type": "ExeTracer", 
-                    "name": "tracer", 
-                    "cxx_class": "Trace::ExeTracer"
-                }, 
-                "decodeToFetchDelay": 1, 
-                "renameWidth": 8, 
-                "numThreads": 1, 
-                "syscallRetryLatency": 10000, 
-                "squashWidth": 8, 
-                "function_trace": false, 
-                "backComSize": 5, 
-                "decodeToRenameDelay": 1, 
-                "store_set_clear_period": 250000, 
-                "numPhysIntRegs": 256, 
-                "p_state_clk_gate_max": 1000000000000, 
-                "p_state_clk_gate_min": 1000, 
-                "fuPool": {
-                    "name": "fuPool", 
-                    "FUList": [
-                        {
-                            "count": 6, 
-                            "opList": [
-                                {
-                                    "opClass": "IntAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList0.opList", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList0", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList0", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 2, 
-                            "opList": [
-                                {
-                                    "opClass": "IntMult", 
-                                    "opLat": 3, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList1.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "IntDiv", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList1.opList1", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList1", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList1", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 4, 
-                            "opList": [
-                                {
-                                    "opClass": "FloatAdd", 
-                                    "opLat": 2, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList2.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatCmp", 
-                                    "opLat": 2, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList2.opList1", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatCvt", 
-                                    "opLat": 2, 
-                                    "name": "opList2", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList2.opList2", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList2", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList2", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 2, 
-                            "opList": [
-                                {
-                                    "opClass": "FloatMult", 
-                                    "opLat": 4, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList3.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMultAcc", 
-                                    "opLat": 5, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList3.opList1", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMisc", 
-                                    "opLat": 3, 
-                                    "name": "opList2", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList3.opList2", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatDiv", 
-                                    "opLat": 12, 
-                                    "name": "opList3", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList3.opList3", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatSqrt", 
-                                    "opLat": 24, 
-                                    "name": "opList4", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList3.opList4", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList3", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList3", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 0, 
-                            "opList": [
-                                {
-                                    "opClass": "MemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList4.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList4.opList1", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList4", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList4", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 4, 
-                            "opList": [
-                                {
-                                    "opClass": "SimdAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList00", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList00", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdAddAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList01", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList01", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList02", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList02", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList03", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList03", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdCvt", 
-                                    "opLat": 1, 
-                                    "name": "opList04", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList04", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdMisc", 
-                                    "opLat": 1, 
-                                    "name": "opList05", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList05", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdMult", 
-                                    "opLat": 1, 
-                                    "name": "opList06", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList06", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdMultAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList07", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList07", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdShift", 
-                                    "opLat": 1, 
-                                    "name": "opList08", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList08", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdShiftAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList09", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList09", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdDiv", 
-                                    "opLat": 1, 
-                                    "name": "opList10", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList10", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdSqrt", 
-                                    "opLat": 1, 
-                                    "name": "opList11", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList11", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList12", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList12", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList13", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList13", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList14", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList14", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatCvt", 
-                                    "opLat": 1, 
-                                    "name": "opList15", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList15", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatDiv", 
-                                    "opLat": 1, 
-                                    "name": "opList16", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList16", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatMisc", 
-                                    "opLat": 1, 
-                                    "name": "opList17", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList17", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatMult", 
-                                    "opLat": 1, 
-                                    "name": "opList18", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList18", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatMultAcc", 
-                                    "opLat": 1, 
-                                    "name": "opList19", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList19", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatSqrt", 
-                                    "opLat": 1, 
-                                    "name": "opList20", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList20", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdReduceAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList21", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList21", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdReduceAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList22", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList22", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdReduceCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList23", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList23", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatReduceAdd", 
-                                    "opLat": 1, 
-                                    "name": "opList24", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList24", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "SimdFloatReduceCmp", 
-                                    "opLat": 1, 
-                                    "name": "opList25", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList5.opList25", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList5", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList5", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 1, 
-                            "opList": [
-                                {
-                                    "opClass": "SimdPredAlu", 
-                                    "opLat": 1, 
-                                    "name": "opList", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList6.opList", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList6", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList6", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 0, 
-                            "opList": [
-                                {
-                                    "opClass": "MemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList7.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList7.opList1", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList7", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList7", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 4, 
-                            "opList": [
-                                {
-                                    "opClass": "MemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList0", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList8.opList0", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "MemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList1", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList8.opList1", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemRead", 
-                                    "opLat": 1, 
-                                    "name": "opList2", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList8.opList2", 
-                                    "type": "OpDesc"
-                                }, 
-                                {
-                                    "opClass": "FloatMemWrite", 
-                                    "opLat": 1, 
-                                    "name": "opList3", 
-                                    "pipelined": true, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList8.opList3", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList8", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList8", 
-                            "type": "FUDesc"
-                        }, 
-                        {
-                            "count": 1, 
-                            "opList": [
-                                {
-                                    "opClass": "IprAccess", 
-                                    "opLat": 3, 
-                                    "name": "opList", 
-                                    "pipelined": false, 
-                                    "eventq_index": 0, 
-                                    "cxx_class": "OpDesc", 
-                                    "path": "system.switch_cpus.fuPool.FUList9.opList", 
-                                    "type": "OpDesc"
-                                }
-                            ], 
-                            "name": "FUList9", 
-                            "eventq_index": 0, 
-                            "cxx_class": "FUDesc", 
-                            "path": "system.switch_cpus.fuPool.FUList9", 
-                            "type": "FUDesc"
-                        }
-                    ], 
-                    "eventq_index": 0, 
-                    "cxx_class": "FUPool", 
-                    "path": "system.switch_cpus.fuPool", 
-                    "type": "FUPool"
-                }, 
-                "socket_id": 0, 
-                "renameToFetchDelay": 1, 
-                "path": "system.switch_cpus", 
-                "numRobs": 1, 
-                "switched_out": true, 
-                "smtLSQPolicy": "Partitioned", 
-                "fetchBufferSize": 64, 
-                "wait_for_remote_gdb": false, 
-                "cacheStorePorts": 200, 
-                "simpoint_start_insts": [], 
-                "max_insts_any_thread": 0, 
-                "smtROBThreshold": 100, 
-                "numIQEntries": 64, 
-                "branchPred": {
-                    "choiceCtrBits": 2, 
-                    "name": "branchPred", 
-                    "globalCtrBits": 2, 
-                    "numThreads": 1, 
-                    "indirectBranchPred": {
-                        "indirectSets": 256, 
-                        "indirectWays": 2, 
-                        "name": "indirectBranchPred", 
-                        "numThreads": 1, 
-                        "indirectHashTargets": true, 
-                        "instShiftAmt": 2, 
-                        "indirectHashGHR": true, 
-                        "indirectTagSize": 16, 
-                        "eventq_index": 0, 
-                        "cxx_class": "SimpleIndirectPredictor", 
-                        "indirectGHRBits": 13, 
-                        "path": "system.switch_cpus.branchPred.indirectBranchPred", 
-                        "type": "SimpleIndirectPredictor", 
-                        "indirectPathLength": 3
-                    }, 
-                    "choicePredictorSize": 8192, 
-                    "instShiftAmt": 2, 
-                    "eventq_index": 0, 
-                    "BTBTagSize": 16, 
-                    "BTBEntries": 4096, 
-                    "cxx_class": "BiModeBP", 
-                    "path": "system.switch_cpus.branchPred", 
-                    "type": "BiModeBP", 
-                    "RASSize": 16, 
-                    "globalPredictorSize": 8192
-                }, 
-                "LFSTSize": 1024, 
-                "isa": [
-                    "system.cpu.isa"
-                ], 
-                "smtROBPolicy": "Partitioned", 
-                "iewToFetchDelay": 1, 
-                "do_statistics_insts": true, 
-                "dispatchWidth": 8, 
-                "commitToDecodeDelay": 1, 
-                "smtIQPolicy": "Partitioned", 
-                "issueWidth": 8, 
-                "LSQCheckLoads": true, 
-                "commitToRenameDelay": 1, 
-                "system": "system", 
-                "checker": null, 
-                "numPhysFloatRegs": 256, 
-                "eventq_index": 0, 
-                "default_p_state": "UNDEFINED", 
-                "type": "DerivO3CPU", 
-                "wbWidth": 8, 
-                "numPhysVecRegs": 256, 
-                "interrupts": [], 
-                "numPhysVecPredRegs": 32, 
-                "cacheLoadPorts": 200, 
-                "smtCommitPolicy": "RoundRobin", 
-                "power_gating_on_idle": false, 
-                "issueToExecuteDelay": 1, 
-                "dtb": {
-                    "name": "dtb", 
-                    "system": "system", 
-                    "eventq_index": 0, 
-                    "cxx_class": "X86ISA::TLB", 
-                    "walker": {
-                        "name": "walker", 
-                        "p_state_clk_gate_min": 1000, 
-                        "p_state_clk_gate_bins": 20, 
-                        "cxx_class": "X86ISA::Walker", 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "power_model": [], 
-                        "system": "system", 
-                        "eventq_index": 0, 
-                        "default_p_state": "UNDEFINED", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.switch_cpus.dtb.walker", 
-                        "type": "X86PagetableWalker", 
-                        "num_squash_per_cycle": 4
-                    }, 
-                    "path": "system.switch_cpus.dtb", 
-                    "type": "X86TLB", 
-                    "size": 64
-                }, 
-                "numROBEntries": 192, 
-                "fetchQueueSize": 32, 
-                "iewToCommitDelay": 1, 
-                "smtNumFetchingThreads": 1, 
-                "pwr_gating_latency": 300, 
-                "forwardComSize": 5, 
-                "do_checkpoint_insts": true, 
-                "cxx_class": "DerivO3CPU", 
-                "commitToIEWDelay": 1, 
-                "commitWidth": 8, 
-                "clk_domain": "system.cpu_clk_domain", 
-                "function_trace_start": 0, 
-                "smtFetchPolicy": "SingleThread", 
-                "profile": 0, 
-                "LSQDepCheckShift": 4, 
-                "trapLatency": 13, 
-                "iewToDecodeDelay": 1, 
-                "numPhysCCRegs": 1280, 
-                "renameToIEWDelay": 2, 
-                "p_state_clk_gate_bins": 20, 
-                "progress_interval": 0, 
-                "LQEntries": 32
-            }
-        ], 
-        "mem_mode": "atomic", 
-        "name": "system", 
-        "init_param": 0, 
-        "system_port": {
-            "peer": "system.membus.slave[0]", 
-            "is_source": "True", 
-            "role": "GEM5 REQUESTER"
-        }, 
-        "kernel_extras": [], 
-        "load_addr_mask": 18446744073709551615, 
-        "cpu": [
-            {
-                "do_statistics_insts": true, 
-                "numThreads": 1, 
-                "itb": {
-                    "name": "itb", 
-                    "system": "system", 
-                    "eventq_index": 0, 
-                    "cxx_class": "X86ISA::TLB", 
-                    "walker": {
-                        "name": "walker", 
-                        "p_state_clk_gate_min": 1000, 
-                        "p_state_clk_gate_bins": 20, 
-                        "cxx_class": "X86ISA::Walker", 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "power_model": [], 
-                        "system": "system", 
-                        "eventq_index": 0, 
-                        "default_p_state": "UNDEFINED", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.itb.walker", 
-                        "type": "X86PagetableWalker", 
-                        "port": {
-                            "peer": "system.cpu.itb_walker_cache.cpu_side", 
-                            "is_source": "True", 
-                            "role": "GEM5 REQUESTER"
-                        }, 
-                        "num_squash_per_cycle": 4
-                    }, 
-                    "path": "system.cpu.itb", 
-                    "type": "X86TLB", 
-                    "size": 64
-                }, 
-                "power_gating_on_idle": false, 
-                "dtb_walker_cache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.dtb_walker_cache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.dtb.walker.port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 1024, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[3]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 10, 
-                    "writeback_clean": false, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.dtb_walker_cache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.dtb_walker_cache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 1024
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.dtb_walker_cache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 1024
-                    }, 
-                    "tgts_per_mshr": 12, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": false, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.dtb_walker_cache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "dtb_walker_cache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "icache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.icache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.icache_port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 16384, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[0]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 4, 
-                    "writeback_clean": true, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.icache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.icache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 16384
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.icache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 16384
-                    }, 
-                    "tgts_per_mshr": 20, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": true, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.icache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "icache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "function_trace": false, 
-                "do_checkpoint_insts": true, 
-                "cxx_class": "AtomicSimpleCPU", 
-                "system": "system", 
-                "itb_walker_cache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.itb_walker_cache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.itb.walker.port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 1024, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[2]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 10, 
-                    "writeback_clean": false, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.itb_walker_cache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.itb_walker_cache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 1024
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.itb_walker_cache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 1024
-                    }, 
-                    "tgts_per_mshr": 12, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": false, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.itb_walker_cache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "itb_walker_cache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "clk_domain": "system.cpu_clk_domain", 
-                "function_trace_start": 0, 
-                "cpu_id": 0, 
-                "width": 1, 
-                "checker": null, 
-                "eventq_index": 0, 
-                "default_p_state": "UNDEFINED", 
-                "p_state_clk_gate_max": 1000000000000, 
-                "do_quiesce": true, 
-                "type": "AtomicSimpleCPU", 
-                "profile": 0, 
-                "icache_port": {
-                    "peer": "system.cpu.icache.cpu_side", 
-                    "is_source": "True", 
-                    "role": "GEM5 REQUESTER"
-                }, 
-                "p_state_clk_gate_bins": 20, 
-                "p_state_clk_gate_min": 1000, 
-                "syscallRetryLatency": 10000, 
-                "interrupts": [
-                    {
-                        "int_master": {
-                            "peer": "system.membus.slave[2]", 
-                            "is_source": "True", 
-                            "role": "GEM5 REQUESTER"
-                        }, 
-                        "name": "interrupts", 
-                        "pio": {
-                            "peer": "system.membus.master[0]", 
-                            "is_source": "False", 
-                            "role": "GEM5 RESPONDER"
-                        }, 
-                        "int_slave": {
-                            "peer": "system.membus.master[1]", 
-                            "is_source": "False", 
-                            "role": "GEM5 RESPONDER"
-                        }, 
-                        "pio_latency": 100000, 
-                        "clk_domain": {
-                            "name": "clk_domain", 
-                            "clk_domain": "system.cpu_clk_domain", 
-                            "eventq_index": 0, 
-                            "cxx_class": "DerivedClockDomain", 
-                            "path": "system.cpu.interrupts.clk_domain", 
-                            "type": "DerivedClockDomain", 
-                            "clk_divider": 16
-                        }, 
-                        "system": "system", 
-                        "int_latency": 1000, 
-                        "eventq_index": 0, 
-                        "cxx_class": "X86ISA::Interrupts", 
-                        "path": "system.cpu.interrupts", 
-                        "type": "X86LocalApic"
-                    }
-                ], 
-                "dcache_port": {
-                    "peer": "system.cpu.dcache.cpu_side", 
-                    "is_source": "True", 
-                    "role": "GEM5 REQUESTER"
-                }, 
-                "socket_id": 0, 
-                "power_model": [], 
-                "max_insts_all_threads": 0, 
-                "simulate_data_stalls": false, 
-                "path": "system.cpu", 
-                "pwr_gating_latency": 300, 
-                "switched_out": false, 
-                "workload": [
-                    {
-                        "uid": 100, 
-                        "pid": 100, 
-                        "kvmInSE": false, 
-                        "cxx_class": "Process", 
-                        "executable": "../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r", 
-                        "drivers": [], 
-                        "system": "system", 
-                        "gid": 100, 
-                        "eventq_index": 0, 
-                        "env": [], 
-                        "maxStackSize": 67108864, 
-                        "ppid": 0, 
-                        "type": "Process", 
-                        "cwd": "/usr/eda/CS251A/sparhami", 
-                        "pgid": 100, 
-                        "simpoint": 0, 
-                        "euid": 100, 
-                        "input": "cin", 
-                        "path": "system.cpu.workload", 
-                        "name": "workload", 
-                        "cmd": [
-                            "../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/build/build_base_mytest-m64.0000/xz_r", 
-                            "../jeanniehuang/copied_spec_install/benchspec/CPU/557.xz_r/run/run_base_refrate_mytest-m64.0000/cld.tar.xz", 
-                            "160", 
-                            "19cf30ae51eddcbefda78dd06014b4b96281456e078ca7c13e1c0c9e6aaea8dff3efb4ad6b0456697718cede6bd5454852652806a657bb56e07d61128434b474", 
-                            "59796407", 
-                            "61004416", 
-                            "6"
-                        ], 
-                        "errout": "cerr", 
-                        "useArchPT": false, 
-                        "egid": 100, 
-                        "release": "5.1.0", 
-                        "output": "cout"
-                    }
-                ], 
-                "name": "cpu", 
-                "wait_for_remote_gdb": false, 
-                "dtb": {
-                    "name": "dtb", 
-                    "system": "system", 
-                    "eventq_index": 0, 
-                    "cxx_class": "X86ISA::TLB", 
-                    "walker": {
-                        "name": "walker", 
-                        "p_state_clk_gate_min": 1000, 
-                        "p_state_clk_gate_bins": 20, 
-                        "cxx_class": "X86ISA::Walker", 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "power_model": [], 
-                        "system": "system", 
-                        "eventq_index": 0, 
-                        "default_p_state": "UNDEFINED", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.dtb.walker", 
-                        "type": "X86PagetableWalker", 
-                        "port": {
-                            "peer": "system.cpu.dtb_walker_cache.cpu_side", 
-                            "is_source": "True", 
-                            "role": "GEM5 REQUESTER"
-                        }, 
-                        "num_squash_per_cycle": 4
-                    }, 
-                    "path": "system.cpu.dtb", 
-                    "type": "X86TLB", 
-                    "size": 64
-                }, 
-                "simpoint_start_insts": [], 
-                "max_insts_any_thread": 1000, 
-                "simulate_inst_stalls": false, 
-                "progress_interval": 0, 
-                "branchPred": {
-                    "choiceCtrBits": 2, 
-                    "name": "branchPred", 
-                    "globalCtrBits": 2, 
-                    "numThreads": 1, 
-                    "indirectBranchPred": {
-                        "indirectSets": 256, 
-                        "indirectWays": 2, 
-                        "name": "indirectBranchPred", 
-                        "numThreads": 1, 
-                        "indirectHashTargets": true, 
-                        "instShiftAmt": 2, 
-                        "indirectHashGHR": true, 
-                        "indirectTagSize": 16, 
-                        "eventq_index": 0, 
-                        "cxx_class": "SimpleIndirectPredictor", 
-                        "indirectGHRBits": 13, 
-                        "path": "system.cpu.branchPred.indirectBranchPred", 
-                        "type": "SimpleIndirectPredictor", 
-                        "indirectPathLength": 3
-                    }, 
-                    "choicePredictorSize": 8192, 
-                    "instShiftAmt": 2, 
-                    "eventq_index": 0, 
-                    "BTBTagSize": 16, 
-                    "BTBEntries": 4096, 
-                    "cxx_class": "BiModeBP", 
-                    "path": "system.cpu.branchPred", 
-                    "type": "BiModeBP", 
-                    "RASSize": 16, 
-                    "globalPredictorSize": 8192
-                }, 
-                "dcache": {
-                    "replacement_policy": {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.dcache.replacement_policy", 
-                        "type": "LRURP", 
-                        "name": "replacement_policy", 
-                        "cxx_class": "LRURP"
-                    }, 
-                    "cpu_side": {
-                        "peer": "system.cpu.dcache_port", 
-                        "is_source": "False", 
-                        "role": "GEM5 RESPONDER"
-                    }, 
-                    "clusivity": "mostly_incl", 
-                    "prefetcher": null, 
-                    "system": "system", 
-                    "write_buffers": 8, 
-                    "response_latency": 2, 
-                    "cxx_class": "Cache", 
-                    "write_allocator": null, 
-                    "size": 65536, 
-                    "type": "Cache", 
-                    "clk_domain": "system.cpu_clk_domain", 
-                    "max_miss_count": 0, 
-                    "eventq_index": 0, 
-                    "default_p_state": "UNDEFINED", 
-                    "p_state_clk_gate_max": 1000000000000, 
-                    "mem_side": {
-                        "peer": "system.tol2bus.slave[1]", 
-                        "is_source": "True", 
-                        "role": "GEM5 REQUESTER"
-                    }, 
-                    "mshrs": 4, 
-                    "writeback_clean": false, 
-                    "p_state_clk_gate_min": 1000, 
-                    "tags": {
-                        "tag_latency": 2, 
-                        "replacement_policy": "system.cpu.dcache.replacement_policy", 
-                        "name": "tags", 
-                        "p_state_clk_gate_min": 1000, 
-                        "eventq_index": 0, 
-                        "p_state_clk_gate_bins": 20, 
-                        "default_p_state": "UNDEFINED", 
-                        "warmup_percentage": 0, 
-                        "clk_domain": "system.cpu_clk_domain", 
-                        "indexing_policy": {
-                            "name": "indexing_policy", 
-                            "eventq_index": 0, 
-                            "assoc": 2, 
-                            "cxx_class": "SetAssociative", 
-                            "path": "system.cpu.dcache.tags.indexing_policy", 
-                            "entry_size": 64, 
-                            "type": "SetAssociative", 
-                            "size": 65536
-                        }, 
-                        "system": "system", 
-                        "sequential_access": false, 
-                        "assoc": 2, 
-                        "power_model": [], 
-                        "cxx_class": "BaseSetAssoc", 
-                        "p_state_clk_gate_max": 1000000000000, 
-                        "path": "system.cpu.dcache.tags", 
-                        "entry_size": 64, 
-                        "block_size": 64, 
-                        "type": "BaseSetAssoc", 
-                        "size": 65536
-                    }, 
-                    "tgts_per_mshr": 20, 
-                    "demand_mshr_reserve": 1, 
-                    "power_model": [], 
-                    "compressor": null, 
-                    "is_read_only": false, 
-                    "warmup_percentage": 0, 
-                    "prefetch_on_access": false, 
-                    "path": "system.cpu.dcache", 
-                    "data_latency": 2, 
-                    "tag_latency": 2, 
-                    "name": "dcache", 
-                    "addr_ranges": [
-                        "0:18446744073709551615"
-                    ], 
-                    "p_state_clk_gate_bins": 20, 
-                    "sequential_access": false, 
-                    "assoc": 2
-                }, 
-                "isa": [
-                    {
-                        "eventq_index": 0, 
-                        "path": "system.cpu.isa", 
-                        "type": "X86ISA", 
-                        "name": "isa", 
-                        "cxx_class": "X86ISA::ISA"
-                    }
-                ], 
-                "tracer": {
-                    "eventq_index": 0, 
-                    "path": "system.cpu.tracer", 
-                    "type": "ExeTracer", 
-                    "name": "tracer", 
-                    "cxx_class": "Trace::ExeTracer"
-                }
-            }
-        ], 
-        "multi_thread": false, 
-        "l2": {
-            "replacement_policy": {
-                "eventq_index": 0, 
-                "path": "system.l2.replacement_policy", 
-                "type": "LRURP", 
-                "name": "replacement_policy", 
-                "cxx_class": "LRURP"
-            }, 
-            "cpu_side": {
-                "peer": "system.tol2bus.master[0]", 
-                "is_source": "False", 
-                "role": "GEM5 RESPONDER"
-            }, 
-            "clusivity": "mostly_incl", 
-            "prefetcher": null, 
-            "system": "system", 
-            "write_buffers": 8, 
-            "response_latency": 20, 
-            "cxx_class": "Cache", 
-            "write_allocator": null, 
-            "size": 262144, 
-            "type": "Cache", 
-            "clk_domain": "system.cpu_clk_domain", 
-            "max_miss_count": 0, 
-            "eventq_index": 0, 
-            "default_p_state": "UNDEFINED", 
-            "p_state_clk_gate_max": 1000000000000, 
-            "mem_side": {
-                "peer": "system.membus.slave[1]", 
-                "is_source": "True", 
-                "role": "GEM5 REQUESTER"
-            }, 
-            "mshrs": 20, 
-            "writeback_clean": false, 
-            "p_state_clk_gate_min": 1000, 
-            "tags": {
-                "tag_latency": 20, 
-                "replacement_policy": "system.l2.replacement_policy", 
-                "name": "tags", 
-                "p_state_clk_gate_min": 1000, 
-                "eventq_index": 0, 
-                "p_state_clk_gate_bins": 20, 
-                "default_p_state": "UNDEFINED", 
-                "warmup_percentage": 0, 
-                "clk_domain": "system.cpu_clk_domain", 
-                "indexing_policy": {
-                    "name": "indexing_policy", 
-                    "eventq_index": 0, 
-                    "assoc": 8, 
-                    "cxx_class": "SetAssociative", 
-                    "path": "system.l2.tags.indexing_policy", 
-                    "entry_size": 64, 
-                    "type": "SetAssociative", 
-                    "size": 262144
-                }, 
-                "system": "system", 
-                "sequential_access": false, 
-                "assoc": 8, 
-                "power_model": [], 
-                "cxx_class": "BaseSetAssoc", 
-                "p_state_clk_gate_max": 1000000000000, 
-                "path": "system.l2.tags", 
-                "entry_size": 64, 
-                "block_size": 64, 
-                "type": "BaseSetAssoc", 
-                "size": 262144
-            }, 
-            "tgts_per_mshr": 12, 
-            "demand_mshr_reserve": 1, 
-            "power_model": [], 
-            "compressor": null, 
-            "is_read_only": false, 
-            "warmup_percentage": 0, 
-            "prefetch_on_access": false, 
-            "path": "system.l2", 
-            "data_latency": 20, 
-            "tag_latency": 20, 
-            "name": "l2", 
-            "addr_ranges": [
-                "0:18446744073709551615"
-            ], 
-            "p_state_clk_gate_bins": 20, 
-            "sequential_access": false, 
-            "assoc": 8
-        }, 
-        "cpu_voltage_domain": {
-            "name": "cpu_voltage_domain", 
-            "eventq_index": 0, 
-            "voltage": [
-                1.0
-            ], 
-            "cxx_class": "VoltageDomain", 
-            "path": "system.cpu_voltage_domain", 
-            "type": "VoltageDomain"
-        }, 
-        "mem_ctrls": [
-            {
-                "dll": true, 
-                "max_accesses_per_row": 16, 
-                "static_backend_latency": 10000, 
-                "IDD62": 0.0, 
-                "tCCD_L": 0, 
-                "IDD2P1": 0.032, 
-                "IDD2P0": 0.0, 
-                "IDD4W2": 0.0, 
-                "tCS": 2500, 
-                "power_model": [], 
-                "qos_priority_escalation": false, 
-                "tCL": 13750, 
-                "tCK": 1250, 
-                "tBURST": 5000, 
-                "IDD3P0": 0.0, 
-                "IDD3P1": 0.038, 
-                "name": "mem_ctrls", 
-                "device_size": 536870912, 
-                "tREFI": 7800000, 
-                "qos_policy": null, 
-                "tXPDLL": 0, 
-                "tRFC": 260000, 
-                "qos_priorities": 1, 
-                "IDD52": 0.0, 
-                "write_low_thresh_perc": 50, 
-                "write_buffer_size": 64, 
-                "VDD": 1.5, 
-                "write_high_thresh_perc": 85, 
-                "IDD2N2": 0.0, 
-                "port": {
-                    "peer": "system.membus.master[2]", 
-                    "is_source": "False", 
-                    "role": "GEM5 RESPONDER"
-                }, 
-                "IDD4R": 0.157, 
-                "IDD4W": 0.125, 
-                "tWR": 15000, 
-                "banks_per_rank": 8, 
-                "p_state_clk_gate_max": 1000000000000, 
-                "VDD2": 0.0, 
-                "qos_masters": [
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    "", 
-                    ""
-                ], 
-                "p_state_clk_gate_min": 1000, 
-                "ranks_per_channel": 2, 
-                "qos_q_policy": "fifo", 
-                "tRAS": 35000, 
-                "static_frontend_latency": 10000, 
-                "devices_per_rank": 8, 
-                "range": "0:8589934592", 
-                "mem_sched_policy": "frfcfs", 
-                "IDD2P12": 0.0, 
-                "device_rowbuffer_size": 1024, 
-                "activation_limit": 4, 
-                "tWTR": 7500, 
-                "enable_dram_powerdown": false, 
-                "qos_syncro_scheduler": false, 
-                "path": "system.mem_ctrls", 
-                "bank_groups_per_rank": 0, 
-                "IDD2N": 0.032, 
-                "qos_turnaround_policy": null, 
-                "in_addr_map": true, 
-                "tRTW": 2500, 
-                "burst_length": 8, 
-                "tRTP": 7500, 
-                "eventq_index": 0, 
-                "IDD2P02": 0.0, 
-                "default_p_state": "UNDEFINED", 
-                "addr_mapping": "RoRaBaCoCh", 
-                "type": "DRAMCtrl", 
-                "IDD3P02": 0.0, 
-                "conf_table_reported": true, 
-                "tXS": 270000, 
-                "tXP": 6000, 
-                "IDD3N": 0.038, 
-                "tCCD_L_WR": 0, 
-                "kvm_map": true, 
-                "tXAW": 30000, 
-                "IDD3P12": 0.0, 
-                "IDD3N2": 0.0, 
-                "device_bus_width": 8, 
-                "cxx_class": "DRAMCtrl", 
-                "null": false, 
-                "tRRD_L": 0, 
-                "tRRD": 6000, 
-                "clk_domain": "system.clk_domain", 
-                "IDD6": 0.02, 
-                "IDD5": 0.23500000000000001, 
-                "tRCD": 13750, 
-                "IDD0": 0.055, 
-                "min_writes_per_switch": 16, 
-                "IDD02": 0.0, 
-                "page_policy": "open_adaptive", 
-                "read_buffer_size": 32, 
-                "IDD4R2": 0.0, 
-                "tXSDLL": 0, 
-                "p_state_clk_gate_bins": 20, 
-                "tRP": 13750
-            }
-        ], 
-        "num_work_ids": 16, 
-        "work_item_id": -1, 
-        "exit_on_work_items": false
-    }, 
-    "time_sync_period": 100000000000, 
-    "eventq_index": 0, 
-    "time_sync_spin_threshold": 100000000, 
-    "cxx_class": "Root", 
-    "path": "root", 
-    "time_sync_enable": false, 
-    "type": "Root", 
-    "full_system": false
-}
\ No newline at end of file
diff --git a/proj_output/bimode/xz_r/fs/proc/cpuinfo b/proj_output/bimode/xz_r/fs/proc/cpuinfo
deleted file mode 100644
index 5c03077..0000000
--- a/proj_output/bimode/xz_r/fs/proc/cpuinfo
+++ /dev/null
@@ -1,19 +0,0 @@
-processor       : 0
-vendor_id       : Generic
-cpu family      : 0
-model           : 0
-model name      : Generic
-stepping        : 0
-cpu MHz         : 1000.000
-cache size:     : 256K
-physical id     : 0
-siblings        : 1
-core id         : 0
-cpu cores       : 1
-fpu             : yes
-fpu exception   : yes
-cpuid level     : 1
-wp              : yes
-flags           : fpu
-cache alignment : 64
-
diff --git a/proj_output/bimode/xz_r/fs/proc/stat b/proj_output/bimode/xz_r/fs/proc/stat
deleted file mode 100644
index 455c3a5..0000000
--- a/proj_output/bimode/xz_r/fs/proc/stat
+++ /dev/null
@@ -1,2 +0,0 @@
-cpu 0 0 0 0 0 0 0
-cpu0 0 0 0 0 0 0 0
diff --git a/proj_output/bimode/xz_r/fs/sys/devices/system/cpu/online b/proj_output/bimode/xz_r/fs/sys/devices/system/cpu/online
deleted file mode 100644
index a63547a..0000000
--- a/proj_output/bimode/xz_r/fs/sys/devices/system/cpu/online
+++ /dev/null
@@ -1 +0,0 @@
-0-0
\ No newline at end of file
diff --git a/proj_output/bimode/xz_r/fs/sys/devices/system/cpu/possible b/proj_output/bimode/xz_r/fs/sys/devices/system/cpu/possible
deleted file mode 100644
index a63547a..0000000
--- a/proj_output/bimode/xz_r/fs/sys/devices/system/cpu/possible
+++ /dev/null
@@ -1 +0,0 @@
-0-0
\ No newline at end of file
diff --git a/proj_output/bimode/xz_r/stats.txt b/proj_output/bimode/xz_r/stats.txt
deleted file mode 100644
index e69de29..0000000
diff --git a/proj_output/exp1/gcc_r/stats.txt b/proj_output/exp1/gcc_r/stats.txt
deleted file mode 100644
index e69de29..0000000
diff --git a/proj_output/exp1/xz_r/stats.txt b/proj_output/exp1/xz_r/stats.txt
deleted file mode 100644
index e69de29..0000000
diff --git a/src/cpu/pred/BranchPredictor.py b/src/cpu/pred/BranchPredictor.py
index cbc212a..1196405 100644
--- a/src/cpu/pred/BranchPredictor.py
+++ b/src/cpu/pred/BranchPredictor.py
@@ -567,28 +567,6 @@ class MultiperspectivePerceptron8KB(MultiperspectivePerceptron):
     imli_mask4 = 0x4400
     recencypos_mask = 0x100000090
 
-class MultiperspectivePerceptron8KBNoSG(MultiperspectivePerceptron):
-    type = 'MultiperspectivePerceptron8KBNoSG'
-    cxx_class = 'MultiperspectivePerceptron8KBNoSG'
-    cxx_header = 'cpu/pred/multiperspective_perceptron_8KB_noSG.hh'
-    budgetbits = 8192 * 8 + 2048
-    num_local_histories = 48
-    num_filter_entries = 0
-    imli_mask1 = 0x6
-    imli_mask4 = 0x4400
-    recencypos_mask = 0x100000090
-
-class MultiperspectivePerceptron8KBNoNovel(MultiperspectivePerceptron):
-    type = 'MultiperspectivePerceptron8KBNoNovel'
-    cxx_class = 'MultiperspectivePerceptron8KBNoNovel'
-    cxx_header = 'cpu/pred/multiperspective_perceptron_8KB_noNovel.hh'
-    budgetbits = 8192 * 8 + 2048
-    num_local_histories = 48
-    num_filter_entries = 0
-    imli_mask1 = 0x6
-    imli_mask4 = 0x4400
-    recencypos_mask = 0x100000090
-
 class MultiperspectivePerceptron64KB(MultiperspectivePerceptron):
     type = 'MultiperspectivePerceptron64KB'
     cxx_class = 'MultiperspectivePerceptron64KB'
diff --git a/src/cpu/pred/SConscript b/src/cpu/pred/SConscript
index ad2b4c1..9775d4c 100644
--- a/src/cpu/pred/SConscript
+++ b/src/cpu/pred/SConscript
@@ -48,8 +48,6 @@ Source('tage_base.cc')
 Source('tage.cc')
 Source('loop_predictor.cc')
 Source('ltage.cc')
-Source('multiperspective_perceptron_8KB_noNovel.cc')
-Source('multiperspective_perceptron_8KB_noSG.cc')
 Source('multiperspective_perceptron.cc')
 Source('multiperspective_perceptron_8KB.cc')
 Source('multiperspective_perceptron_64KB.cc')
diff --git a/src/cpu/pred/multiperspective_perceptron_8KB_noNovel.cc b/src/cpu/pred/multiperspective_perceptron_8KB_noNovel.cc
deleted file mode 100644
index c9d243b..0000000
--- a/src/cpu/pred/multiperspective_perceptron_8KB_noNovel.cc
+++ /dev/null
@@ -1,72 +0,0 @@
-/*
- * Copyright 2019 Texas A&M University
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- * 1. Redistributions of source code must retain the above copyright notice,
- *    this list of conditions and the following disclaimer.
- *
- * 2. Redistributions in binary form must reproduce the above copyright notice,
- *    this list of conditions and the following disclaimer in the documentation
- *    and/or other materials provided with the distribution.
- *
- * 3. Neither the name of the copyright holder nor the names of its
- *    contributors may be used to endorse or promote products derived from this
- *    software without specific prior written permission.
- *
- *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- *  HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- *  Author: Daniel A. Jiménez
- *  Adapted to gem5 by: Javier Bueno Hedo
- *
- */
-
-/*
- * Multiperspective Perceptron Predictor (by Daniel A. Jiménez)
- * - 8KB version
- */
-
-#include "cpu/pred/multiperspective_perceptron_8KB_noNovel.hh"
-
-MultiperspectivePerceptron8KBNoNovel::MultiperspectivePerceptron8KBNoNovel(
-        const MultiperspectivePerceptron8KBNoNovelParams *p)
-    : MultiperspectivePerceptron(p)
-{
-}
-
-void
-MultiperspectivePerceptron8KBNoNovel::createSpecs() {
-    addSpec(new BIAS(2.40625, 0, 6, *this));
-    addSpec(new GHIST(0, 19, 1.4375, 0, 6, *this));
-    addSpec(new GHIST(0, 65, 1.0, 0, 6, *this));
-    addSpec(new GHIST(21, 64, 1.0, 0, 6, *this));
-    addSpec(new GHIST(75, 150, 1.0625, 0, 6, *this));
-    //addSpec(new GHISTMODPATH(0, 7, 3, 1.625, 0, 6, *this));
-    addSpec(new GHISTPATH(11, 2, -1, 1.25, 0, 6, *this));
-    addSpec(new GHISTPATH(15, 4, -1, 1.125, 0, 6, *this));
-    addSpec(new GHISTPATH(31, 1, -1, 1.40625, 0, 6, *this));
-    addSpec(new GHISTPATH(7, 1, -1, 1.5, 600, 6, *this));
-    //addSpec(new IMLI(4, 1.28125, 375, 6, *this));
-    addSpec(new LOCAL(-1, 1.5625, 512, 6, *this));
-    //addSpec(new RECENCY(14, 4, -1, 1.25, 0, 6, *this));
-    //addSpec(new RECENCYPOS(31, 1.875, 0, 6, *this));
-    addSpec(new SGHISTPATH(0, 4, 3, 1.65625, 0, 6, *this));
-    addSpec(new SGHISTPATH(1, 2, 5, 2.53125, 0, 5, *this));
-}
-
-    MultiperspectivePerceptron8KBNoNovel*
-MultiperspectivePerceptron8KBNoNovelParams::create()
-{
-    return new MultiperspectivePerceptron8KBNoNovel(this);
-}
diff --git a/src/cpu/pred/multiperspective_perceptron_8KB_noNovel.hh b/src/cpu/pred/multiperspective_perceptron_8KB_noNovel.hh
deleted file mode 100644
index 279adad..0000000
--- a/src/cpu/pred/multiperspective_perceptron_8KB_noNovel.hh
+++ /dev/null
@@ -1,54 +0,0 @@
-/*
- * Copyright 2019 Texas A&M University
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- * 1. Redistributions of source code must retain the above copyright notice,
- *    this list of conditions and the following disclaimer.
- *
- * 2. Redistributions in binary form must reproduce the above copyright notice,
- *    this list of conditions and the following disclaimer in the documentation
- *    and/or other materials provided with the distribution.
- *
- * 3. Neither the name of the copyright holder nor the names of its
- *    contributors may be used to endorse or promote products derived from this
- *    software without specific prior written permission.
- *
- *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- *  HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- *  Author: Daniel A. Jiménez
- *  Adapted to gem5 by: Javier Bueno Hedo
- *
- */
-
-/*
- * Multiperspective Perceptron Predictor (by Daniel A. Jiménez)
- * - 8KB version
- */
-
-#ifndef __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NONOVEL_HH__
-#define __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NONOVEL_HH__
-
-#include "cpu/pred/multiperspective_perceptron.hh"
-#include "params/MultiperspectivePerceptron8KBNoNovel.hh"
-
-class MultiperspectivePerceptron8KBNoNovel :
-            public MultiperspectivePerceptron {
-    void createSpecs() override;
-    public:
-    MultiperspectivePerceptron8KBNoNovel(
-            const MultiperspectivePerceptron8KBNoNovelParams *p);
-};
-
-#endif // __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NONOVEL_HH__
diff --git a/src/cpu/pred/multiperspective_perceptron_8KB_noSG.cc b/src/cpu/pred/multiperspective_perceptron_8KB_noSG.cc
deleted file mode 100644
index f74e45e..0000000
--- a/src/cpu/pred/multiperspective_perceptron_8KB_noSG.cc
+++ /dev/null
@@ -1,72 +0,0 @@
-/*
- * Copyright 2019 Texas A&M University
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- * 1. Redistributions of source code must retain the above copyright notice,
- *    this list of conditions and the following disclaimer.
- *
- * 2. Redistributions in binary form must reproduce the above copyright notice,
- *    this list of conditions and the following disclaimer in the documentation
- *    and/or other materials provided with the distribution.
- *
- * 3. Neither the name of the copyright holder nor the names of its
- *    contributors may be used to endorse or promote products derived from this
- *    software without specific prior written permission.
- *
- *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- *  HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- *  Author: Daniel A. Jiménez
- *  Adapted to gem5 by: Javier Bueno Hedo
- *
- */
-
-/*
- * Multiperspective Perceptron Predictor (by Daniel A. Jiménez)
- * - 8KB version
- */
-
-#include "cpu/pred/multiperspective_perceptron_8KB_noSG.hh"
-
-MultiperspectivePerceptron8KBNoSG::MultiperspectivePerceptron8KBNoSG(
-        const MultiperspectivePerceptron8KBNoSGParams *p)
-    : MultiperspectivePerceptron(p)
-{
-}
-
-void
-MultiperspectivePerceptron8KBNoSG::createSpecs() {
-    addSpec(new BIAS(2.40625, 0, 6, *this));
-    addSpec(new GHIST(0, 19, 1.4375, 0, 6, *this));
-    addSpec(new GHIST(0, 65, 1.0, 0, 6, *this));
-    addSpec(new GHIST(21, 64, 1.0, 0, 6, *this));
-    addSpec(new GHIST(75, 150, 1.0625, 0, 6, *this));
-    addSpec(new GHISTMODPATH(0, 7, 3, 1.625, 0, 6, *this));
-    addSpec(new GHISTPATH(11, 2, -1, 1.25, 0, 6, *this));
-    addSpec(new GHISTPATH(15, 4, -1, 1.125, 0, 6, *this));
-    addSpec(new GHISTPATH(31, 1, -1, 1.40625, 0, 6, *this));
-    addSpec(new GHISTPATH(7, 1, -1, 1.5, 600, 6, *this));
-    addSpec(new IMLI(4, 1.28125, 375, 6, *this));
-    addSpec(new LOCAL(-1, 1.5625, 512, 6, *this));
-    addSpec(new RECENCY(14, 4, -1, 1.25, 0, 6, *this));
-    addSpec(new RECENCYPOS(31, 1.875, 0, 6, *this));
-    //addSpec(new SGHISTPATH(0, 4, 3, 1.65625, 0, 6, *this));
-    //addSpec(new SGHISTPATH(1, 2, 5, 2.53125, 0, 5, *this));
-}
-
-    MultiperspectivePerceptron8KBNoSG*
-MultiperspectivePerceptron8KBNoSGParams::create()
-{
-    return new MultiperspectivePerceptron8KBNoSG(this);
-}
diff --git a/src/cpu/pred/multiperspective_perceptron_8KB_noSG.hh b/src/cpu/pred/multiperspective_perceptron_8KB_noSG.hh
deleted file mode 100644
index 66ad2ee..0000000
--- a/src/cpu/pred/multiperspective_perceptron_8KB_noSG.hh
+++ /dev/null
@@ -1,53 +0,0 @@
-/*
- * Copyright 2019 Texas A&M University
- *
- * Redistribution and use in source and binary forms, with or without
- * modification, are permitted provided that the following conditions are met:
- *
- * 1. Redistributions of source code must retain the above copyright notice,
- *    this list of conditions and the following disclaimer.
- *
- * 2. Redistributions in binary form must reproduce the above copyright notice,
- *    this list of conditions and the following disclaimer in the documentation
- *    and/or other materials provided with the distribution.
- *
- * 3. Neither the name of the copyright holder nor the names of its
- *    contributors may be used to endorse or promote products derived from this
- *    software without specific prior written permission.
- *
- *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
- *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
- *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
- *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
- *  HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
- *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
- *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
- *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
- *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
- *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
- *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
- *
- *  Author: Daniel A. Jiménez
- *  Adapted to gem5 by: Javier Bueno Hedo
- *
- */
-
-/*
- * Multiperspective Perceptron Predictor (by Daniel A. Jiménez)
- * - 8KB version
- */
-
-#ifndef __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NOSG_HH__
-#define __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NOSG_HH__
-
-#include "cpu/pred/multiperspective_perceptron.hh"
-#include "params/MultiperspectivePerceptron8KBNoSG.hh"
-
-class MultiperspectivePerceptron8KBNoSG : public MultiperspectivePerceptron {
-    void createSpecs() override;
-    public:
-    MultiperspectivePerceptron8KBNoSG(
-            const MultiperspectivePerceptron8KBNoSGParams *p);
-};
-
-#endif // __CPU_PRED_MULTIPERSPECTIVE_PERCEPTRON_8KB_NOSG_HH__
