============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Dec 10 2019  05:42:59 pm
  Module:                 xtea
    Operating conditions: wc_0.90V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin state_reg_0__t/G->A
           View: worst_flop_view
          Group: clk
     Startpoint: (R) state_reg_0__s1_t/G
          Clock: (R) clk
       Endpoint: (F) state_reg_0__t/A
          Clock: (R) clk

                     Capture       Launch     
        Path Delay:+     600            -     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     600            0     
                                              
             Setup:-      -5                  
       Uncertainty:-      10                  
     Required Time:=     595                  
      Launch Clock:-       0                  
         Data Path:-     595                  
             Slack:=       0                  

Exceptions/Constraints:
  max_delay             600             zipped_path_delay_2033 

#-----------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge        Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  state_reg_0__s1_t/G -       -     R     (arrival)            1230    -     0     -       0    (-,-) 
  state_reg_0__s1_t/Q (p)     G->Q  F     SY_RNCL2W11OF2X9        6 31.6    79    99      99    (-,-) 
  g243974/Q           (p)     A->Q  R     ST_INCL1W11OF2X18       2 12.4   105    62     161    (-,-) 
  g280554/Q           (P)     A->Q  F     ST_INCLP1W11OF2X18      2 10.9    56    40     202    (-,-) 
  g271352/Z           -       A->Z  F     HS65_GS_BFX35          13 55.3    33    65     266    (-,-) 
  g280422/Z           -       A->Z  R     HS65_GS_IVX18          19 71.3   120    81     347    (-,-) 
  g246253/Q           (P)     A->Q  F     SY_INCLP2W11OF2X9       1  5.1    59    28     375    (-,-) 
  g268413/Q           (p)     B->Q  F     ST_NCL1W11OF2X9         1  7.2    41    71     446    (-,-) 
  g273651/Q           (p)     A->Q  R     SY_INCL2W11OF2X9        1  7.1    95    41     486    (-,-) 
  g273649/Q           (P)     B->Q  F     SY_INCLP2W11OF2X9       1 10.5    58    40     526    (-,-) 
  g271106/Q           (p)     B->Q  R     SY_INCL2W11OF2X18       2 10.0    69    36     562    (-,-) 
  g246663/Q           (P)     A->Q  F     ST_INCLP1W11OF2X13      1  5.2    48    33     595    (-,-) 
  state_reg_0__t/A    <<< (p) -     F     SY_RNCL2W11OF2X2        1    -     -     0     595    (-,-) 
#-----------------------------------------------------------------------------------------------------

(P) : Instance is preserved
(p) : Instance is preserved but may be resized


