Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr 25 21:46:18 2023
| Host         : DESKTOP-O2II41S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  118         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (424)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (424)
--------------------------------------------------
 There are 424 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  445          inf        0.000                      0                  445           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           445 Endpoints
Min Delay           445 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.217ns  (logic 10.173ns (40.342%)  route 15.044ns (59.658%))
  Logic Levels:           13  (DSP48E1=1 FDRE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 r  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 r  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.475    13.900    inst_MEM/MEM_reg_0_31_3_3/A4
    SLICE_X6Y10          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.591    14.492 r  inst_MEM/MEM_reg_0_31_3_3/SP/O
                         net (fo=2, routed)           0.506    14.997    inst_IF/MemData[1]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.121 r  inst_IF/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    15.121    inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2_3
    SLICE_X7Y10          MUXF7 (Prop_muxf7_I1_O)      0.217    15.338 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.094    16.432    inst_ID/conectare_REGfile/digits[3]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.299    16.731 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.685    19.417    inst_ID/conectare_REGfile/display/seg_in__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    19.569 r  inst_ID/conectare_REGfile/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.905    21.473    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    25.217 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    25.217    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.157ns  (logic 10.142ns (40.315%)  route 15.015ns (59.685%))
  Logic Levels:           13  (DSP48E1=1 FDRE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 r  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 r  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.475    13.900    inst_MEM/MEM_reg_0_31_3_3/A4
    SLICE_X6Y10          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.591    14.492 r  inst_MEM/MEM_reg_0_31_3_3/SP/O
                         net (fo=2, routed)           0.506    14.997    inst_IF/MemData[1]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.121 r  inst_IF/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    15.121    inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2_3
    SLICE_X7Y10          MUXF7 (Prop_muxf7_I1_O)      0.217    15.338 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.094    16.432    inst_ID/conectare_REGfile/digits[3]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.299    16.731 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.686    19.418    inst_ID/conectare_REGfile/display/seg_in__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    19.570 r  inst_ID/conectare_REGfile/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.875    21.445    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    25.157 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.157    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.978ns  (logic 9.933ns (39.766%)  route 15.045ns (60.234%))
  Logic Levels:           13  (DSP48E1=1 FDRE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 r  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 r  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.475    13.900    inst_MEM/MEM_reg_0_31_3_3/A4
    SLICE_X6Y10          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.591    14.492 r  inst_MEM/MEM_reg_0_31_3_3/SP/O
                         net (fo=2, routed)           0.506    14.997    inst_IF/MemData[1]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.121 r  inst_IF/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    15.121    inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2_3
    SLICE_X7Y10          MUXF7 (Prop_muxf7_I1_O)      0.217    15.338 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.094    16.432    inst_ID/conectare_REGfile/digits[3]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.299    16.731 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.783    19.514    inst_ID/conectare_REGfile/display/seg_in__31[3]
    SLICE_X65Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.638 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.809    21.447    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    24.978 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    24.978    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.931ns  (logic 9.931ns (39.833%)  route 15.000ns (60.167%))
  Logic Levels:           13  (DSP48E1=1 FDRE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 r  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 r  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.475    13.900    inst_MEM/MEM_reg_0_31_3_3/A4
    SLICE_X6Y10          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.591    14.492 r  inst_MEM/MEM_reg_0_31_3_3/SP/O
                         net (fo=2, routed)           0.506    14.997    inst_IF/MemData[1]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.121 r  inst_IF/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    15.121    inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2_3
    SLICE_X7Y10          MUXF7 (Prop_muxf7_I1_O)      0.217    15.338 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.094    16.432    inst_ID/conectare_REGfile/digits[3]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.299    16.731 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.686    19.418    inst_ID/conectare_REGfile/display/seg_in__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    19.542 r  inst_ID/conectare_REGfile/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860    21.401    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    24.931 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.931    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.789ns  (logic 9.937ns (40.085%)  route 14.852ns (59.915%))
  Logic Levels:           13  (DSP48E1=1 FDRE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 r  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 r  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.475    13.900    inst_MEM/MEM_reg_0_31_3_3/A4
    SLICE_X6Y10          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.591    14.492 r  inst_MEM/MEM_reg_0_31_3_3/SP/O
                         net (fo=2, routed)           0.506    14.997    inst_IF/MemData[1]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.121 r  inst_IF/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    15.121    inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2_3
    SLICE_X7Y10          MUXF7 (Prop_muxf7_I1_O)      0.217    15.338 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.094    16.432    inst_ID/conectare_REGfile/digits[3]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.299    16.731 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.685    19.417    inst_ID/conectare_REGfile/display/seg_in__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    19.541 r  inst_ID/conectare_REGfile/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713    21.254    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.789 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.789    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.747ns  (logic 10.139ns (40.971%)  route 14.608ns (59.029%))
  Logic Levels:           13  (DSP48E1=1 FDRE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 r  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 r  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.475    13.900    inst_MEM/MEM_reg_0_31_3_3/A4
    SLICE_X6Y10          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.591    14.492 r  inst_MEM/MEM_reg_0_31_3_3/SP/O
                         net (fo=2, routed)           0.506    14.997    inst_IF/MemData[1]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.121 r  inst_IF/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    15.121    inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2_3
    SLICE_X7Y10          MUXF7 (Prop_muxf7_I1_O)      0.217    15.338 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.094    16.432    inst_ID/conectare_REGfile/digits[3]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.299    16.731 r  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.485    19.217    inst_ID/conectare_REGfile/display/seg_in__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.154    19.371 r  inst_ID/conectare_REGfile/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669    21.039    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    24.747 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.747    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.531ns  (logic 9.921ns (40.444%)  route 14.610ns (59.556%))
  Logic Levels:           13  (DSP48E1=1 FDRE=1 LUT4=4 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 r  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 r  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.475    13.900    inst_MEM/MEM_reg_0_31_3_3/A4
    SLICE_X6Y10          RAMS32 (Prop_rams32_ADR4_O)
                                                      0.591    14.492 f  inst_MEM/MEM_reg_0_31_3_3/SP/O
                         net (fo=2, routed)           0.506    14.997    inst_IF/MemData[1]
    SLICE_X7Y10          LUT4 (Prop_lut4_I1_O)        0.124    15.121 f  inst_IF/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    15.121    inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2_3
    SLICE_X7Y10          MUXF7 (Prop_muxf7_I1_O)      0.217    15.338 f  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.094    16.432    inst_ID/conectare_REGfile/digits[3]
    SLICE_X9Y15          LUT6 (Prop_lut6_I2_O)        0.299    16.731 f  inst_ID/conectare_REGfile/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.485    19.217    inst_ID/conectare_REGfile/display/seg_in__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    19.341 r  inst_ID/conectare_REGfile/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.670    21.011    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    24.531 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.531    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_IF/PC_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.749ns  (logic 6.911ns (34.995%)  route 12.838ns (65.005%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=2 LUT4=3 LUT5=2 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 f  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 f  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.375    13.801    inst_EX/ALURes[3]
    SLICE_X7Y13          LUT4 (Prop_lut4_I3_O)        0.124    13.925 r  inst_EX/PC_out[7]_i_13/O
                         net (fo=1, routed)           0.263    14.188    inst_EX/PC_out[7]_i_13_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.124    14.312 f  inst_EX/PC_out[7]_i_12/O
                         net (fo=1, routed)           1.201    15.512    inst_EX/PC_out[7]_i_12_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    15.636 r  inst_EX/PC_out[7]_i_10/O
                         net (fo=1, routed)           0.655    16.291    inst_IF/Zero
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124    16.415 r  inst_IF/PC_out[7]_i_8/O
                         net (fo=7, routed)           1.145    17.560    inst_IF/PCSrc
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.124    17.684 r  inst_IF/PC_out[3]_i_5/O
                         net (fo=1, routed)           0.000    17.684    inst_IF/PC_out[3]_i_5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.082 r  inst_IF/PC_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.082    inst_IF/PC_out_reg[3]_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.196 r  inst_IF/PC_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.196    inst_IF/PC_out_reg[7]_i_2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.310 r  inst_IF/PC_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.310    inst_IF/PC_out_reg[11]_i_2_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.623 r  inst_IF/PC_out_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.819    19.443    inst_IF/mux_out_1[15]
    SLICE_X4Y14          LUT3 (Prop_lut3_I2_O)        0.306    19.749 r  inst_IF/PC_out[15]_i_3/O
                         net (fo=1, routed)           0.000    19.749    inst_IF/mux_out_2__15[15]
    SLICE_X4Y14          FDRE                                         r  inst_IF/PC_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_IF/PC_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.665ns  (logic 6.701ns (34.075%)  route 12.964ns (65.925%))
  Logic Levels:           15  (CARRY4=2 DSP48E1=1 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 f  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 f  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.375    13.801    inst_EX/ALURes[3]
    SLICE_X7Y13          LUT4 (Prop_lut4_I3_O)        0.124    13.925 r  inst_EX/PC_out[7]_i_13/O
                         net (fo=1, routed)           0.263    14.188    inst_EX/PC_out[7]_i_13_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.124    14.312 f  inst_EX/PC_out[7]_i_12/O
                         net (fo=1, routed)           1.201    15.512    inst_EX/PC_out[7]_i_12_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    15.636 r  inst_EX/PC_out[7]_i_10/O
                         net (fo=1, routed)           0.655    16.291    inst_IF/Zero
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124    16.415 r  inst_IF/PC_out[7]_i_8/O
                         net (fo=7, routed)           1.145    17.560    inst_IF/PCSrc
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.124    17.684 r  inst_IF/PC_out[3]_i_5/O
                         net (fo=1, routed)           0.000    17.684    inst_IF/PC_out[3]_i_5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.082 r  inst_IF/PC_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.082    inst_IF/PC_out_reg[3]_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.416 r  inst_IF/PC_out_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.946    19.362    inst_IF/mux_out_1[5]
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.303    19.665 r  inst_IF/PC_out[5]_i_1/O
                         net (fo=1, routed)           0.000    19.665    inst_IF/mux_out_2__15[5]
    SLICE_X2Y12          FDRE                                         r  inst_IF/PC_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_IF/PC_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.633ns  (logic 6.813ns (34.701%)  route 12.820ns (65.299%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=1 FDRE=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  inst_IF/PC_out_reg[6]/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  inst_IF/PC_out_reg[6]/Q
                         net (fo=3, routed)           1.177     1.695    inst_IF/PC_out_reg_rep[6]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     1.819 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=61, routed)          1.289     3.108    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X4Y12          LUT5 (Prop_lut5_I1_O)        0.124     3.232 r  inst_IF/reg_file_reg_r2_0_7_0_5_i_3/O
                         net (fo=19, routed)          1.987     5.219    inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/ADDRB0
    SLICE_X10Y15         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     5.371 r  inst_ID/conectare_REGfile/reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.136     6.507    inst_IF/RD2[8]
    SLICE_X12Y12         LUT6 (Prop_lut6_I5_O)        0.348     6.855 r  inst_IF/multOp_i_8/O
                         net (fo=1, routed)           0.619     7.475    inst_EX/B[8]
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_B[8]_P[4])
                                                      3.656    11.131 f  inst_EX/multOp/P[4]
                         net (fo=1, routed)           1.171    12.302    inst_EX/multOp_n_101
    SLICE_X10Y11         LUT4 (Prop_lut4_I0_O)        0.124    12.426 f  inst_EX/MEM_reg_0_31_0_0_i_6/O
                         net (fo=19, routed)          1.375    13.801    inst_EX/ALURes[3]
    SLICE_X7Y13          LUT4 (Prop_lut4_I3_O)        0.124    13.925 r  inst_EX/PC_out[7]_i_13/O
                         net (fo=1, routed)           0.263    14.188    inst_EX/PC_out[7]_i_13_n_0
    SLICE_X7Y13          LUT5 (Prop_lut5_I4_O)        0.124    14.312 f  inst_EX/PC_out[7]_i_12/O
                         net (fo=1, routed)           1.201    15.512    inst_EX/PC_out[7]_i_12_n_0
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.124    15.636 r  inst_EX/PC_out[7]_i_10/O
                         net (fo=1, routed)           0.655    16.291    inst_IF/Zero
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124    16.415 r  inst_IF/PC_out[7]_i_8/O
                         net (fo=7, routed)           1.145    17.560    inst_IF/PCSrc
    SLICE_X3Y11          LUT3 (Prop_lut3_I2_O)        0.124    17.684 r  inst_IF/PC_out[3]_i_5/O
                         net (fo=1, routed)           0.000    17.684    inst_IF/PC_out[3]_i_5_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.082 r  inst_IF/PC_out_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.082    inst_IF/PC_out_reg[3]_i_2_n_0
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.196 r  inst_IF/PC_out_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.196    inst_IF/PC_out_reg[7]_i_2_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.310 r  inst_IF/PC_out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.310    inst_IF/PC_out_reg[11]_i_2_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.532 r  inst_IF/PC_out_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.802    19.334    inst_IF/mux_out_1[12]
    SLICE_X1Y14          LUT6 (Prop_lut6_I5_O)        0.299    19.633 r  inst_IF/PC_out[12]_i_1/O
                         net (fo=1, routed)           0.000    19.633    inst_IF/mux_out_2__15[12]
    SLICE_X1Y14          FDRE                                         r  inst_IF/PC_out_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 monopulse1/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopulse1/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.812%)  route 0.188ns (57.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  monopulse1/Q2_reg/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopulse1/Q2_reg/Q
                         net (fo=4, routed)           0.188     0.329    monopulse1/Q2
    SLICE_X1Y13          FDRE                                         r  monopulse1/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_int_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/count_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE                         0.000     0.000 r  display/count_int_reg[11]/C
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/count_int_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    display/count_int_reg_n_0_[11]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  display/count_int_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.357    display/count_int_reg[8]_i_1__0_n_4
    SLICE_X39Y22         FDRE                                         r  display/count_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_int_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/count_int_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE                         0.000     0.000 r  display/count_int_reg[3]/C
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/count_int_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    display/count_int_reg_n_0_[3]
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  display/count_int_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.357    display/count_int_reg[0]_i_1__0_n_4
    SLICE_X39Y20         FDRE                                         r  display/count_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_int_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/count_int_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE                         0.000     0.000 r  display/count_int_reg[7]/C
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/count_int_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    display/count_int_reg_n_0_[7]
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  display/count_int_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.357    display/count_int_reg[4]_i_1__0_n_4
    SLICE_X39Y21         FDRE                                         r  display/count_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_int_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/count_int_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE                         0.000     0.000 r  display/count_int_reg[12]/C
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/count_int_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    display/count_int_reg_n_0_[12]
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  display/count_int_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.361    display/count_int_reg[12]_i_1__0_n_7
    SLICE_X39Y23         FDRE                                         r  display/count_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_int_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/count_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE                         0.000     0.000 r  display/count_int_reg[4]/C
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/count_int_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    display/count_int_reg_n_0_[4]
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  display/count_int_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.361    display/count_int_reg[4]_i_1__0_n_7
    SLICE_X39Y21         FDRE                                         r  display/count_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_int_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/count_int_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE                         0.000     0.000 r  display/count_int_reg[8]/C
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/count_int_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    display/count_int_reg_n_0_[8]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  display/count_int_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.361    display/count_int_reg[8]_i_1__0_n_7
    SLICE_X39Y22         FDRE                                         r  display/count_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_int_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/count_int_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE                         0.000     0.000 r  display/count_int_reg[10]/C
    SLICE_X39Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/count_int_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    display/count_int_reg_n_0_[10]
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  display/count_int_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.361    display/count_int_reg[8]_i_1__0_n_5
    SLICE_X39Y22         FDRE                                         r  display/count_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_int_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/count_int_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE                         0.000     0.000 r  display/count_int_reg[2]/C
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/count_int_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    display/count_int_reg_n_0_[2]
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  display/count_int_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.361    display/count_int_reg[0]_i_1__0_n_5
    SLICE_X39Y20         FDRE                                         r  display/count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/count_int_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/count_int_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE                         0.000     0.000 r  display/count_int_reg[6]/C
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/count_int_reg[6]/Q
                         net (fo=1, routed)           0.109     0.250    display/count_int_reg_n_0_[6]
    SLICE_X39Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  display/count_int_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.361    display/count_int_reg[4]_i_1__0_n_5
    SLICE_X39Y21         FDRE                                         r  display/count_int_reg[6]/D
  -------------------------------------------------------------------    -------------------





