{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553790482531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553790482531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 10:28:02 2019 " "Processing started: Thu Mar 28 10:28:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553790482531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553790482531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5_Extra -c Lab5_Extra " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5_Extra -c Lab5_Extra" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553790482531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553790482892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553790482892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_7_seg " "Found entity 1: decoder_7_seg" {  } { { "decoder_7_seg.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab5/Extra/decoder_7_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553790494220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553790494220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab5_extra.v 3 3 " "Using design file lab5_extra.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5_Extra " "Found entity 1: Lab5_Extra" {  } { { "lab5_extra.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab5/Extra/lab5_extra.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553790494251 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2bit_3to1 " "Found entity 2: mux_2bit_3to1" {  } { { "lab5_extra.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab5/Extra/lab5_extra.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553790494251 ""} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Found entity 3: char_7seg" {  } { { "lab5_extra.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab5/Extra/lab5_extra.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553790494251 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1553790494251 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "D lab5_extra.v(64) " "Verilog HDL error at lab5_extra.v(64): object \"D\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab5_extra.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab5/Extra/lab5_extra.v" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1553790494251 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Display lab5_extra.v(65) " "Verilog HDL Procedural Assignment error at lab5_extra.v(65): object \"Display\" on left-hand side of assignment must have a variable data type" {  } { { "lab5_extra.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab5/Extra/lab5_extra.v" 65 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553790494267 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Display lab5_extra.v(66) " "Verilog HDL Procedural Assignment error at lab5_extra.v(66): object \"Display\" on left-hand side of assignment must have a variable data type" {  } { { "lab5_extra.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab5/Extra/lab5_extra.v" 66 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553790494267 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Display lab5_extra.v(67) " "Verilog HDL Procedural Assignment error at lab5_extra.v(67): object \"Display\" on left-hand side of assignment must have a variable data type" {  } { { "lab5_extra.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab5/Extra/lab5_extra.v" 67 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553790494267 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Display lab5_extra.v(68) " "Verilog HDL Procedural Assignment error at lab5_extra.v(68): object \"Display\" on left-hand side of assignment must have a variable data type" {  } { { "lab5_extra.v" "" { Text "C:/Users/barber.timothy20/Documents/Github/Quartus/Lab5/Extra/lab5_extra.v" 68 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1553790494267 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553790494361 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 28 10:28:14 2019 " "Processing ended: Thu Mar 28 10:28:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553790494361 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553790494361 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553790494361 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553790494361 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553790494970 ""}
