{'ByteCntEq0': {'DefVars': ['GenerateRxValid'],
                'Lines': ['1411:D'],
                'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fb430617950>]},
 'ByteCntEq1': {'DefVars': [None, None, None, None, 'GenerateRxStartFrm'],
                'Lines': ['1388:C', '1388:C', '1403:C', '1403:C', '1428:D'],
                'Sensitivities': [['StateData', 'LatchedByte', 'ByteCntEq1'],
                                  ['StateData', 'LatchedByte', 'ByteCntEq1'],
                                  ['StateData', 'ByteCntEq1', 'LatchedByte'],
                                  ['StateData', 'ByteCntEq1', 'LatchedByte'],
                                  <pyverilog.vparser.ast.Assign object at 0x7fb43061c690>]},
 'ByteCntEq6': {'DefVars': ['CrcHashGood', None],
                'Lines': ['1336:D', '1344:C'],
                'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430601690>,
                                  ['StateData', 'ByteCntEq6']]},
 'ByteCntGreat2': {'DefVars': ['GenerateRxEndFrm', 'DribbleRxEndFrm'],
                   'Lines': ['1447:D', '1449:D'],
                   'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fb430621450>,
                                     <pyverilog.vparser.ast.Assign object at 0x7fb4306216d0>]},
 'ByteCntMaxFrame': {'DefVars': ['Enable_Crc', 'GenerateRxEndFrm'],
                     'Lines': ['1302:D', '1447:D'],
                     'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fb40eba7c10>,
                                       <pyverilog.vparser.ast.Assign object at 0x7fb430621450>]},
 'ByteCntSmall7': {'DefVars': [None, None, None],
                   'Lines': ['1385:C', '1385:C', '1385:C'],
                   'Sensitivities': [['StateData',
                                      'LatchedByte',
                                      'ByteCntSmall7'],
                                     ['StateData',
                                      'LatchedByte',
                                      'ByteCntSmall7'],
                                     ['StateData',
                                      'LatchedByte',
                                      'ByteCntSmall7']]},
 'Crc': {'DefVars': ['CrcHash'],
         'Lines': ['1345:D'],
         'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb4306070d0>]},
 'DelayData': {'DefVars': [None],
               'Lines': ['1368:C'],
               'Sensitivities': [['DelayData']]},
 'DlyCrcCnt': {'DefVars': ['Initialize_Crc',
                           'Initialize_Crc',
                           'GenerateRxValid',
                           'GenerateRxStartFrm'],
               'Lines': ['1303:D', '1303:D', '1411:D', '1428:D'],
               'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fb4305fc150>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fb4305fc150>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fb430617950>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fb43061c690>]},
 'DlyCrcEn': {'DefVars': ['Initialize_Crc',
                          'GenerateRxStartFrm',
                          'GenerateRxStartFrm'],
              'Lines': ['1303:D', '1428:D', '1428:D'],
              'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fb4305fc150>,
                                <pyverilog.vparser.ast.Assign object at 0x7fb43061c690>,
                                <pyverilog.vparser.ast.Assign object at 0x7fb43061c690>]},
 'DribbleRxEndFrm': {'DefVars': ['RxEndFrm'],
                     'Lines': ['1462:D'],
                     'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430626150>]},
 'GenerateRxEndFrm': {'DefVars': ['RxEndFrm_d'],
                      'Lines': ['1461:D'],
                      'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430621f10>]},
 'GenerateRxStartFrm': {'DefVars': ['RxStartFrm_d'],
                        'Lines': ['1441:D'],
                        'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43061ce90>]},
 'GenerateRxValid': {'DefVars': [None, None, 'RxValid_d'],
                     'Lines': ['1364:C', '1364:C', '1422:D'],
                     'Sensitivities': [['GenerateRxValid'],
                                       ['GenerateRxValid'],
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43061c110>]},
 'LatchedByte': {'DefVars': ['LatchedByte',
                             'RxData_d',
                             'LatchedByte',
                             None,
                             None,
                             None,
                             None,
                             None,
                             None,
                             None],
                 'Lines': ['1361:D',
                           '1366:D',
                           '1361:D',
                           '1385:C',
                           '1388:C',
                           '1385:C',
                           '1388:C',
                           '1385:C',
                           '1403:C',
                           '1403:C'],
                 'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607f90>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060c690>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607f90>,
                                   ['StateData',
                                    'LatchedByte',
                                    'ByteCntSmall7'],
                                   ['StateData',
                                    'LatchedByte',
                                    'ByteCntEq1'],
                                   ['StateData',
                                    'LatchedByte',
                                    'ByteCntSmall7'],
                                   ['StateData',
                                    'LatchedByte',
                                    'ByteCntEq1'],
                                   ['StateData',
                                    'LatchedByte',
                                    'ByteCntSmall7'],
                                   ['StateData',
                                    'ByteCntEq1',
                                    'LatchedByte'],
                                   ['StateData',
                                    'ByteCntEq1',
                                    'LatchedByte']]},
 'MRxD': {'DefVars': ['MRxDEqD',
                      'MRxDEq5',
                      'Data_Crc',
                      'Data_Crc',
                      'Data_Crc',
                      'Data_Crc',
                      'LatchedByte',
                      'LatchedByte'],
          'Lines': ['1208:D',
                    '1209:D',
                    '1306:D',
                    '1307:D',
                    '1308:D',
                    '1309:D',
                    '1361:D',
                    '1361:D'],
          'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fb40eb86310>,
                            <pyverilog.vparser.ast.Assign object at 0x7fb40eb864d0>,
                            <pyverilog.vparser.ast.Assign object at 0x7fb4305fc390>,
                            <pyverilog.vparser.ast.Assign object at 0x7fb4305fc5d0>,
                            <pyverilog.vparser.ast.Assign object at 0x7fb4305fc810>,
                            <pyverilog.vparser.ast.Assign object at 0x7fb4305fca50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607f90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430607f90>]},
 'MRxDV': {'DefVars': ['Enable_Crc', 'GenerateRxEndFrm', 'DribbleRxEndFrm'],
           'Lines': ['1302:D', '1447:D', '1449:D'],
           'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fb40eba7c10>,
                             <pyverilog.vparser.ast.Assign object at 0x7fb430621450>,
                             <pyverilog.vparser.ast.Assign object at 0x7fb4306216d0>]},
 'Reset': {'DefVars': [None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None,
                       None],
           'Lines': ['1341:C',
                     '1341:C',
                     '1351:C',
                     '1351:C',
                     '1351:C',
                     '1381:C',
                     '1381:C',
                     '1381:C',
                     '1381:C',
                     '1399:C',
                     '1399:C',
                     '1399:C',
                     '1415:C',
                     '1415:C',
                     '1434:C',
                     '1434:C',
                     '1454:C',
                     '1454:C'],
           'Sensitivities': [['Reset', 'StateIdle'],
                             ['Reset', 'StateIdle'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset'],
                             ['Reset']]},
 'RxAbort': {'DefVars': [None, None],
             'Lines': ['1391:C', '1405:C'],
             'Sensitivities': [['RxAbort', 'RxEndFrm'],
                               ['RxAbort', 'RxEndFrm']]},
 'RxData_d': {'DefVars': ['RxData', 'RxData'],
              'Lines': ['1373:D', '1373:D'],
              'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060cb50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060cb50>]},
 'RxEndFrm': {'DefVars': [None, None],
              'Lines': ['1391:C', '1405:C'],
              'Sensitivities': [['RxAbort', 'RxEndFrm'],
                                ['RxAbort', 'RxEndFrm']]},
 'RxEndFrm_d': {'DefVars': ['RxEndFrm'],
                'Lines': ['1462:D'],
                'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430626150>]},
 'RxStartFrm_d': {'DefVars': ['RxStartFrm'],
                  'Lines': ['1442:D'],
                  'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430621050>]},
 'RxValid_d': {'DefVars': ['RxValid'],
               'Lines': ['1423:D'],
               'Sensitivities': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43061c250>]},
 'StateData': {'DefVars': ['Enable_Crc',
                           'CrcHashGood',
                           None,
                           'DelayData',
                           'RxData_d',
                           'DelayData',
                           None,
                           None,
                           None,
                           None,
                           None,
                           None,
                           None,
                           'GenerateRxValid',
                           'GenerateRxStartFrm',
                           'GenerateRxEndFrm',
                           'DribbleRxEndFrm'],
               'Lines': ['1302:D',
                         '1336:D',
                         '1344:C',
                         '1362:D',
                         '1366:D',
                         '1362:D',
                         '1385:C',
                         '1388:C',
                         '1385:C',
                         '1388:C',
                         '1385:C',
                         '1403:C',
                         '1403:C',
                         '1411:D',
                         '1428:D',
                         '1447:D',
                         '1449:D'],
               'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fb40eba7c10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb430601690>,
                                 ['StateData', 'ByteCntEq6'],
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060c110>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060c690>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb43060c110>,
                                 ['StateData',
                                  'LatchedByte',
                                  'ByteCntSmall7'],
                                 ['StateData', 'LatchedByte', 'ByteCntEq1'],
                                 ['StateData',
                                  'LatchedByte',
                                  'ByteCntSmall7'],
                                 ['StateData', 'LatchedByte', 'ByteCntEq1'],
                                 ['StateData',
                                  'LatchedByte',
                                  'ByteCntSmall7'],
                                 ['StateData', 'ByteCntEq1', 'LatchedByte'],
                                 ['StateData', 'ByteCntEq1', 'LatchedByte'],
                                 <pyverilog.vparser.ast.Assign object at 0x7fb430617950>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fb43061c690>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fb430621450>,
                                 <pyverilog.vparser.ast.Assign object at 0x7fb4306216d0>]},
 'StateIdle': {'DefVars': [None, None],
               'Lines': ['1341:C', '1341:C'],
               'Sensitivities': [['Reset', 'StateIdle'],
                                 ['Reset', 'StateIdle']]},
 'StateSFD': {'DefVars': ['Initialize_Crc'],
              'Lines': ['1303:D'],
              'Sensitivities': [<pyverilog.vparser.ast.Assign object at 0x7fb4305fc150>]}}
