#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct  3 14:08:10 2024
# Process ID: 48248
# Current directory: C:/Users/jacka/Documents/CPE333/CPE333
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent49412 C:\Users\jacka\Documents\CPE333\CPE333\CPE333.xpr
# Log file: C:/Users/jacka/Documents/CPE333/CPE333/vivado.log
# Journal file: C:/Users/jacka/Documents/CPE333/CPE333\vivado.jou
# Running On: Jacktop, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 10, Host memory: 16858 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jacka/Documents/CPE333/CPE333/CPE333.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/jacka/Documents/CPE 333/CPE333' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1445.562 ; gain = 352.551
update_compile_order -fileset sources_1
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.cache/wt' already exists, is a directory, but is not writable.
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.cache/wt' already exists, is a directory, but is not writable.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'otter_tb_333'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'otter_tb_333' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj otter_tb_333_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCD.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CathodeDriver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/SevSegDisp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSegDisp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_tb_333
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'an' on this module [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:38]
ERROR: [VRFC 10-3180] cannot find port 'segs' on this module [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:37]
ERROR: [VRFC 10-3180] cannot find port 'leds' on this module [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:36]
ERROR: [VRFC 10-3180] cannot find port 'switches' on this module [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:35]
ERROR: [VRFC 10-3180] cannot find port 'buttons' on this module [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:34]
ERROR: [VRFC 10-3180] cannot find port 'clk' on this module [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:33]
WARNING: [VRFC 10-2861] module 'OTTER_Wrapper' does not have a parameter named SIM_MODE [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1479.449 ; gain = 5.375
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'otter_tb_333'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'otter_tb_333' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj otter_tb_333_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_tb_333
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'OTTER_Wrapper' does not have a parameter named SIM_MODE [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:32]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'BTNC' [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.otter_tb_333
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_tb_333_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "otter_tb_333_behav -key {Behavioral:sim_1:Functional:otter_tb_333} -tclbatch {otter_tb_333.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source otter_tb_333.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'otter_tb_333_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1522.477 ; gain = 43.027
restart
INFO: [Wavedata 42-604] Simulation restarted
run 50000 ns
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 50000 ns
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 50000 ns
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'otter_tb_333'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'otter_tb_333' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj otter_tb_333_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_tb_333
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'otter_tb_333'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'OTTER_Wrapper' does not have a parameter named SIM_MODE [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:32]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'BTNC' [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.otter_tb_333
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_tb_333_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2591.320 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'otter_tb_333'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj otter_tb_333_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_tb_333
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'otter_tb_333'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'OTTER_Wrapper' does not have a parameter named SIM_MODE [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:32]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'BTNC' [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.otter_tb_333
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_tb_333_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2591.320 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'otter_tb_333'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj otter_tb_333_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module otter_tb_333
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'otter_tb_333'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_333_behav xil_defaultlib.otter_tb_333 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'BTNC' [C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/imports/new/333_lab0.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.otter_tb_333
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_tb_333_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2591.320 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
file mkdir C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv w ]
add_files -fileset sim_1 C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv
update_compile_order -fileset sim_1
set_property top OTTERSim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2591.320 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 50000 ns
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Wavedata 42-604] Simulation restarted
run 50000 ns
WARNING: File performance.mem referenced on C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv at line 28 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2591.320 ; gain = 0.000
run 1 s
run: Time (s): cpu = 00:01:09 ; elapsed = 00:01:58 . Memory (MB): peak = 2591.320 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 2591.320 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run all
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 2634.504 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 2634.504 ; gain = 0.000
save_wave_config {C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg
set_property xsim.view C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 17200 KB (Peak: 17200 KB), Simulation CPU Usage: 90952 ms
INFO: [Simtcl 6-16] Simulation closed
import_files -norecurse C:/Users/jacka/Documents/CPE333/CPE333/lab0.mem
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/lab0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2637.605 ; gain = 3.102
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 5000 ns
run 500000000 ns
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2637.605 ; gain = 0.000
run all
run: Time (s): cpu = 00:03:36 ; elapsed = 00:05:17 . Memory (MB): peak = 2637.605 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 17052 KB (Peak: 17052 KB), Simulation CPU Usage: 152749 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/lab0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2637.605 ; gain = 0.000
run 500000000 ns
run: Time (s): cpu = 00:00:53 ; elapsed = 00:01:29 . Memory (MB): peak = 2637.605 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17020 KB (Peak: 17020 KB), Simulation CPU Usage: 35999 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.605 ; gain = 0.000
run 500000000 ns
run: Time (s): cpu = 00:01:12 ; elapsed = 00:01:36 . Memory (MB): peak = 2637.605 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:20 ; elapsed = 00:01:54 . Memory (MB): peak = 2637.605 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 17024 KB (Peak: 17024 KB), Simulation CPU Usage: 89374 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2637.605 ; gain = 0.000
run 500000 ns
run 500000 ns
run 500000 ns
run 500000 ns
run 500000 ns
run 500000 ns
run 500000 ns
run 500000 ns
run 500000 ns
run 500000 ns
run 500000 ns
run all
run: Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 2637.605 ; gain = 0.000
run all
run: Time (s): cpu = 00:03:04 ; elapsed = 00:05:17 . Memory (MB): peak = 2637.605 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 17020 KB (Peak: 17020 KB), Simulation CPU Usage: 145718 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/lab0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2637.605 ; gain = 0.000
run 500000 ns
run 500000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/lab0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.680 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/lab0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.680 ; gain = 0.000
run all
run: Time (s): cpu = 00:05:21 ; elapsed = 00:08:24 . Memory (MB): peak = 2661.680 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 17056 KB (Peak: 17056 KB), Simulation CPU Usage: 212827 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/lab0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.680 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2661.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/lab0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.680 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'OTTERSim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'OTTERSim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/Test_All.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim/lab0.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj OTTERSim_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BAG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FourMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmediateGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_MUX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_REG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TwoMux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/Documents/CPE333/CPE333/CPE333.srcs/sim_1/new/Diego_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTERSim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTERSim_behav xil_defaultlib.OTTERSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC_REG
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.FourMux
Compiling module xil_defaultlib.REG_FILE
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.BAG
Compiling module xil_defaultlib.TwoMux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BCG
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.OTTER
Compiling module xil_defaultlib.OTTERSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTERSim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacka/Documents/CPE333/CPE333/CPE333.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "OTTERSim_behav -key {Behavioral:sim_1:Functional:OTTERSim} -tclbatch {OTTERSim.tcl} -view {C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/jacka/Documents/CPE333/CPE333/OTTERSim_behav.wcfg
source OTTERSim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'OTTERSim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2661.680 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2661.680 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 15:49:32 2024...
