module m {}
impl m {
	clock wire clk;
	comb(clk) auto next ;
	sync(clk) unsigned auto out = 4u5; 
	async wire nreset;
	comb(clk) wire en;
	reg reg1 {
		clk,
		nreset: nreset,
		en: en,
		next: next,
		data: out,
	}
}
