digraph collision_avoidance.xml_collision_avoidance.xml {
  0 [clockval_1="Ref Clock=0,Process_clock_c3_1=0", clockval_2="Ref Clock=0,Process_clock_c3_2=0", first_intval="", first_vloc="<s2_0>", initial="true", second_intval="", second_vloc="<s2_0>"]
  1 [clockval_1="Ref Clock=0,Process_clock_c3_1=3", clockval_2="Ref Clock=0,Process_clock_c3_2=3", first_intval="", first_vloc="<s2_0>", initial="false", second_intval="", second_vloc="<s2_0>"]
  2 [clockval_1="Ref Clock=0,Process_clock_c3_1=0", clockval_2="Ref Clock=0,Process_clock_c3_2=0", first_intval="", first_vloc="<s2_1>", initial="false", second_intval="", second_vloc="<s2_1>"]
  3 [clockval_1="Ref Clock=0,Process_clock_c3_1=0", clockval_2="Ref Clock=0,Process_clock_c3_2=0", first_intval="", first_vloc="<s2_1>", initial="false", second_intval="", second_vloc="<s2_1>"]
  4 [clockval_1="Ref Clock=0,Process_clock_c3_1=0", clockval_2="Ref Clock=0,Process_clock_c3_2=0", first_intval="", first_vloc="<s2_3>", initial="false", second_intval="", second_vloc="<s2_3>"]
  5 [clockval_1="Ref Clock=0,Process_clock_c3_1=1", clockval_2="Ref Clock=0,Process_clock_c3_2=1", first_intval="", first_vloc="<s2_3>", initial="false", second_intval="", second_vloc="<s2_3>"]
  6 [clockval_1="Ref Clock=0,Process_clock_c3_1=1", clockval_2="Ref Clock=0,Process_clock_c3_2=1", first_intval="", first_vloc="<s2_4>", initial="false", second_intval="", second_vloc="<s2_4>"]
  7 [clockval_1="Ref Clock=0,Process_clock_c3_1=2", clockval_2="Ref Clock=0,Process_clock_c3_2=2", final="first", final_edge="<Process@Process__from_medium_slave_recv>", first_intval="", first_vloc="<s2_4>", initial="false", second_intval="", second_vloc="<s2_4>"]
  1 -> 2 [first_vedge="<Process@Process__from_medium_slave_recv>", first_vedge_do="Process_clock_c3=0", second_vedge="<Process@Process__from_medium_slave_recv>", second_vedge_do="Process_clock_c3=0"]
  3 -> 4 [first_vedge="<Process@Process_a_emit>", first_vedge_prov="(Process_clock_c3 == 0)", second_vedge="<Process@Process_a_emit>", second_vedge_prov="(Process_clock_c3 == 0)"]
  5 -> 6 [first_vedge="<Process@Process__in_2_recv>", first_vedge_prov="(Process_clock_c3 == 1)", second_vedge="<Process@Process__in_2_recv>", second_vedge_prov="(Process_clock_c3 == 1)"]
  0 -> 1 [delay="3"]
  2 -> 3 [delay="0"]
  4 -> 5 [delay="1"]
  6 -> 7 [delay="1"]
}
MEMORY_MAX_RSS  xxxx
RELATIONSHIP_FULFILLED false
RUNNING_TIME_SECONDS  xxxx
VISITED_PAIR_OF_STATES 12
