

================================================================
== Vitis HLS Report for 'pip_crossing2'
================================================================
* Date:           Tue May 31 13:30:20 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pip_hls_kernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   11|   11|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     553|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|     194|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     194|     618|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+----------------+
    |             Instance            |            Module            |   Expression   |
    +---------------------------------+------------------------------+----------------+
    |am_submul_18s_18s_18s_37_4_1_U5  |am_submul_18s_18s_18s_37_4_1  |  (i0 - i1) * i2|
    |mul_mul_18s_18s_36_4_1_U4        |mul_mul_18s_18s_36_4_1        |         i0 * i1|
    +---------------------------------+------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |ix_V_4_fu_680_p2              |         +|   0|  0|  25|          18|          18|
    |ret_V_1_fu_313_p2             |         +|   0|  0|  17|          10|           1|
    |ret_V_8_fu_575_p2             |         +|   0|  0|  44|          37|          37|
    |vt_V_fu_380_p2                |         +|   0|  0|  25|          18|          18|
    |ret_V_6_fu_161_p2             |         -|   0|  0|  26|          19|          19|
    |ret_V_7_fu_225_p2             |         -|   0|  0|  26|          19|          19|
    |and_ln46_1_fu_666_p2          |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_656_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln936_1_fu_723_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln936_fu_463_p2           |       and|   0|  0|   2|           1|           1|
    |and_ln937_1_fu_735_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln937_fu_477_p2           |       and|   0|  0|   2|           1|           1|
    |ap_return                     |       and|   0|  0|   2|           1|           1|
    |carry_1_fu_400_p2             |       and|   0|  0|   2|           1|           1|
    |carry_3_fu_699_p2             |       and|   0|  0|   2|           1|           1|
    |overflow_2_fu_257_p2          |       and|   0|  0|   2|           1|           1|
    |overflow_3_fu_501_p2          |       and|   0|  0|   2|           1|           1|
    |overflow_4_fu_757_p2          |       and|   0|  0|   2|           1|           1|
    |overflow_fu_193_p2            |       and|   0|  0|   2|           1|           1|
    |underflow_1_fu_781_p2         |       and|   0|  0|   2|           1|           1|
    |underflow_fu_525_p2           |       and|   0|  0|   2|           1|           1|
    |Range1_all_ones_3_fu_639_p2   |      icmp|   0|  0|  11|          11|           2|
    |Range1_all_ones_fu_430_p2     |      icmp|   0|  0|  11|          10|           2|
    |Range1_all_zeros_1_fu_645_p2  |      icmp|   0|  0|  11|          11|           1|
    |Range1_all_zeros_fu_436_p2    |      icmp|   0|  0|  11|          10|           1|
    |Range2_all_ones_1_fu_623_p2   |      icmp|   0|  0|  11|          10|           2|
    |Range2_all_ones_fu_415_p2     |      icmp|   0|  0|  11|           9|           2|
    |icmp_ln1049_fu_307_p2         |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln1695_1_fu_141_p2       |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln1695_fu_135_p2         |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln1696_fu_808_p2         |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln1698_1_fu_147_p2       |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln1698_fu_129_p2         |      icmp|   0|  0|  13|          18|          18|
    |or_ln392_1_fu_794_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln392_fu_539_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_671_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln941_1_fu_746_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln941_fu_489_p2            |        or|   0|  0|   2|           1|           1|
    |or_ln942_1_fu_769_p2          |        or|   0|  0|   2|           1|           1|
    |or_ln942_fu_513_p2            |        or|   0|  0|   2|           1|           1|
    |a_V_fu_213_p3                 |    select|   0|  0|  17|           1|          18|
    |b_V_fu_277_p3                 |    select|   0|  0|  17|           1|          18|
    |deleted_ones_3_fu_728_p3      |    select|   0|  0|   2|           1|           1|
    |deleted_ones_fu_469_p3        |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_1_fu_704_p3     |    select|   0|  0|   2|           1|           1|
    |deleted_zeros_fu_442_p3       |    select|   0|  0|   2|           1|           1|
    |ix_V_fu_800_p3                |    select|   0|  0|  17|           1|          18|
    |ret_V_2_fu_327_p3             |    select|   0|  0|  10|           1|          10|
    |select_ln1048_fu_319_p3       |    select|   0|  0|  10|           1|          10|
    |select_ln392_2_fu_269_p3      |    select|   0|  0|  18|           1|          17|
    |select_ln392_3_fu_531_p3      |    select|   0|  0|  18|           1|          17|
    |select_ln392_5_fu_786_p3      |    select|   0|  0|  18|           1|          17|
    |select_ln392_fu_205_p3        |    select|   0|  0|  18|           1|          17|
    |vt_V_1_fu_545_p3              |    select|   0|  0|  17|           1|          18|
    |xor_ln1698_1_fu_661_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln1698_fu_651_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln348_1_fu_263_p2         |       xor|   0|  0|   2|           1|           1|
    |xor_ln348_fu_199_p2           |       xor|   0|  0|   2|           1|           1|
    |xor_ln936_1_fu_717_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln936_fu_457_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln941_1_fu_251_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln941_2_fu_483_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln941_3_fu_495_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln941_4_fu_740_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln941_5_fu_752_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln941_fu_187_p2           |       xor|   0|  0|   2|           1|           2|
    |xor_ln942_1_fu_507_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln942_2_fu_693_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln942_3_fu_763_p2         |       xor|   0|  0|   2|           1|           2|
    |xor_ln942_4_fu_519_p2         |       xor|   0|  0|   2|           1|           1|
    |xor_ln942_5_fu_775_p2         |       xor|   0|  0|   2|           1|           1|
    |xor_ln942_fu_394_p2           |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 553|         334|         431|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  65|         12|    1|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |  65|         12|    1|         12|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |Range1_all_ones_3_reg_934   |   1|   0|    1|          0|
    |Range1_all_zeros_1_reg_941  |   1|   0|    1|          0|
    |Range2_all_ones_1_reg_929   |   1|   0|    1|          0|
    |a_V_reg_863                 |  18|   0|   18|          0|
    |ap_CS_fsm                   |  11|   0|   11|          0|
    |ap_port_reg_e1_x            |  18|   0|   18|          0|
    |ap_port_reg_e2_x            |  18|   0|   18|          0|
    |ap_port_reg_p_x             |  18|   0|   18|          0|
    |e1_x_read_reg_893           |  18|   0|   18|          0|
    |icmp_ln1695_1_reg_853       |   1|   0|    1|          0|
    |icmp_ln1695_reg_848         |   1|   0|    1|          0|
    |icmp_ln1698_1_reg_858       |   1|   0|    1|          0|
    |icmp_ln1698_reg_843         |   1|   0|    1|          0|
    |ix_V_3_reg_914              |  18|   0|   18|          0|
    |p_Result_15_reg_908         |   1|   0|    1|          0|
    |p_Result_16_reg_919         |   1|   0|    1|          0|
    |ret_V_2_reg_868             |  10|   0|   10|          0|
    |ret_V_8_reg_903             |  37|   0|   37|          0|
    |tmp_10_reg_924              |   1|   0|    1|          0|
    |vt_V_1_reg_888              |  18|   0|   18|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 194|   0|  194|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pip_crossing2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pip_crossing2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pip_crossing2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pip_crossing2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pip_crossing2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pip_crossing2|  return value|
|ap_return             |  out|    1|  ap_ctrl_hs|  pip_crossing2|  return value|
|ap_ce                 |   in|    1|  ap_ctrl_hs|  pip_crossing2|  return value|
|p_x                   |   in|   18|     ap_none|            p_x|        scalar|
|p_y                   |   in|   18|     ap_none|            p_y|        scalar|
|e1_x                  |   in|   18|     ap_none|           e1_x|        scalar|
|e1_y                  |   in|   18|     ap_none|           e1_y|        scalar|
|e2_x                  |   in|   18|     ap_none|           e2_x|        scalar|
|e2_y                  |   in|   18|     ap_none|           e2_y|        scalar|
|div_table_V_address0  |  out|   10|   ap_memory|    div_table_V|         array|
|div_table_V_ce0       |  out|    1|   ap_memory|    div_table_V|         array|
|div_table_V_q0        |   in|   18|   ap_memory|    div_table_V|         array|
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 11, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 11, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%e2_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e2_y"   --->   Operation 12 'read' 'e2_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%e1_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e1_y"   --->   Operation 13 'read' 'e1_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_y_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_y"   --->   Operation 14 'read' 'p_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.08ns)   --->   "%icmp_ln1698 = icmp_slt  i18 %p_y_read, i18 %e1_y_read"   --->   Operation 15 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.08ns)   --->   "%icmp_ln1695 = icmp_sgt  i18 %e2_y_read, i18 %p_y_read"   --->   Operation 16 'icmp' 'icmp_ln1695' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.08ns)   --->   "%icmp_ln1695_1 = icmp_sgt  i18 %e1_y_read, i18 %p_y_read"   --->   Operation 17 'icmp' 'icmp_ln1695_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.08ns)   --->   "%icmp_ln1698_1 = icmp_slt  i18 %p_y_read, i18 %e2_y_read"   --->   Operation 18 'icmp' 'icmp_ln1698_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i18 %p_y_read"   --->   Operation 19 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1394 = sext i18 %e1_y_read"   --->   Operation 20 'sext' 'sext_ln1394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.87ns)   --->   "%ret_V_6 = sub i19 %sext_ln859, i19 %sext_ln1394"   --->   Operation 21 'sub' 'ret_V_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_6, i32 18"   --->   Operation 22 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%p_Val2_4 = trunc i19 %ret_V_6"   --->   Operation 23 'trunc' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_6, i32 17"   --->   Operation 24 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%xor_ln941 = xor i1 %p_Result_8, i1 1"   --->   Operation 25 'xor' 'xor_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%overflow = and i1 %p_Result_9, i1 %xor_ln941"   --->   Operation 26 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%xor_ln348 = xor i1 %p_Result_8, i1 %p_Result_9"   --->   Operation 27 'xor' 'xor_ln348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node a_V)   --->   "%select_ln392 = select i1 %overflow, i18 131071, i18 131072"   --->   Operation 28 'select' 'select_ln392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns) (out node of the LUT)   --->   "%a_V = select i1 %xor_ln348, i18 %select_ln392, i18 %p_Val2_4"   --->   Operation 29 'select' 'a_V' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1394_1 = sext i18 %e2_y_read"   --->   Operation 30 'sext' 'sext_ln1394_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.87ns)   --->   "%ret_V_7 = sub i19 %sext_ln1394_1, i19 %sext_ln1394"   --->   Operation 31 'sub' 'ret_V_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_7, i32 18"   --->   Operation 32 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%p_Val2_6 = trunc i19 %ret_V_7"   --->   Operation 33 'trunc' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %ret_V_7, i32 17"   --->   Operation 34 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%xor_ln941_1 = xor i1 %p_Result_10, i1 1"   --->   Operation 35 'xor' 'xor_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%overflow_2 = and i1 %p_Result_11, i1 %xor_ln941_1"   --->   Operation 36 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%xor_ln348_1 = xor i1 %p_Result_10, i1 %p_Result_11"   --->   Operation 37 'xor' 'xor_ln348_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node b_V)   --->   "%select_ln392_2 = select i1 %overflow_2, i18 131071, i18 131072"   --->   Operation 38 'select' 'select_ln392_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.36ns) (out node of the LUT)   --->   "%b_V = select i1 %xor_ln348_1, i18 %select_ln392_2, i18 %p_Val2_6"   --->   Operation 39 'select' 'b_V' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_V = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %b_V, i32 8, i32 17"   --->   Operation 40 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %b_V, i32 17"   --->   Operation 41 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i18 %b_V"   --->   Operation 42 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.84ns)   --->   "%icmp_ln1049 = icmp_eq  i8 %trunc_ln1049, i8 0"   --->   Operation 43 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%ret_V_1 = add i10 %ret_V, i10 1"   --->   Operation 44 'add' 'ret_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i10 %ret_V, i10 %ret_V_1"   --->   Operation 45 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_2 = select i1 %p_Result_s, i10 %select_ln1048, i10 %ret_V"   --->   Operation 46 'select' 'ret_V_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i10 %ret_V_2" [pip_kernel.cpp:34]   --->   Operation 47 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%div_table_V_addr = getelementptr i18 %div_table_V, i64 0, i64 %sext_ln34" [pip_kernel.cpp:34]   --->   Operation 48 'getelementptr' 'div_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%one_div_b_V = load i10 %div_table_V_addr" [pip_kernel.cpp:34]   --->   Operation 49 'load' 'one_div_b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 1.77>
ST_3 : Operation 50 [1/2] (1.23ns)   --->   "%one_div_b_V = load i10 %div_table_V_addr" [pip_kernel.cpp:34]   --->   Operation 50 'load' 'one_div_b_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 1024> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i18 %a_V"   --->   Operation 51 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i18 %one_div_b_V"   --->   Operation 52 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 53 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 54 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 54 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 55 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 55 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.38>
ST_6 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i36 %sext_ln1319, i36 %sext_ln1317"   --->   Operation 56 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 35"   --->   Operation 57 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%p_Val2_8 = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %r_V, i32 8, i32 25"   --->   Operation 58 'partselect' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 25"   --->   Operation 59 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 7"   --->   Operation 60 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln423 = zext i1 %tmp"   --->   Operation 61 'zext' 'zext_ln423' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.87ns)   --->   "%vt_V = add i18 %zext_ln423, i18 %p_Val2_8"   --->   Operation 62 'add' 'vt_V' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %vt_V, i32 17"   --->   Operation 63 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.28ns)   --->   "%xor_ln942 = xor i1 %p_Result_14, i1 1"   --->   Operation 64 'xor' 'xor_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.28ns)   --->   "%carry_1 = and i1 %p_Result_13, i1 %xor_ln942"   --->   Operation 65 'and' 'carry_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = partselect i9 @_ssdm_op_PartSelect.i9.i36.i32.i32, i36 %r_V, i32 27, i32 35"   --->   Operation 66 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.88ns)   --->   "%Range2_all_ones = icmp_eq  i9 %tmp_s, i9 511"   --->   Operation 67 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i36.i32.i32, i36 %r_V, i32 26, i32 35"   --->   Operation 68 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.91ns)   --->   "%Range1_all_ones = icmp_eq  i10 %tmp_1, i10 1023"   --->   Operation 69 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.91ns)   --->   "%Range1_all_zeros = icmp_eq  i10 %tmp_1, i10 0"   --->   Operation 70 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros"   --->   Operation 71 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %r_V, i32 26"   --->   Operation 72 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln936 = xor i1 %tmp_5, i1 1"   --->   Operation 73 'xor' 'xor_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%and_ln936 = and i1 %Range2_all_ones, i1 %xor_ln936"   --->   Operation 74 'and' 'and_ln936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln936, i1 %Range1_all_ones"   --->   Operation 75 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%and_ln937 = and i1 %carry_1, i1 %Range1_all_ones"   --->   Operation 76 'and' 'and_ln937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_2 = xor i1 %deleted_zeros, i1 1"   --->   Operation 77 'xor' 'xor_ln941_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%or_ln941 = or i1 %p_Result_14, i1 %xor_ln941_2"   --->   Operation 78 'or' 'or_ln941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node overflow_3)   --->   "%xor_ln941_3 = xor i1 %p_Result_12, i1 1"   --->   Operation 79 'xor' 'xor_ln941_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_3 = and i1 %or_ln941, i1 %xor_ln941_3"   --->   Operation 80 'and' 'overflow_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln942)   --->   "%xor_ln942_1 = xor i1 %deleted_ones, i1 1"   --->   Operation 81 'xor' 'xor_ln942_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942 = or i1 %xor_ln942, i1 %xor_ln942_1"   --->   Operation 82 'or' 'or_ln942' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%xor_ln942_4 = xor i1 %and_ln937, i1 %or_ln942"   --->   Operation 83 'xor' 'xor_ln942_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln392)   --->   "%underflow = and i1 %xor_ln942_4, i1 %p_Result_12"   --->   Operation 84 'and' 'underflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node vt_V_1)   --->   "%select_ln392_3 = select i1 %overflow_3, i18 131071, i18 131072"   --->   Operation 85 'select' 'select_ln392_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392 = or i1 %overflow_3, i1 %underflow"   --->   Operation 86 'or' 'or_ln392' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.36ns) (out node of the LUT)   --->   "%vt_V_1 = select i1 %or_ln392, i18 %select_ln392_3, i18 %vt_V"   --->   Operation 87 'select' 'vt_V_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.39>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%e2_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e2_x"   --->   Operation 88 'read' 'e2_x_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%e1_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %e1_x"   --->   Operation 89 'read' 'e1_x_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i18 %e2_x_read"   --->   Operation 90 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i18 %e1_x_read"   --->   Operation 91 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.39ns) (grouped into DSP with root node r_V_4)   --->   "%ret_V_3 = sub i19 %sext_ln859_1, i19 %sext_ln859_2"   --->   Operation 92 'sub' 'ret_V_3' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i18 %vt_V_1"   --->   Operation 93 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into DSP with root node r_V_4)   --->   "%sext_ln1319_1 = sext i19 %ret_V_3"   --->   Operation 94 'sext' 'sext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [4/4] (0.99ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 95 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.99>
ST_8 : Operation 96 [3/4] (0.99ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 96 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 97 [2/4] (0.99ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 97 'mul' 'r_V_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 1.97>
ST_10 : Operation 98 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_4 = mul i37 %sext_ln1319_1, i37 %sext_ln1317_1"   --->   Operation 98 'mul' 'r_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i18.i8, i18 %e1_x_read, i8 0"   --->   Operation 99 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i26 %lhs_V"   --->   Operation 100 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.02ns)   --->   "%ret_V_8 = add i37 %sext_ln1393, i37 %r_V_4"   --->   Operation 101 'add' 'ret_V_8' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_8, i32 36"   --->   Operation 102 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%ix_V_3 = partselect i18 @_ssdm_op_PartSelect.i18.i37.i32.i32, i37 %ret_V_8, i32 8, i32 25"   --->   Operation 103 'partselect' 'ix_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_8, i32 25"   --->   Operation 104 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %r_V_4, i32 7"   --->   Operation 105 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i37.i32.i32, i37 %ret_V_8, i32 27, i32 36"   --->   Operation 106 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.91ns)   --->   "%Range2_all_ones_1 = icmp_eq  i10 %tmp_8, i10 1023"   --->   Operation 107 'icmp' 'Range2_all_ones_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i37.i32.i32, i37 %ret_V_8, i32 26, i32 36"   --->   Operation 108 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.94ns)   --->   "%Range1_all_ones_3 = icmp_eq  i11 %tmp_9, i11 2047"   --->   Operation 109 'icmp' 'Range1_all_ones_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.94ns)   --->   "%Range1_all_zeros_1 = icmp_eq  i11 %tmp_9, i11 0"   --->   Operation 110 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%p_x_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_x"   --->   Operation 111 'read' 'p_x_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%xor_ln1698 = xor i1 %icmp_ln1698, i1 1"   --->   Operation 112 'xor' 'xor_ln1698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%and_ln46 = and i1 %xor_ln1698, i1 %icmp_ln1695" [pip_kernel.cpp:46]   --->   Operation 113 'and' 'and_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%xor_ln1698_1 = xor i1 %icmp_ln1698_1, i1 1"   --->   Operation 114 'xor' 'xor_ln1698_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%and_ln46_1 = and i1 %icmp_ln1695_1, i1 %xor_ln1698_1" [pip_kernel.cpp:46]   --->   Operation 115 'and' 'and_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%or_ln46 = or i1 %and_ln46, i1 %and_ln46_1" [pip_kernel.cpp:46]   --->   Operation 116 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln423_1 = zext i1 %tmp_10"   --->   Operation 117 'zext' 'zext_ln423_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.87ns)   --->   "%ix_V_4 = add i18 %zext_ln423_1, i18 %ix_V_3"   --->   Operation 118 'add' 'ix_V_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %ix_V_4, i32 17"   --->   Operation 119 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.28ns)   --->   "%xor_ln942_2 = xor i1 %p_Result_17, i1 1"   --->   Operation 120 'xor' 'xor_ln942_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.28ns)   --->   "%carry_3 = and i1 %p_Result_16, i1 %xor_ln942_2"   --->   Operation 121 'and' 'carry_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_1"   --->   Operation 122 'select' 'deleted_zeros_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %ret_V_8, i32 26"   --->   Operation 123 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln936_1 = xor i1 %tmp_12, i1 1"   --->   Operation 124 'xor' 'xor_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%and_ln936_1 = and i1 %Range2_all_ones_1, i1 %xor_ln936_1"   --->   Operation 125 'and' 'and_ln936_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%deleted_ones_3 = select i1 %carry_3, i1 %and_ln936_1, i1 %Range1_all_ones_3"   --->   Operation 126 'select' 'deleted_ones_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%and_ln937_1 = and i1 %carry_3, i1 %Range1_all_ones_3"   --->   Operation 127 'and' 'and_ln937_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln941_4 = xor i1 %deleted_zeros_1, i1 1"   --->   Operation 128 'xor' 'xor_ln941_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%or_ln941_1 = or i1 %p_Result_17, i1 %xor_ln941_4"   --->   Operation 129 'or' 'or_ln941_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node overflow_4)   --->   "%xor_ln941_5 = xor i1 %p_Result_15, i1 1"   --->   Operation 130 'xor' 'xor_ln941_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.28ns) (out node of the LUT)   --->   "%overflow_4 = and i1 %or_ln941_1, i1 %xor_ln941_5"   --->   Operation 131 'and' 'overflow_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node or_ln942_1)   --->   "%xor_ln942_3 = xor i1 %deleted_ones_3, i1 1"   --->   Operation 132 'xor' 'xor_ln942_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln942_1 = or i1 %xor_ln942_2, i1 %xor_ln942_3"   --->   Operation 133 'or' 'or_ln942_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%xor_ln942_5 = xor i1 %and_ln937_1, i1 %or_ln942_1"   --->   Operation 134 'xor' 'xor_ln942_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln392_1)   --->   "%underflow_1 = and i1 %xor_ln942_5, i1 %p_Result_15"   --->   Operation 135 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1696)   --->   "%select_ln392_5 = select i1 %overflow_4, i18 131071, i18 131072"   --->   Operation 136 'select' 'select_ln392_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln392_1 = or i1 %overflow_4, i1 %underflow_1"   --->   Operation 137 'or' 'or_ln392_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1696)   --->   "%ix_V = select i1 %or_ln392_1, i18 %select_ln392_5, i18 %ix_V_4"   --->   Operation 138 'select' 'ix_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.08ns) (out node of the LUT)   --->   "%icmp_ln1696 = icmp_sgt  i18 %ix_V, i18 %p_x_read"   --->   Operation 139 'icmp' 'icmp_ln1696' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.28ns) (out node of the LUT)   --->   "%ret_V_5 = and i1 %icmp_ln1696, i1 %or_ln46"   --->   Operation 140 'and' 'ret_V_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln53 = ret i1 %ret_V_5" [pip_kernel.cpp:53]   --->   Operation 141 'ret' 'ret_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e1_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e1_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e2_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e2_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ div_table_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
e2_y_read          (read          ) [ 000000000000]
e1_y_read          (read          ) [ 000000000000]
p_y_read           (read          ) [ 000000000000]
icmp_ln1698        (icmp          ) [ 001111111111]
icmp_ln1695        (icmp          ) [ 001111111111]
icmp_ln1695_1      (icmp          ) [ 001111111111]
icmp_ln1698_1      (icmp          ) [ 001111111111]
sext_ln859         (sext          ) [ 000000000000]
sext_ln1394        (sext          ) [ 000000000000]
ret_V_6            (sub           ) [ 000000000000]
p_Result_8         (bitselect     ) [ 000000000000]
p_Val2_4           (trunc         ) [ 000000000000]
p_Result_9         (bitselect     ) [ 000000000000]
xor_ln941          (xor           ) [ 000000000000]
overflow           (and           ) [ 000000000000]
xor_ln348          (xor           ) [ 000000000000]
select_ln392       (select        ) [ 000000000000]
a_V                (select        ) [ 001100000000]
sext_ln1394_1      (sext          ) [ 000000000000]
ret_V_7            (sub           ) [ 000000000000]
p_Result_10        (bitselect     ) [ 000000000000]
p_Val2_6           (trunc         ) [ 000000000000]
p_Result_11        (bitselect     ) [ 000000000000]
xor_ln941_1        (xor           ) [ 000000000000]
overflow_2         (and           ) [ 000000000000]
xor_ln348_1        (xor           ) [ 000000000000]
select_ln392_2     (select        ) [ 000000000000]
b_V                (select        ) [ 000000000000]
ret_V              (partselect    ) [ 000000000000]
p_Result_s         (bitselect     ) [ 000000000000]
trunc_ln1049       (trunc         ) [ 000000000000]
icmp_ln1049        (icmp          ) [ 000000000000]
ret_V_1            (add           ) [ 000000000000]
select_ln1048      (select        ) [ 000000000000]
ret_V_2            (select        ) [ 001000000000]
sext_ln34          (sext          ) [ 000000000000]
div_table_V_addr   (getelementptr ) [ 000100000000]
one_div_b_V        (load          ) [ 000000000000]
sext_ln1317        (sext          ) [ 000011100000]
sext_ln1319        (sext          ) [ 000011100000]
r_V                (mul           ) [ 000000000000]
p_Result_12        (bitselect     ) [ 000000000000]
p_Val2_8           (partselect    ) [ 000000000000]
p_Result_13        (bitselect     ) [ 000000000000]
tmp                (bitselect     ) [ 000000000000]
zext_ln423         (zext          ) [ 000000000000]
vt_V               (add           ) [ 000000000000]
p_Result_14        (bitselect     ) [ 000000000000]
xor_ln942          (xor           ) [ 000000000000]
carry_1            (and           ) [ 000000000000]
tmp_s              (partselect    ) [ 000000000000]
Range2_all_ones    (icmp          ) [ 000000000000]
tmp_1              (partselect    ) [ 000000000000]
Range1_all_ones    (icmp          ) [ 000000000000]
Range1_all_zeros   (icmp          ) [ 000000000000]
deleted_zeros      (select        ) [ 000000000000]
tmp_5              (bitselect     ) [ 000000000000]
xor_ln936          (xor           ) [ 000000000000]
and_ln936          (and           ) [ 000000000000]
deleted_ones       (select        ) [ 000000000000]
and_ln937          (and           ) [ 000000000000]
xor_ln941_2        (xor           ) [ 000000000000]
or_ln941           (or            ) [ 000000000000]
xor_ln941_3        (xor           ) [ 000000000000]
overflow_3         (and           ) [ 000000000000]
xor_ln942_1        (xor           ) [ 000000000000]
or_ln942           (or            ) [ 000000000000]
xor_ln942_4        (xor           ) [ 000000000000]
underflow          (and           ) [ 000000000000]
select_ln392_3     (select        ) [ 000000000000]
or_ln392           (or            ) [ 000000000000]
vt_V_1             (select        ) [ 000000010000]
e2_x_read          (read          ) [ 000000000000]
e1_x_read          (read          ) [ 000000001110]
sext_ln859_1       (sext          ) [ 000000000000]
sext_ln859_2       (sext          ) [ 000000000000]
ret_V_3            (sub           ) [ 000000000000]
sext_ln1317_1      (sext          ) [ 000000001110]
sext_ln1319_1      (sext          ) [ 000000001110]
r_V_4              (mul           ) [ 000000000000]
lhs_V              (bitconcatenate) [ 000000000000]
sext_ln1393        (sext          ) [ 000000000000]
ret_V_8            (add           ) [ 000000000001]
p_Result_15        (bitselect     ) [ 000000000001]
ix_V_3             (partselect    ) [ 000000000001]
p_Result_16        (bitselect     ) [ 000000000001]
tmp_10             (bitselect     ) [ 000000000001]
tmp_8              (partselect    ) [ 000000000000]
Range2_all_ones_1  (icmp          ) [ 000000000001]
tmp_9              (partselect    ) [ 000000000000]
Range1_all_ones_3  (icmp          ) [ 000000000001]
Range1_all_zeros_1 (icmp          ) [ 000000000001]
p_x_read           (read          ) [ 000000000000]
xor_ln1698         (xor           ) [ 000000000000]
and_ln46           (and           ) [ 000000000000]
xor_ln1698_1       (xor           ) [ 000000000000]
and_ln46_1         (and           ) [ 000000000000]
or_ln46            (or            ) [ 000000000000]
zext_ln423_1       (zext          ) [ 000000000000]
ix_V_4             (add           ) [ 000000000000]
p_Result_17        (bitselect     ) [ 000000000000]
xor_ln942_2        (xor           ) [ 000000000000]
carry_3            (and           ) [ 000000000000]
deleted_zeros_1    (select        ) [ 000000000000]
tmp_12             (bitselect     ) [ 000000000000]
xor_ln936_1        (xor           ) [ 000000000000]
and_ln936_1        (and           ) [ 000000000000]
deleted_ones_3     (select        ) [ 000000000000]
and_ln937_1        (and           ) [ 000000000000]
xor_ln941_4        (xor           ) [ 000000000000]
or_ln941_1         (or            ) [ 000000000000]
xor_ln941_5        (xor           ) [ 000000000000]
overflow_4         (and           ) [ 000000000000]
xor_ln942_3        (xor           ) [ 000000000000]
or_ln942_1         (or            ) [ 000000000000]
xor_ln942_5        (xor           ) [ 000000000000]
underflow_1        (and           ) [ 000000000000]
select_ln392_5     (select        ) [ 000000000000]
or_ln392_1         (or            ) [ 000000000000]
ix_V               (select        ) [ 000000000000]
icmp_ln1696        (icmp          ) [ 000000000000]
ret_V_5            (and           ) [ 000000000000]
ret_ln53           (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e1_x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e1_x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="e1_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e1_y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="e2_x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e2_x"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="e2_y">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e2_y"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="div_table_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="div_table_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i18.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i37.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="e2_y_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="18" slack="0"/>
<pin id="82" dir="0" index="1" bw="18" slack="0"/>
<pin id="83" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e2_y_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="e1_y_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="18" slack="0"/>
<pin id="88" dir="0" index="1" bw="18" slack="0"/>
<pin id="89" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e1_y_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_y_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="18" slack="0"/>
<pin id="94" dir="0" index="1" bw="18" slack="0"/>
<pin id="95" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_y_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="e2_x_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="18" slack="0"/>
<pin id="100" dir="0" index="1" bw="18" slack="0"/>
<pin id="101" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e2_x_read/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="e1_x_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="18" slack="0"/>
<pin id="106" dir="0" index="1" bw="18" slack="0"/>
<pin id="107" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="e1_x_read/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_x_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="18" slack="0"/>
<pin id="112" dir="0" index="1" bw="18" slack="0"/>
<pin id="113" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_x_read/11 "/>
</bind>
</comp>

<comp id="116" class="1004" name="div_table_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="18" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="10" slack="0"/>
<pin id="120" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="div_table_V_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="one_div_b_V/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln1698_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="18" slack="0"/>
<pin id="131" dir="0" index="1" bw="18" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1698/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln1695_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="18" slack="0"/>
<pin id="137" dir="0" index="1" bw="18" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln1695_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="18" slack="0"/>
<pin id="143" dir="0" index="1" bw="18" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1695_1/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln1698_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="18" slack="0"/>
<pin id="149" dir="0" index="1" bw="18" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1698_1/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="sext_ln859_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="18" slack="0"/>
<pin id="155" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sext_ln1394_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="18" slack="0"/>
<pin id="159" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1394/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="ret_V_6_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="18" slack="0"/>
<pin id="163" dir="0" index="1" bw="18" slack="0"/>
<pin id="164" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_Result_8_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="19" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Val2_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="19" slack="0"/>
<pin id="177" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Result_9_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="19" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln941_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="overflow_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="xor_ln348_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln348/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln392_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="18" slack="0"/>
<pin id="208" dir="0" index="2" bw="18" slack="0"/>
<pin id="209" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="a_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="18" slack="0"/>
<pin id="216" dir="0" index="2" bw="18" slack="0"/>
<pin id="217" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_V/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln1394_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="18" slack="0"/>
<pin id="223" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1394_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="ret_V_7_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="18" slack="0"/>
<pin id="227" dir="0" index="1" bw="18" slack="0"/>
<pin id="228" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_7/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_10_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="19" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_Val2_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="0"/>
<pin id="241" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_11_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="19" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="xor_ln941_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="overflow_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xor_ln348_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln348_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln392_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="18" slack="0"/>
<pin id="272" dir="0" index="2" bw="18" slack="0"/>
<pin id="273" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392_2/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="b_V_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="18" slack="0"/>
<pin id="280" dir="0" index="2" bw="18" slack="0"/>
<pin id="281" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_V/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ret_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="18" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="18" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln1049_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="18" slack="0"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln1049_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="ret_V_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln1048_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1048/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="ret_V_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="10" slack="0"/>
<pin id="330" dir="0" index="2" bw="10" slack="0"/>
<pin id="331" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln34_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="1"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln1317_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="18" slack="2"/>
<pin id="341" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln1319_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="18" slack="0"/>
<pin id="344" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1319/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_Result_12_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="36" slack="0"/>
<pin id="349" dir="0" index="2" bw="7" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_Val2_8_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="18" slack="0"/>
<pin id="355" dir="0" index="1" bw="36" slack="0"/>
<pin id="356" dir="0" index="2" bw="5" slack="0"/>
<pin id="357" dir="0" index="3" bw="6" slack="0"/>
<pin id="358" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Result_13_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="36" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_13/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="36" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln423_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln423/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="vt_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="18" slack="0"/>
<pin id="383" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vt_V/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_14_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="18" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln942_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="carry_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_s_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="0"/>
<pin id="408" dir="0" index="1" bw="36" slack="0"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="7" slack="0"/>
<pin id="411" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="Range2_all_ones_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="36" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="Range1_all_ones_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="10" slack="0"/>
<pin id="432" dir="0" index="1" bw="10" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="Range1_all_zeros_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="0" index="1" bw="10" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="deleted_zeros_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="36" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln936_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="and_ln936_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln936/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="deleted_ones_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="and_ln937_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln937/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="xor_ln941_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_2/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln941_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln941/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="xor_ln941_3_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_3/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="overflow_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xor_ln942_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_1/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln942_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln942/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="xor_ln942_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_4/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="underflow_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln392_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="18" slack="0"/>
<pin id="534" dir="0" index="2" bw="18" slack="0"/>
<pin id="535" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392_3/6 "/>
</bind>
</comp>

<comp id="539" class="1004" name="or_ln392_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln392/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="vt_V_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="18" slack="0"/>
<pin id="548" dir="0" index="2" bw="18" slack="0"/>
<pin id="549" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vt_V_1/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln859_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="18" slack="0"/>
<pin id="555" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_1/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="sext_ln859_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="18" slack="0"/>
<pin id="559" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln859_2/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sext_ln1317_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="18" slack="1"/>
<pin id="563" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1317_1/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="lhs_V_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="26" slack="0"/>
<pin id="566" dir="0" index="1" bw="18" slack="3"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/10 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sext_ln1393_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="26" slack="0"/>
<pin id="573" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1393/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="ret_V_8_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="26" slack="0"/>
<pin id="577" dir="0" index="1" bw="37" slack="0"/>
<pin id="578" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/10 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Result_15_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="37" slack="0"/>
<pin id="583" dir="0" index="2" bw="7" slack="0"/>
<pin id="584" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/10 "/>
</bind>
</comp>

<comp id="588" class="1004" name="ix_V_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="18" slack="0"/>
<pin id="590" dir="0" index="1" bw="37" slack="0"/>
<pin id="591" dir="0" index="2" bw="5" slack="0"/>
<pin id="592" dir="0" index="3" bw="6" slack="0"/>
<pin id="593" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ix_V_3/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_Result_16_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="37" slack="0"/>
<pin id="601" dir="0" index="2" bw="6" slack="0"/>
<pin id="602" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_10_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="37" slack="0"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_8_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="0"/>
<pin id="615" dir="0" index="1" bw="37" slack="0"/>
<pin id="616" dir="0" index="2" bw="6" slack="0"/>
<pin id="617" dir="0" index="3" bw="7" slack="0"/>
<pin id="618" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="623" class="1004" name="Range2_all_ones_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="0" index="1" bw="10" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones_1/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_9_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="11" slack="0"/>
<pin id="631" dir="0" index="1" bw="37" slack="0"/>
<pin id="632" dir="0" index="2" bw="6" slack="0"/>
<pin id="633" dir="0" index="3" bw="7" slack="0"/>
<pin id="634" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="639" class="1004" name="Range1_all_ones_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="11" slack="0"/>
<pin id="641" dir="0" index="1" bw="11" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones_3/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="Range1_all_zeros_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="0"/>
<pin id="647" dir="0" index="1" bw="11" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros_1/10 "/>
</bind>
</comp>

<comp id="651" class="1004" name="xor_ln1698_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="10"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1698/11 "/>
</bind>
</comp>

<comp id="656" class="1004" name="and_ln46_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="10"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="xor_ln1698_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="10"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1698_1/11 "/>
</bind>
</comp>

<comp id="666" class="1004" name="and_ln46_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="10"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_1/11 "/>
</bind>
</comp>

<comp id="671" class="1004" name="or_ln46_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/11 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln423_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="1"/>
<pin id="679" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln423_1/11 "/>
</bind>
</comp>

<comp id="680" class="1004" name="ix_V_4_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="18" slack="1"/>
<pin id="683" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ix_V_4/11 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_Result_17_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="18" slack="0"/>
<pin id="688" dir="0" index="2" bw="6" slack="0"/>
<pin id="689" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/11 "/>
</bind>
</comp>

<comp id="693" class="1004" name="xor_ln942_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_2/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="carry_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_3/11 "/>
</bind>
</comp>

<comp id="704" class="1004" name="deleted_zeros_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="1"/>
<pin id="707" dir="0" index="2" bw="1" slack="1"/>
<pin id="708" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros_1/11 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_12_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="37" slack="1"/>
<pin id="713" dir="0" index="2" bw="6" slack="0"/>
<pin id="714" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="xor_ln936_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln936_1/11 "/>
</bind>
</comp>

<comp id="723" class="1004" name="and_ln936_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln936_1/11 "/>
</bind>
</comp>

<comp id="728" class="1004" name="deleted_ones_3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="0" index="2" bw="1" slack="1"/>
<pin id="732" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones_3/11 "/>
</bind>
</comp>

<comp id="735" class="1004" name="and_ln937_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="1"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln937_1/11 "/>
</bind>
</comp>

<comp id="740" class="1004" name="xor_ln941_4_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_4/11 "/>
</bind>
</comp>

<comp id="746" class="1004" name="or_ln941_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="0"/>
<pin id="749" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln941_1/11 "/>
</bind>
</comp>

<comp id="752" class="1004" name="xor_ln941_5_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln941_5/11 "/>
</bind>
</comp>

<comp id="757" class="1004" name="overflow_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/11 "/>
</bind>
</comp>

<comp id="763" class="1004" name="xor_ln942_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_3/11 "/>
</bind>
</comp>

<comp id="769" class="1004" name="or_ln942_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln942_1/11 "/>
</bind>
</comp>

<comp id="775" class="1004" name="xor_ln942_5_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln942_5/11 "/>
</bind>
</comp>

<comp id="781" class="1004" name="underflow_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="1"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/11 "/>
</bind>
</comp>

<comp id="786" class="1004" name="select_ln392_5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="18" slack="0"/>
<pin id="789" dir="0" index="2" bw="18" slack="0"/>
<pin id="790" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln392_5/11 "/>
</bind>
</comp>

<comp id="794" class="1004" name="or_ln392_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln392_1/11 "/>
</bind>
</comp>

<comp id="800" class="1004" name="ix_V_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="18" slack="0"/>
<pin id="803" dir="0" index="2" bw="18" slack="0"/>
<pin id="804" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix_V/11 "/>
</bind>
</comp>

<comp id="808" class="1004" name="icmp_ln1696_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="18" slack="0"/>
<pin id="810" dir="0" index="1" bw="18" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1696/11 "/>
</bind>
</comp>

<comp id="814" class="1004" name="ret_V_5_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="0"/>
<pin id="816" dir="0" index="1" bw="1" slack="0"/>
<pin id="817" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_5/11 "/>
</bind>
</comp>

<comp id="820" class="1007" name="grp_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="18" slack="0"/>
<pin id="822" dir="0" index="1" bw="18" slack="0"/>
<pin id="823" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="833" class="1007" name="grp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="18" slack="0"/>
<pin id="835" dir="0" index="1" bw="18" slack="0"/>
<pin id="836" dir="0" index="2" bw="18" slack="0"/>
<pin id="837" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="submul(1171) " fcode="submul"/>
<opset="ret_V_3/7 sext_ln1319_1/7 r_V_4/7 "/>
</bind>
</comp>

<comp id="843" class="1005" name="icmp_ln1698_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="10"/>
<pin id="845" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln1698 "/>
</bind>
</comp>

<comp id="848" class="1005" name="icmp_ln1695_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="10"/>
<pin id="850" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln1695 "/>
</bind>
</comp>

<comp id="853" class="1005" name="icmp_ln1695_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="10"/>
<pin id="855" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln1695_1 "/>
</bind>
</comp>

<comp id="858" class="1005" name="icmp_ln1698_1_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="10"/>
<pin id="860" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="icmp_ln1698_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="a_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="18" slack="2"/>
<pin id="865" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="868" class="1005" name="ret_V_2_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="1"/>
<pin id="870" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="873" class="1005" name="div_table_V_addr_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="1"/>
<pin id="875" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="div_table_V_addr "/>
</bind>
</comp>

<comp id="878" class="1005" name="sext_ln1317_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="36" slack="1"/>
<pin id="880" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317 "/>
</bind>
</comp>

<comp id="883" class="1005" name="sext_ln1319_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="36" slack="1"/>
<pin id="885" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1319 "/>
</bind>
</comp>

<comp id="888" class="1005" name="vt_V_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="18" slack="1"/>
<pin id="890" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="vt_V_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="e1_x_read_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="18" slack="3"/>
<pin id="895" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="e1_x_read "/>
</bind>
</comp>

<comp id="898" class="1005" name="sext_ln1317_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="37" slack="1"/>
<pin id="900" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1317_1 "/>
</bind>
</comp>

<comp id="903" class="1005" name="ret_V_8_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="37" slack="1"/>
<pin id="905" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="908" class="1005" name="p_Result_15_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="1"/>
<pin id="910" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_15 "/>
</bind>
</comp>

<comp id="914" class="1005" name="ix_V_3_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="18" slack="1"/>
<pin id="916" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ix_V_3 "/>
</bind>
</comp>

<comp id="919" class="1005" name="p_Result_16_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_10_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="929" class="1005" name="Range2_all_ones_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones_1 "/>
</bind>
</comp>

<comp id="934" class="1005" name="Range1_all_ones_3_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="1" slack="1"/>
<pin id="936" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_ones_3 "/>
</bind>
</comp>

<comp id="941" class="1005" name="Range1_all_zeros_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range1_all_zeros_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="92" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="86" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="80" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="92" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="86" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="92" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="92" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="80" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="92" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="86" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="153" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="161" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="161" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="167" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="179" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="167" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="179" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="193" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="199" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="205" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="175" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="80" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="157" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="225" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="225" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="225" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="231" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="22" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="243" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="231" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="243" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="257" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="263" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="269" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="239" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="291"><net_src comp="28" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="277" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="277" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="277" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="285" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="307" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="285" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="332"><net_src comp="295" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="319" pin="3"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="285" pin="4"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="335" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="345"><net_src comp="123" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="42" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="30" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="379"><net_src comp="369" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="353" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="391"><net_src comp="32" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="20" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="22" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="362" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="50" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="414"><net_src comp="42" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="406" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="54" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="58" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="434"><net_src comp="421" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="421" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="62" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="400" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="430" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="58" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="461"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="22" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="415" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="474"><net_src comp="400" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="463" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="430" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="481"><net_src comp="400" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="430" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="442" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="22" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="386" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="483" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="346" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="22" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="489" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="469" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="22" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="394" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="477" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="346" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="501" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="24" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="26" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="501" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="525" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="531" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="380" pin="2"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="98" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="104" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="569"><net_src comp="64" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="34" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="574"><net_src comp="564" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="66" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="575" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="68" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="594"><net_src comp="70" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="575" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="30" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="46" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="603"><net_src comp="66" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="575" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="46" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="611"><net_src comp="66" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="48" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="619"><net_src comp="72" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="575" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="621"><net_src comp="52" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="622"><net_src comp="68" pin="0"/><net_sink comp="613" pin=3"/></net>

<net id="627"><net_src comp="613" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="60" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="635"><net_src comp="74" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="575" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="58" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="68" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="643"><net_src comp="629" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="76" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="629" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="78" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="22" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="22" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="675"><net_src comp="656" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="690"><net_src comp="32" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="20" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="22" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="699" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="715"><net_src comp="66" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="58" pin="0"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="710" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="22" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="699" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="723" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="699" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="704" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="22" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="685" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="22" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="746" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="728" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="22" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="773"><net_src comp="693" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="735" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="769" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="775" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="791"><net_src comp="757" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="24" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="26" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="757" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="781" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="786" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="680" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="812"><net_src comp="800" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="110" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="818"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="671" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="824"><net_src comp="342" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="339" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="826"><net_src comp="820" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="827"><net_src comp="820" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="828"><net_src comp="820" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="829"><net_src comp="820" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="831"><net_src comp="820" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="832"><net_src comp="820" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="838"><net_src comp="553" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="557" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="561" pin="1"/><net_sink comp="833" pin=2"/></net>

<net id="841"><net_src comp="833" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="842"><net_src comp="833" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="846"><net_src comp="129" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="851"><net_src comp="135" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="856"><net_src comp="141" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="861"><net_src comp="147" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="866"><net_src comp="213" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="871"><net_src comp="327" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="876"><net_src comp="116" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="881"><net_src comp="339" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="886"><net_src comp="342" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="891"><net_src comp="545" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="896"><net_src comp="104" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="901"><net_src comp="561" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="906"><net_src comp="575" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="911"><net_src comp="580" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="913"><net_src comp="908" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="917"><net_src comp="588" pin="4"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="922"><net_src comp="598" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="927"><net_src comp="606" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="932"><net_src comp="623" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="937"><net_src comp="639" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="940"><net_src comp="934" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="944"><net_src comp="645" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="704" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_x | {}
	Port: p_y | {}
	Port: e1_x | {}
	Port: e1_y | {}
	Port: e2_x | {}
	Port: e2_y | {}
	Port: div_table_V | {}
 - Input state : 
	Port: pip_crossing2 : p_x | {11 }
	Port: pip_crossing2 : p_y | {1 }
	Port: pip_crossing2 : e1_x | {7 }
	Port: pip_crossing2 : e1_y | {1 }
	Port: pip_crossing2 : e2_x | {7 }
	Port: pip_crossing2 : e2_y | {1 }
	Port: pip_crossing2 : div_table_V | {2 3 }
  - Chain level:
	State 1
		ret_V_6 : 1
		p_Result_8 : 2
		p_Val2_4 : 2
		p_Result_9 : 2
		xor_ln941 : 3
		overflow : 3
		xor_ln348 : 3
		select_ln392 : 3
		a_V : 4
		ret_V_7 : 1
		p_Result_10 : 2
		p_Val2_6 : 2
		p_Result_11 : 2
		xor_ln941_1 : 3
		overflow_2 : 3
		xor_ln348_1 : 3
		select_ln392_2 : 3
		b_V : 4
		ret_V : 5
		p_Result_s : 5
		trunc_ln1049 : 5
		icmp_ln1049 : 6
		ret_V_1 : 6
		select_ln1048 : 7
		ret_V_2 : 8
	State 2
		div_table_V_addr : 1
		one_div_b_V : 2
	State 3
		sext_ln1319 : 1
		r_V : 2
	State 4
	State 5
	State 6
		p_Result_12 : 1
		p_Val2_8 : 1
		p_Result_13 : 1
		tmp : 1
		zext_ln423 : 2
		vt_V : 3
		p_Result_14 : 4
		xor_ln942 : 5
		carry_1 : 5
		tmp_s : 1
		Range2_all_ones : 2
		tmp_1 : 1
		Range1_all_ones : 2
		Range1_all_zeros : 2
		deleted_zeros : 5
		tmp_5 : 1
		xor_ln936 : 2
		and_ln936 : 2
		deleted_ones : 5
		and_ln937 : 5
		xor_ln941_2 : 6
		or_ln941 : 6
		xor_ln941_3 : 2
		overflow_3 : 6
		xor_ln942_1 : 6
		or_ln942 : 6
		xor_ln942_4 : 6
		underflow : 6
		select_ln392_3 : 6
		or_ln392 : 6
		vt_V_1 : 6
	State 7
		ret_V_3 : 1
		sext_ln1319_1 : 2
		r_V_4 : 3
	State 8
	State 9
	State 10
		sext_ln1393 : 1
		ret_V_8 : 2
		p_Result_15 : 3
		ix_V_3 : 3
		p_Result_16 : 3
		tmp_10 : 1
		tmp_8 : 3
		Range2_all_ones_1 : 4
		tmp_9 : 3
		Range1_all_ones_3 : 4
		Range1_all_zeros_1 : 4
	State 11
		ix_V_4 : 1
		p_Result_17 : 2
		xor_ln942_2 : 3
		carry_3 : 3
		deleted_zeros_1 : 3
		xor_ln936_1 : 1
		and_ln936_1 : 1
		deleted_ones_3 : 3
		and_ln937_1 : 3
		xor_ln941_4 : 4
		or_ln941_1 : 4
		overflow_4 : 4
		xor_ln942_3 : 4
		or_ln942_1 : 4
		xor_ln942_5 : 4
		underflow_1 : 4
		select_ln392_5 : 4
		or_ln392_1 : 4
		ix_V : 4
		icmp_ln1696 : 5
		ret_V_5 : 6
		ret_ln53 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |    select_ln392_fu_205    |    0    |    0    |    17   |
|          |         a_V_fu_213        |    0    |    0    |    17   |
|          |   select_ln392_2_fu_269   |    0    |    0    |    17   |
|          |         b_V_fu_277        |    0    |    0    |    17   |
|          |    select_ln1048_fu_319   |    0    |    0    |    10   |
|          |       ret_V_2_fu_327      |    0    |    0    |    10   |
|  select  |    deleted_zeros_fu_442   |    0    |    0    |    2    |
|          |    deleted_ones_fu_469    |    0    |    0    |    2    |
|          |   select_ln392_3_fu_531   |    0    |    0    |    17   |
|          |       vt_V_1_fu_545       |    0    |    0    |    17   |
|          |   deleted_zeros_1_fu_704  |    0    |    0    |    2    |
|          |   deleted_ones_3_fu_728   |    0    |    0    |    2    |
|          |   select_ln392_5_fu_786   |    0    |    0    |    17   |
|          |        ix_V_fu_800        |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|          |     icmp_ln1698_fu_129    |    0    |    0    |    13   |
|          |     icmp_ln1695_fu_135    |    0    |    0    |    13   |
|          |    icmp_ln1695_1_fu_141   |    0    |    0    |    13   |
|          |    icmp_ln1698_1_fu_147   |    0    |    0    |    13   |
|          |     icmp_ln1049_fu_307    |    0    |    0    |    11   |
|   icmp   |   Range2_all_ones_fu_415  |    0    |    0    |    11   |
|          |   Range1_all_ones_fu_430  |    0    |    0    |    11   |
|          |  Range1_all_zeros_fu_436  |    0    |    0    |    11   |
|          |  Range2_all_ones_1_fu_623 |    0    |    0    |    11   |
|          |  Range1_all_ones_3_fu_639 |    0    |    0    |    11   |
|          | Range1_all_zeros_1_fu_645 |    0    |    0    |    11   |
|          |     icmp_ln1696_fu_808    |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |       ret_V_1_fu_313      |    0    |    0    |    17   |
|    add   |        vt_V_fu_380        |    0    |    0    |    25   |
|          |       ret_V_8_fu_575      |    0    |    0    |    44   |
|          |       ix_V_4_fu_680       |    0    |    0    |    25   |
|----------|---------------------------|---------|---------|---------|
|    sub   |       ret_V_6_fu_161      |    0    |    0    |    25   |
|          |       ret_V_7_fu_225      |    0    |    0    |    25   |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln941_fu_187     |    0    |    0    |    2    |
|          |      xor_ln348_fu_199     |    0    |    0    |    2    |
|          |     xor_ln941_1_fu_251    |    0    |    0    |    2    |
|          |     xor_ln348_1_fu_263    |    0    |    0    |    2    |
|          |      xor_ln942_fu_394     |    0    |    0    |    2    |
|          |      xor_ln936_fu_457     |    0    |    0    |    2    |
|          |     xor_ln941_2_fu_483    |    0    |    0    |    2    |
|          |     xor_ln941_3_fu_495    |    0    |    0    |    2    |
|    xor   |     xor_ln942_1_fu_507    |    0    |    0    |    2    |
|          |     xor_ln942_4_fu_519    |    0    |    0    |    2    |
|          |     xor_ln1698_fu_651     |    0    |    0    |    2    |
|          |    xor_ln1698_1_fu_661    |    0    |    0    |    2    |
|          |     xor_ln942_2_fu_693    |    0    |    0    |    2    |
|          |     xor_ln936_1_fu_717    |    0    |    0    |    2    |
|          |     xor_ln941_4_fu_740    |    0    |    0    |    2    |
|          |     xor_ln941_5_fu_752    |    0    |    0    |    2    |
|          |     xor_ln942_3_fu_763    |    0    |    0    |    2    |
|          |     xor_ln942_5_fu_775    |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      overflow_fu_193      |    0    |    0    |    2    |
|          |     overflow_2_fu_257     |    0    |    0    |    2    |
|          |       carry_1_fu_400      |    0    |    0    |    2    |
|          |      and_ln936_fu_463     |    0    |    0    |    2    |
|          |      and_ln937_fu_477     |    0    |    0    |    2    |
|          |     overflow_3_fu_501     |    0    |    0    |    2    |
|          |      underflow_fu_525     |    0    |    0    |    2    |
|    and   |      and_ln46_fu_656      |    0    |    0    |    2    |
|          |     and_ln46_1_fu_666     |    0    |    0    |    2    |
|          |       carry_3_fu_699      |    0    |    0    |    2    |
|          |     and_ln936_1_fu_723    |    0    |    0    |    2    |
|          |     and_ln937_1_fu_735    |    0    |    0    |    2    |
|          |     overflow_4_fu_757     |    0    |    0    |    2    |
|          |     underflow_1_fu_781    |    0    |    0    |    2    |
|          |       ret_V_5_fu_814      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln941_fu_489      |    0    |    0    |    2    |
|          |      or_ln942_fu_513      |    0    |    0    |    2    |
|          |      or_ln392_fu_539      |    0    |    0    |    2    |
|    or    |       or_ln46_fu_671      |    0    |    0    |    2    |
|          |     or_ln941_1_fu_746     |    0    |    0    |    2    |
|          |     or_ln942_1_fu_769     |    0    |    0    |    2    |
|          |     or_ln392_1_fu_794     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    mul   |         grp_fu_820        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  submul  |         grp_fu_833        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |    e2_y_read_read_fu_80   |    0    |    0    |    0    |
|          |    e1_y_read_read_fu_86   |    0    |    0    |    0    |
|   read   |    p_y_read_read_fu_92    |    0    |    0    |    0    |
|          |    e2_x_read_read_fu_98   |    0    |    0    |    0    |
|          |   e1_x_read_read_fu_104   |    0    |    0    |    0    |
|          |    p_x_read_read_fu_110   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     sext_ln859_fu_153     |    0    |    0    |    0    |
|          |     sext_ln1394_fu_157    |    0    |    0    |    0    |
|          |    sext_ln1394_1_fu_221   |    0    |    0    |    0    |
|          |      sext_ln34_fu_335     |    0    |    0    |    0    |
|   sext   |     sext_ln1317_fu_339    |    0    |    0    |    0    |
|          |     sext_ln1319_fu_342    |    0    |    0    |    0    |
|          |    sext_ln859_1_fu_553    |    0    |    0    |    0    |
|          |    sext_ln859_2_fu_557    |    0    |    0    |    0    |
|          |    sext_ln1317_1_fu_561   |    0    |    0    |    0    |
|          |     sext_ln1393_fu_571    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     p_Result_8_fu_167     |    0    |    0    |    0    |
|          |     p_Result_9_fu_179     |    0    |    0    |    0    |
|          |     p_Result_10_fu_231    |    0    |    0    |    0    |
|          |     p_Result_11_fu_243    |    0    |    0    |    0    |
|          |     p_Result_s_fu_295     |    0    |    0    |    0    |
|          |     p_Result_12_fu_346    |    0    |    0    |    0    |
|          |     p_Result_13_fu_362    |    0    |    0    |    0    |
| bitselect|         tmp_fu_369        |    0    |    0    |    0    |
|          |     p_Result_14_fu_386    |    0    |    0    |    0    |
|          |        tmp_5_fu_450       |    0    |    0    |    0    |
|          |     p_Result_15_fu_580    |    0    |    0    |    0    |
|          |     p_Result_16_fu_598    |    0    |    0    |    0    |
|          |       tmp_10_fu_606       |    0    |    0    |    0    |
|          |     p_Result_17_fu_685    |    0    |    0    |    0    |
|          |       tmp_12_fu_710       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      p_Val2_4_fu_175      |    0    |    0    |    0    |
|   trunc  |      p_Val2_6_fu_239      |    0    |    0    |    0    |
|          |    trunc_ln1049_fu_303    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        ret_V_fu_285       |    0    |    0    |    0    |
|          |      p_Val2_8_fu_353      |    0    |    0    |    0    |
|          |        tmp_s_fu_406       |    0    |    0    |    0    |
|partselect|        tmp_1_fu_421       |    0    |    0    |    0    |
|          |       ix_V_3_fu_588       |    0    |    0    |    0    |
|          |        tmp_8_fu_613       |    0    |    0    |    0    |
|          |        tmp_9_fu_629       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln423_fu_376     |    0    |    0    |    0    |
|          |    zext_ln423_1_fu_677    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        lhs_V_fu_564       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   547   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| Range1_all_ones_3_reg_934|    1   |
|Range1_all_zeros_1_reg_941|    1   |
| Range2_all_ones_1_reg_929|    1   |
|        a_V_reg_863       |   18   |
| div_table_V_addr_reg_873 |   10   |
|     e1_x_read_reg_893    |   18   |
|   icmp_ln1695_1_reg_853  |    1   |
|    icmp_ln1695_reg_848   |    1   |
|   icmp_ln1698_1_reg_858  |    1   |
|    icmp_ln1698_reg_843   |    1   |
|      ix_V_3_reg_914      |   18   |
|    p_Result_15_reg_908   |    1   |
|    p_Result_16_reg_919   |    1   |
|      ret_V_2_reg_868     |   10   |
|      ret_V_8_reg_903     |   37   |
|   sext_ln1317_1_reg_898  |   37   |
|    sext_ln1317_reg_878   |   36   |
|    sext_ln1319_reg_883   |   36   |
|      tmp_10_reg_924      |    1   |
|      vt_V_1_reg_888      |   18   |
+--------------------------+--------+
|           Total          |   248  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_820    |  p0  |   2  |  18  |   36   ||    9    |
|     grp_fu_820    |  p1  |   2  |  18  |   36   ||    9    |
|     grp_fu_833    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   547  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   248  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   248  |   583  |
+-----------+--------+--------+--------+--------+
