<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Rajath Ramana</title>

  <!-- Font -->
  <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;500;600;700&display=swap" rel="stylesheet">

  <style>
    body {
      margin: 0;
      background: #ffffff;
      color: #111827;
      font-family: 'Inter', sans-serif;
      line-height: 1.75;
    }

    .page {
      max-width: 820px;
      margin: 0 auto;
      padding: 88px 24px 96px;
      text-align: center;
    }

    h1 {
      font-size: 56px;
      font-weight: 600;
      margin-bottom: 8px;
      letter-spacing: -0.02em;
    }

    .subtitle {
      font-size: 20px;
      color: #4b5563;
      margin-bottom: 40px;
    }

    img.profile {
      width: 150px;
      height: 150px;
      border-radius: 50%;
      object-fit: cover;
      margin-bottom: 32px;
    }

    .summary {
      max-width: 680px;
      margin: 0 auto 48px;
      font-size: 17px;
      color: #1f2937;
    }

    .links {
      margin-bottom: 72px;
      font-size: 16px;
    }

    .links a {
      margin: 0 12px;
      color: #1d4ed8;
      text-decoration: none;
      border-bottom: 1px solid transparent;
    }

    .links a:hover {
      border-bottom: 1px solid #1d4ed8;
    }

    h2 {
      font-size: 28px;
      font-weight: 600;
      margin: 96px 0 32px;
      letter-spacing: -0.01em;
    }

    .section {
      max-width: 720px;
      margin: 0 auto;
      text-align: center;
    }

    .entry {
      margin-bottom: 40px;
    }

    .entry-title {
      font-size: 18px;
      font-weight: 600;
    }

    .entry-meta {
      font-size: 14px;
      color: #6b7280;
      margin-bottom: 10px;
    }

    .entry ul {
      list-style: none;
      padding: 0;
      margin: 0;
    }

    .entry li {
      margin-bottom: 8px;
      font-size: 16px;
      color: #1f2937;
    }

    .project-links a {
      font-size: 15px;
      color: #2563eb;
      text-decoration: none;
      border-bottom: 1px solid transparent;
    }

    .project-links a:hover {
      border-bottom: 1px solid #2563eb;
    }

    footer {
      margin-top: 120px;
      font-size: 14px;
      color: #9ca3af;
    }
  </style>
</head>

<body>
  <div class="page">

    <!-- HERO -->
    <img src="assets/profile.jpg" alt="Rajath Ramana" class="profile">

    <h1>Rajath Ramana</h1>
    <div class="subtitle">
      MS Electrical Engineering, University of Pennsylvania<br>
      RTL Design · SoC Architecture · Hardware Acceleration
    </div>

    <!-- SUMMARY -->
    <div class="summary">
      I am a Master’s student in Electrical Engineering at the University of Pennsylvania with prior
      industry experience as an RTL Design Engineer at Qualcomm. My work focuses on ASIC and SoC
      design, microarchitecture, and hardware acceleration, with an emphasis on performance, area,
      and integration correctness.
    </div>

    <!-- LINKS -->
    <div class="links">
      <a href="mailto:rajathramana23@gmail.com">Email</a>
      <a href="https://linkedin.com/in/rajath-r" target="_blank">LinkedIn</a>
      <a href="assets/resume.pdf" target="_blank">Resume</a>
      <a href="assets/transcripts.pdf" target="_blank">Transcripts</a>
    </div>

    <!-- EXPERIENCE -->
    <h2>Experience</h2>
    <div class="section">

      <div class="entry">
        <div class="entry-title">RTL Design Engineer — Qualcomm</div>
        <div class="entry-meta">Jul 2023 – Aug 2025 · Hyderabad, India</div>
        <ul>
          <li>Led RTL design of CMSR and TCSR IPs from specification through tape-out in high-volume SoCs.</li>
          <li>Designed centralized MEMRED/MEMACC fuse distribution, eliminating ~60K retention flops and improving efficiency by ~20%.</li>
          <li>Automated SoC integration flows using Python and Tcl across multiple tape-outs.</li>
          <li>Resolved lint and CDC issues across 50+ SoC cores, enabling clean synthesis and timing closure.</li>
          <li>Executed post-code-freeze ECOs in coordination with DV and PD teams.</li>
        </ul>
      </div>

      <div class="entry">
        <div class="entry-title">Verification & FPGA Design Intern — VLSI Lab, NIT Trichy</div>
        <div class="entry-meta">Jan 2022 – May 2022</div>
        <ul>
          <li>Built FPGA-based encryption accelerators achieving 15–20× throughput over software.</li>
          <li>Developed RTL testbenches with directed and random testing, reaching ~85% functional coverage.</li>
          <li>Validated clock/reset sequencing and system stability on hardware.</li>
        </ul>
      </div>

    </div>

    <!-- PROJECTS -->
    <h2>Projects</h2>
    <div class="section">

      <div class="entry">
        <div class="entry-title">High-Throughput Heterogeneous Compression Engine</div>
        <ul>
          <li>Designed a real-time compression pipeline achieving 400 Mb/s on Ultra96 SoC.</li>
          <li>Partitioned computation across ARM cores, NEON intrinsics, and FPGA fabric.</li>
          <li>Verified correctness using RTL testbenches and OpenCL host/device integration.</li>
        </ul>
        <div class="project-links">
          <a href="assets/project-compression.pdf" target="_blank">Project write-up (PDF)</a>
        </div>
      </div>

      <div class="entry">
        <div class="entry-title">Hardware Cryptographic Accelerator for Secure Smart Metering</div>
        <ul>
          <li>Designed Verilog RTL for AES-GCM, SHA-256, and ECDSA/ECDH blocks.</li>
          <li>Optimized datapaths via cycle-level microarchitectural analysis.</li>
          <li>Validated on Basys-3 FPGA with 100% match to software golden models.</li>
        </ul>
        <div class="project-links">
          <a href="assets/Smart-Meter_Encryption-1.pdf" target="_blank">Project report (PDF)</a>
        </div>
      </div>

      <div class="entry">
        <div class="entry-title">CUDA-Accelerated Sparse Kernel Optimization</div>
        <ul>
          <li>Developed optimized CSR SpMM kernels using warp specialization.</li>
          <li>Reduced warp divergence by ~12% through access-pattern reorganization.</li>
          <li>Benchmarked against PyTorch sparse operators.</li>
        </ul>
        <div class="project-links">
          <a href="assets/project-cuda.pdf" target="_blank">Technical note (PDF)</a>
        </div>
      </div>

    </div>

    <!-- FOOTER -->
    <footer>
      © 2026 Rajath Ramana
    </footer>

  </div>
</body>
</html>
