
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034290                       # Number of seconds simulated
sim_ticks                                 34290053448                       # Number of ticks simulated
final_tick                               605792976567                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 243391                       # Simulator instruction rate (inst/s)
host_op_rate                                   311621                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1798407                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929956                       # Number of bytes of host memory used
host_seconds                                 19066.90                       # Real time elapsed on the host
sim_insts                                  4640705534                       # Number of instructions simulated
sim_ops                                    5941644938                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2166272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2898944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       972288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       726272                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6771968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1776512                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1776512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16924                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22648                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7596                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5674                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 52906                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13879                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13879                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        59726                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63174938                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     84541834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28354811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        78390                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21180253                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               197490739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        59726                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52260                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        78390                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             238903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51808377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51808377                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51808377                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        59726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63174938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     84541834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28354811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        78390                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21180253                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              249299116                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                82230345                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28423965                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24853387                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800838                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14229663                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674108                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045260                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56801                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33529761                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158170565                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28423965                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15719368                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32561722                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8845650                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4390759                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16527797                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713723                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77516810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.348869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.166201                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44955088     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614823      2.08%     60.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2947049      3.80%     63.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2769442      3.57%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557493      5.88%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4751130      6.13%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126013      1.45%     80.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848328      1.09%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13947444     17.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77516810                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345663                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.923506                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34589973                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4256315                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31515919                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125232                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7029361                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092869                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176982939                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7029361                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36044071                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1776073                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       456748                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30176008                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2034540                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172338725                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690584                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       832295                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228825668                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784439642                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784439642                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79929387                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20318                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5414240                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26516136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761069                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97228                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2006059                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163113140                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137678158                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181651                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48916003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134365830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77516810                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776107                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839236                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     27123151     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14382621     18.55%     53.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12587013     16.24%     69.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7662140      9.88%     79.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8016792     10.34%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4721493      6.09%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2086459      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555424      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381717      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77516810                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541287     66.27%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175127     21.44%     87.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100357     12.29%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107990789     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085313      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23701238     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4890897      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137678158                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.674299                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816771                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005932                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353871544                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212049434                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133186560                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138494929                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339306                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7586059                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          909                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1407711                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7029361                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1154671                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        62186                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163133005                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       188952                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26516136                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761069                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30413                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          220                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959497                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020332                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135106867                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22779478                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571287                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27551998                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418576                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4772520                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.643029                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133335461                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133186560                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81832951                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199714289                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.619677                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409750                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49522066                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805596                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70487449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.314818                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32676992     46.36%     46.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844003     21.06%     67.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304134     11.78%     79.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2815584      3.99%     83.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697962      3.83%     87.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125721      1.60%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3007843      4.27%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876625      1.24%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4138585      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70487449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4138585                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229482519                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333302310                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4713535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.822303                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.822303                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.216096                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.216096                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624970130                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174582527                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182406721                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                82230345                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        27735157                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22564670                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1892330                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11645401                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10812899                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2926423                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80123                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     27835166                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             153896186                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27735157                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13739322                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33843231                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10174631                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7295011                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13619157                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       797764                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77212961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.461640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290894                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43369730     56.17%     56.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2976777      3.86%     60.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2418399      3.13%     63.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5832194      7.55%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1576468      2.04%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2029449      2.63%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1474327      1.91%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          823675      1.07%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16711942     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77212961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.337286                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.871525                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29117427                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7124450                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32546256                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       222808                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8202015                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4722993                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        37830                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     183961034                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        73754                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8202015                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31244588                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1423392                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2542583                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30590266                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3210112                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     177500600                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        33150                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1332879                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       993667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4303                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248554587                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    828653116                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    828653116                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    152260204                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96294367                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36749                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20895                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8789409                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16550611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8425106                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132724                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2888205                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167818134                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35481                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133283234                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       261922                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58003392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    177176935                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5989                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77212961                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.726177                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.881914                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27756792     35.95%     35.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16298288     21.11%     57.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10769608     13.95%     71.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7898743     10.23%     81.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6760021      8.76%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3517616      4.56%     94.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3003805      3.89%     98.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       566197      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       641891      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77212961                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         779645     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157992     14.43%     85.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156874     14.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111061767     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1897941      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14746      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13238263      9.93%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7070517      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133283234                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.620852                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1094519                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008212                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    345135866                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225857601                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129900451                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134377753                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       504590                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6530923                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2509                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          594                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2159067                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8202015                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         598300                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        74236                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167853616                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       416372                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16550611                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8425106                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20735                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66511                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          594                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1131741                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1063292                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2195033                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131181608                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12419748                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2101622                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19312765                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18505802                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6893017                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.595294                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129986508                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129900451                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84676922                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239006043                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.579714                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354288                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89197199                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    109541237                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58313189                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29492                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1897191                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69010946                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.587302                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.128656                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27780258     40.25%     40.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18688740     27.08%     67.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7601223     11.01%     78.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4275091      6.19%     84.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3498482      5.07%     89.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1422970      2.06%     91.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1695249      2.46%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       846958      1.23%     95.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3201975      4.64%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69010946                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89197199                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     109541237                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16285725                       # Number of memory references committed
system.switch_cpus1.commit.loads             10019686                       # Number of loads committed
system.switch_cpus1.commit.membars              14746                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15738782                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98700487                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2229846                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3201975                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           233663397                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          343916096                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5017384                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89197199                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            109541237                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89197199                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.921894                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.921894                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.084724                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.084724                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       590145850                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179572820                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      169761353                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29492                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                82230345                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29677722                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24195218                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1982039                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12480665                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11580727                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3197951                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87570                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29692926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163068312                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29677722                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14778678                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36200115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10540295                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5447813                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14652838                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       957357                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79874762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291055                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43674647     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2398054      3.00%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4453072      5.58%     63.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4463667      5.59%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2765361      3.46%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2207732      2.76%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1376854      1.72%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1297672      1.62%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17237703     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79874762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360910                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.983067                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30956386                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5390592                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34781170                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       213062                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8533551                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5021775                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195633983                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8533551                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33197884                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         956845                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1359075                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32709375                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3118028                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188684168                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           37                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1298254                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       953338                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    265010661                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    880232233                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    880232233                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163703246                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101307332                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33639                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16119                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8673346                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17442767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8915170                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       110379                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3158969                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177834311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32237                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141613485                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       279834                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60216507                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    184148299                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     79874762                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772944                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896279                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27593275     34.55%     34.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17258250     21.61%     56.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11470730     14.36%     70.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7473641      9.36%     79.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7884192      9.87%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3794950      4.75%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3016144      3.78%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       684170      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       699410      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79874762                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         882031     72.55%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167627     13.79%     86.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       166159     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118458839     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1902095      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16118      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13702091      9.68%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7534342      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141613485                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.722156                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1215817                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008585                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364597382                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238083367                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138363414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142829302                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       439303                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6771093                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1817                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2154809                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8533551                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         491821                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84562                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177866555                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       352275                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17442767                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8915170                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16119                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66073                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1239769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1100503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2340272                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139732090                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13071416                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1881394                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20429163                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19812692                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7357747                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.699276                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138407158                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138363414                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88167077                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253053201                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.682632                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348413                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95340787                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117392319                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60474584                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32236                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2005922                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71341211                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645505                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146500                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27283168     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19887109     27.88%     66.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8261174     11.58%     77.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4122271      5.78%     83.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4114576      5.77%     89.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1663385      2.33%     91.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1671392      2.34%     93.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       892620      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3445516      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71341211                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95340787                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117392319                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17432029                       # Number of memory references committed
system.switch_cpus2.commit.loads             10671671                       # Number of loads committed
system.switch_cpus2.commit.membars              16118                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16944425                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105761337                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2421252                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3445516                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245762598                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364272927                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2355583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95340787                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117392319                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95340787                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862489                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862489                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159436                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159436                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       627683135                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192230901                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      179710755                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32236                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                82230345                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        30454073                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     24848876                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2032345                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12889315                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12021843                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3153081                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        89582                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31565364                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             165488166                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           30454073                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15174924                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35884894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10599149                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5951009                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15368125                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       783954                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     81951226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.497073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.326333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        46066332     56.21%     56.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2929816      3.58%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4422335      5.40%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3056095      3.73%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2146638      2.62%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2099999      2.56%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1261320      1.54%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2708569      3.31%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17260122     21.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     81951226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370351                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.012495                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32461855                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6173457                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34264102                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       502288                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8549511                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5129162                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          515                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     198205674                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2436                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8549511                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34274370                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         476700                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3083008                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32916614                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2651012                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     192289481                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1110281                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       901214                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    269596564                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    895078426                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    895078426                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166158802                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103437762                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34659                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16548                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7882352                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17665454                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9029104                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       112973                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2909634                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         179278825                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        33030                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        143246162                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       284725                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59713674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    182749156                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     81951226                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747944                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.913933                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30090782     36.72%     36.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16076764     19.62%     56.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11774520     14.37%     70.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7751784      9.46%     80.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7774785      9.49%     89.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3772106      4.60%     94.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3326099      4.06%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       626346      0.76%     99.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       758040      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     81951226                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         779434     71.18%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        155049     14.16%     85.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       160507     14.66%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119806936     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1813395      1.27%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16485      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14093096      9.84%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7516250      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     143246162                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742011                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1094995                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007644                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    369823270                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    239025987                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    139284153                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     144341157                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       450426                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6852889                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6056                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          462                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2159179                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8549511                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         247149                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        47066                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    179311857                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       626562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17665454                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9029104                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16546                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39874                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          462                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1237276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1106734                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2344010                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    140614593                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13171343                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2631569                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20508559                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19986527                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7337216                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.710009                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             139344878                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            139284153                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         90242240                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        256303490                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.693829                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352091                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96636071                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119114294                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60197789                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2048463                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     73401715                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622773                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.167817                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28846080     39.30%     39.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20653193     28.14%     67.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7802442     10.63%     78.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4375961      5.96%     84.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3707155      5.05%     89.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1659041      2.26%     91.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1588011      2.16%     93.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1082213      1.47%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3687619      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     73401715                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96636071                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119114294                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17682490                       # Number of memory references committed
system.switch_cpus3.commit.loads             10812565                       # Number of loads committed
system.switch_cpus3.commit.membars              16484                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17276175                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107234013                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2461223                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3687619                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           249026179                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          367179225                       # The number of ROB writes
system.switch_cpus3.timesIdled                  16388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 279119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96636071                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119114294                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96636071                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850928                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850928                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.175187                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.175187                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       631572250                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      193681827                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      182199870                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32968                       # number of misc regfile writes
system.l20.replacements                         16942                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172683                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21038                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.208147                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.017238                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.531525                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3135.420381                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           892.030856                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016117                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000618                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.765483                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.217781                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32673                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32673                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8167                       # number of Writeback hits
system.l20.Writeback_hits::total                 8167                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32673                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32673                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32673                       # number of overall hits
system.l20.overall_hits::total                  32673                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16924                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16940                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16924                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16940                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16924                       # number of overall misses
system.l20.overall_misses::total                16940                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3453831                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2699761222                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2703215053                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3453831                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2699761222                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2703215053                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3453831                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2699761222                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2703215053                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49597                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49613                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8167                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8167                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49597                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49613                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49597                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49613                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.341230                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.341443                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.341230                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.341443                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.341230                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.341443                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 215864.437500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159522.643701                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159575.859091                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 215864.437500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159522.643701                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159575.859091                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 215864.437500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159522.643701                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159575.859091                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2648                       # number of writebacks
system.l20.writebacks::total                     2648                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16924                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16940                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16924                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16940                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16924                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16940                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3272528                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2506597515                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2509870043                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3272528                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2506597515                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2509870043                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3272528                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2506597515                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2509870043                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.341230                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.341443                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.341230                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.341443                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.341230                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.341443                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       204533                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148109.047211                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148162.340201                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       204533                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148109.047211                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148162.340201                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       204533                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148109.047211                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148162.340201                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22661                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          345588                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26757                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.915798                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.152282                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.708812                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2570.422860                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1485.716046                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009070                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000661                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.627545                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362724                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42140                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42140                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11621                       # number of Writeback hits
system.l21.Writeback_hits::total                11621                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42140                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42140                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42140                       # number of overall hits
system.l21.overall_hits::total                  42140                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22648                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22661                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22648                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22661                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22648                       # number of overall misses
system.l21.overall_misses::total                22661                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2552935                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4075900072                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4078453007                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2552935                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4075900072                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4078453007                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2552935                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4075900072                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4078453007                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        64788                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              64801                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11621                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11621                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        64788                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               64801                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        64788                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              64801                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.349571                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.349701                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.349571                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.349701                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.349571                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.349701                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 179967.329212                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 179976.744495                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 179967.329212                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 179976.744495                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 179967.329212                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 179976.744495                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3723                       # number of writebacks
system.l21.writebacks::total                     3723                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22648                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22661                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22648                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22661                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22648                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22661                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3814509242                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3816913944                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3814509242                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3816913944                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3814509242                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3816913944                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.349571                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.349701                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.349571                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.349701                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.349571                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.349701                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 168425.876104                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 168435.371078                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 168425.876104                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 168435.371078                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 168425.876104                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 168435.371078                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7612                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          311469                       # Total number of references to valid blocks.
system.l22.sampled_refs                         11708                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.603092                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           83.897140                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.968876                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2394.706716                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1612.427268                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020483                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001213                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.584645                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.393659                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29463                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29463                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9294                       # number of Writeback hits
system.l22.Writeback_hits::total                 9294                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29463                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29463                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29463                       # number of overall hits
system.l22.overall_hits::total                  29463                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7596                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7610                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7596                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7610                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7596                       # number of overall misses
system.l22.overall_misses::total                 7610                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1878944                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1251028879                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1252907823                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1878944                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1251028879                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1252907823                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1878944                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1251028879                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1252907823                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37059                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37073                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9294                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9294                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37059                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37073                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37059                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37073                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.204970                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.205271                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.204970                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.205271                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.204970                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.205271                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164695.744997                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164639.661367                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164695.744997                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164639.661367                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164695.744997                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164639.661367                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4074                       # number of writebacks
system.l22.writebacks::total                     4074                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7596                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7610                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7596                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7610                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7596                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7610                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1164221737                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1165940866                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1164221737                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1165940866                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1164221737                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1165940866                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.204970                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.205271                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.204970                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.205271                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.204970                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.205271                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 153267.737888                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 153211.677530                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 153267.737888                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 153211.677530                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 153267.737888                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 153211.677530                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          5695                       # number of replacements
system.l23.tagsinuse                      4095.902778                       # Cycle average of tags in use
system.l23.total_refs                          291721                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9791                       # Sample count of references to valid blocks.
system.l23.avg_refs                         29.794812                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          116.380155                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     9.986161                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2116.974797                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1852.561665                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.028413                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002438                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.516840                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.452286                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        26416                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  26417                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            8616                       # number of Writeback hits
system.l23.Writeback_hits::total                 8616                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        26416                       # number of demand (read+write) hits
system.l23.demand_hits::total                   26417                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        26416                       # number of overall hits
system.l23.overall_hits::total                  26417                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         5655                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 5676                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         5674                       # number of demand (read+write) misses
system.l23.demand_misses::total                  5695                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         5674                       # number of overall misses
system.l23.overall_misses::total                 5695                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3920719                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    937304324                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      941225043                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3410918                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3410918                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3920719                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    940715242                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       944635961                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3920719                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    940715242                       # number of overall miss cycles
system.l23.overall_miss_latency::total      944635961                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           22                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        32071                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              32093                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         8616                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             8616                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           22                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        32090                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               32112                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           22                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        32090                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              32112                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.176328                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.176861                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.176815                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.177348                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.176815                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.177348                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 186700.904762                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 165747.891070                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 165825.412791                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       179522                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       179522                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 186700.904762                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 165794.015157                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 165871.108165                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 186700.904762                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 165794.015157                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 165871.108165                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3434                       # number of writebacks
system.l23.writebacks::total                     3434                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         5655                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            5676                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         5674                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             5695                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         5674                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            5695                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3682539                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    872803961                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    876486500                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3194553                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3194553                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3682539                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    875998514                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    879681053                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3682539                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    875998514                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    879681053                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.176328                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.176861                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.176815                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.177348                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.176815                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.177348                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       175359                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 154341.991335                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 154419.749824                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 168134.368421                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 168134.368421                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       175359                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 154388.176595                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 154465.505356                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       175359                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 154388.176595                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 154465.505356                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.985466                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016559889                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872117.659300                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.985466                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025618                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16527775                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16527775                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16527775                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16527775                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16527775                       # number of overall hits
system.cpu0.icache.overall_hits::total       16527775                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5187743                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5187743                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5187743                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5187743                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5187743                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5187743                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16527797                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16527797                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16527797                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16527797                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16527797                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16527797                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 235806.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 235806.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 235806.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 235806.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 235806.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 235806.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3470108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3470108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3470108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3470108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3470108                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3470108                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 216881.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 216881.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 216881.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 216881.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 216881.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 216881.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49597                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246452280                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49853                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.579724                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.402996                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.597004                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825793                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174207                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20669507                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20669507                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9943                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25002999                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25002999                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25002999                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25002999                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       166704                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       166704                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       166704                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        166704                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       166704                       # number of overall misses
system.cpu0.dcache.overall_misses::total       166704                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17347152019                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17347152019                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17347152019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17347152019                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17347152019                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17347152019                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20836211                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20836211                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25169703                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25169703                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25169703                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25169703                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008001                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008001                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006623                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006623                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006623                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006623                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104059.602763                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104059.602763                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104059.602763                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104059.602763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104059.602763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104059.602763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8167                       # number of writebacks
system.cpu0.dcache.writebacks::total             8167                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       117107                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       117107                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       117107                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       117107                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       117107                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       117107                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49597                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49597                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49597                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49597                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2945792240                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2945792240                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2945792240                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2945792240                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2945792240                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2945792240                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002380                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59394.564994                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59394.564994                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59394.564994                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59394.564994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59394.564994                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59394.564994                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996551                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100592548                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218936.588710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996551                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13619134                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13619134                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13619134                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13619134                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13619134                       # number of overall hits
system.cpu1.icache.overall_hits::total       13619134                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3802348                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3802348                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13619157                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13619157                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13619157                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13619157                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13619157                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13619157                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64788                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191898497                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65044                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2950.287452                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.100171                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.899829                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898829                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101171                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9426114                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9426114                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6236547                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6236547                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20406                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20406                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14746                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14746                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15662661                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15662661                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15662661                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15662661                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142886                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142886                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142886                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142886                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142886                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142886                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11976636927                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11976636927                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11976636927                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11976636927                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11976636927                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11976636927                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9569000                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9569000                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6236547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6236547                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14746                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15805547                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15805547                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15805547                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15805547                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014932                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009040                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009040                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009040                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009040                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 83819.526945                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83819.526945                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 83819.526945                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83819.526945                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 83819.526945                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83819.526945                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11621                       # number of writebacks
system.cpu1.dcache.writebacks::total            11621                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78098                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78098                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        78098                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        78098                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        78098                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        78098                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        64788                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        64788                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64788                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64788                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64788                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64788                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4401087291                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4401087291                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4401087291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4401087291                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4401087291                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4401087291                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67930.593490                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67930.593490                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 67930.593490                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67930.593490                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 67930.593490                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67930.593490                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995889                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099292506                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374281.870410                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995889                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14652822                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14652822                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14652822                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14652822                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14652822                       # number of overall hits
system.cpu2.icache.overall_hits::total       14652822                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2290272                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2290272                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2290272                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2290272                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2290272                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2290272                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14652838                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14652838                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14652838                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14652838                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14652838                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14652838                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       143142                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       143142                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       143142                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       143142                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       143142                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       143142                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1892944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1892944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1892944                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 135210.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37059                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181295636                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37315                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4858.518987                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.463027                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.536973                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908059                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091941                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9978317                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9978317                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6728640                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6728640                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16119                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16119                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16118                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16118                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16706957                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16706957                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16706957                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16706957                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95805                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95805                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95805                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95805                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95805                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95805                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6416447841                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6416447841                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6416447841                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6416447841                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6416447841                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6416447841                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10074122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10074122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6728640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6728640                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16118                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16118                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16802762                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16802762                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16802762                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16802762                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009510                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009510                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005702                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005702                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 66974.039361                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 66974.039361                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 66974.039361                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 66974.039361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 66974.039361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66974.039361                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9294                       # number of writebacks
system.cpu2.dcache.writebacks::total             9294                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58746                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58746                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58746                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58746                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58746                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37059                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37059                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37059                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37059                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37059                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37059                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1446054978                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1446054978                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1446054978                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1446054978                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1446054978                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1446054978                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39020.345341                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39020.345341                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39020.345341                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39020.345341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39020.345341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39020.345341                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               464.496891                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1103309387                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2357498.690171                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.496891                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.029642                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.744386                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15368100                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15368100                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15368100                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15368100                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15368100                       # number of overall hits
system.cpu3.icache.overall_hits::total       15368100                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           25                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           25                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           25                       # number of overall misses
system.cpu3.icache.overall_misses::total           25                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4598742                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4598742                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4598742                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4598742                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4598742                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4598742                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15368125                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15368125                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15368125                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15368125                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15368125                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15368125                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 183949.680000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 183949.680000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 183949.680000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 183949.680000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 183949.680000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 183949.680000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           22                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           22                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           22                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3949387                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3949387                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3949387                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3949387                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3949387                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3949387                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 179517.590909                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 179517.590909                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 179517.590909                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 179517.590909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 179517.590909                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 179517.590909                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 32090                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               176485373                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 32346                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5456.173035                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.961194                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.038806                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902192                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097808                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10030163                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10030163                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6836536                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6836536                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16521                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16521                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16484                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16484                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16866699                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16866699                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16866699                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16866699                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        64657                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        64657                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          150                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        64807                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         64807                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        64807                       # number of overall misses
system.cpu3.dcache.overall_misses::total        64807                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3034008856                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3034008856                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     28977344                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     28977344                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3062986200                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3062986200                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3062986200                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3062986200                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10094820                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10094820                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6836686                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6836686                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16484                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16484                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16931506                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16931506                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16931506                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16931506                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006405                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006405                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003828                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003828                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003828                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003828                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 46924.677235                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46924.677235                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 193182.293333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 193182.293333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 47263.199963                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47263.199963                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 47263.199963                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47263.199963                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         3258                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets         3258                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8616                       # number of writebacks
system.cpu3.dcache.writebacks::total             8616                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        32586                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        32586                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          131                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          131                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        32717                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        32717                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        32717                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        32717                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        32071                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        32071                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        32090                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        32090                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        32090                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        32090                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1142533190                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1142533190                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      3448501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      3448501                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1145981691                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1145981691                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1145981691                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1145981691                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003177                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003177                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001895                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001895                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001895                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001895                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 35625.118955                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35625.118955                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 181500.052632                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 181500.052632                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 35711.489280                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35711.489280                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 35711.489280                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35711.489280                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
