library ieee;
use ieee.std_logic_1164.all;
entity bdc7seg is
port(
bcd: in std_logic_vector(3 downto 0);
led: out std_logic_vector(6 downto 0)
);

end bdc7seg;
architecture arcbdc7seg of bdc7seg is

begin

with bcd select 

LED <= "0000001" when "0000",
		 "1001111" when "0001",
		 "0010010" when "0010",
		 "0000110" when "0011",
		 "1001100" when "0100",
		 "0100100" when "0101",
		 "1100000" when "0110",
		 "0001111" when "0111",
		 "0000000" when "1000",
		 "0001100" when "1001",
		 "1111111" when others;

		 end arcbdc7seg;
		 
