#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Feb 28 22:49:26 2024
# Process ID: 6076
# Current directory: /home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1
# Command line: vivado -log Axi_SPI_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Axi_SPI_wrapper.tcl
# Log file: /home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/Axi_SPI_wrapper.vds
# Journal file: /home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/vivado.jou
# Running On: zachsarch-pc, OS: Linux, CPU Frequency: 5061.655 MHz, CPU Physical cores: 14, Host memory: 33385 MB
#-----------------------------------------------------------
source Axi_SPI_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zach/ip_repo/MySPI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zach/Vivado/2023.2/data/ip'.
Command: synth_design -top Axi_SPI_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6090
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2040.137 ; gain = 402.746 ; free physical = 21875 ; free virtual = 29076
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Axi_SPI_wrapper' [/home/zach/Lab_4_194BB/Lab_4_194BB.srcs/sources_1/imports/hdl/Axi_SPI_wrapper.v:13]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/zach/Lab_4_194BB/Lab_4_194BB.srcs/sources_1/imports/hdl/Axi_SPI_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'Axi_SPI' [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/synth/Axi_SPI.v:13]
INFO: [Synth 8-6157] synthesizing module 'Axi_SPI_MySPI_0_0' [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_MySPI_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Axi_SPI_MySPI_0_0' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_MySPI_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Axi_SPI_clk_wiz_0' [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Axi_SPI_clk_wiz_0' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Axi_SPI_jtag_axi_0_0' [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Axi_SPI_jtag_axi_0_0' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Axi_SPI_reset_inv_0_0' [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Axi_SPI_reset_inv_0_0' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Axi_SPI_rst_clk_wiz_100M_0' [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_rst_clk_wiz_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Axi_SPI_rst_clk_wiz_100M_0' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/.Xil/Vivado-6076-zachsarch-pc/realtime/Axi_SPI_rst_clk_wiz_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'Axi_SPI_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/synth/Axi_SPI.v:100]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'Axi_SPI_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/synth/Axi_SPI.v:100]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'Axi_SPI_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/synth/Axi_SPI.v:100]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'Axi_SPI_rst_clk_wiz_100M_0' is unconnected for instance 'rst_clk_wiz_100M' [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/synth/Axi_SPI.v:100]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_100M' of module 'Axi_SPI_rst_clk_wiz_100M_0' has 10 connections declared, but only 6 given [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/synth/Axi_SPI.v:100]
INFO: [Synth 8-6155] done synthesizing module 'Axi_SPI' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/synth/Axi_SPI.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Axi_SPI_wrapper' (0#1) [/home/zach/Lab_4_194BB/Lab_4_194BB.srcs/sources_1/imports/hdl/Axi_SPI_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2119.074 ; gain = 481.684 ; free physical = 21784 ; free virtual = 28986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2133.918 ; gain = 496.527 ; free physical = 21776 ; free virtual = 28978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2133.918 ; gain = 496.527 ; free physical = 21776 ; free virtual = 28978
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2133.918 ; gain = 0.000 ; free physical = 21772 ; free virtual = 28974
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/Axi_SPI_jtag_axi_0_0/Axi_SPI_jtag_axi_0_0_in_context.xdc] for cell 'Axi_SPI_i/jtag_axi_0'
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/Axi_SPI_jtag_axi_0_0/Axi_SPI_jtag_axi_0_0_in_context.xdc] for cell 'Axi_SPI_i/jtag_axi_0'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_MySPI_0_0/Axi_SPI_MySPI_0_0/Axi_SPI_MySPI_0_0_in_context.xdc] for cell 'Axi_SPI_i/MySPI_0'
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_MySPI_0_0/Axi_SPI_MySPI_0_0/Axi_SPI_MySPI_0_0_in_context.xdc] for cell 'Axi_SPI_i/MySPI_0'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0_in_context.xdc] for cell 'Axi_SPI_i/clk_wiz'
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0_in_context.xdc] for cell 'Axi_SPI_i/clk_wiz'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_rst_clk_wiz_100M_0/Axi_SPI_rst_clk_wiz_100M_0/Axi_SPI_rst_clk_wiz_100M_0_in_context.xdc] for cell 'Axi_SPI_i/rst_clk_wiz_100M'
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_rst_clk_wiz_100M_0/Axi_SPI_rst_clk_wiz_100M_0/Axi_SPI_rst_clk_wiz_100M_0_in_context.xdc] for cell 'Axi_SPI_i/rst_clk_wiz_100M'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_reset_inv_0_0/Axi_SPI_reset_inv_0_0/Axi_SPI_reset_inv_0_0_in_context.xdc] for cell 'Axi_SPI_i/reset_inv_0'
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_reset_inv_0_0/Axi_SPI_reset_inv_0_0/Axi_SPI_reset_inv_0_0_in_context.xdc] for cell 'Axi_SPI_i/reset_inv_0'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.srcs/constrs_1/new/constraints1.xdc]
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.srcs/constrs_1/new/constraints1.xdc]
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.855 ; gain = 0.000 ; free physical = 21767 ; free virtual = 28969
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.891 ; gain = 0.000 ; free physical = 21767 ; free virtual = 28969
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21779 ; free virtual = 28977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21779 ; free virtual = 28977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for Axi_SPI_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Axi_SPI_i/jtag_axi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Axi_SPI_i/MySPI_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Axi_SPI_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Axi_SPI_i/rst_clk_wiz_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Axi_SPI_i/reset_inv_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21779 ; free virtual = 28977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21777 ; free virtual = 28976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21783 ; free virtual = 28985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21790 ; free virtual = 28992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21790 ; free virtual = 28992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21790 ; free virtual = 28992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21791 ; free virtual = 28994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21791 ; free virtual = 28994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21791 ; free virtual = 28994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21791 ; free virtual = 28994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21791 ; free virtual = 28994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21791 ; free virtual = 28994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |Axi_SPI_MySPI_0_0          |         1|
|2     |Axi_SPI_clk_wiz_0          |         1|
|3     |Axi_SPI_jtag_axi_0_0       |         1|
|4     |Axi_SPI_reset_inv_0_0      |         1|
|5     |Axi_SPI_rst_clk_wiz_100M_0 |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |Axi_SPI_MySPI_0          |     1|
|2     |Axi_SPI_clk_wiz          |     1|
|3     |Axi_SPI_jtag_axi_0       |     1|
|4     |Axi_SPI_reset_inv_0      |     1|
|5     |Axi_SPI_rst_clk_wiz_100M |     1|
|6     |IBUF                     |     1|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21791 ; free virtual = 28994
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2206.891 ; gain = 496.527 ; free physical = 21791 ; free virtual = 28994
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2206.891 ; gain = 569.500 ; free physical = 21791 ; free virtual = 28994
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.891 ; gain = 0.000 ; free physical = 21791 ; free virtual = 28994
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.891 ; gain = 0.000 ; free physical = 22082 ; free virtual = 29285
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fab614cd
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2206.891 ; gain = 915.539 ; free physical = 22082 ; free virtual = 29285
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1500.914; main = 1500.914; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 2174.844; main = 2174.844; forked = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.891 ; gain = 0.000 ; free physical = 22082 ; free virtual = 29285
INFO: [Common 17-1381] The checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.runs/synth_1/Axi_SPI_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Axi_SPI_wrapper_utilization_synth.rpt -pb Axi_SPI_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 22:49:41 2024...
