INFO: [VRFC 10-2263] Analyzing Verilog file "/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk_out1_clk_wiz_0_en_clk, assumed default net type wire [/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:202]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/keith/xilProjects/artyBoardVHDLuart/artyUartPrj.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
