[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADuM152N1BRZ production of ANALOG DEVICES from the text: 3.0 kV RMS 5-Channel Digital Isolators\nData Sheet ADuM150N /ADuM151N /ADuM152N\n \n Rev. A  Document Feedback \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 ©2016–2019 Analog Devices, Inc. All rights reserved. Technical Support  www.analog.com   FEATURES \nHigh common-mode transient immunity: 100 kV/μs \nHigh robustness to radiated and conducted noise Low propagation delay \n13 ns maximum for 5 V operation 15 ns maximum for 1.8 V operation \n150 Mbps maximum guaranteed data rate Safety and regulatory approvals  (pending) \nUL recognition: 3000 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice 5A  VDE certificate of conformity  \nDIN V VDE V 0884-10 (VDE V 0884-10):2006-12 V\nIORM = 565 V peak \nCQC certification per GB4943.1-2011 \nLow dynamic power consumption 1.8 V to 5 V level translation High temperature operation: 125°C Fail-safe high or low options 16-lead, RoHS compliant, narrow-body SOIC package \nAPPLICATIONS \nGeneral-purpose multichannel isolation Serial peripheral interface (SPI)/data converter isolation Industrial field bus isolation \nGENERAL DESCRIPTION \nThe ADuM150N /ADuM151N /ADuM152N1 are 5-channel \ndigital isolators based on Analog Devices, Inc., iCoupler® \ntechnology. Combining high speed, complementary metal-oxide \nsemiconductor (CMOS) and monolithic air core transformer \ntechnology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices and other integrated couplers. The maximum propagation delay is 13 ns with a pulse width distortion of less than 4.5 ns at 5 V operation. Channel to \nchannel matching of propagation delay is tight at 4.0 ns \nmaximum. \nThe ADuM150N /ADuM151N /ADuM152N  data channels are \nindependent and are available in a variety of configurations with a withstand voltage rating of 3.0 kV rms (see the Ordering Guide). The devices operate with the supply voltage on either side ranging from 1.7 V to 5.5 V , providing compatibility with \nlower voltage systems as well as enabling voltage translation \nfunctionality across the isolation barrier.  FUNCTIONAL BLOCK DIAGRAMS \nENCODE DECODEENCODE DECODEENCODE DECODEENCODE DECODEENCODE DECODEVDD1\nVIA\nVIB\nVIC\nVID\nVIE\nNICVOA\nVOB\nVOC\nVOD\nVOE\nNIC\nGND1VDD2 ADuM150N\nGND21\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9\n14531-001 \nFigure 1. ADuM150N  Functional Block Diagram \nENCODE DECODEENCODE DECODEENCODE DECODEENCODE DECODEVDD1\nVIA\nVIB\nVIC\nVID\nVOE\nNICVOA\nVOB\nVOC\nVOD\nVIE\nNIC\nGND1VDD2 ADuM151N\nGND21\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9DECODE ENCODE\n14531-002 \nFigure 2. ADuM151N  Functional Block Diagram \nENCODE DECODEENCODE DECODEENCODE DECODEVDD1\nVIA\nVIB\nVIC\nVOD\nVOE\nNICVOA\nVOB\nVOC\nVID\nVIE\nNIC\nGND1VDD2 ADuM152N\nGND21\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9DECODE ENCODE\nDECODE ENCODE\n14531-003 \nFigure 3. ADuM152N  Functional Block Diagram \n \n  Unlike other optocoupler alternatives, dc correctness is ensured \nin the absence of input logic transitions. Two different fail-safe options are available by which the outputs transition to a predeter-mined state when the input power supply is not applied. \n \n \n \n1 Protected by U.S. Patents 5,952,849; 6,873,065; 6, 903,578; and 7,075,329. Other patents are pending. \nADuM150N/ADuM151N/ADuM152N Data Sheet\n \nRev. A | Page 2 of 22 TABLE OF CONTENTS \nFeatures .............................................................................................. 1  \nApplications ....................................................................................... 1  \nGeneral Description ......................................................................... 1  \nFunctional Block Diagrams ............................................................. 1  \nRevision History ............................................................................... 2  \nSpecifications ..................................................................................... 3  \nElectrical Characteristics—5 V Operation................................ 3  \nElectrical Characteristics—3.3 V Operation ............................ 5  \nElectrical Characteristics—2.5 V Operation ............................ 7  \nElectrical Characteristics—1.8 V Operation ............................ 9  \nInsulation and Safety Related Specifications .......................... 11  \nPackage Characteristics ............................................................. 11  \nRegulatory Information ............................................................. 11  \nDIN V VDE V 0884-10 (VDE V 0884-10) Insulation \nCharacteristics ............................................................................ 12  Recommended Operating Conditions .................................... 12  \nAbsolute Maximum Ratings ......................................................... 13  \nESD Caution................................................................................ 13  \nPin Configurations and Function Descriptions ......................... 14  \nTypical Performance Characteristics ........................................... 17  \nTheory of Operation ...................................................................... 19  \nApplications Information .............................................................. 20  \nPCB Layout ................................................................................. 20  \nPropagation Delay Related Parameters ................................... 20  \nJitter Measurement ..................................................................... 20  \nInsulation Lifetime ..................................................................... 20  \nOutline Dimensions ....................................................................... 22  \nOrdering Guide .......................................................................... 22  \n \n \nREVISION HISTORY \n7/2019—Rev. 0 to Rev. A \nChanges to Table 11 ........................................................................ 11  8/2016—Revision 0: Initial Version \nData Sheet  ADuM150N/ADuM151N/ADuM152N  \n \nRev. A | Page 3  of 22 SPECIFICATIONS \nELECTRICAL CHARACTER ISTICS —5 V OPERATION  \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 5  V.  M inimum/maximum specifications  apply over the entire recommended \noperation range of 4.5 V ≤ V DD1 ≤ 5.5 V , 4.5 V ≤ V DD2 ≤ 5.5 V , and − 40°C  ≤ TA ≤ +125°C , unless otherwise noted. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.  \nTabl e 1.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nSWITCHING SPECIFICATIONS        \nPulse Width  PW 6.6   ns Within pulse width distortion (PWD) limit  \nData Rate1   150   Mbps  Within PWD limit  \nPropagation Delay  tPHL, tPLH 4.8 7.2 13 ns 50% input to 50% output  \nPulse Width Distortion  PWD   0.5 4.5 ns |tPLH − t PHL| \nChange vs. Temperature    1.5  ps/°C   \nPropagation Delay Skew  tPSK   6.1 ns Between any two units at the  \nsame temperature, voltage, and load  \nChannel Matching        \nCodirectional  tPSKCD   0.5 4.0 ns  \nOpposing Direction  tPSKOD   0.5 4.5 ns  \nJitter   490  ps p -p See the Jitter Measurement  section  \n   70  ps rms See the Jitter Measurement  section  \nDC SPECIFICATIONS        \nInput Threshold  Voltage        \nLogic High   VIH 0.7 × \nVDDx   V  \nLogic Low  VIL   0.3 × V\nDDx V  \nOutput Voltage        \nLogic High  VOH VDDx − 0.1  VDDx  V  IOx2 = −20 µA, V Ix = V IxH3 \n  VDDx − 0.4  VDDx − \n0.2  V IOx2 = −4 mA, V Ix = V IxH3 \nLogic Low  VOL  0.0 0.1 V IOx2 = 20 µA, V Ix = V IxL4  \n   0.2 0.4 V IOx2 = 4 mA, V Ix = V IxL4 \nInput Current per Channel  II −10 +0.01  +10  µA 0 V ≤ VIx ≤ VDDx \nQuiescent  Supply Current        \nADuM150N        \n IDD1 (Q)   2.54  3.70  mA VI5 = 0 ( N0), 1 ( N1)6 \n IDD2 (Q)   3.34  4.56  mA VI5 = 0 ( N0), 1 ( N1)6 \n IDD1 (Q)   16.8  27.5  mA VI5 = 1 ( N0), 0 (N 1)6 \n IDD2 (Q)   3.57  4.90  mA VI5 = 1 (N0), 0 (N 1)6 \nADuM151N        \n IDD1 (Q)   2.79  4.09  mA VI5 = 0 (N0), 1 (N1)6 \n IDD2 (Q)   3.20  4.22  mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   14.2  23 mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   7.08  11.1  mA VI5 = 1 (N0), 0 (N1)6 \nADuM152N        \n IDD1 (Q)   2.91  4.11  mA VI5 = 0 (N0), 1 (N1)6 \n IDD2 (Q)   2.95  4.15  mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   11.1  19.5  mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   10.5  16.7  mA VI5 = 1 (N0), 0 (N1)6 \nDynamic Supply Current       Inputs switching, 50% duty cycle  \nDynamic Input  IDDI (D)   0.01   mA/Mbps   \nDynamic Output  IDDO (D)   0.02   mA/Mbps   \nADuM150N/ADuM151N/ADuM152N  Data Sheet  \n \nRev. A | Page 4  of 22 Parameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nUndervoltage Lockou t UVLO       \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold  VDDxUV−   1.5  V  \nVDDx Hysteresis  VDDxUVH   0.1  V  \nAC SPECIFICATIONS        \nOutput Rise/Fall Time  tR/tF  2.5  ns 10% to 90%  \nCommon -Mode Transient \nImmunity7 |CM H| 75 100  kV/µs  VIx = V DDx, VCM = 1000 V,  \ntransient magnitude = 800 V  \n |CM L| 75 100  kV/µs  VIx = 0 V, V CM = 1000 V,  \ntransient magnitude = 800 V  \n \n1 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.  \n2 IOx is the Cha nnel x output current, where x = A, B, C,  D, or E. \n3 VIxH is the input side logic high.  \n4 VIxL is the input side logic low.  \n5 VI is the voltage input.  \n6 N0 refers to  the ADuM150N0/ ADuM151N0/ ADuM152N0 models.  N1 refers to  the ADuM150N1 /ADuM151N1/ ADuM152N1 models . See the Ordering Guide  section.  \n7 |CM H| is the maximum common -mode voltage s lew rate that can be sustained while maintaining the voltage output (V O) > 0.8 V DDx. |CM L| is the maximum common -\nmode voltage slew rate that can be sustained while maintaining V O > 0.8 V. The common -mode voltage slew rates apply to both rising and falling common -mode \nvoltage edges.  \n \nTable 2. Total Supply Current vs. Data Throughput  \n  1 Mbps  25 Mbps  100 Mbps   \nParameter  Symbol  Min  Typ  Max  Min  Typ  Max  Min  Typ  Max  Unit  \nSUPPLY CURRENT             \nADuM150N             \nSupply Current Side 1  IDD1  9.63 14.6   10.9 17.1   16.0 24.0  mA \nSupply Current Side 2  IDD2  3.61 5.61   5.36 8.50   11.1 19.0  mA \nADuM151N             \nSupply Current Side 1  IDD1  8.51  13.7   9.85  16.1   15.0  23.3  mA \nSup ply Current Side 2  IDD2  5.28  8.95   6.89  11.5   12.3  20.0  mA \nADuM152N             \nSupply Current Side 1  IDD1  7.08 11.6   8.56  13.9   13.7  20.4  mA \nSupply Current Side 2  IDD2  6.83  10.5   8.35  12.8   13.4  20.6  mA \n \n \n \n \n \n \n \nData Sheet  ADuM150N/ADuM151N/ADuM152N \n \nRev. A | Page 5 of 22 ELECTRICAL CHARACTER ISTICS —3.3 V OPERATI ON \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 3.3 V . Minimum/maximum specifications  apply over  the entire recommended \noperation range: 3.0 V ≤ V DD1 ≤ 3.6 V , 3.0 V ≤ V DD2 ≤ 3.6 V , and − 40°C  ≤ TA ≤ +125°C, unless otherwise noted. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.  \nTable 3.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nSWITCHING SPECIFICATIONS        \nPulse Width  PW 6.6   ns Within PWD limit  \nData Rate1   150   Mbps  Within PWD limit  \nPropagation Delay  tPHL, tPLH 4.8 6.8 14 ns 50% input to 50% output  \nPulse Width Distortion  PWD   0.7 4.5 ns |tPLH − t PHL| \nChange vs. Temperature    1.5  ps/°C   \nPropagation Delay Skew  tPSK   7.5 ns Between any two units at the same  \ntemperature, voltage, and load  \nChannel Matching        \nCodirectional  tPSKCD   0.7 4.0 ns  \nOpposing Direction  tPSKOD   0.7 4.5 ns  \nJitter    580  ps p -p See the Jitter Measurement  section  \n   120  ps rms See the Jitter Measurement  section  \nDC SPECIFICATIONS        \nInput Threshold  Voltage        \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage        \nLogic High  VOH VDDx − 0.1  VDDx  V  IOx2 = −20 µA, V Ix = V IxH3 \n  VDDx − 0.4 VDDx − 0.2   V IOx2 = −2 mA, V Ix = V IxH3 \nLogic Low  VOL  0.0 0.1 V IOx2 = 20 µA, V Ix = V IxL4  \n   0.2 0.4 V IOx2 = 2 mA, V Ix = V IxL4 \nInput Current per Channel  II −10 +0.01  +10  µA  0 V ≤ VIx ≤ VDDx \nQuiescent  Supply Current        \nADuM150N        \n IDD1 (Q)   2.36 3.52  mA VI5  = 0 (N0), 1 (N1)6 \n IDD2 (Q)   3.20 4.42  mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   16.5 27.2  mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   3.43  4.76  mA VI5 = 1 (N0), 0 (N1)6 \nADuM151N        \n IDD1 (Q)   2.61  3.91  mA VI5 = 0 (N0), 1 (N1)6 \n IDD2 (Q)   3.05  4.07  mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   14.0  22.8  mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   6.91  10.9  mA VI5 = 1 (N0), 0 (N1)6 \nADuM152N        \n IDD1 (Q)   2.74  3.94  mA VI5 = 0 (N0), 1 (N1)6 \n IDD2 (Q)   2.79  3.99  mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   10.9  19.3  mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   10.3  16.5  mA VI5 = 1 (N0), 0 (N1)6 \nDynamic Supply Current       Inputs switching, 50% duty cycle  \nDynamic Input  IDDI (D)   0.01   mA/Mbps   \nDynamic Output  IDDO (D)   0.01   mA/Mbps   \nUndervoltage Lockout  UVLO       \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold  VDDxUV−   1.5  V  \nVDDx Hysteresis  VDDxUVH   0.1  V  \nADuM150N/ADuM151N/ADuM152N  Data Sheet  \n \nRev. A | Page 6  of 22 Parameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nAC SPECIFICATIONS        \nOutput Rise/Fall Time  tR/tF  2.5  ns 10% to 90%  \nCommon -Mode Transient Immunity7 |CM H| 75 100  kV/µs  VIx = V DDx, VCM = 1000 V,  \ntransient magnitude = 800 V  \n |CM L| 75 100  kV/µs  VIx = 0 V, V CM = 1000 V,  \ntransient magnitude = 800 V  \n \n1 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.  \n2 IOx is the Channel x outp ut current , where x = A, B, C, D , or E . \n3 VIxH is the input side logic high.  \n4 VIxL is the input side  logic low.  \n5 VI is the voltage input.  \n6 N0 refers to  the ADuM150N0/ ADuM151N0/ ADuM152N0 models.  N1 refers to  the ADuM150N1 /ADuM151N1/ ADuM152N1 models . See the Ordering Guide  section.  \n7 |CM H| is the maximum common -mode voltage slew rate that can be sustained while maintaining the voltage output (V O) > 0.8 V DDx. |CM L| is the maximum common -\nmode voltage slew rate that can be sustained while maintaining V O > 0.8 V. The common -mode voltage slew rates apply to both rising and falling common -mode \nvoltage edges.  \n \nTable 4. Total Supply Current vs. Data Throughput  \n  1 Mbps  25 Mbps  100 Mbps   \nParameter  Symbol  Min  Typ  Max  Min  Typ  Max  Min  Typ  Max  Unit  \nSUPPLY CURRENT             \nADuM150N             \nSupply Current Side 1  IDD1  9.36  14.3   10.4  16.6  14.6  22.6  mA \nSupply Current Side 2  IDD2  3.45  5.45   5.03 8.23   10.2  18.1  mA \nADuM151N             \nSupply Current Side 1  IDD1  8.26  13.5   9.41  15.7   13.9  22.2  mA \nSup ply Current Side 2  IDD2  5.09  8.76   6.55  11.2   11.4  19.1  mA \nADuM152N             \nSupply Current Side 1  IDD1  6.84 11.3   8.12  13.5   12.7  19.4  mA \nSupply Current Side 2  IDD2  6.60  10.3   7.94  12.4   12.6  19.8  mA \n \n \n \n \n \n \n \n \n \n \nData Sheet  ADuM150N/ADuM151N/ADuM152N  \n \nRev. A | Page 7  of 22 ELECTRICAL CHARACTER ISTICS —2.5 V OPERATI ON \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 2.5 V . Minimum/maximum specifications  apply o ver the entire recommended \noperation range: 2.25  V ≤ V DD1 ≤ 2.75 V , 2.25 V ≤ V DD2 ≤ 2.75 V , − 40°C  ≤ TA ≤ +125°C, unless otherwise noted. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.  \nTable 5.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nSWITCHING SPECIFICATIONS        \nPulse Width  PW 6.6   ns Within PWD limit  \nData Rate1    150   Mbps  Within PWD limit  \nPropagation Delay  tPHL, tPLH 5.0 7.0 14 ns 50% input to 50% output  \nPulse Width Distortion  PWD   0.7 5.0 ns |tPLH − t PHL| \nChange vs. Temperature    1.5  ps/°C   \nPropagation Delay Skew  tPSK   6.8 ns Between any two units at the  \nsame temperature, voltage, load  \nChannel Matching        \nCodirectional  tPSKCD   0.7 5.0 ns  \nOpposing Direction  tPSKOD   0.7 5.0 ns  \nJitter    800  ps p -p See the Jitter Measurement  section  \n   190  ps rms See the Jitter Measurement  section  \nDC SPECIFICATIONS        \nInput Threshold  Voltage        \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage        \nLogic High  VOH VDDx − 0.1  VDDx  V  IOx2 = −20 µA, V Ix = V IxH3 \n  VDDx − 0.4 VDDx − 0.2  V IOx2 = −2 mA, V Ix = V IxH3 \nLogic Low  VOL  0.0 0.1 V IOx2 = 20 µA, V Ix = V IxL4  \n   0.2 0.4 V IOx2 = 2 mA, V Ix = V IxL4 \nInput Current per Channel  II −10 +0.01  +10  µA  0 V ≤ VIx ≤ VDDx \nQuiescent S upply Current        \nADuM150N        \n IDD1 (Q)   2.28 3.44  mA VI5 = 0 (N0), 1 (N1) 6 \n IDD2 (Q)   3.13  4.35  mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   16.4  27.1  mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   3.34 4.67  mA VI5 = 1 (N0), 0 (N1)6 \nADuM151N        \n IDD1 (Q)   2.52  3.82  mA VI5 = 0 (N0), 1 (N1)6 \n IDD2 (Q)   2.97  3.99  mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   13.9  22.7  mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   6.83  10.8  mA VI5 = 1 (N0), 0 (N1)6 \nADuM152N        \n IDD1 (Q)   2.66  3.86  mA VI5 = 0 (N0), 1 (N1)6 \n IDD2 (Q)   2.71  3.91  mA VI5 = 0 (N 0), 1 (N1)6 \n IDD1 (Q)   10.8  19.2  mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   10.2  16.4  mA VI5 = 1 (N0), 0 (N1)6 \nDynamic Supply Current       Inputs switching, 50% duty cycle  \nDynamic Input  IDDI (D)   0.01   mA/Mbps   \nDynamic Output  IDDO (D)   0.01   mA/Mbps   \nUndervoltage Lockout        \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold  VDDxUV−   1.5  V  \nVDDx Hysteresis  VDDxUVH   0.1  V  \nADuM150N/ADuM151N/ADuM152N  Data Sheet  \n \nRev. A | Page 8  of 22 Parameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nAC SPECIFICATIONS        \nOutput Rise/Fall Time  tR/tF  2.5  ns 10% to 90%  \nCommon -Mode Transient Immunity7 |CM H| 75 100  kV/µs  VIx = V DDx, VCM = 1000 V,  \ntransient magnitude = 800 V  \n |CM L| 75 100  kV/µs  VIx = 0 V, V CM = 1000 V,  \ntransient magnitude = 800 V  \n \n1 150 Mbps is the highest data rate that can  be guaranteed, although higher data rates are possible.  \n2 IOx is the Channe l x o utput current , where x = A, B, C, D , or E . \n3 VIxH is the input side logic high.  \n4 VIxL is the input side logic low.  \n5 VI is the voltage input.  \n6 N0 refers to  the ADuM150N0/ ADuM151N0/ ADuM152N0 models.  N1 refers  to the ADuM150N1 /ADuM151N1/ ADuM152 N1 models . See the Ordering Guide  section.  \n7 |CM H| is the maximum common -mode voltage slew rate that can be sustained while maintaining the voltage output (V O) > 0.8 V DDx. |CM L| is the maximum common -\nmode voltage slew rate that c an be sustained while maintaining V O > 0.8 V. The common -mode voltage slew rates apply to both rising and falling common -mode \nvoltage edges.  \n \nTable 6. Total Supply Current vs. Data Throughput  \n  1 Mbps  25 Mbps  100 Mbps   \nParameter  Symbol  Min  Typ  Max  Min  Typ  Max  Min  Typ  Max  Unit  \nSUPPLY CURRENT             \nADuM150N             \nSupply Current Side 1  IDD1  9.25  14.2   10.2  16.4   14.0 22.0  mA \nSupply Current Side 2  IDD2  3.35  5.35   4.58 7.78   8.61  16.5  mA \nADuM151N             \nSupply Current Side 1  IDD1  8.14  13.4   9.14  15.4   13.1  21.4  mA \nSup ply Current Side 2  IDD2  4.98  8.65   6.14  10.8   10.1  17.8  mA \nADuM152N             \nSupply Current Side 1  IDD1  6.74 11.2   7.80  13.2   11.8  18.5  mA \nSupply Current Side 2  IDD2  6.48  10.2   7.56  12.0   11.5  18.7  mA \n \n \n \n \n \n \n \n \n \n \n \n \n \nData Sheet  ADuM150N/ADuM151N/ADuM152N \n \nRev. A | Page 9 of 22 ELECTRICAL CHARACTER ISTICS —1.8 V OPERATI ON \nAll typical specifications are at T A = 25°C, V DD1 = V DD2 = 1.8 V . Minimum/maximum specifications  appl y over the entire recommended \noperation range: 1.7 V ≤ V DD1 ≤ 1.9 V , 1.7 V ≤ V DD2 ≤ 1.9 V , and − 40°C  ≤ TA ≤ +125°C , unless otherwise noted. Switching specifications \nare tested with C L = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.  \nTabl e 7.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nSWITCHING SPECIFICATIONS        \nPulse Width  PW 6.6   ns Within PWD limit  \nData Rate1    150   Mbps  Within PWD limit  \nPropagation Delay  tPHL, tPLH 5.8 8.7 15 ns 50% in put to 50% output  \nPulse Width Distortion  PWD   0.7 5.0 ns |tPLH − t PHL| \nChange vs. Temperature    1.5  ps/°C   \nPropagation Delay Skew  tPSK   7.0 ns Between any two units at the same  \ntemperature, voltage, and load  \nChannel Matching        \nCodirectional  tPSKCD   0.7 5.0 ns  \nOpposing Direction  tPSKOD   0.7 5.0 ns  \nJitter    470  ps p -p See the Jitter Measurement  section \n   70  ps rms See the Jitter Measurement  section \nDC SPECIFICATIONS        \nInput Threshold  Voltage        \nLogic High  VIH 0.7 × V DDx   V  \nLogic Low  VIL   0.3 × V DDx V  \nOutput Voltage        \nLogic High  VOH VDDx − 0.1  VDDx  V  IOx2 = −20 µA, V Ix = V IxH3 \n  VDDx − 0.4 VDDx − 0.2  V IOx2 = −2 mA, V Ix = V IxH3 \nLogic Low  VOL  0.0 0.1 V IOx2 = 20 µA, V Ix = V IxL4  \n   0.2 0.4 V IOx2 = 2 mA, V Ix = V IxL4 \nInput Current per Channel  II −10 +0.01  +10  µA  0 V ≤ V Ix ≤ V DDx \nQuiescent S upply Current        \nADuM150N        \n IDD1 (Q)   2.19  3.35  mA VI5 = 0 (N0), 1 (N1)6 \n IDD2 (Q)   3.07  4.29  mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   16.3 27.0 mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   3.28  4.61  mA VI5 = 1 (N0), 0 (N1)6 \nADuM151N        \n IDD1 (Q)   2.44 3.74  mA VI5 = 0 (N0), 1 (N1)6 \n IDD2 (Q)   2.91  3.93  mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   13.7  22.5 mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   6.75  10.7 mA VI5 = 1 (N0), 0 (N1)6 \nADuM152N        \n IDD1 (Q)   2.58  3.78  mA VI5 = 0 (N0), 1 (N1)6 \n IDD2 (Q)   2.64  3.84 mA VI5 = 0 (N0), 1 (N1)6 \n IDD1 (Q)   10.7 19.1 mA VI5 = 1 (N0), 0 (N1)6 \n IDD2 (Q)   10.1 16.3 mA VI5 = 1 (N0), 0 (N1)6 \nDynamic Supply Current       Inputs switching, 50% duty cycle  \nDynamic Input  IDDI (D)   0.01   mA/Mbps   \nDynamic Output  IDDO (D)   0.01   mA/Mbps   \nUndervoltage Loc kout  UVLO       \nPositive V DDx Threshold  VDDxUV+   1.6  V  \nNegative V DDx Threshold  VDDxUV−   1.5  V  \nVDDx Hysteresis  VDDxUVH   0.1  V  \nADuM150N/ADuM151N/ADuM152N Data Sheet  \n \nRev. A | Page 10 of 22 Parameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nAC SPECIFICATIONS        \nOutput Rise/Fall Time  tR/tF  2.5  ns 10% to 90%  \nCommon -Mode Transient Immunity7 |CM H| 75 100  kV/µs  VIx = V DDx, VCM = 1000 V,  \ntransient magnitude = 800 V  \n |CM L| 75 100  kV/µs  VIx = 0 V, V CM = 1000 V,  \ntransient magnitude = 800 V  \n \n1 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.  \n2 IOx is the C hannel x output current , where x = A, B, C, D , or E . \n3 VIxH is the input side logic high.  \n4 VIxL is the input side logic low.  \n5 VI is the voltage input.  \n6 N0 refers to  the ADuM150N0/ ADuM151N0/ ADuM152N0 models.  N1 refers to  the ADuM150N1 /ADuM151N1/ ADuM152N1 models . See the Ordering Guide  section.  \n7 |CM H| is the maximum common -mode voltage slew rate that can be sustained while maintaining the voltage output (V O) > 0.8 V DDx. |CM L| is the maximum common -\nmode voltage slew rate that can be sustained while maintaining V O > 0.8 V. The common -mode voltage s lew rates apply to both rising and falling common -mode \nvoltage edges.  \n \nTable 8. Total Supply Current vs. Data Throughput  \n  1 Mbps  25 Mbps  100 Mbps   \nParameter  Symbol  Min  Typ  Max  Min  Typ  Max  Min  Typ  Max  Unit  \nSUPPLY CURRENT             \nADuM150N             \nSupply Current Side 1  IDD1  9.07  14.0  10.0 16.2  13.8  21.8  mA \nSupply Current Side 2  IDD2  3.30  5.30  4.55 7.75   8.71  16.4 mA \nADuM151N             \nSupply Current Side 1  IDD1  7.99 13.3  8.98 15.3  12.8  21.1 mA \nSup ply Current Side 2  IDD2  4.89  8.56   6.06  10.7  10.1  17.8  mA \nADuM152N             \nSupply Current Side 1  IDD1  6.62 11.1  7.68 13.1  11.6 18.3 mA \nSupply Current Side 2  IDD2  6.38  10.1  7.45  11.9  11.5  18.7  mA \n \n  \n \n \n \n \n \n  \n \n \n \n \n \n  \n \nData Sheet  ADuM150N/ADuM151N/ADuM152N \n \nRev. A | Page 11 of 22 INSULATION AND SAFETY RELATED SPECIFICATIONS  \nFor additional information, see http://www.analog.com/icouplersafety . \nTable 9.  \nParameter  Symbol  Value  Unit  Test Conditions/Comments  \nRated Dielectric Insulation Voltage   3000  V rms  1-minute duration  \nMinimum External Air Gap (Clearance)  L (I01)  4.0 mm min  Measured from input terminals to output terminals, \nshortest distance through air  \nMinimum External Tracking (Creepage)  L (I02)  4.0 mm min  Measured from input terminals to output terminals, \nshortest distance path along body  \nMinimum Clearance in t he Plane of the Printed \nCircuit Board (PCB Clearance)  L (PCB)  4.5 mm  min  Measured from input terminals to output terminals, \nshortest distance through air, line of sight, in the PCB mounting plane  \nMinimum Internal Gap (Internal Clearance)   25.5  μm min  Minimum distance through insulation  \nTracking Resistance (Comparative Tracking Index)  CTI >400  V DIN IEC 112/VDE 0303 Part 1  \nMaterial Group   II  Material Group (DIN VDE 0110, 1/89, Table 1)  \nPACKAGE CHARACTERIST ICS \nTable 10.  \nParameter  Symbol  Min  Typ  Max  Unit  Test Conditions/Comments  \nResistance (Input to Output)1 RI-O  1013  Ω  \nCapacitance (Input to Output)1  CI-O  2.2  pF f = 1 MHz  \nInput Capacitance2 CI  4.0  pF  \nIC Juncti on to Ambient Thermal Resistance θJA  75  °C/W  Thermocouple located at center of package underside  \n \n1 The device is considered a 2 -terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.  \n2 Input capacitance is from any input data pin to  ground.  \n \nREGULATORY INFORMATI ON \nSee Table 15 and the Insulation Lifetime  sectio n for details regarding recommended maximum working voltages for specific cross -\nisolation waveforms and insulation levels.  \nTable 11. \nUL (Pending)  CSA (Pending)  VDE (Pending)  CQC (Pending)  \nRecognized Under UL 1577 \nComponent Recognit ion \nProgram1 Approved under CSA Component \nAcceptance Notice 5A  Certified according to DIN  V VDE V \n0884-10 (VDE  V 0884- 10):2006- 122 Certified under  \nCQC11 -471543-201 5, \nGB4943.1- 2011:  \nSingle Protection, 3000  V rms \nIsolation Voltage  CSA 60950-1- 07+A1+A2 and IEC \n60950- 1, second edition, +A1+A2: Reinforced insulation, V IORM = \n565 V peak,  VIOSM = 6000 V peak  Basic insulation at \n400 V rms ( 565 V peak)  \nDouble Protection, 3000  V rms \nIsolation Voltage  Basic insulation at 400 V rms (565 V peak)  Basic insulation, V\nIORM = 565 V peak, \nVIOSM = 10 kV peak   \n Reinforced insulation at 200 V rms \n(283 V peak)    \n IEC 60601-1 Edition 3.1:  basic \ninsulation (one  means of patient \nprotection (1 MOPP)), 250  V rms \n(354 V peak)    \n CSA 61010 -1-12 and IEC  61010 -1 third \nedition:    \n Basic insulation at 300 V rms mains, \n400 V rms secondary (565 V peak)    \n Reinforced insulation at 150 V rms mains, 200 V secondary (282 V peak)    \nFile E214100  File 205078  File 2471900 -4880- 0001   File (CQC 18001196412) \n \n1 In accordance with UL 1577, each ADuM150N /ADuM151N /ADuM152N  in the R-16 narrow -body (SOIC_N) package  is proof tested by applying an insulation test voltage ≥ \n3600 V rms for 1 sec.  \n2 In accordance with DIN V VDE V 0884 -10, each ADuM150N /ADuM151N /ADuM152N  in the R- 16 narrow -body (SOIC_N) package  is proof tested by applying an insulation \ntest voltage ≥ 1 059 V peak for 1 sec (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884 -10 approval.    \n \nADuM150N/ADuM151N/ADuM152N  Data Sheet  \n \nRev. A | Page 12 of 22 DIN V VDE V 0884 -10 (VDE V 0884 -10) INSULATION CHARACTER ISTICS  \nThese isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensur e the maintenance \nof the safety data. The * marking on packages denotes DIN V VDE V 0884- 10 approval.  \nTable 12.  \nDescription  Test Conditions/Comments  Symbol  Characteristic  Unit  \nInstallation Classification per DIN VDE 0110      \nFor Rated Mains Voltage ≤ 150 V rms    I to IV   \nFor Rated Mains Voltage ≤ 300 V rms    I to IV   \nFor Rated M ains Voltage ≤ 600 V rms    I to III   \nClimatic Classification    40/125/21   \nPollution Degree per DIN VDE 0110, Table 1    2  \nMaximum Working Insulation Voltage   VIORM 565 V peak  \nInput to Output Test Voltage, Method B1  VIORM × 1.875 = V pd (m) , 100% produc tion test,  \ntini = t m = 1 sec, partial discharge < 5  pC Vpd (m)  1059  V peak  \nInput to Output Test Voltage, Method A   Vpd (m)    \nAfter Environmental Tests Subgroup 1  VIORM × 1.5 = V pd (m) , tini = 60 sec, t m = 10 sec,  \npartial discharge < 5 pC   848 V peak  \nAfter Input and/or Safety Test Subgroup 2  \nand Subgroup 3  VIORM × 1.2 = V pd (m) , tini = 60 sec, t m = 10 sec,  \npartial discharge < 5 pC   678 V peak  \nHighest Allowable Overvoltage   VIOTM 4200  V peak  \nSurge Isolation Voltage Basic  VPEAK = 10 kV, 1.2 µs rise time, 50 µs,  \n50% fall time  VIOSM 10,000 V peak  \nSurge Isolation Voltage Reinforced  VPEAK = 10 kV, 1.2 µs rise time, 50 µs,  \n50% fall time  VIOSM 6000  V peak  \nSafety Limiting Values  Maximum value allowed in the event of a \nfailure (see Figure 4)    \nMaximum Junction Temperature   TS 150 °C \nTotal Power Dissipation at 25°C   PS 1.64  W \nInsulation Resistance at T S   RS >109 Ω \n \n1.8\n1.6\n1.41.21.0\n0.8\n0.60.4\n0.2\n0\n0 200 150 100 50SAFE LIMITING POWER (W)\nAMBIENT TEMPERATURE (°C)\n14531-004 \nFigure 4. Thermal Derating Curve, Dependence of Safety Limiting Values \nwith Ambient Temperature per DIN V VDE V 0884 -10  RECOMMENDED OPERATIN G CONDITIONS  \nTable 13.  \nParameter  Symbol  Rating  \nOperating Temperature  TA −40°C to +125°C  \nSupply Voltages  VDD1, VDD2 1.7 V to 5.5 V  \nInput Signal Rise and Fall Times   1.0 ms  \n \n \n \n \n \n \n  \nData Sheet ADuM150N/ADuM151N/ADuM152N\n \nRev. A | Page 13 of 22 ABSOLUTE MAXIMUM RATINGS \nTA = 25°C, unless otherwise noted. \nTable 14.  \nParameter Rating \nStorage Temperature (T ST) Range −65°C to +150°C \nAmbient Operating Temperature \n(TA) Range −40°C to +125°C \nSupply Voltages (V DD1, VDD2)  −0.5 V to +7.0 V \nInput Voltages (V IA, VIB, VIC, VID, VIE) −0.5 V to V DDI1 + 0.5 V  \nOutput Voltages (V OA, VOB, VOC, VOD, \nVOE) −0.5 V to V DDO2 + 0.5 V \nAverage Output Current per Pin3  \nSide 1 Output Current (I O1)  −10 mA to +10 mA \nSide 2 Output Current (I O2)  −10 mA to +10 mA \nCommon-Mode Transients4 −150 kV/μs to +150 kV/μs \n1 VDDI is the input side supply voltage. \n2 VDDO is the output side supply voltage. \n3 See Figure 4 for the maximum rated current values for various temperatures. \n4 Refers to the common-mode transients across the insulation barrier. \nCommon-mode transients exceeding the absolute maximum ratings may \ncause latch-up or permanent damage. Stresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may \naffect product reliability. \n \nESD CAUTION \n  \n \n  \nTable 15. Maximum Continuous Working Voltage\n1 \nParameter Rating Constraint \nAC Voltage   \nBipolar Waveform    \nBasic Insulation 789 V peak Lifetime limited by packag e creepage maximum approved working voltage per IEC 60950-1 \nReinforced Insulation 403 V peak Lifetime limited by pack age creepage maximum approved working voltage per IEC 60950-1 \nUnipolar Waveform   \nBasic Insulation 909 V peak Lifetime limited by packag e creepage maximum approved working voltage per IEC 60950-1 \nReinforced Insulation 469 V peak Lifetime limited by pack age creepage maximum approved working voltage per IEC 60950-1 \nDC Voltage   \nBasic Insulation 558 V peak Lifetime limited by packag e creepage maximum approved working voltage per IEC 60950-1 \nReinforced Insulation 285 V peak Lifetime limited by pack age creepage maximum approved working voltage per IEC 60950-1 \n1 Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details. \nTruth Table \nTable 16. ADuM150N /ADuM151N /ADuM152N  Truth Table (Positive Logic)  \nVIx Input1, 2 VDDI State2 V DDO State2 Default Low (N0),  \nVOx Output1, 2, 3 Default High (N1),  \nVOx Output1, 2, 3 Test Conditions/Comments \nL Powered Powered L L Normal operation  \nH Powered Powered H H Normal operation  \nL Unpowered Powered L H Fail-safe output \nX4 Powered Unpowered Indeterminate Indeterminate Output unpowered \n \n1 L means low, H means high, and X means don’t care. \n2 VIx and V Ox refer to the input and output signals of a given channel (A, B, C, D, or E). V DDI and V DDO refer to the supply voltages on the input and output sides of the given \nchannel, respectively. \n3 N0 refers to the ADuM150N0 /ADuM151N0 /ADuM152N0  models, N1 refers to the ADuM150N1 /ADuM151N1 /ADuM152N1  models. See the Ordering Guide section. \n4 Input pins (V Ix) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circui try. \n \nADuM150N/ADuM151N/ADuM152N Data Sheet  \n \nRev. A | Page 14 of 22 PIN CONFIGURATIONS AND FUNCTION DESCRIPT IONS \nVDD1\nVIA\nVIB\nVIC\nVID\nVIE\nNICVOA\nVOB\nVOC\nVOD\nVOE\nNIC\nGND 1VDD2\nGND21\n2\n3\n416\n15\n14\n13\n5 12\n6 11\n7 10\n8 9ADuM150N\nTOP VIEW\n(Not to Scale)\n14531-005NOTES\n1. NIC = NO INTERNAL CONNECTION. \nFigure 5. ADuM150N  Pin Configuration  \n \nTable 17. ADuM150N  Pin Function Descriptions  \nPin No.1 Mnemonic  Description  \n1 VDD1  Supply Voltage for Isolator Side 1.  \n2 VIA Logic Input A.  \n3 VIB Logic Input B.  \n4 VIC Logic Input C.  \n5 VID Logic Input D.  \n6 VIE Logic Input E.  \n7 NIC No Internal Connection . Leave this pin floating.  \n8 GND 1 Ground 1. Ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. Ground reference for Isolator Side 2.  \n10 NIC No Internal Con nection . Leave this pin floating.  \n11 VOE Logic Output E.  \n12 VOD Logic Output D.  \n13 VOC Logic Output C.  \n14 VOB Logic Output B.  \n15 VOA Logic Output A.  \n16 VDD2 Supply Voltage for Isolator Side 2.  \n \n1 Reference the AN-1109 Application Note  for specific layout guidelines.  \n \n \n \n \n \n  \n \n \n \n \n \n \nData Sheet  ADuM150N/ADuM151N/ADuM152N \n \nRev. A | Page 15 of 22 VDD1\nVIA\nVIB\nVIC\nVID\nVOE\nNICVOA\nVOB\nVOC\nVOD\nVIE\nNIC\nGND 1VDD2\nGND 21\n2\n3\n416\n15\n14\n13\n5 12\n6 11\n7 10\n8 9ADuM151N\nTOP VIEW\n(Not to Scale)\n14531-006NOTES\n1. NIC = NO INTERNAL CONNECTION. \nFigure 6. ADuM151N  Pin Configuration  \n \nTable 18. ADuM151N  Pin Function Descriptions  \nPin No.1 Mnemonic  Description  \n1 VDD1  Supply Voltage for Isolator Side 1.  \n2 VIA Logic Input A.  \n3 VIB Logic Input B.  \n4 VIC Logic I nput C. \n5 VID Logic Input D.  \n6 VOE Logic Output E.  \n7 NIC No Internal Connection . Leave this pin floating.  \n8 GND 1 Ground 1. Ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. Ground reference for Isolator Side 2.  \n10 NIC No Internal Connection . Lea ve this pin floating.  \n11 VIE Logic Input E.  \n12 VOD Logic Output D.  \n13 VOC Logic Output C.  \n14 VOB Logic Output B.  \n15 VOA Logic Output A.  \n16 VDD2 Supply Voltage for Isolator Side 2.  \n \n1 Reference the AN-1109 Application Note  for specific layout guidelines.  \n \n \n \n  \n \n \n \n \n \n  \n \nADuM150N/ADuM151N/ADuM152N Data Sheet  \n \nRev. A | Page 16 of 22 VDD1\nVIA\nVIB\nVIC\nVOD\nVOE\nNICVOA\nVOB\nVOC\nVID\nVIE\nNIC\nGND 1VDD2\nGND 21\n2\n3\n416\n15\n14\n13\n5 12\n6 11\n7 10\n8 9ADuM152N\nTOP VIEW\n(Not to Scale)\n14531-007NOTES\n1. NIC = NO INTERNAL CONNECTION. \nFigure 7. ADuM152N  Pin Configuration   \n \nTable 19. ADuM152N  Pin Function Descriptions  \nPin No.1 Mnemonic  Description  \n1 VDD1  Supply Voltage for Isolator Side 1.  \n2 VIA Logic Input A.  \n3 VIB Logic Input B.  \n4 VIC Logic Input C.  \n5 VOD Logic Output D.  \n6 VOE Logic Output E.  \n7 NIC No Internal Connection . Leave this pin floating.  \n8 GND 1 Ground 1. Ground reference for Isolator Side 1.  \n9 GND 2 Ground 2. Ground reference for Isolator Side 2.  \n10 NIC No Internal Connection . Leave this pin  floating.  \n11 VIE Logic Input E.  \n12 VID Logic Input D.  \n13 VOC Logic Output C.  \n14 VOB Logic Output B.  \n15 VOA Logic Output A.  \n16 VDD2 Supply Voltage for Isolator Side 2.  \n \n1 Reference the AN-1109 Application Note  for specific layout guidelines.  \n \n \n \n  \n \n \n \n \n \n  \n  \n  \nData Sheet  ADuM150N/ADuM151N/ADuM152N  \n \nRev. A | Page 17 of 22 TYPICAL PERFORMANCE CHARACTERISTICS \n25\n20\n15\n10\n5\n0\n0 20 40 60 80 100 120 140 160IDD1 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)5V\n3.3V\n2.5V\n1.8V\n14531-008 \nFigure 8. ADuM150N  IDD1 Supply Current vs. Data Rate at Various Voltages  \n \n25\n20\n15\n10\n5\n0\n0 20 40 60 80 100 120 140 160IDD2 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)5V\n3.3V\n2.5V\n1.8V\n14531-009 \nFigure 9. ADuM150N  IDD2 Supply Current vs. Data Rate at Various Voltages  \n \n25\n2015\n10\n50\n0 20 40 60 80 100 120 140 160IDD1 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)5V\n3.3V\n2.5V\n1.8V\n14531-010 \nFigure 10. ADuM151N  IDD1 Supply Current vs. Data Rate at Various Voltages  \n 25\n20\n15\n10\n5\n0\n0 20 40 60 80 100 120 140 160IDD2 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)5V\n3.3V\n2.5V\n1.8V\n14531-0 11\n \nFigure 11. ADuM151N  IDD2 Supply Current vs. Data Rate at Various Voltages  \n \n25\n20\n15\n10\n5\n0\n0 20 40 60 80 100 120 140 160IDD1 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)5V\n3.3V\n2.5V\n1.8V\n14531-012 \nFigure 12. ADuM152N  IDD1 Supply Current vs. Data Rate at Various Voltages  \n \n25\n20\n15\n10\n5\n0\n0 20 40 60 80 100 120 140 160IDD2 SUPPLY CURRENT (mA)\nDATA RATE (Mbps)5V\n3.3V\n2.5V\n1.8V\n14531-013 \nFigure 13. ADuM152N  IDD2 Supply Current vs. Data Rate at Various Voltages  \n \nADuM150N/ADuM151N/ADuM152N  Data Sheet  \n \nRev. A | Page 18 of 22 14\n12\n10\n8\n6\n4\n2\n0\n–40 –20 0 20 40 60 80 120 100 140PROPAGATION DELAY, tPLH (ns)\nTEMPERATURE (°C)5V\n3.3V\n2.5V\n1.8V\n14531-014 \nFigure 14. Propagation Delay, t PLH vs. Temperature at Various Voltages \n 14\n12\n10\n8\n6\n4\n2\n0\n–40 –20 0 20 40 60 80 120 100 140PROPAGATION DELAY, tPHL (ns)\nTEMPERATURE (°C)5V\n3.3V\n2.5V\n1.8V\n14531-015 \nFigure 15. Propagation Delay, t PHL vs. Temperature at Various Voltages \n \n \n \nData Sheet ADuM150N/ADuM151N/ADuM152N\n \nRev. A | Page 19 of 22 THEORY OF OPERATION \nThe ADuM150N /ADuM151N /ADuM152N  use a high frequency \ncarrier to transmit data across the isolation barrier using iCoupler \nchip scale transformer coils separated by layers of polyimide \nisolation. Using an on/off keying (OOK) technique and the \ndifferential architecture shown in Figure 16 and Figure 17, the ADuM150N /ADuM151N /ADuM152N  have very low propaga-\ntion delay and high speed. Internal regulators and input/output design techniques allow logic and supply voltages over a wide \nrange from 1.7 V to 5.5 V , offering voltage translation of 1.8 V , \n2.5 V , 3.3 V , and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other \ntechniques. Figure 16 shows the waveforms for models of the ADuM150N0 / \nADuM151N0 /ADuM152N0  that have the condition of the fail-\nsafe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, \nthe fail-safe output state of low sets the output to low. For the \nADuM150N1 /ADuM151N1 /ADuM152N1  that have a fail-safe \noutput state of high, Figure 17 illustrates the conditions where the carrier waveform is off when the input state is high. When the input side is off or not operating, the fail-safe output state of \nhigh sets the output to high. See the Ordering Guide for the \nmodel numbers that have the fail-safe output state of low or the fail-safe output state of high. \n \nTRANSMITTER\nGND1 GND2VIN VOUTRECEIVERREGULATOR REGULATOR\n14531-016 \nFigure 16. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State  \nTRANSMITTER\nGND1 GND2VIN VOUTRECEIVERREGULATOR REGULATOR\n14531-017 \nFigure 17. Operational Block Diagram of a Single Channel with a High Fail-Safe Output State  \n \n \nADuM150N/ADuM151N/ADuM152N Data Sheet\n \nRev. A | Page 20 of 22 APPLICATIONS INFORMATION \nPCB LAYOUT \nThe ADuM150N /ADuM151N /ADuM152N  digital isolators \nrequire no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 18). Bypass capacitors are connected \nbetween Pin 1 and Pin 8 for V\nDD1 and between Pin 9 and Pin 16 for \nVDD2. The recommended bypass capacitor value is between \n0.01 μF and 0.1 μF. The total lead  length between both ends of \nthe capacitor and the input power supply pin must not exceed 10 mm. \nVDD1\nVIA\nVIB\nVIC\nVID/VOD\nVIE/VOE\nNIC\nGND 1VDD2\nVOA\nVOB\nVOC\nVID/VOD\nVIE/VOE\nNICGND\n2\n14531-018 \nFigure 18. Recommended Printed Circuit Board Layout  \nIn applications involving high common-mode transients, ensure \nthat board coupling across the isolation barrier is minimized. \nFurthermore, design the board layout such that any coupling \nthat does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage. \nSee the AN-1109 Application Note  for board layout guidelines. \nPROPAGATION DELAY RELATED PARAMETERS \nPropagation delay is a parameter that describes the time it takes \na logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output. \nINPUT (VIx)\nOUTPUT (VOx)tPLH tPHL\n50%50%\n14531-019 \nFigure 19. Propagation Delay Parameters \nPulse width distortion is the maximum difference between these \ntwo propagation delay values and is an indication of how \naccurately the timing of the input signal is preserved. \nChannel matching is the maximum amount the propagation \ndelay differs between channels within a single ADuM150N / \nADuM151N /ADuM152N  component. \nPropagation delay skew is the maximum amount the propagation \ndelay differs between multiple ADuM150N /ADuM151N / \nADuM152N  components operating under the same conditions. \n  JITTER MEASUREMENT \nFigure 20 shows the eye diagram for the ADuM150N / \nADuM151N /ADuM152N . The measurement was taken using \nan Agilent 81110A pulse pattern generator at 150 Mbps with pseudorandom bit sequences (PRBS) 2(n − 1), n = 14, for 5 V \nsupplies. Jitter was measured with the Tektronix Model 5104B \noscilloscope, 1 GHz, 10 GSPS with the DPOJET jitter and eye dia-gram analysis tools. The result shows a typical measurement on the ADuM150N /ADuM151N /ADuM152N  with 490 ps p-p jitter.  \n10 501234VOLTAGE (V)5\n0\nTIME (ns)–5 –10\n14531-020 \nFigure 20. ADuM150N /ADuM151N /ADuM152N  Eye Diagram \nINSULATION LIFETIME \nAll insulation structures eventually break down when subjected \nto voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation as well as on the materials and material interfaces. \nThe two types of insulation degradation of primary interest are \nbreakdown along surfaces exposed to the air and insulation wear \nout. Surface breakdown is the phenomenon of surface tracking, \nand the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.  \nSurface Tracking \nSurface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be \ncategorized in different material groups. Lower material group \nratings are more resistant to surface tracking and, therefore, can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across \nthe isolation, pollution degree, and material group. The material \ngroup and creepage for the ADuM150N /ADuM151N / \nADuM152N  isolators are presented in Table 9. \nData Sheet  ADuM150N/ADuM151N/ADuM152N  \n \nRev. A | Page 21 of 22 Insulation Wear Out  \nThe lifetime of insulation caused by we ar out is determined by \nits thickness, material properties, and the voltage stress applied. \nIt is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported  by \nan isolator for wear out may no t be the same as the working \nvoltage supported for tracking. The working voltage applicable \nto tracking is specified in most standards.  \nTesting and modeling have shown that the primary driver of long -\nterm degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as: \ndc stress, which causes very little wear out because there is no \ndisplacement current, and an ac component time varying voltage stress, which causes wear out.  \nThe ratings in certification documents are usually based on 60 Hz sinusoidal stress because this reflects isolation from line \nvoltage. However, many practical applications have combinations  \nof 60 Hz ac and dc across the barrier as shown in Equation 1. \nBecause only the ac portion of the stress causes wear out, the \nequation can be rearranged to solve for the ac  rms voltage, as is \nshown in Equation 2. For insulation wear out with the polyimide  \nmaterials used in these products, the ac r ms voltage determines \nthe product lifetime.  \n2 2\nDC RMS AC RMS V V V + =  (1) \nor \n2 2\nDC RMS RMSAC V V V −=  (2) \nwhere:  \nVAC RMS  is the time varying portion of the working voltage.  \nVRMS is the total rms working voltage.  \nVDC is the dc offset of the working voltage.  \nCal culation and Use of Parameters Example  \nThe following example frequently arises in power conversion \napplications. Assume that the line voltage on one side of the \nisolation is 240 V  ac rms and a 400 V  dc bus voltage is present \non the other side of the isolat ion barrier. The isolator material is \npolyimide. To establish the critical voltages in determining the \ncreepage, clearance , and lifetime of a device, see Figure 21 and \nthe following equations.  \nISOLATION VOLTAGE\nTIMEVAC RMS\nVRMS VDC VPEAK\n14531-021 \nFigure 21. Critical Voltage Example  \nThe working voltage across the barrier from Equation 1 is  \n2 2\nDC RMS AC RMS V V V + =  \n2 2400 240+=RMSV  \nVRMS = 466 V  \nThis VRMS value is the working voltage used together with the \nmaterial group and pollution degr ee when looking up the \ncreepage required by a system standard.  \nTo determine if the lifetime is adequate, obtain the time varying \nportion of the working voltage. To obtain the ac rms voltage, \nuse Equation 2.  \n2 2\nDC RMS RMSAC V V V −=  \n2 2400 466 −=RMS ACV  \nVAC RMS = 240 V rms  \nIn this case, the ac rms voltage is simply the line voltage of \n240 V rms. This calculation is more relevant when the waveform  is \nnot sinusoidal. The value is compared to the limits for working \nvoltage in Table 15 for the expected lifetime, less than a 60  Hz \nsine wave, and it is well within the limit for a 50 -year service life.  \nNote that the dc working voltage limit in Table 15 is set by the \ncreepage of the package as specified in IEC 60664 -1. This value \ncan differ for specific system level standards. \n \n \n \n \nADuM150N/ADuM151N/ADuM152N Data Sheet  \n \nRev. A | Page 22 of 22 OUTLINE DIMENSIONS \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUI VALENTS FOR\nREFERENCE ON LYAND ARE NOT APPROPRI ATE FOR USE IN DESIGN.COMPLIANT TO JEDEC S TANDARDS MS-012-AC10.00 (0.3937)\n9.80 (0.3858)\n16 9\n816.20 (0.2441)\n5.80 (0.2283)4.00 (0.1575)\n3.80 (0.1496)\n1.27 (0.0500)\nBSC\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0039)\n0.51 (0.0201)0.31 (0.0122)1.75 (0.0689)\n1.35 (0.0531)0.50 (0.0197)\n0.25 (0.0098)\n1.27 (0.0500)0.40 (0.0157) 0.25 (0.0098)0.17 (0.0067)COPLANARIT Y\n0.108°\n0°\n060606- A45°\n \nFigure 22. 16 -Lead Standard Small Outline Package [SOIC_N]  \nNarrow Body (R -16) \nDimensions shown in millimeters and (inches)  \n \nORDERING GUIDE  \nModel1 Temperature Range  No. of  \nInputs,  \nVDD1  \nSide No. of  Inputs,  \nV\nDD2  \nSide Withstand  \nVoltage  \nRating  \n(kV rms) Fail -Safe  \nOutput  \nState  Package Description  Package  \nOption  \nADuM150N1BRZ  −40°C to +125°C  5 0 3.0 High  16-Lead SOIC_N  R-16 \nADuM150N1BRZ -RL7 −40°C to +125°C  5 0 3.0 High  16-Lead SOIC_N, 7” Reel  R-16  \nADuM150N0BRZ  −40°C to +125°C  5 0 3.0 Low  16-Lead SOIC_N  R-16  \nADuM150N0BRZ -RL7 −40°C to +125°C  5 0 3.0 Low  16-Lead SOIC_N, 7” Reel  R-16  \nADuM151N1BRZ  −40°C to +125°C  4 1 3.0 High  16-Lead SOIC_N  R-16  \nADuM151N1BRZ -RL7 −40°C to +125°C  4 1 3.0 High  16-Lead SOIC_N, 7” Reel  R-16  \nADuM151N0BRZ  −40°C to +125°C  4 1 3.0 Low  16-Lead SOIC_N  R-16  \nADuM151N0BRZ -RL7 −40°C to +125°C  4 1 3.0 Low  16-Lead SOIC_N, 7” Reel  R-16  \nADuM152N1BRZ  −40°C to +125°C  3 2 3.0 High  16-Lead SOIC_N  R-16  \nADuM152N1BRZ -RL7 −40°C to +125°C  3 2 3.0 High  16-Lead SOIC_N, 7” Reel  R-16  \nADuM152N0BRZ  −40°C to +125°C  3 2 3.0 Low  16-Lead SOIC_N  R-16  \nADuM152N0BRZ -RL7 −40°C to +125°C  3 2 3.0 Low  16-Lead SOIC_N, 7” Reel  R-16  \nEVAL -5CH6CHSOICEBZ      Unpopulated Evaluation \nBoard   \nEVAL -ADuM163N0EBZ       Populated Evaluation \nBoard   \n \n1 Z = Ro HS Compliant Part.  \n \n \n©2016 –2019  Analog Devices, Inc. All rights reserved.  Trademarks \nand  registered trademarks are the property of their respective owners.  \n  D14531-0- 7/19(A)  \n \n'}]
!==============================================================================!
### Component Summary: ADuM152N1BRZ

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD1, VDD2): 1.7 V to 5.5 V
  - Withstand Voltage: 3.0 kV RMS for 1 minute
- **Current Ratings**: 
  - Quiescent Supply Current (IDD1): 2.91 mA (low state), 11.1 mA (high state)
  - Quiescent Supply Current (IDD2): 2.95 mA (low state), 10.5 mA (high state)
- **Power Consumption**: 
  - Low dynamic power consumption; specific values depend on the operating voltage and data throughput.
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - 16-lead, RoHS compliant, narrow-body SOIC (R-16)
- **Special Features**: 
  - High common-mode transient immunity: 100 kV/μs
  - Low propagation delay: 13 ns maximum for 5 V operation
  - Fail-safe high or low options
  - Independent data channels
- **Moisture Sensitive Level (MSL)**: 
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The **ADuM152N1BRZ** is a 5-channel digital isolator based on Analog Devices' iCoupler® technology. It utilizes a combination of high-speed CMOS and monolithic air core transformer technology to provide robust electrical isolation. This component is designed to transmit digital signals across an isolation barrier while maintaining high data integrity and low latency.

#### Typical Applications:
- **General-Purpose Multichannel Isolation**: Used in applications requiring isolation between different parts of a system to prevent ground loops and protect sensitive components.
- **Serial Peripheral Interface (SPI) / Data Converter Isolation**: Ideal for isolating data lines in SPI communication to ensure signal integrity and safety.
- **Industrial Field Bus Isolation**: Commonly used in industrial automation systems to isolate communication lines and protect against high voltages and transients.

The ADuM152N1BRZ is particularly suited for applications where high-speed data transfer and robust isolation are critical, such as in medical devices, industrial control systems, and data acquisition systems.