coreboot-6ebe3d29-dirty Thu Mar 17 04:43:28 UTC 2022 bootblock starting (log level: 7)...
CPU INIT detected 00000000
CBFS: Found 'fallback/romstage' @0x80 size 0x29360 in mcache @0x00048e2c
BS: bootblock times (exec / console): total (unknown) / 15 ms


coreboot-6ebe3d29-dirty Thu Mar 17 04:43:28 UTC 2022 romstage starting (log level: 7)...
Initial stack pointer: 00047ff0
sysinfo range: [0x0004cfa0,0x0005750c]
POST: 0x30
Setting up local APIC 0x0
CPU INIT detect 00000000
Warm reset not detected, node 00
CPU APICID 00 start flag set
POST: 0x32
sb700 reset flags: 0020
CBFS: Found 'microcode_amd.bin' @0x61540 size 0x318c in mcache @0x00049108
CBFS: Found 'microcode_amd_fam15h.bin' @0x64700 size 0x1ec4 in mcache @0x00049134
microcode: patch id to apply = 0x06000852
microcode: being updated to patch id = 0x06000852 succeeded
POST: 0x33
cpuSetAMDMSR  done
POST: 0x34
Enter amd_ht_init
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 0 new node: 2
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 3 new node: 3
Forcing HT links to isochronous mode due to enabled IOMMU
Exit amd_ht_init
amd_ht_fixup
amd_ht_fixup: node 0 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 1 (internal node ID 1): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 2 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 3 (internal node ID 1): disabling defective HT link (L3 connected: 1)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
cpuSetAMDPCI 02 done
cpuSetAMDPCI 03 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:02
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
Prep FID/VID Node:03
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
setup_remote_node: 01 done
Start node 01 done.
setup_remote_node: 02 done
Start node 02 done.
setup_remote_node: 03 done
Start node 03 done.
core0 started, node 01
core0 started, node 02
core0 started, node 03
WARNING: MC4 Machine Check Exception detected on node 1!
Signature: e2083a43c414c1be
WARNING: MC4 Machine Check Exception detected on node 3!
Signature: c0003c44ba15a41a
POST: 0x36
POST: 0x38
sr5650_early_setup()
get_cpu_rev EAX=0x600f20.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
Enabling IOMMU
sb700_early_setup()
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
sb700_pmio_por_init()
S3 resume state: 0
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
start_other_cores()
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
init node: 02  cores: 07 pass 1
Start other core - nodeid: 02  cores: 07
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
init node: 03  cores: 07 pass 1
Start other core - nodeid: 03  cores: 07
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
POST: 0x37
started ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21started
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22started
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23started
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24started
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25started
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26started
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27started
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29started
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astarted
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstarted
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstarted
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstarted
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estarted
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstarted


Begin FIDVID MSR 0xc0010071 0x52c6009e 0x40066a4c
POST: 0x39
FIDVID on BSP, APIC_id: 00
BSP fid = 0
get_boot_apic_id: using 0 as APIC ID for node 0, core 0
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
get_boot_apic_id: using 8 as APIC ID for node 1, core 0
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
get_boot_apic_id: using 32 as APIC ID for node 2, core 0
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
get_boot_apic_id: using 40 as APIC ID for node 3, core 0
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
Wait for AP stage 1: ap_apicid = 1
	readback = 1000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2
	readback = 2000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 3
	readback = 3000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 4
	readback = 4000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 5
	readback = 5000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 6
	readback = 6000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 7
	readback = 7000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 8
	readback = 8000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 9
	readback = 9000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = a
	readback = a000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = b
	readback = b000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = c
	readback = c000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = d
	readback = d000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = e
	readback = e000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = f
	readback = f000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 20
	readback = 20000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 21
	readback = 21000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 22
	readback = 22000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 23
	readback = 23000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 24
	readback = 24000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 25
	readback = 25000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 26
	readback = 26000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 27
	readback = 27000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 28
	readback = 28000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 29
	readback = 29000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2a
	readback = 2a000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2b
	readback = 2b000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2c
	readback = 2c000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2d
	readback = 2d000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2e
	readback = 2e000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2f
	readback = 2f000014
	common_fid(packed) = 0
common_fid = 0
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52c6009e 0x40066a4c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
...WARM RESET...


soft_reset() called!
 

coreboot-6ebe3d29-dirty Thu Mar 17 04:43:28 UTC 2022 bootblock starting (log level: 7)...
CPU INIT detected 00000000
CBFS: Found 'fallback/romstage' @0x80 size 0x29360 in mcache @0x00048e2c
BS: bootblock times (exec / console): total (unknown) / 15 ms


coreboot-6ebe3d29-dirty Thu Mar 17 04:43:28 UTC 2022 romstage starting (log level: 7)...
Initial stack pointer: 00047ff0
sysinfo range: [0x0004cfa0,0x0005750c]
POST: 0x30
Setting up local APIC 0x0
CPU INIT detect 00000000
CPU APICID 00 start flag set
POST: 0x32
sb700 reset flags: 0004
CBFS: Found 'microcode_amd.bin' @0x61540 size 0x318c in mcache @0x00049108
CBFS: Found 'microcode_amd_fam15h.bin' @0x64700 size 0x1ec4 in mcache @0x00049134
microcode: patch id to apply = 0x06000852
microcode: being updated to patch id = 0x06000852 succeeded
POST: 0x33
cpuSetAMDMSR  done
POST: 0x34
Enter amd_ht_init
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 0 new node: 2
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 3 new node: 3
Forcing HT links to isochronous mode due to enabled IOMMU
Exit amd_ht_init
amd_ht_fixup
amd_ht_fixup: node 0 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 1 (internal node ID 1): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 2 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 3 (internal node ID 1): disabling defective HT link (L3 connected: 1)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
cpuSetAMDPCI 02 done
cpuSetAMDPCI 03 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:02
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
Prep FID/VID Node:03
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
setup_remote_node: 01 done
Start node 01 done.
setup_remote_node: 02 done
Start node 02 done.
setup_remote_node: 03 done
Start node 03 done.
core0 started, node 01
core0 started, node 02
core0 started, node 03
POST: 0x36
POST: 0x38
sr5650_early_setup()
get_cpu_rev EAX=0x600f20.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
Enabling IOMMU
sb700_early_setup()
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
sb700_pmio_por_init()
S3 resume state: 0
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
start_other_cores()
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
init node: 02  cores: 07 pass 1
Start other core - nodeid: 02  cores: 07
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
init node: 03  cores: 07 pass 1
Start other core - nodeid: 03  cores: 07
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
POST: 0x37
started ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21started
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22started
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23started
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24started
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25started
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26started
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27started
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29started
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astarted
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstarted
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstarted
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstarted
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estarted
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstarted


Begin FIDVID MSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x39
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
...WARM RESET...


soft_reset() called!
 

coreboot-6ebe3d29-dirty Thu Mar 17 04:43:28 UTC 2022 bootblock starting (log level: 7)...
CPU INIT detected 00000000
CBFS: Found 'fallback/romstage' @0x80 size 0x29360 in mcache @0x00048e2c
BS: bootblock times (exec / console): total (unknown) / 15 ms


coreboot-6ebe3d29-dirty Thu Mar 17 04:43:28 UTC 2022 romstage starting (log level: 7)...
Initial stack pointer: 00047ff0
sysinfo range: [0x0004cfa0,0x0005750c]
POST: 0x30
Setting up local APIC 0x0
CPU INIT detect 00000000
CPU APICID 00 start flag set
POST: 0x32
sb700 reset flags: 0004
CBFS: Found 'microcode_amd.bin' @0x61540 size 0x318c in mcache @0x00049108
CBFS: Found 'microcode_amd_fam15h.bin' @0x64700 size 0x1ec4 in mcache @0x00049134
microcode: patch id to apply = 0x06000852
microcode: being updated to patch id = 0x06000852 succeeded
POST: 0x33
cpuSetAMDMSR  done
POST: 0x34
Enter amd_ht_init
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 0 new node: 2
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 3 new node: 3
Forcing HT links to isochronous mode due to enabled IOMMU
Exit amd_ht_init
amd_ht_fixup
amd_ht_fixup: node 0 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 1 (internal node ID 1): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 2 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 3 (internal node ID 1): disabling defective HT link (L3 connected: 1)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
cpuSetAMDPCI 02 done
cpuSetAMDPCI 03 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:02
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
Prep FID/VID Node:03
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
setup_remote_node: 01 done
Start node 01 done.
setup_remote_node: 02 done
Start node 02 done.
setup_remote_node: 03 done
Start node 03 done.
core0 started, node 01
core0 started, node 02
core0 started, node 03
POST: 0x36
POST: 0x38
sr5650_early_setup()
get_cpu_rev EAX=0x600f20.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
Enabling IOMMU
sb700_early_setup()
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
sb700_pmio_por_init()
S3 resume state: 0
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
start_other_cores()
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
init node: 02  cores: 07 pass 1
Start other core - nodeid: 02  cores: 07
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
init node: 03  cores: 07 pass 1
Start other core - nodeid: 03  cores: 07
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
POST: 0x37
started ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21started
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22started
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23started
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24started
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25started
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26started
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27started
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29started
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astarted
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstarted
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstarted
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstarted
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estarted
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstarted


Begin FIDVID MSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x39
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
POST: 0x3b
stopped ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01stopped
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02stopped
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03stopped
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04stopped
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05stopped
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06stopped
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07stopped
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09stopped
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astopped
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstopped
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstopped
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstopped
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estopped
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstopped
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21stopped
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22stopped
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23stopped
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24stopped
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25stopped
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26stopped
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27stopped
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29stopped
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astopped
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstopped
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstopped
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstopped
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estopped
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstopped

POST: 0x3d
fill_mem_ctrl() detected 4 nodes
POST: 0x3d
POST: 0x40
raminit_amdmct begin:
mctAutoInitMCT_D: mct_init Node 0
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 00
enable_spd_node0()
mctAutoInitMCT_D: mct_preInitDCT
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
mctAutoInitMCT_D: mct_init Node 1
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 01
enable_spd_node1()
mctAutoInitMCT_D: mct_preInitDCT
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
mctAutoInitMCT_D: mct_init Node 2
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 02
enable_spd_node2()
mctAutoInitMCT_D: mct_preInitDCT
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
mctAutoInitMCT_D: mct_init Node 3
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 03
enable_spd_node3()
mctAutoInitMCT_D: mct_preInitDCT
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
mctAutoInitMCT_D: mct_init Node 4
mctAutoInitMCT_D: mct_init Node 5
mctAutoInitMCT_D: mct_init Node 6
mctAutoInitMCT_D: mct_init Node 7
mctAutoInitMCT_D: DIMMSetVoltage
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 00
enable_spd_node0()
mctAutoInitMCT_D: mct_initDCT
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 01
enable_spd_node1()
mctAutoInitMCT_D: mct_initDCT
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 02
enable_spd_node2()
mctAutoInitMCT_D: mct_initDCT
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 03
enable_spd_node3()
mctAutoInitMCT_D: mct_initDCT
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: SyncDCTsReady_D
mctAutoInitMCT_D: HTMemMapInit_D
 Node: 00  base: 00  limit: fffffff  BottomIO: c00000
 Node: 00  base: 03  limit: 103fffff
 Node: 01  base: 10400000  limit: 203fffff  BottomIO: c00000
 Node: 01  base: 10400003  limit: 203fffff
 Node: 02  base: 20400000  limit: 303fffff  BottomIO: c00000
 Node: 02  base: 20400003  limit: 303fffff
 Node: 03  base: 30400000  limit: 403fffff  BottomIO: c00000
 Node: 03  base: 30400003  limit: 403fffff
 Node: 04  base: 00  limit: 00
 Node: 05  base: 00  limit: 00
 Node: 06  base: 00  limit: 00
 Node: 07  base: 00  limit: 00
 Copy dram map from Node 0 to Node 01
 Copy dram map from Node 0 to Node 02
 Copy dram map from Node 0 to Node 03
mctAutoInitMCT_D: mctHookAfterCPU
mctAutoInitMCT_D: DQSTiming_D
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
activate_spd_rom() for node 00
enable_spd_node0()
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
activate_spd_rom() for node 01
enable_spd_node1()
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
activate_spd_rom() for node 02
enable_spd_node2()
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
activate_spd_rom() for node 03
enable_spd_node3()
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2205
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

activate_spd_rom() for node 00
enable_spd_node0()
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
activate_spd_rom() for node 01
enable_spd_node1()
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
activate_spd_rom() for node 02
enable_spd_node2()
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
activate_spd_rom() for node 03
enable_spd_node3()
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2205
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

TrainDQSReceiverEnCyc: Status 2205
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainDQSReceiverEnCyc: Status 2005
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainDQSReceiverEnCyc: Status 2005
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainDQSReceiverEnCyc: Status 2005
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainMaxRdLatency: Status 2205
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

TrainMaxRdLatency: Status 2005
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

TrainMaxRdLatency: Status 2005
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

TrainMaxRdLatency: Status 2005
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

mctAutoInitMCT_D: :OtherTiming
InterleaveNodes_D: Status 2205
InterleaveNodes_D: ErrStatus 4000
InterleaveNodes_D: ErrCode 0
InterleaveNodes_D: Done

InterleaveChannels_D: Node 0
InterleaveChannels_D: Status 2205
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 1
InterleaveChannels_D: Status 2005
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 2
InterleaveChannels_D: Status 2005
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 3
InterleaveChannels_D: Status 2005
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 4
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 5
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 6
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 7
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Done

mctAutoInitMCT_D: ECCInit_D
  ECC enabled on node: 00
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
  ECC enabled on node: 01
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
  ECC enabled on node: 02
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
  ECC enabled on node: 03
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
ECCInit: Node 00
ECCInit: Status 2205
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 01
ECCInit: Status 2005
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 02
ECCInit: Status 2005
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 03
ECCInit: Status 2005
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
mctAutoInitMCT_D: CPUMemTyping_D
	 CPUMemTyping: Cache32bTOP:c00000
	 CPUMemTyping: Bottom32bIO:c00000
	 CPUMemTyping: Bottom40bIO:40400000
mctAutoInitMCT_D: UMAMemTyping_D
mctAutoInitMCT_D: mct_ForceNBPState0_Dis_Fam15
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 0 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       103fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 1 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       203fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 2 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       303fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 3 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       403fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
mctAutoInitMCT_D Done: Global Status: 12
raminit_amdmct end:
Writing test pattern 1 to memory...
Done!
Testing memory...
Done!
Writing test pattern 2 to memory...
Done!
Testing memory...
Done!
disable_spd()
POST: 0x41
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c00: IA32_MTRR_DEF_TYPE: E, FE, UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: UC
0x0000000000000000: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: UC
0x0000000000000000: PHYBASE0
0x0000000000000000: PHYMASK0: Disabled
0x00000000ff000005: PHYBASE1: Address = 0x00000000ff000000, WP
0x0000ffffff000800: PHYMASK1: Length  = 0x0000000001000000, Valid
0x0000000000000006: PHYBASE2: Address = 0x0000000000000000, WB
0x0000ffff80000800: PHYMASK2: Length  = 0x0000000080000000, Valid
0x0000000080000006: PHYBASE3: Address = 0x0000000080000000, WB
0x0000ffffc0000800: PHYMASK3: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
CBMEM:
IMD: root @ 0xbffff000 254 entries.
IMD: root @ 0xbfffec00 62 entries.
amdmct_cbmem_store_info: Storing AMDMCT configuration in CBMEM
MTRR Range: Start=bf800000 End=c0000000 (Size 800000)
MTRR Range: Start=ff000000 End=0 (Size 1000000)
CBFS: Found 'fallback/postcar' @0x4af80 size 0x4bc4 in mcache @0x00049014
Loading module at 0xbffe9000 with entry 0xbffe9031. filesize: 0x4868 memsize: 0x8750
Processing 199 relocs. Offset value of 0xbdfe9000
BS: romstage times (exec / console): total (unknown) / 12134 ms


coreboot-6ebe3d29-dirty Thu Mar 17 04:43:28 UTC 2022 postcar starting (log level: 7)...
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c00: IA32_MTRR_DEF_TYPE: E, FE, UC
0x1818181818181818: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: UC
0x0000000000000000: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: UC
0x00000000ff000005: PHYBASE0: Address = 0x00000000ff000000, WP
0x0000ffffff000800: PHYMASK0: Length  = 0x0000000001000000, Valid
0x00000000bf800006: PHYBASE1: Address = 0x00000000bf800000, WB
0x0000ffffff800800: PHYMASK1: Length  = 0x0000000000800000, Valid
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
CBFS: Found 'fallback/ramstage' @0x29480 size 0x1798b in mcache @0xbfffd0ac
Loading module at 0xbfecf000 with entry 0xbfecf000. filesize: 0x32f10 memsize: 0x118ce8
Processing 3268 relocs. Offset value of 0xbf0cf000
BS: postcar times (exec / console): total (unknown) / 135 ms


coreboot-6ebe3d29-dirty Thu Mar 17 04:43:28 UTC 2022 ramstage starting (log level: 7)...
POST: 0x39
POST: 0x6f
POST: 0x70
BS: BS_PRE_DEVICE run times (exec / console): 0 / 1 ms
POST: 0x71
BS: BS_DEV_INIT_CHIPS run times (exec / console): 0 / 1 ms
POST: 0x72
Enumerating buses...
Mainboard KGPE-D16 Enable. dev=0x0xbfefdd40
Root Device scanning...
setup_bsp_ramtop, TOP MEM: msr.lo = 0xc0000000, msr.hi = 0x00000000
setup_bsp_ramtop, TOP MEM2: msr.lo = 0x40000000, msr.hi = 0x00000040
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
CPU_CLUSTER: 0 scanning...
  PCI: 00:18.5 cores_found=7
CPU: APIC: 00 enabled
CPU: APIC: 01 enabled
CPU: APIC: 02 enabled
CPU: APIC: 03 enabled
CPU: APIC: 04 enabled
CPU: APIC: 05 enabled
CPU: APIC: 06 enabled
CPU: APIC: 07 enabled
  PCI: 00:19.5 cores_found=7
CPU: APIC: 08 enabled
CPU: APIC: 09 enabled
CPU: APIC: 0a enabled
CPU: APIC: 0b enabled
CPU: APIC: 0c enabled
CPU: APIC: 0d enabled
CPU: APIC: 0e enabled
CPU: APIC: 0f enabled
  PCI: 00:1a.5 cores_found=7
CPU: APIC: 20 enabled
CPU: APIC: 21 enabled
CPU: APIC: 22 enabled
CPU: APIC: 23 enabled
CPU: APIC: 24 enabled
CPU: APIC: 25 enabled
CPU: APIC: 26 enabled
CPU: APIC: 27 enabled
  PCI: 00:1b.5 cores_found=7
CPU: APIC: 28 enabled
CPU: APIC: 29 enabled
CPU: APIC: 2a enabled
CPU: APIC: 2b enabled
CPU: APIC: 2c enabled
CPU: APIC: 2d enabled
CPU: APIC: 2e enabled
CPU: APIC: 2f enabled
scan_bus: bus CPU_CLUSTER: 0 finished in 60 msecs
DOMAIN: 0000 scanning...
DOMAIN: 0000 80 <- [0x00c0000000 - 0x00cfffffff] size 0x10000000 gran 0x10 mem <node 0 link 1>
PCI: pci_scan_bus for bus 00
POST: 0x24
PCI: 00:18.0 [1022/1600] enabled
PCI: 00:18.1 [1022/1601] enabled
PCI: 00:18.2 [1022/1602] enabled
PCI: 00:18.3 [1022/1603] enabled
PCI: 00:18.4 [1022/1604] enabled
PCI: 00:18.5 [1022/1605] enabled
PCI: 00:19.0 [1022/1600] enabled
PCI: 00:19.1 [1022/1601] enabled
PCI: 00:19.2 [1022/1602] enabled
PCI: 00:19.3 [1022/1603] enabled
PCI: 00:19.4 [1022/1604] enabled
PCI: 00:19.5 [1022/1605] enabled
PCI: 00:1a.0 [1022/1600] enabled
PCI: 00:1a.1 [1022/1601] enabled
PCI: 00:1a.2 [1022/1602] enabled
PCI: 00:1a.3 [1022/1603] enabled
PCI: 00:1a.4 [1022/1604] enabled
PCI: 00:1a.5 [1022/1605] enabled
PCI: 00:1b.0 [1022/1600] enabled
PCI: 00:1b.1 [1022/1601] enabled
PCI: 00:1b.2 [1022/1602] enabled
PCI: 00:1b.3 [1022/1603] enabled
PCI: 00:1b.4 [1022/1604] enabled
PCI: 00:1b.5 [1022/1605] enabled
POST: 0x25
PCI: 00:18.0 scanning...
sr5650_enable: dev=0xbff00360, VID_DID=0x5a101002
Bus-0, Dev-0, Fun-0.
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x0xbff00360, dev=0x0xbfeffdc0, port=0x8
PciePowerOffGppPorts() port 8
NB_PCI_REG04 = 2.
NB_PCI_REG84 = 3000010.
NB_PCI_REG4C = 52042.
Sysmem TOM = 0_c0000000
Sysmem TOM2 = 40_40000000
PCI: 00:00.0 [1002/5a10] enabled
PCI: 00:00.0 [1002/5a10] enabled next_unitid: 0015
PCI: pci_scan_bus for bus 00
POST: 0x24
sr5650_enable: dev=0xbff00360, VID_DID=0x5a101002
Bus-0, Dev-0, Fun-0.
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x0xbff00360, dev=0x0xbfeffdc0, port=0x8
PciePowerOffGppPorts() port 8
NB_PCI_REG04 = 2.
NB_PCI_REG84 = 3000010.
NB_PCI_REG4C = 52042.
Sysmem TOM = 0_c0000000
Sysmem TOM2 = 40_40000000
PCI: 00:00.0 [1002/5a10] enabled
sr5650_enable: dev=0xbff002c0, VID_DID=0xffffffff
Bus-0, Dev-0, Fun-1.
PCI: Static device PCI: 00:00.1 not found, disabling it.
sr5650_enable: dev=0xbff00220, VID_DID=0x5a231002
Bus-0, Dev-0, Fun-2.
PCI: 00:00.2 [1002/5a23] enabled
sr5650_enable: dev=0xbff00180, VID_DID=0xffffffff
Bus-0, Dev-2,3, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x0xbff00360, dev=0x0xbff00180, port=0x2
PcieLinkTraining port=2:lc current state=2030400
sr5650_gpp_sb_init: port=0x2 hw_port=0x2 result=0
PciePowerOffGppPorts() port 2
PCI: 00:02.0 subordinate bus PCI Express
PCI: 00:02.0 hot-plug capable
PCI: 00:02.0 [1002/5a16] enabled
sr5650_enable: dev=0xbff000e0, VID_DID=0xffffffff
Bus-0, Dev-2,3, Fun-0. enable=0
sr5650_enable: dev=0xbff00040, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x0xbff00360, dev=0x0xbff00040, port=0x4
PcieLinkTraining port=4:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=20
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0x4 hw_port=0x4 result=1
PCI: 00:04.0 subordinate bus PCI Express
PCI: 00:04.0 hot-plug capable
PCI: 00:04.0 [1002/5a18] enabled
sr5650_enable: dev=0xbfefffa0, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=0xbfefff00, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=0xbfeffe60, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=0xbfeffdc0, VID_DID=0xffffffff
Bus-0, Dev-8, Fun-0. enable=0
disable_pcie_bar3
sr5650_enable: dev=0xbfeffd20, VID_DID=0xffffffff
Bus-0, Dev-9, 10, Fun-0. enable=1
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x0xbff00360, dev=0x0xbfeffd20, port=0x9
PcieLinkTraining port=5:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=48
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0x9 hw_port=0x5 result=1
PCI: 00:09.0 subordinate bus PCI Express
PCI: 00:09.0 hot-plug capable
PCI: 00:09.0 [1002/5a1c] enabled
sr5650_enable: dev=0xbfeffc80, VID_DID=0xffffffff
Bus-0, Dev-9, 10, Fun-0. enable=1
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x0xbff00360, dev=0x0xbfeffc80, port=0xa
PcieLinkTraining port=6:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=50
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0xa hw_port=0x6 result=1
PCI: 00:0a.0 subordinate bus PCI Express
PCI: 00:0a.0 hot-plug capable
PCI: 00:0a.0 [1002/5a1d] enabled
sr5650_enable: dev=0xbfeffbe0, VID_DID=0xffffffff
Bus-0, Dev-11,12, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x0xbff00360, dev=0x0xbfeffbe0, port=0xb
PcieLinkTraining port=b:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=58
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0xb hw_port=0xb result=1
PCI: 00:0b.0 subordinate bus PCI Express
PCI: 00:0b.0 hot-plug capable
PCI: 00:0b.0 [1002/5a1f] enabled
sr5650_enable: dev=0xbfeffb40, VID_DID=0xffffffff
Bus-0, Dev-11,12, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x0xbff00360, dev=0x0xbfeffb40, port=0xc
PcieLinkTraining port=c:lc current state=2030400
sr5650_gpp_sb_init: port=0xc hw_port=0xc result=0
PciePowerOffGppPorts() port 12
PCI: 00:0c.0 subordinate bus PCI Express
PCI: 00:0c.0 hot-plug capable
PCI: 00:0c.0 [1002/5a20] enabled
sr5650_enable: dev=0xbfeffaa0, VID_DID=0xffffffff
sr5650_gpp_sb_init: nb_dev=0x0xbff00360, dev=0x0xbfeffaa0, port=0xd
PcieLinkTraining port=d:lc current state=2030400
sr5650_gpp_sb_init: port=0xd hw_port=0xd result=0
PciePowerOffGppPorts() port 13
PCI: 00:0d.0 subordinate bus PCI Express
PCI: 00:0d.0 hot-plug capable
PCI: 00:0d.0 [1002/5a1e] enabled
sb7xx_51xx_enable()
PCI: 00:11.0 [1002/4394] enabled
sb7xx_51xx_enable()
PCI: 00:12.0 [1002/4397] enabled
sb7xx_51xx_enable()
PCI: 00:12.1 [1002/4398] enabled
sb7xx_51xx_enable()
PCI: 00:12.2 [1002/4396] enabled
sb7xx_51xx_enable()
PCI: 00:13.0 [1002/4397] enabled
sb7xx_51xx_enable()
PCI: 00:13.1 [1002/4398] enabled
sb7xx_51xx_enable()
PCI: 00:13.2 [1002/4396] enabled
sb7xx_51xx_enable()
PCI: 00:14.0 [1002/4385] enabled
sb7xx_51xx_enable()
PCI: 00:14.1 [1002/439c] enabled
sb7xx_51xx_enable()
PCI: 00:14.2 [1002/4383] enabled
sb7xx_51xx_enable()
PCI: 00:14.3 [1002/439d] enabled
sb7xx_51xx_enable()
PCI: 00:14.4 [1002/4384] enabled
sb7xx_51xx_enable()
PCI: 00:14.5 [1002/4399] enabled
POST: 0x25
PCI: Leftover static devices:
PCI: 00:00.1
PCI: 00:03.0
PCI: 00:05.0
PCI: 00:06.0
PCI: 00:07.0
PCI: 00:08.0
PCI: Check your devicetree.cb.
PCI: 00:02.0 scanning...
PCI: 00:02.0: No LTR support
PCI: pci_scan_bus for bus 01
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: bus PCI: 00:02.0 finished in 6 msecs
PCI: 00:04.0 scanning...
PCI: 00:04.0: No LTR support
PCI: pci_scan_bus for bus 22
POST: 0x24
PCI: 22:00.0 [1000/0072] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled None
PCIe: Max_Payload_Size adjusted to 128
PCI: 22:00.0: No LTR support
scan_bus: bus PCI: 00:04.0 finished in 20 msecs
PCI: 00:09.0 scanning...
PCI: 00:09.0: No LTR support
PCI: pci_scan_bus for bus 43
POST: 0x24
PCI: 43:00.0 [8086/10d3] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled None
PCIe: Max_Payload_Size adjusted to 128
PCI: 43:00.0: No LTR support
scan_bus: bus PCI: 00:09.0 finished in 20 msecs
PCI: 00:0a.0 scanning...
PCI: 00:0a.0: No LTR support
PCI: pci_scan_bus for bus 64
POST: 0x24
PCI: 64:00.0 [8086/10d3] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled None
PCIe: Max_Payload_Size adjusted to 128
PCI: 64:00.0: No LTR support
scan_bus: bus PCI: 00:0a.0 finished in 20 msecs
PCI: 00:0b.0 scanning...
PCI: 00:0b.0: No LTR support
PCI: pci_scan_bus for bus 85
POST: 0x24
PCI: 85:00.0 [15b7/5009] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
ASPM: Enabled L1
PCIe: Max_Payload_Size adjusted to 128
scan_bus: bus PCI: 00:0b.0 finished in 16 msecs
PCI: 00:0c.0 scanning...
PCI: 00:0c.0: No LTR support
PCI: pci_scan_bus for bus a6
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: bus PCI: 00:0c.0 finished in 6 msecs
PCI: 00:0d.0 scanning...
PCI: 00:0d.0: No LTR support
PCI: pci_scan_bus for bus c7
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: bus PCI: 00:0d.0 finished in 6 msecs
PCI: 00:14.0 scanning...
I2C: 01:2f enabled
bus: PCI: 00:14.0[0]->scan_bus: bus PCI: 00:14.0 finished in 2 msecs
PCI: 00:14.3 scanning...
PNP: 002e.0 disabled
PNP: 002e.1 disabled
PNP: 002e.2 enabled
PNP: 002e.3 enabled
PNP: 002e.5 enabled
PNP: 002e.106 disabled
PNP: 002e.107 disabled
PNP: 002e.207 disabled
PNP: 002e.307 disabled
PNP: 002e.407 disabled
PNP: 002e.8 disabled
PNP: 002e.108 disabled
PNP: 002e.9 disabled
PNP: 002e.109 disabled
PNP: 002e.209 disabled
PNP: 002e.309 disabled
PNP: 002e.a enabled
PNP: 002e.b enabled
PNP: 002e.c disabled
PNP: 002e.d disabled
PNP: 002e.f disabled
PNP: 0c31.0 enabled
PNP: 0ca2.0 enabled
scan_bus: bus PCI: 00:14.3 finished in 36 msecs
PCI: 00:14.4 scanning...
PCI: pci_scan_bus for bus e8
POST: 0x24
sb7xx_51xx_enable()
PCI: e8:01.0 [1a03/2000] enabled
sb7xx_51xx_enable()
PCI: e8:02.0 [11c1/5811] enabled
sb7xx_51xx_enable()
PCI: Static device PCI: e8:03.0 not found, disabling it.
POST: 0x25
PCI: Leftover static devices:
PCI: e8:03.0
PCI: Check your devicetree.cb.
POST: 0x55
scan_bus: bus PCI: 00:14.4 finished in 23 msecs
POST: 0x55
scan_bus: bus PCI: 00:18.0 finished in 1615 msecs
PCI: 00:19.0 scanning...
scan_bus: bus PCI: 00:19.0 finished in 0 msecs
PCI: 00:1a.0 scanning...
scan_bus: bus PCI: 00:1a.0 finished in 0 msecs
PCI: 00:1b.0 scanning...
scan_bus: bus PCI: 00:1b.0 finished in 0 msecs
POST: 0x55
scan_bus: bus DOMAIN: 0000 finished in 1705 msecs
scan_bus: bus Root Device finished in 1789 msecs
done
BS: BS_DEV_ENUMERATE run times (exec / console): 1035 / 766 ms
POST: 0x73
found VGA at PCI: e8:01.0
Setting up VGA for PCI: e8:01.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:14.4
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:18.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
amdfam10_domain_read_resources: resource with index 80 already exists, overwriting
DOMAIN: 0000 80 <- [0x00c0000000 - 0x00cfffffff] size 0x10000000 gran 0x00 mem <D18F1 stored by early ramstage>
Adding PCIe enhanced config space BAR 0xc0000000-0xd0000000.
Reserving CC6 save segment base: 4038000000 size: 08000000
VGA: PCI: 00:18.0 (aka node 0) link 1 has VGA device
sr5690_read_resource: PCI: 00:00.0
PNP: 0c31.0 missing read_resources
Done reading resources.
=== Resource allocator: DOMAIN: 0000 - Pass 1 (gathering requirements) ===
  PCI: 00:02.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
  PCI: 00:02.0 io: size: 1000 align: 12 gran: 12 limit: ffff done
  PCI: 00:04.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
   PCI: 22:00.0 10 *  [0x1000 - 0x10ff] io
  PCI: 00:04.0 io: size: 2000 align: 12 gran: 12 limit: ffff done
  PCI: 00:09.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
   PCI: 43:00.0 18 *  [0x1000 - 0x101f] io
  PCI: 00:09.0 io: size: 2000 align: 12 gran: 12 limit: ffff done
  PCI: 00:0a.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
   PCI: 64:00.0 18 *  [0x1000 - 0x101f] io
  PCI: 00:0a.0 io: size: 2000 align: 12 gran: 12 limit: ffff done
  PCI: 00:0b.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
  PCI: 00:0b.0 io: size: 1000 align: 12 gran: 12 limit: ffff done
  PCI: 00:0c.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
  PCI: 00:0c.0 io: size: 1000 align: 12 gran: 12 limit: ffff done
  PCI: 00:0d.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
  PCI: 00:0d.0 io: size: 1000 align: 12 gran: 12 limit: ffff done
  PCI: 00:14.4 io: size: 0 align: 12 gran: 12 limit: ffff
   PCI: e8:01.0 18 *  [0x0 - 0x7f] io
  PCI: 00:14.4 io: size: 1000 align: 12 gran: 12 limit: ffff done
 PCI: 00:18.0 io: size: 0 align: 12 gran: 12 limit: ffff
  PCI: 00:04.0 1c *  [0x0 - 0x1fff] io
  PCI: 00:09.0 1c *  [0x2000 - 0x3fff] io
  PCI: 00:0a.0 1c *  [0x4000 - 0x5fff] io
  PCI: 00:02.0 1c *  [0x6000 - 0x6fff] io
  PCI: 00:0b.0 1c *  [0x7000 - 0x7fff] io
  PCI: 00:0c.0 1c *  [0x8000 - 0x8fff] io
  PCI: 00:0d.0 1c *  [0x9000 - 0x9fff] io
  PCI: 00:14.4 1c *  [0xa000 - 0xafff] io
  PCI: 00:11.0 20 *  [0xb000 - 0xb00f] io
  PCI: 00:14.1 20 *  [0xb010 - 0xb01f] io
  PCI: 00:11.0 10 *  [0xb020 - 0xb027] io
  PCI: 00:11.0 18 *  [0xb028 - 0xb02f] io
  PCI: 00:14.1 10 *  [0xb030 - 0xb037] io
  PCI: 00:14.1 18 *  [0xb038 - 0xb03f] io
  PCI: 00:11.0 14 *  [0xb040 - 0xb043] io
  PCI: 00:11.0 1c *  [0xb044 - 0xb047] io
  PCI: 00:14.1 14 *  [0xb048 - 0xb04b] io
  PCI: 00:14.1 1c *  [0xb04c - 0xb04f] io
 PCI: 00:18.0 io: size: c000 align: 12 gran: 12 limit: ffff done
  PCI: 00:02.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   NONE 10 *  [0x0 - 0x7fffff] mem
  PCI: 00:02.0 mem: size: 800000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:04.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: 22:00.0 30 *  [0x0 - 0x7ffff] mem
   PCI: 22:00.0 1c *  [0x80000 - 0xbffff] mem
   PCI: 22:00.0 14 *  [0xc0000 - 0xc3fff] mem
   NONE 10 *  [0xc4000 - 0x8c3fff] mem
  PCI: 00:04.0 mem: size: 900000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:09.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: 43:00.0 10 *  [0x0 - 0x1ffff] mem
   PCI: 43:00.0 1c *  [0x20000 - 0x23fff] mem
   NONE 10 *  [0x24000 - 0x823fff] mem
  PCI: 00:09.0 mem: size: 900000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:0a.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: 64:00.0 10 *  [0x0 - 0x1ffff] mem
   PCI: 64:00.0 1c *  [0x20000 - 0x23fff] mem
   NONE 10 *  [0x24000 - 0x823fff] mem
  PCI: 00:0a.0 mem: size: 900000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:0b.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: 85:00.0 10 *  [0x0 - 0x3fff] mem
   NONE 10 *  [0x4000 - 0x803fff] mem
   PCI: 85:00.0 20 *  [0x804000 - 0x8040ff] mem
  PCI: 00:0b.0 mem: size: 900000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:0c.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   NONE 10 *  [0x0 - 0x7fffff] mem
  PCI: 00:0c.0 mem: size: 800000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:0d.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   NONE 10 *  [0x0 - 0x7fffff] mem
  PCI: 00:0d.0 mem: size: 800000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:14.4 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: e8:01.0 10 *  [0x0 - 0x7fffff] mem
   PCI: e8:01.0 14 *  [0x800000 - 0x81ffff] mem
   PCI: e8:02.0 10 *  [0x820000 - 0x820fff] mem
  PCI: 00:14.4 mem: size: 900000 align: 23 gran: 20 limit: ffffffff done
 PCI: 00:18.0 mem: size: 0 align: 20 gran: 20 limit: ffffffffff
  PCI: 00:14.4 20 *  [0x0 - 0x8fffff] mem
  PCI: 00:04.0 20 *  [0x900000 - 0x11fffff] mem
  PCI: 00:09.0 20 *  [0x1200000 - 0x1afffff] mem
  PCI: 00:0a.0 20 *  [0x1b00000 - 0x23fffff] mem
  PCI: 00:0b.0 20 *  [0x2400000 - 0x2cfffff] mem
  PCI: 00:02.0 20 *  [0x2d00000 - 0x34fffff] mem
  PCI: 00:0c.0 20 *  [0x3500000 - 0x3cfffff] mem
  PCI: 00:0d.0 20 *  [0x3d00000 - 0x44fffff] mem
  PCI: 00:00.2 44 *  [0x4500000 - 0x4503fff] mem
  PCI: 00:14.2 10 *  [0x4504000 - 0x4507fff] mem
  PCI: 00:12.0 10 *  [0x4508000 - 0x4508fff] mem
  PCI: 00:12.1 10 *  [0x4509000 - 0x4509fff] mem
  PCI: 00:13.0 10 *  [0x450a000 - 0x450afff] mem
  PCI: 00:13.1 10 *  [0x450b000 - 0x450bfff] mem
  PCI: 00:14.0 9c *  [0x450c000 - 0x450cfff] mem
  PCI: 00:14.5 10 *  [0x450d000 - 0x450dfff] mem
  PCI: 00:11.0 24 *  [0x450e000 - 0x450e3ff] mem
  PCI: 00:12.2 10 *  [0x450f000 - 0x450f0ff] mem
  PCI: 00:13.2 10 *  [0x4510000 - 0x45100ff] mem
 PCI: 00:18.0 mem: size: 4600000 align: 23 gran: 20 limit: ffffffff done
  PCI: 00:02.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:02.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:04.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:04.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:09.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:09.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:0a.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:0a.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:0b.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:0b.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:0c.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:0c.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:0d.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:0d.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:14.4 prefmem: size: 0 align: 20 gran: 20 limit: ffffffff
  PCI: 00:14.4 prefmem: size: 0 align: 20 gran: 20 limit: ffffffff done
 PCI: 00:18.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffff
  PCI: 00:02.0 24 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:04.0 24 *  [0x10000000 - 0x1fffffff] prefmem
  PCI: 00:09.0 24 *  [0x20000000 - 0x2fffffff] prefmem
  PCI: 00:0a.0 24 *  [0x30000000 - 0x3fffffff] prefmem
  PCI: 00:0b.0 24 *  [0x40000000 - 0x4fffffff] prefmem
  PCI: 00:0c.0 24 *  [0x50000000 - 0x5fffffff] prefmem
  PCI: 00:0d.0 24 *  [0x60000000 - 0x6fffffff] prefmem
 PCI: 00:18.0 prefmem: size: 70000000 align: 20 gran: 20 limit: ffffffffff done
PCI: 00:18.1 has no children, skipping
PCI: 00:18.2 has no children, skipping
PCI: 00:18.3 has no children, skipping
PCI: 00:18.4 has no children, skipping
PCI: 00:18.5 has no children, skipping
PCI: 00:19.0 has no children, skipping
PCI: 00:19.1 has no children, skipping
PCI: 00:19.2 has no children, skipping
PCI: 00:19.3 has no children, skipping
PCI: 00:19.4 has no children, skipping
PCI: 00:19.5 has no children, skipping
PCI: 00:1a.0 has no children, skipping
PCI: 00:1a.1 has no children, skipping
PCI: 00:1a.2 has no children, skipping
PCI: 00:1a.3 has no children, skipping
PCI: 00:1a.4 has no children, skipping
PCI: 00:1a.5 has no children, skipping
PCI: 00:1b.0 has no children, skipping
PCI: 00:1b.1 has no children, skipping
PCI: 00:1b.2 has no children, skipping
PCI: 00:1b.3 has no children, skipping
PCI: 00:1b.4 has no children, skipping
PCI: 00:1b.5 has no children, skipping
=== Resource allocator: DOMAIN: 0000 - Pass 2 (allocating resources) ===
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
 update_constraints: PCI: 00:14.0 90 base 00000b00 limit 00000b0f io (fixed)
 update_constraints: PCI: 00:14.0 58 base 00000b20 limit 00000b2f io (fixed)
 update_constraints: PCI: 00:14.3 10000000 base 00000000 limit 00000fff io (fixed)
 update_constraints: PNP: 002e.2 60 base 000003f8 limit 000003ff io (fixed)
 update_constraints: PNP: 002e.3 60 base 000002f8 limit 000002ff io (fixed)
 update_constraints: PNP: 002e.5 60 base 00000060 limit 00000060 io (fixed)
 update_constraints: PNP: 002e.5 62 base 00000064 limit 00000064 io (fixed)
 update_constraints: PNP: 002e.b 60 base 00000290 limit 00000291 io (fixed)
 update_constraints: PNP: 0ca2.0 00 base 00000ca2 limit 00000ca3 io (fixed)
 DOMAIN: 0000: Resource ranges:
 * Base: 1000, Size: f000, Tag: 100
  PCI: 00:18.0 c0 *  [0x1000 - 0xcfff] limit: cfff io
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff done
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffffffff
 update_constraints: DOMAIN: 0000 07 base 00000000 limit bfffffff mem (fixed)
 update_constraints: DOMAIN: 0000 08 base 100000000 limit 403fffffff mem (fixed)
 update_constraints: DOMAIN: 0000 c0010058 base c0000000 limit cfffffff mem (fixed)
 update_constraints: DOMAIN: 0000 09 base 000a0000 limit 000bffff mem (fixed)
 update_constraints: DOMAIN: 0000 0a base 000c0000 limit 000fffff mem (fixed)
 update_constraints: DOMAIN: 0000 0b base 4038000000 limit 403fffffff mem (fixed)
 update_constraints: PCI: 00:18.0 80 base c0000000 limit cfffffff mem (fixed)
 update_constraints: PCI: 00:18.0 98 base fec20000 limit fec20fff mem (fixed)
 update_constraints: PCI: 00:00.0 fc base fec20000 limit fec20fff mem (fixed)
 update_constraints: PCI: 00:14.0 74 base fec00000 limit fec00fff mem (fixed)
 update_constraints: PCI: 00:14.0 b4 base fed00000 limit fed0ffff mem (fixed)
 update_constraints: PCI: 00:14.3 10000100 base ff000000 limit ffffffff mem (fixed)
 update_constraints: PCI: 00:14.3 10000200 base fec10000 limit fec10fff mem (fixed)
 update_constraints: PCI: e8:01.0 03 base 000a0000 limit 000bfbff mem (fixed)
 DOMAIN: 0000: Resource ranges:
 * Base: d0000000, Size: 2ec00000, Tag: 200
 * Base: fec01000, Size: f000, Tag: 200
 * Base: fec11000, Size: f000, Tag: 200
 * Base: fec21000, Size: df000, Tag: 200
 * Base: fed10000, Size: 2f0000, Tag: 200
 * Base: 4040000000, Size: ffbfc0000000, Tag: 100200
  PCI: 00:18.3 94 *  [0xd0000000 - 0xd3ffffff] limit: d3ffffff mem
  PCI: 00:18.0 90 *  [0xd4000000 - 0xd85fffff] limit: d85fffff mem
  PCI: 00:18.0 88 *  [0x4040000000 - 0x40afffffff] limit: 40afffffff prefmem
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffffffff done
PCI: 00:18.0 io: base: 1000 size: c000 align: 12 gran: 12 limit: cfff
 PCI: 00:18.0: Resource ranges:
 * Base: 1000, Size: c000, Tag: 100
  PCI: 00:04.0 1c *  [0x1000 - 0x2fff] limit: 2fff io
  PCI: 00:09.0 1c *  [0x3000 - 0x4fff] limit: 4fff io
  PCI: 00:0a.0 1c *  [0x5000 - 0x6fff] limit: 6fff io
  PCI: 00:02.0 1c *  [0x7000 - 0x7fff] limit: 7fff io
  PCI: 00:0b.0 1c *  [0x8000 - 0x8fff] limit: 8fff io
  PCI: 00:0c.0 1c *  [0x9000 - 0x9fff] limit: 9fff io
  PCI: 00:0d.0 1c *  [0xa000 - 0xafff] limit: afff io
  PCI: 00:14.4 1c *  [0xb000 - 0xbfff] limit: bfff io
  PCI: 00:11.0 20 *  [0xc000 - 0xc00f] limit: c00f io
  PCI: 00:14.1 20 *  [0xc010 - 0xc01f] limit: c01f io
  PCI: 00:11.0 10 *  [0xc020 - 0xc027] limit: c027 io
  PCI: 00:11.0 18 *  [0xc028 - 0xc02f] limit: c02f io
  PCI: 00:14.1 10 *  [0xc030 - 0xc037] limit: c037 io
  PCI: 00:14.1 18 *  [0xc038 - 0xc03f] limit: c03f io
  PCI: 00:11.0 14 *  [0xc040 - 0xc043] limit: c043 io
  PCI: 00:11.0 1c *  [0xc044 - 0xc047] limit: c047 io
  PCI: 00:14.1 14 *  [0xc048 - 0xc04b] limit: c04b io
  PCI: 00:14.1 1c *  [0xc04c - 0xc04f] limit: c04f io
PCI: 00:18.0 io: base: 1000 size: c000 align: 12 gran: 12 limit: cfff done
PCI: 00:18.0 prefmem: base: 4040000000 size: 70000000 align: 20 gran: 20 limit: 40afffffff
 PCI: 00:18.0: Resource ranges:
 * Base: 4040000000, Size: 70000000, Tag: 1200
  PCI: 00:02.0 24 *  [0x4040000000 - 0x404fffffff] limit: 404fffffff prefmem
  PCI: 00:04.0 24 *  [0x4050000000 - 0x405fffffff] limit: 405fffffff prefmem
  PCI: 00:09.0 24 *  [0x4060000000 - 0x406fffffff] limit: 406fffffff prefmem
  PCI: 00:0a.0 24 *  [0x4070000000 - 0x407fffffff] limit: 407fffffff prefmem
  PCI: 00:0b.0 24 *  [0x4080000000 - 0x408fffffff] limit: 408fffffff prefmem
  PCI: 00:0c.0 24 *  [0x4090000000 - 0x409fffffff] limit: 409fffffff prefmem
  PCI: 00:0d.0 24 *  [0x40a0000000 - 0x40afffffff] limit: 40afffffff prefmem
PCI: 00:18.0 prefmem: base: 4040000000 size: 70000000 align: 20 gran: 20 limit: 40afffffff done
PCI: 00:18.0 mem: base: d4000000 size: 4600000 align: 23 gran: 20 limit: d85fffff
 PCI: 00:18.0: Resource ranges:
 * Base: d4000000, Size: 4600000, Tag: 200
  PCI: 00:14.4 20 *  [0xd4000000 - 0xd48fffff] limit: d48fffff mem
  PCI: 00:04.0 20 *  [0xd4900000 - 0xd51fffff] limit: d51fffff mem
  PCI: 00:09.0 20 *  [0xd5200000 - 0xd5afffff] limit: d5afffff mem
  PCI: 00:0a.0 20 *  [0xd5b00000 - 0xd63fffff] limit: d63fffff mem
  PCI: 00:0b.0 20 *  [0xd6400000 - 0xd6cfffff] limit: d6cfffff mem
  PCI: 00:02.0 20 *  [0xd6d00000 - 0xd74fffff] limit: d74fffff mem
  PCI: 00:0c.0 20 *  [0xd7500000 - 0xd7cfffff] limit: d7cfffff mem
  PCI: 00:0d.0 20 *  [0xd7d00000 - 0xd84fffff] limit: d84fffff mem
  PCI: 00:00.2 44 *  [0xd8500000 - 0xd8503fff] limit: d8503fff mem
  PCI: 00:14.2 10 *  [0xd8504000 - 0xd8507fff] limit: d8507fff mem
  PCI: 00:12.0 10 *  [0xd8508000 - 0xd8508fff] limit: d8508fff mem
  PCI: 00:12.1 10 *  [0xd8509000 - 0xd8509fff] limit: d8509fff mem
  PCI: 00:13.0 10 *  [0xd850a000 - 0xd850afff] limit: d850afff mem
  PCI: 00:13.1 10 *  [0xd850b000 - 0xd850bfff] limit: d850bfff mem
  PCI: 00:14.0 9c *  [0xd850c000 - 0xd850cfff] limit: d850cfff mem
  PCI: 00:14.5 10 *  [0xd850d000 - 0xd850dfff] limit: d850dfff mem
  PCI: 00:11.0 24 *  [0xd850e000 - 0xd850e3ff] limit: d850e3ff mem
  PCI: 00:12.2 10 *  [0xd850f000 - 0xd850f0ff] limit: d850f0ff mem
  PCI: 00:13.2 10 *  [0xd8510000 - 0xd85100ff] limit: d85100ff mem
PCI: 00:18.0 mem: base: d4000000 size: 4600000 align: 23 gran: 20 limit: d85fffff done
PCI: 00:02.0 io: base: 7000 size: 1000 align: 12 gran: 12 limit: 7fff
 PCI: 00:02.0: Resource ranges:
 * Base: 7000, Size: 1000, Tag: 100
  NONE 18 *  [0x7000 - 0x7fff] limit: 7fff io
PCI: 00:02.0 io: base: 7000 size: 1000 align: 12 gran: 12 limit: 7fff done
PCI: 00:02.0 prefmem: base: 4040000000 size: 10000000 align: 20 gran: 20 limit: 404fffffff
 PCI: 00:02.0: Resource ranges:
 * Base: 4040000000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4040000000 - 0x404fffffff] limit: 404fffffff prefmem
PCI: 00:02.0 prefmem: base: 4040000000 size: 10000000 align: 20 gran: 20 limit: 404fffffff done
PCI: 00:02.0 mem: base: d6d00000 size: 800000 align: 20 gran: 20 limit: d74fffff
 PCI: 00:02.0: Resource ranges:
 * Base: d6d00000, Size: 800000, Tag: 200
  NONE 10 *  [0xd6d00000 - 0xd74fffff] limit: d74fffff mem
PCI: 00:02.0 mem: base: d6d00000 size: 800000 align: 20 gran: 20 limit: d74fffff done
PCI: 00:04.0 io: base: 1000 size: 2000 align: 12 gran: 12 limit: 2fff
 PCI: 00:04.0: Resource ranges:
 * Base: 1000, Size: 2000, Tag: 100
  NONE 18 *  [0x1000 - 0x1fff] limit: 1fff io
  PCI: 22:00.0 10 *  [0x2000 - 0x20ff] limit: 20ff io
PCI: 00:04.0 io: base: 1000 size: 2000 align: 12 gran: 12 limit: 2fff done
PCI: 00:04.0 prefmem: base: 4050000000 size: 10000000 align: 20 gran: 20 limit: 405fffffff
 PCI: 00:04.0: Resource ranges:
 * Base: 4050000000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4050000000 - 0x405fffffff] limit: 405fffffff prefmem
PCI: 00:04.0 prefmem: base: 4050000000 size: 10000000 align: 20 gran: 20 limit: 405fffffff done
PCI: 00:04.0 mem: base: d4900000 size: 900000 align: 20 gran: 20 limit: d51fffff
 PCI: 00:04.0: Resource ranges:
 * Base: d4900000, Size: 900000, Tag: 200
  PCI: 22:00.0 30 *  [0xd4900000 - 0xd497ffff] limit: d497ffff mem
  PCI: 22:00.0 1c *  [0xd4980000 - 0xd49bffff] limit: d49bffff mem
  PCI: 22:00.0 14 *  [0xd49c0000 - 0xd49c3fff] limit: d49c3fff mem
  NONE 10 *  [0xd49c4000 - 0xd51c3fff] limit: d51c3fff mem
PCI: 00:04.0 mem: base: d4900000 size: 900000 align: 20 gran: 20 limit: d51fffff done
PCI: 00:09.0 io: base: 3000 size: 2000 align: 12 gran: 12 limit: 4fff
 PCI: 00:09.0: Resource ranges:
 * Base: 3000, Size: 2000, Tag: 100
  NONE 18 *  [0x3000 - 0x3fff] limit: 3fff io
  PCI: 43:00.0 18 *  [0x4000 - 0x401f] limit: 401f io
PCI: 00:09.0 io: base: 3000 size: 2000 align: 12 gran: 12 limit: 4fff done
PCI: 00:09.0 prefmem: base: 4060000000 size: 10000000 align: 20 gran: 20 limit: 406fffffff
 PCI: 00:09.0: Resource ranges:
 * Base: 4060000000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4060000000 - 0x406fffffff] limit: 406fffffff prefmem
PCI: 00:09.0 prefmem: base: 4060000000 size: 10000000 align: 20 gran: 20 limit: 406fffffff done
PCI: 00:09.0 mem: base: d5200000 size: 900000 align: 20 gran: 20 limit: d5afffff
 PCI: 00:09.0: Resource ranges:
 * Base: d5200000, Size: 900000, Tag: 200
  PCI: 43:00.0 10 *  [0xd5200000 - 0xd521ffff] limit: d521ffff mem
  PCI: 43:00.0 1c *  [0xd5220000 - 0xd5223fff] limit: d5223fff mem
  NONE 10 *  [0xd5224000 - 0xd5a23fff] limit: d5a23fff mem
PCI: 00:09.0 mem: base: d5200000 size: 900000 align: 20 gran: 20 limit: d5afffff done
PCI: 00:0a.0 io: base: 5000 size: 2000 align: 12 gran: 12 limit: 6fff
 PCI: 00:0a.0: Resource ranges:
 * Base: 5000, Size: 2000, Tag: 100
  NONE 18 *  [0x5000 - 0x5fff] limit: 5fff io
  PCI: 64:00.0 18 *  [0x6000 - 0x601f] limit: 601f io
PCI: 00:0a.0 io: base: 5000 size: 2000 align: 12 gran: 12 limit: 6fff done
PCI: 00:0a.0 prefmem: base: 4070000000 size: 10000000 align: 20 gran: 20 limit: 407fffffff
 PCI: 00:0a.0: Resource ranges:
 * Base: 4070000000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4070000000 - 0x407fffffff] limit: 407fffffff prefmem
PCI: 00:0a.0 prefmem: base: 4070000000 size: 10000000 align: 20 gran: 20 limit: 407fffffff done
PCI: 00:0a.0 mem: base: d5b00000 size: 900000 align: 20 gran: 20 limit: d63fffff
 PCI: 00:0a.0: Resource ranges:
 * Base: d5b00000, Size: 900000, Tag: 200
  PCI: 64:00.0 10 *  [0xd5b00000 - 0xd5b1ffff] limit: d5b1ffff mem
  PCI: 64:00.0 1c *  [0xd5b20000 - 0xd5b23fff] limit: d5b23fff mem
  NONE 10 *  [0xd5b24000 - 0xd6323fff] limit: d6323fff mem
PCI: 00:0a.0 mem: base: d5b00000 size: 900000 align: 20 gran: 20 limit: d63fffff done
PCI: 00:0b.0 io: base: 8000 size: 1000 align: 12 gran: 12 limit: 8fff
 PCI: 00:0b.0: Resource ranges:
 * Base: 8000, Size: 1000, Tag: 100
  NONE 18 *  [0x8000 - 0x8fff] limit: 8fff io
PCI: 00:0b.0 io: base: 8000 size: 1000 align: 12 gran: 12 limit: 8fff done
PCI: 00:0b.0 prefmem: base: 4080000000 size: 10000000 align: 20 gran: 20 limit: 408fffffff
 PCI: 00:0b.0: Resource ranges:
 * Base: 4080000000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4080000000 - 0x408fffffff] limit: 408fffffff prefmem
PCI: 00:0b.0 prefmem: base: 4080000000 size: 10000000 align: 20 gran: 20 limit: 408fffffff done
PCI: 00:0b.0 mem: base: d6400000 size: 900000 align: 20 gran: 20 limit: d6cfffff
 PCI: 00:0b.0: Resource ranges:
 * Base: d6400000, Size: 900000, Tag: 200
  PCI: 85:00.0 10 *  [0xd6400000 - 0xd6403fff] limit: d6403fff mem
  NONE 10 *  [0xd6404000 - 0xd6c03fff] limit: d6c03fff mem
  PCI: 85:00.0 20 *  [0xd6c04000 - 0xd6c040ff] limit: d6c040ff mem
PCI: 00:0b.0 mem: base: d6400000 size: 900000 align: 20 gran: 20 limit: d6cfffff done
PCI: 00:0c.0 io: base: 9000 size: 1000 align: 12 gran: 12 limit: 9fff
 PCI: 00:0c.0: Resource ranges:
 * Base: 9000, Size: 1000, Tag: 100
  NONE 18 *  [0x9000 - 0x9fff] limit: 9fff io
PCI: 00:0c.0 io: base: 9000 size: 1000 align: 12 gran: 12 limit: 9fff done
PCI: 00:0c.0 prefmem: base: 4090000000 size: 10000000 align: 20 gran: 20 limit: 409fffffff
 PCI: 00:0c.0: Resource ranges:
 * Base: 4090000000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4090000000 - 0x409fffffff] limit: 409fffffff prefmem
PCI: 00:0c.0 prefmem: base: 4090000000 size: 10000000 align: 20 gran: 20 limit: 409fffffff done
PCI: 00:0c.0 mem: base: d7500000 size: 800000 align: 20 gran: 20 limit: d7cfffff
 PCI: 00:0c.0: Resource ranges:
 * Base: d7500000, Size: 800000, Tag: 200
  NONE 10 *  [0xd7500000 - 0xd7cfffff] limit: d7cfffff mem
PCI: 00:0c.0 mem: base: d7500000 size: 800000 align: 20 gran: 20 limit: d7cfffff done
PCI: 00:0d.0 io: base: a000 size: 1000 align: 12 gran: 12 limit: afff
 PCI: 00:0d.0: Resource ranges:
 * Base: a000, Size: 1000, Tag: 100
  NONE 18 *  [0xa000 - 0xafff] limit: afff io
PCI: 00:0d.0 io: base: a000 size: 1000 align: 12 gran: 12 limit: afff done
PCI: 00:0d.0 prefmem: base: 40a0000000 size: 10000000 align: 20 gran: 20 limit: 40afffffff
 PCI: 00:0d.0: Resource ranges:
 * Base: 40a0000000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x40a0000000 - 0x40afffffff] limit: 40afffffff prefmem
PCI: 00:0d.0 prefmem: base: 40a0000000 size: 10000000 align: 20 gran: 20 limit: 40afffffff done
PCI: 00:0d.0 mem: base: d7d00000 size: 800000 align: 20 gran: 20 limit: d84fffff
 PCI: 00:0d.0: Resource ranges:
 * Base: d7d00000, Size: 800000, Tag: 200
  NONE 10 *  [0xd7d00000 - 0xd84fffff] limit: d84fffff mem
PCI: 00:0d.0 mem: base: d7d00000 size: 800000 align: 20 gran: 20 limit: d84fffff done
PCI: 00:14.4 io: base: b000 size: 1000 align: 12 gran: 12 limit: bfff
 PCI: 00:14.4: Resource ranges:
 * Base: b000, Size: 1000, Tag: 100
  PCI: e8:01.0 18 *  [0xb000 - 0xb07f] limit: b07f io
PCI: 00:14.4 io: base: b000 size: 1000 align: 12 gran: 12 limit: bfff done
PCI: 00:14.4 mem: base: d4000000 size: 900000 align: 23 gran: 20 limit: d48fffff
 PCI: 00:14.4: Resource ranges:
 * Base: d4000000, Size: 900000, Tag: 200
  PCI: e8:01.0 10 *  [0xd4000000 - 0xd47fffff] limit: d47fffff mem
  PCI: e8:01.0 14 *  [0xd4800000 - 0xd481ffff] limit: d481ffff mem
  PCI: e8:02.0 10 *  [0xd4820000 - 0xd4820fff] limit: d4820fff mem
PCI: 00:14.4 mem: base: d4000000 size: 900000 align: 23 gran: 20 limit: d48fffff done
=== Resource allocator: DOMAIN: 0000 - resource allocation complete ===
PCI: 00:18.0 c0 <- [0x0000001000 - 0x000000cfff] size 0x0000c000 gran 0x0c io <node 0 link 1>
PCI: 00:18.0 88 <- [0x4040000000 - 0x40afffffff] size 0x70000000 gran 0x14 prefmem <node 0 link 1>
PCI: 00:18.0 90 <- [0x00d4000000 - 0x00d85fffff] size 0x04600000 gran 0x14 mem <node 0 link 1>
PCI: 00:18.0 98 <- [0x00fec20000 - 0x00fec2ffff] size 0x00001000 gran 0x10 mem <node 0 link 1>
PCI: 00:00.2 44 <- [0x00d8500000 - 0x00d8503fff] size 0x00004000 gran 0x0e mem
PCI: 00:02.0 1c <- [0x0000007000 - 0x0000007fff] size 0x00001000 gran 0x0c bus 01 io
PCI: 00:02.0 24 <- [0x4040000000 - 0x404fffffff] size 0x10000000 gran 0x14 bus 01 prefmem
PCI: 00:02.0 20 <- [0x00d6d00000 - 0x00d74fffff] size 0x00800000 gran 0x14 bus 01 mem
NONE missing set_resources
PCI: 00:04.0 1c <- [0x0000001000 - 0x0000002fff] size 0x00002000 gran 0x0c bus 22 io
PCI: 00:04.0 24 <- [0x4050000000 - 0x405fffffff] size 0x10000000 gran 0x14 bus 22 prefmem
PCI: 00:04.0 20 <- [0x00d4900000 - 0x00d51fffff] size 0x00900000 gran 0x14 bus 22 mem
PCI: 22:00.0 10 <- [0x0000002000 - 0x00000020ff] size 0x00000100 gran 0x08 io
PCI: 22:00.0 14 <- [0x00d49c0000 - 0x00d49c3fff] size 0x00004000 gran 0x0e mem64
PCI: 22:00.0 1c <- [0x00d4980000 - 0x00d49bffff] size 0x00040000 gran 0x12 mem64
PCI: 22:00.0 30 <- [0x00d4900000 - 0x00d497ffff] size 0x00080000 gran 0x13 romem
NONE missing set_resources
PCI: 00:09.0 1c <- [0x0000003000 - 0x0000004fff] size 0x00002000 gran 0x0c bus 43 io
PCI: 00:09.0 24 <- [0x4060000000 - 0x406fffffff] size 0x10000000 gran 0x14 bus 43 prefmem
PCI: 00:09.0 20 <- [0x00d5200000 - 0x00d5afffff] size 0x00900000 gran 0x14 bus 43 mem
PCI: 43:00.0 10 <- [0x00d5200000 - 0x00d521ffff] size 0x00020000 gran 0x11 mem
PCI: 43:00.0 18 <- [0x0000004000 - 0x000000401f] size 0x00000020 gran 0x05 io
PCI: 43:00.0 1c <- [0x00d5220000 - 0x00d5223fff] size 0x00004000 gran 0x0e mem
NONE missing set_resources
PCI: 00:0a.0 1c <- [0x0000005000 - 0x0000006fff] size 0x00002000 gran 0x0c bus 64 io
PCI: 00:0a.0 24 <- [0x4070000000 - 0x407fffffff] size 0x10000000 gran 0x14 bus 64 prefmem
PCI: 00:0a.0 20 <- [0x00d5b00000 - 0x00d63fffff] size 0x00900000 gran 0x14 bus 64 mem
PCI: 64:00.0 10 <- [0x00d5b00000 - 0x00d5b1ffff] size 0x00020000 gran 0x11 mem
PCI: 64:00.0 18 <- [0x0000006000 - 0x000000601f] size 0x00000020 gran 0x05 io
PCI: 64:00.0 1c <- [0x00d5b20000 - 0x00d5b23fff] size 0x00004000 gran 0x0e mem
NONE missing set_resources
PCI: 00:0b.0 1c <- [0x0000008000 - 0x0000008fff] size 0x00001000 gran 0x0c bus 85 io
PCI: 00:0b.0 24 <- [0x4080000000 - 0x408fffffff] size 0x10000000 gran 0x14 bus 85 prefmem
PCI: 00:0b.0 20 <- [0x00d6400000 - 0x00d6cfffff] size 0x00900000 gran 0x14 bus 85 mem
PCI: 85:00.0 10 <- [0x00d6400000 - 0x00d6403fff] size 0x00004000 gran 0x0e mem64
PCI: 85:00.0 20 <- [0x00d6c04000 - 0x00d6c040ff] size 0x00000100 gran 0x08 mem64
NONE missing set_resources
PCI: 00:0c.0 1c <- [0x0000009000 - 0x0000009fff] size 0x00001000 gran 0x0c bus a6 io
PCI: 00:0c.0 24 <- [0x4090000000 - 0x409fffffff] size 0x10000000 gran 0x14 bus a6 prefmem
PCI: 00:0c.0 20 <- [0x00d7500000 - 0x00d7cfffff] size 0x00800000 gran 0x14 bus a6 mem
NONE missing set_resources
PCI: 00:0d.0 1c <- [0x000000a000 - 0x000000afff] size 0x00001000 gran 0x0c bus c7 io
PCI: 00:0d.0 24 <- [0x40a0000000 - 0x40afffffff] size 0x10000000 gran 0x14 bus c7 prefmem
PCI: 00:0d.0 20 <- [0x00d7d00000 - 0x00d84fffff] size 0x00800000 gran 0x14 bus c7 mem
NONE missing set_resources
PCI: 00:11.0 10 <- [0x000000c020 - 0x000000c027] size 0x00000008 gran 0x03 io
PCI: 00:11.0 14 <- [0x000000c040 - 0x000000c043] size 0x00000004 gran 0x02 io
PCI: 00:11.0 18 <- [0x000000c028 - 0x000000c02f] size 0x00000008 gran 0x03 io
PCI: 00:11.0 1c <- [0x000000c044 - 0x000000c047] size 0x00000004 gran 0x02 io
PCI: 00:11.0 20 <- [0x000000c000 - 0x000000c00f] size 0x00000010 gran 0x04 io
PCI: 00:11.0 24 <- [0x00d850e000 - 0x00d850e3ff] size 0x00000400 gran 0x0a mem
PCI: 00:12.0 10 <- [0x00d8508000 - 0x00d8508fff] size 0x00001000 gran 0x0c mem
PCI: 00:12.1 10 <- [0x00d8509000 - 0x00d8509fff] size 0x00001000 gran 0x0c mem
PCI: 00:12.2 10 <- [0x00d850f000 - 0x00d850f0ff] size 0x00000100 gran 0x08 mem
PCI: 00:13.0 10 <- [0x00d850a000 - 0x00d850afff] size 0x00001000 gran 0x0c mem
PCI: 00:13.1 10 <- [0x00d850b000 - 0x00d850bfff] size 0x00001000 gran 0x0c mem
PCI: 00:13.2 10 <- [0x00d8510000 - 0x00d85100ff] size 0x00000100 gran 0x08 mem
PCI: 00:14.0 9c <- [0x00d850c000 - 0x00d850cfff] size 0x00001000 gran 0x0c mem
PCI: 00:14.1 10 <- [0x000000c030 - 0x000000c037] size 0x00000008 gran 0x03 io
PCI: 00:14.1 14 <- [0x000000c048 - 0x000000c04b] size 0x00000004 gran 0x02 io
PCI: 00:14.1 18 <- [0x000000c038 - 0x000000c03f] size 0x00000008 gran 0x03 io
PCI: 00:14.1 1c <- [0x000000c04c - 0x000000c04f] size 0x00000004 gran 0x02 io
PCI: 00:14.1 20 <- [0x000000c010 - 0x000000c01f] size 0x00000010 gran 0x04 io
PCI: 00:14.2 10 <- [0x00d8504000 - 0x00d8507fff] size 0x00004000 gran 0x0e mem64
PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io
PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq
PNP: 002e.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io
PNP: 002e.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq
PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io
PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io
PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq
PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq
PNP: 002e.b 60 <- [0x0000000290 - 0x0000000291] size 0x00000002 gran 0x01 io
ERROR: PNP: 002e.b 70 irq size: 0x0000000001 not assigned in devicetree
PNP: 0ca2.0 00 <- [0x0000000ca2 - 0x0000000ca3] size 0x00000002 gran 0x00 io
PCI: 00:14.4 1c <- [0x000000b000 - 0x000000bfff] size 0x00001000 gran 0x0c bus e8 io
PCI: 00:14.4 24 <- [0x00ffffffff - 0x00fffffffe] size 0x00000000 gran 0x14 bus e8 prefmem
PCI: 00:14.4 20 <- [0x00d4000000 - 0x00d48fffff] size 0x00900000 gran 0x14 bus e8 mem
PCI: e8:01.0 10 <- [0x00d4000000 - 0x00d47fffff] size 0x00800000 gran 0x17 mem
PCI: e8:01.0 14 <- [0x00d4800000 - 0x00d481ffff] size 0x00020000 gran 0x11 mem
PCI: e8:01.0 18 <- [0x000000b000 - 0x000000b07f] size 0x00000080 gran 0x07 io
PCI: e8:02.0 10 <- [0x00d4820000 - 0x00d4820fff] size 0x00001000 gran 0x0c mem
PCI: 00:14.5 10 <- [0x00d850d000 - 0x00d850dfff] size 0x00001000 gran 0x0c mem
PCI: 00:18.3 94 <- [0x00d0000000 - 0x00d3ffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:19.3 94 <- [0x00d0000000 - 0x00d3ffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:1a.3 94 <- [0x00d0000000 - 0x00d3ffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:1b.3 94 <- [0x00d0000000 - 0x00d3ffffff] size 0x04000000 gran 0x1a mem <gart>
Done setting resources.
Done allocating resources.
BS: BS_DEV_RESOURCES run times (exec / console): 3 / 2119 ms
POST: 0x74
Enabling resources...
PCI: 00:18.0 cmd <- 00
PCI: 00:18.1 subsystem <- 1043/8163
PCI: 00:18.1 cmd <- 00
PCI: 00:18.2 subsystem <- 1043/8163
PCI: 00:18.2 cmd <- 00
PCI: 00:18.3 cmd <- 00
PCI: 00:18.4 cmd <- 00
PCI: 00:18.5 cmd <- 00
PCI: 00:19.0 cmd <- 00
PCI: 00:19.1 subsystem <- 1043/8163
PCI: 00:19.1 cmd <- 00
PCI: 00:19.2 subsystem <- 1043/8163
PCI: 00:19.2 cmd <- 00
PCI: 00:19.3 cmd <- 00
PCI: 00:19.4 cmd <- 00
PCI: 00:19.5 cmd <- 00
PCI: 00:1a.0 cmd <- 00
PCI: 00:1a.1 subsystem <- 1043/8163
PCI: 00:1a.1 cmd <- 00
PCI: 00:1a.2 subsystem <- 1043/8163
PCI: 00:1a.2 cmd <- 00
PCI: 00:1a.3 cmd <- 00
PCI: 00:1a.4 cmd <- 00
PCI: 00:1a.5 cmd <- 00
PCI: 00:1b.0 cmd <- 00
PCI: 00:1b.1 subsystem <- 1043/8163
PCI: 00:1b.1 cmd <- 00
PCI: 00:1b.2 subsystem <- 1043/8163
PCI: 00:1b.2 cmd <- 00
PCI: 00:1b.3 cmd <- 00
PCI: 00:1b.4 cmd <- 00
PCI: 00:1b.5 cmd <- 00
PCI: 00:00.0 subsystem <- 1043/8163
PCI: 00:00.0 cmd <- 02
Initializing IOMMU
PCI: 00:02.0 bridge ctrl <- 0013
PCI: 00:02.0 cmd <- 07
PCI: 00:04.0 bridge ctrl <- 0013
PCI: 00:04.0 cmd <- 07
PCI: 00:09.0 bridge ctrl <- 0013
PCI: 00:09.0 cmd <- 07
PCI: 00:0a.0 bridge ctrl <- 0013
PCI: 00:0a.0 cmd <- 07
PCI: 00:0b.0 bridge ctrl <- 0013
PCI: 00:0b.0 cmd <- 07
PCI: 00:0c.0 bridge ctrl <- 0013
PCI: 00:0c.0 cmd <- 07
PCI: 00:0d.0 bridge ctrl <- 0013
PCI: 00:0d.0 cmd <- 07
PCI: 00:11.0 subsystem <- 1043/8163
PCI: 00:11.0 cmd <- 03
PCI: 00:12.0 subsystem <- 1043/8163
PCI: 00:12.0 cmd <- 02
PCI: 00:12.1 subsystem <- 1043/8163
PCI: 00:12.1 cmd <- 02
PCI: 00:12.2 subsystem <- 1043/8163
PCI: 00:12.2 cmd <- 02
PCI: 00:13.0 subsystem <- 1043/8163
PCI: 00:13.0 cmd <- 02
PCI: 00:13.1 subsystem <- 1043/8163
PCI: 00:13.1 cmd <- 02
PCI: 00:13.2 subsystem <- 1043/8163
PCI: 00:13.2 cmd <- 02
PCI: 00:14.0 subsystem <- 1043/8163
PCI: 00:14.0 cmd <- 403
PCI: 00:14.1 subsystem <- 1043/8163
PCI: 00:14.1 cmd <- 01
PCI: 00:14.2 subsystem <- 1043/8163
PCI: 00:14.2 cmd <- 02
PCI: 00:14.3 subsystem <- 1043/8163
PCI: 00:14.3 cmd <- 0f
sb700 lpc decode:PNP: 002e.2, base=0x000003f8, end=0x000003ff
sb700 lpc decode:PNP: 002e.3, base=0x000002f8, end=0x000002ff
sb700 lpc decode:PNP: 002e.5, base=0x00000060, end=0x00000060
sb700 lpc decode:PNP: 002e.5, base=0x00000064, end=0x00000064
sb700 lpc decode:PNP: 002e.b, base=0x00000290, end=0x00000291
sb700 lpc decode:PNP: 0ca2.0, base=0x00000ca2, end=0x00000ca3
PCI: 00:14.4 bridge ctrl <- 001b
PCI: 00:14.4 cmd <- 07
PCI: 00:14.5 subsystem <- 1043/8163
PCI: 00:14.5 cmd <- 02
PCI: 22:00.0 cmd <- 03
PCI: 43:00.0 cmd <- 03
PCI: 64:00.0 cmd <- 03
PCI: 85:00.0 cmd <- 02
PCI: e8:01.0 cmd <- 03
PCI: e8:02.0 subsystem <- 1043/8163
PCI: e8:02.0 cmd <- 02
done.
BS: BS_DEV_ENABLE run times (exec / console): 1 / 192 ms
POST: 0x75
Initializing devices...
POST: 0x75
CPU_CLUSTER: 0 init
Enabling probe filter
Enabling ATM mode
Setting up local APIC 0x0
start_eip=0x00001000, code_size=0x00000031
Initializing CPU #0
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 00
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Physical address space:
0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x00000000c0000000 size 0xbff40000 type 6
0x00000000c0000000 - 0x0000000100000000 size 0x40000000 type 0
0x0000000100000000 - 0x0000004040000000 size 0x3f40000000 type 6
0x0000004040000000 - 0x00000040b0000000 size 0x70000000 type 0
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits
MTRR: default type WB/UC MTRR counts: 1/2.
MTRR: WB selected as default type.
MTRR: 0 base 0x00000000c0000000 mask 0x0000ffffc0000000 type 0

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x0
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #0 initialized
Initializing CPU #1
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 01
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x1
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #1 initialized
Initializing CPU #2
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 02
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x2
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #2 initialized
Initializing CPU #3
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 03
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x3
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #3 initialized
Initializing CPU #4
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 04
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x4
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #4 initialized
Initializing CPU #5
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 05
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x5
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #5 initialized
Initializing CPU #6
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 06
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x6
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #6 initialized
Initializing CPU #7
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 07
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x7
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #7 initialized
Initializing CPU #8
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 00
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x8
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #8 initialized
Initializing CPU #9
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 01
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x9
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #9 initialized
Initializing CPU #10
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 02
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0xa
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #10 initialized
Initializing CPU #11
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 03
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0xb
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #11 initialized
Initializing CPU #12
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 04
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0xc
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #12 initialized
Initializing CPU #13
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 05
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0xd
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #13 initialized
Initializing CPU #14
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 06
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0xe
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #14 initialized
Initializing CPU #15
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 07
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0xf
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #15 initialized
Initializing CPU #16
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 00
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x20
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #16 initialized
Initializing CPU #17
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 01
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x21
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #17 initialized
Initializing CPU #18
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 02
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x22
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #18 initialized
Initializing CPU #19
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 03
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x23
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #19 initialized
Initializing CPU #20
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 04
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x24
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #20 initialized
Initializing CPU #21
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 05
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x25
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #21 initialized
Initializing CPU #22
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 06
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x26
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #22 initialized
Initializing CPU #23
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 07
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x27
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #23 initialized
Initializing CPU #24
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 00
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x28
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #24 initialized
Initializing CPU #25
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 01
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x29
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #25 initialized
Initializing CPU #26
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 02
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x2a
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #26 initialized
Initializing CPU #27
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 03
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x2b
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #27 initialized
Initializing CPU #28
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 04
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x2c
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #28 initialized
Initializing CPU #29
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 05
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x2d
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #29 initialized
Initializing CPU #30
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 06
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x2e
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #30 initialized
Initializing CPU #31
Waiting for 1 CPUS to stop
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 07
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC 0x2f
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #31 initialized
All AP CPUs stopped (16623 loops)
CPU_CLUSTER: 0 init finished in 5956 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:18.0 init
PCI: 00:18.0 init finished in 0 msecs
POST: 0x75
PCI: 00:18.1 init
PCI: 00:18.1 init finished in 0 msecs
POST: 0x75
PCI: 00:18.2 init
PCI: 00:18.2 init finished in 0 msecs
POST: 0x75
PCI: 00:18.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:18.3 init finished in 3 msecs
POST: 0x75
PCI: 00:18.4 init
NB: Function 4 Link Control.. done.
PCI: 00:18.4 init finished in 3 msecs
POST: 0x75
PCI: 00:18.5 init
NB: Function 5 Northbridge Control.. done.
PCI: 00:18.5 init finished in 3 msecs
POST: 0x75
PCI: 00:19.0 init
PCI: 00:19.0 init finished in 0 msecs
POST: 0x75
PCI: 00:19.1 init
PCI: 00:19.1 init finished in 0 msecs
POST: 0x75
PCI: 00:19.2 init
PCI: 00:19.2 init finished in 0 msecs
POST: 0x75
PCI: 00:19.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:19.3 init finished in 3 msecs
POST: 0x75
PCI: 00:19.4 init
NB: Function 4 Link Control.. done.
PCI: 00:19.4 init finished in 3 msecs
POST: 0x75
PCI: 00:19.5 init
NB: Function 5 Northbridge Control.. done.
PCI: 00:19.5 init finished in 3 msecs
POST: 0x75
PCI: 00:1a.0 init
PCI: 00:1a.0 init finished in 0 msecs
POST: 0x75
PCI: 00:1a.1 init
PCI: 00:1a.1 init finished in 0 msecs
POST: 0x75
PCI: 00:1a.2 init
PCI: 00:1a.2 init finished in 0 msecs
POST: 0x75
PCI: 00:1a.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:1a.3 init finished in 3 msecs
POST: 0x75
PCI: 00:1a.4 init
NB: Function 4 Link Control.. done.
PCI: 00:1a.4 init finished in 3 msecs
POST: 0x75
PCI: 00:1a.5 init
NB: Function 5 Northbridge Control.. done.
PCI: 00:1a.5 init finished in 3 msecs
POST: 0x75
PCI: 00:1b.0 init
PCI: 00:1b.0 init finished in 0 msecs
POST: 0x75
PCI: 00:1b.1 init
PCI: 00:1b.1 init finished in 0 msecs
POST: 0x75
PCI: 00:1b.2 init
PCI: 00:1b.2 init finished in 0 msecs
POST: 0x75
PCI: 00:1b.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:1b.3 init finished in 3 msecs
POST: 0x75
PCI: 00:1b.4 init
NB: Function 4 Link Control.. done.
PCI: 00:1b.4 init finished in 3 msecs
POST: 0x75
PCI: 00:1b.5 init
NB: Function 5 Northbridge Control.. done.
PCI: 00:1b.5 init finished in 3 msecs
POST: 0x75
PCI: 00:00.0 init
pcie_init in sr5650_ht.c
IOAPIC2 features: 0000001f
IOAPIC: Initializing IOAPIC at 0xfec20000
IOAPIC: ID = 0x21
IOAPIC: 32 interrupts
IOAPIC: Clearing IOAPIC at 0xfec20000
IOAPIC: Bootstrap Processor Local APIC = 0x00
PCI: 00:00.0 init finished in 15 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:11.0 init
No AHCI SATA drive on Slot0
No AHCI SATA drive on Slot1
No AHCI SATA drive on Slot2
No AHCI SATA drive on Slot3
No AHCI SATA drive on Slot4
No AHCI SATA drive on Slot5
PCI: 00:11.0 init finished in 22 msecs
POST: 0x75
PCI: 00:12.0 init
PCI: 00:12.0 init finished in 0 msecs
POST: 0x75
PCI: 00:12.1 init
PCI: 00:12.1 init finished in 0 msecs
POST: 0x75
PCI: 00:12.2 init
usb2_bar0=0x0xd850f000
rpr 6.23, final dword=809e03c8
PCI: 00:12.2 init finished in 4 msecs
POST: 0x75
PCI: 00:13.0 init
PCI: 00:13.0 init finished in 0 msecs
POST: 0x75
PCI: 00:13.1 init
PCI: 00:13.1 init finished in 0 msecs
POST: 0x75
PCI: 00:13.2 init
usb2_bar0=0x0xd8510000
rpr 6.23, final dword=809e03c8
PCI: 00:13.2 init finished in 4 msecs
POST: 0x75
PCI: 00:14.0 init
sm_init().
IOAPIC: Initializing IOAPIC at 0xfec00000
IOAPIC: ID = 0x20
IOAPIC: 24 interrupts
IOAPIC: Clearing IOAPIC at 0xfec00000
IOAPIC: Bootstrap Processor Local APIC = 0x00
Legacy USB disabled
set power "last" after power fail
++++++++++no set NMI+++++
RTC Init
sm_init() end
PCI: 00:14.0 init finished in 21 msecs
POST: 0x75
PCI: 00:14.1 init
PCI: 00:14.1 init finished in 0 msecs
POST: 0x75
PCI: 00:14.2 init
base = 0x0xd8504000
No codec!
PCI: 00:14.2 init finished in 5 msecs
POST: 0x75
PCI: 00:14.3 init
PCI: 00:14.3 init finished in 0 msecs
POST: 0x75
PCI: 00:14.4 init
PCI: 00:14.4 init finished in 0 msecs
POST: 0x75
PCI: 00:14.5 init
PCI: 00:14.5 init finished in 0 msecs
POST: 0x75
POST: 0x75
PCI: 22:00.0 init
PCI: 22:00.0 init finished in 0 msecs
POST: 0x75
POST: 0x75
PCI: 43:00.0 init
PCI: 43:00.0 init finished in 0 msecs
POST: 0x75
POST: 0x75
PCI: 64:00.0 init
PCI: 64:00.0 init finished in 0 msecs
POST: 0x75
POST: 0x75
PCI: 85:00.0 init
PCI: 85:00.0 init finished in 0 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
smbus: PCI: 00:14.0[0]->I2C: 01:2f init
Set SMBUS controller to channel 1
Found 64 pin W83795G Nuvoton H/W Monitor
W83795G/ADG work in Thermal Cruise Mode
Fan	CTFS(celsius)	TTTI(celsius)
 1	90	50
 2	90	50
 3	90	50
 4	90	50
 5	90	50
 6	90	50
DTS1 current value: 1b
DTS2 current value: 12
DTS3 current value: 0
DTS4 current value: 0
DTS5 current value: 0
DTS6 current value: 0
DTS7 current value: 0
DTS8 current value: 0
Set SMBUS controller to channel 0
I2C: 01:2f init finished in 334 msecs
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 002e.2 init
PNP: 002e.2 init finished in 0 msecs
POST: 0x75
PNP: 002e.3 init
PNP: 002e.3 init finished in 0 msecs
POST: 0x75
PNP: 002e.5 init
w83667hg_a_init: Disable mouse controller.
PNP: 002e.5 init finished in 3 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 002e.a init
set power on after power fail
PNP: 002e.a init finished in 2 msecs
POST: 0x75
PNP: 002e.b init
PNP: 002e.b init finished in 0 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 0ca2.0 init
IPMI: PNP KCS 0xca2
Get BMC self test result...BMC: Device Specific Error
wait_ibf timeout!
IPMI START WRITE failed
ipmi_kcs_send_message failed
IPMI: ipmi_get_device_id response truncated
PNP: 0ca2.0 init finished in 5013 msecs
POST: 0x75
PCI: e8:01.0 init
ASpeed AST2050: initializing video device
ast_detect_chip: VGA not enabled on entry, requesting chip POST
ast_detect_config_mode: Using P2A bridge for configuration
ast_detect_chip: AST 1100 detected
ast_detect_chip: Analog VGA only
ast_driver_load: dram MCLK=800000000 Mhz type=0 bus_width=16 size=00800000
ASpeed VGA text mode initialized
PCI: e8:01.0 init finished in 44 msecs
POST: 0x75
PCI: e8:02.0 init
PCI: e8:02.0 init finished in 0 msecs
Devices initialized
BS: BS_DEV_INIT run times (exec / console): 11046 / 738 ms
POST: 0x76
Finalize devices...
Devices finalized
BS: BS_POST_DEVICE run times (exec / console): 0 / 4 ms
POST: 0x77
BS: BS_OS_RESUME_CHECK run times (exec / console): 0 / 1 ms
POST: 0x79
POST: 0x9c
CBFS: Found 'fallback/dsdt.aml' @0x487c0 size 0x1723 in mcache @0xbfffd198
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at bfea2000.
ACPI:    * FACS
ACPI:    * DSDT
ACPI:    * FADT
ACPI: added table 1/32, length now 40
ACPI:     * SSDT
processor_brand=AMD Opteron(tm) Processor 6386 SE
Pstates algorithm ...
Pstate_freq[0] = 2800MHz	Pstate_power[0] = 7612mw
Pstate_latency[0] = 5us
Pstate_freq[1] = 2500MHz	Pstate_power[1] = 6615mw
Pstate_latency[1] = 5us
Pstate_freq[2] = 2200MHz	Pstate_power[2] = 5670mw
Pstate_latency[2] = 5us
Pstate_freq[3] = 1800MHz	Pstate_power[3] = 4370mw
Pstate_latency[3] = 5us
Pstate_freq[4] = 1400MHz	Pstate_power[4] = 3283mw
Pstate_latency[4] = 5us
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
ACPI: added table 2/32, length now 44
ACPI:    * MCFG
ACPI: added table 3/32, length now 48
ACPI:    * MADT
ACPI: added table 4/32, length now 52
current = bfea7040
ACPI:    * SRAT at bfea7040
SRAT: lapic cpu_index=00, node_id=00, apic_id=00
SRAT: lapic cpu_index=01, node_id=00, apic_id=01
SRAT: lapic cpu_index=02, node_id=00, apic_id=02
SRAT: lapic cpu_index=03, node_id=00, apic_id=03
SRAT: lapic cpu_index=04, node_id=00, apic_id=04
SRAT: lapic cpu_index=05, node_id=00, apic_id=05
SRAT: lapic cpu_index=06, node_id=00, apic_id=06
SRAT: lapic cpu_index=07, node_id=00, apic_id=07
SRAT: lapic cpu_index=08, node_id=01, apic_id=08
SRAT: lapic cpu_index=09, node_id=01, apic_id=09
SRAT: lapic cpu_index=0a, node_id=01, apic_id=0a
SRAT: lapic cpu_index=0b, node_id=01, apic_id=0b
SRAT: lapic cpu_index=0c, node_id=01, apic_id=0c
SRAT: lapic cpu_index=0d, node_id=01, apic_id=0d
SRAT: lapic cpu_index=0e, node_id=01, apic_id=0e
SRAT: lapic cpu_index=0f, node_id=01, apic_id=0f
SRAT: lapic cpu_index=10, node_id=02, apic_id=20
SRAT: lapic cpu_index=11, node_id=02, apic_id=21
SRAT: lapic cpu_index=12, node_id=02, apic_id=22
SRAT: lapic cpu_index=13, node_id=02, apic_id=23
SRAT: lapic cpu_index=14, node_id=02, apic_id=24
SRAT: lapic cpu_index=15, node_id=02, apic_id=25
SRAT: lapic cpu_index=16, node_id=02, apic_id=26
SRAT: lapic cpu_index=17, node_id=02, apic_id=27
SRAT: lapic cpu_index=18, node_id=03, apic_id=28
SRAT: lapic cpu_index=19, node_id=03, apic_id=29
SRAT: lapic cpu_index=1a, node_id=03, apic_id=2a
SRAT: lapic cpu_index=1b, node_id=03, apic_id=2b
SRAT: lapic cpu_index=1c, node_id=03, apic_id=2c
SRAT: lapic cpu_index=1d, node_id=03, apic_id=2d
SRAT: lapic cpu_index=1e, node_id=03, apic_id=2e
SRAT: lapic cpu_index=1f, node_id=03, apic_id=2f
set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
set_srat_mem: dev DOMAIN: 0000, res->index=0008 startk=00400000, sizek=0fd00000
ACPI: added table 5/32, length now 56
ACPI:   * SLIT at bfea72c0
ACPI: added table 6/32, length now 60
ACPI:   * IVRS at bfea7300
ACPI: added table 7/32, length now 64
ACPI:    * HPET
ACPI: added table 8/32, length now 68
ACPI:    * SPMI at bfea7400
ACPI: added table 9/32, length now 72
ACPI: done.
ACPI tables: 21584 bytes.
smbios_write_tables: bfea1000
SMBIOS firmware version is set to coreboot_version: '6ebe3d29-dirty'
DOMAIN: 0000 (AMD Family 10h/15h Root Complex)
SMBIOS tables: 579 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 0x00000500, 0x10 bytes, checksum dff1
Writing coreboot table at 0xbfec6000
CBFS: Found 'cmos_layout.bin' @0x4a080 size 0xed0 in mcache @0xbfffd1ec
 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
 1. 0000000000001000-000000000009ffff: RAM
 2. 00000000000a0000-00000000000fffff: RESERVED
 3. 0000000000100000-00000000bfea0fff: RAM
 4. 00000000bfea1000-00000000bfecefff: CONFIGURATION TABLES
 5. 00000000bfecf000-00000000bffe7fff: RAMSTAGE
 6. 00000000bffe8000-00000000bfffffff: CONFIGURATION TABLES
 7. 00000000c0000000-00000000cfffffff: RESERVED
 8. 00000000fec00000-00000000fec00fff: RESERVED
 9. 00000000fec10000-00000000fec10fff: RESERVED
10. 00000000fec20000-00000000fec20fff: RESERVED
11. 00000000fed00000-00000000fed0ffff: RESERVED
12. 00000000ff000000-00000000ffffffff: RESERVED
13. 0000000100000000-0000004037ffffff: RAM
14. 0000004038000000-000000403fffffff: RESERVED
spi_init: SPI base fec10000
Manufacturer: ef
SF: Detected ef 4018 with sector size 0x1000, total 0x1000000
Wrote coreboot table at: 0xbfec6000, 0x1228 bytes, checksum 6c6a
coreboot table: 4672 bytes.
IMD ROOT    0. 0xbffff000 0x00001000
IMD SMALL   1. 0xbfffe000 0x00001000
RO MCACHE   2. 0xbfffd000 0x000003ac
AMDMEM INFO 3. 0xbfff3000 0x000093fc
ROMSTG STCK 4. 0xbfff2000 0x00001000
AFTER CAR   5. 0xbffe8000 0x0000a000
RAMSTAGE    6. 0xbfece000 0x0011a000
COREBOOT    7. 0xbfec6000 0x00008000
ACPI        8. 0xbfea2000 0x00024000
SMBIOS      9. 0xbfea1000 0x00001000
IMD small region:
  IMD ROOT    0. 0xbfffec00 0x00000400
  FMAP        1. 0xbfffeb40 0x000000b6
  ROMSTAGE    2. 0xbfffeb20 0x00000004
Memory and bus map for node 0:
DRAM [0x0000000000000000 - 0x000000103fffffff] - flags: RE, WE, Interleave No, Destination Node 0, Interleave select 0
DRAM [0x0000001040000000 - 0x000000203fffffff] - flags: RE, WE, Interleave No, Destination Node 1, Interleave select 0
DRAM [0x0000002040000000 - 0x000000303fffffff] - flags: RE, WE, Interleave No, Destination Node 2, Interleave select 0
DRAM [0x0000003040000000 - 0x000000403effffff] - flags: RE, WE, Interleave No, Destination Node 3, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 4, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 5, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 6, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 7, Interleave select 0
MMIO [0x00000000c0000000 - 0x00000000cfffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000004040000000 - 0x00000040afffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000d4000000 - 0x00000000d85fffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000fec20000 - 0x00000000fec2ffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00001000 - 0x0000cfff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0xe8] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
System Address DRAM [0x0000000000000000 - 0x0000001038000000] - flags: Interleave No, Interleave select 0
Memory and bus map for node 1:
DRAM [0x0000000000000000 - 0x000000103fffffff] - flags: RE, WE, Interleave No, Destination Node 0, Interleave select 0
DRAM [0x0000001040000000 - 0x000000203fffffff] - flags: RE, WE, Interleave No, Destination Node 1, Interleave select 0
DRAM [0x0000002040000000 - 0x000000303fffffff] - flags: RE, WE, Interleave No, Destination Node 2, Interleave select 0
DRAM [0x0000003040000000 - 0x000000403effffff] - flags: RE, WE, Interleave No, Destination Node 3, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 4, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 5, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 6, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 7, Interleave select 0
MMIO [0x00000000c0000000 - 0x00000000cfffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000004040000000 - 0x00000040afffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000d4000000 - 0x00000000d85fffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000fec20000 - 0x00000000fec2ffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00001000 - 0x0000cfff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0xe8] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
System Address DRAM [0x0000001040000000 - 0x0000002038000000] - flags: Interleave No, Interleave select 0
Memory and bus map for node 2:
DRAM [0x0000000000000000 - 0x000000103fffffff] - flags: RE, WE, Interleave No, Destination Node 0, Interleave select 0
DRAM [0x0000001040000000 - 0x000000203fffffff] - flags: RE, WE, Interleave No, Destination Node 1, Interleave select 0
DRAM [0x0000002040000000 - 0x000000303fffffff] - flags: RE, WE, Interleave No, Destination Node 2, Interleave select 0
DRAM [0x0000003040000000 - 0x000000403effffff] - flags: RE, WE, Interleave No, Destination Node 3, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 4, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 5, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 6, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 7, Interleave select 0
MMIO [0x00000000c0000000 - 0x00000000cfffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000004040000000 - 0x00000040afffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000d4000000 - 0x00000000d85fffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000fec20000 - 0x00000000fec2ffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00001000 - 0x0000cfff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0xe8] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
System Address DRAM [0x0000002040000000 - 0x0000003038000000] - flags: Interleave No, Interleave select 0
Memory and bus map for node 3:
DRAM [0x0000000000000000 - 0x000000103fffffff] - flags: RE, WE, Interleave No, Destination Node 0, Interleave select 0
DRAM [0x0000001040000000 - 0x000000203fffffff] - flags: RE, WE, Interleave No, Destination Node 1, Interleave select 0
DRAM [0x0000002040000000 - 0x000000303fffffff] - flags: RE, WE, Interleave No, Destination Node 2, Interleave select 0
DRAM [0x0000003040000000 - 0x000000403effffff] - flags: RE, WE, Interleave No, Destination Node 3, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 4, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 5, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 6, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 7, Interleave select 0
MMIO [0x00000000c0000000 - 0x00000000cfffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000004040000000 - 0x00000040afffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000d4000000 - 0x00000000d85fffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000fec20000 - 0x00000000fec2ffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00001000 - 0x0000cfff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0xe8] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
System Address DRAM [0x0000003040000000 - 0x0000004038000000] - flags: Interleave No, Interleave select 0
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
BS: BS_WRITE_TABLES run times (exec / console): 5 / 1838 ms
POST: 0x7a
CBFS: Found 'fallback/payload' @0x4fbc0 size 0x110a2 in mcache @0xbfffd258
Checking segment from ROM address 0xff04fdec
Payload being loaded at below 1MiB without region being marked as RAM usable.
Checking segment from ROM address 0xff04fe08
Loading segment from ROM address 0xff04fdec
  code (compression=1)
  New segment dstaddr 0x000df960 memsize 0x206a0 srcaddr 0xff04fe24 filesize 0x1106a
Loading Segment: addr: 0x000df960 memsz: 0x00000000000206a0 filesz: 0x000000000001106a
using LZMA
Loading segment from ROM address 0xff04fe08
  Entry Point 0x000fd24d
BS: BS_PAYLOAD_LOAD run times (exec / console): 30 / 41 ms
POST: 0x7b
Jumping to boot code at 0x000fd24d(0xbfec6000)
POST: 0xf8
SeaBIOS (version rel-1.14.0-0-g155821a)
BUILD: gcc: (coreboot toolchain v2022-03-16_1c00cf92) 11.2.0 binutils: (GNU Binutils) 2.37
Found mainboard ASUS KGPE-D16
Relocating init from 0x000e10a0 to 0xbfe53be0 (size 54144)
Found CBFS header at 0xff00022c
multiboot: eax=bff01878, ebx=bff01844
Found 52 PCI devices (max PCI bus is e8)
Copying SMBIOS entry point from 0xbfea1000 to 0x000f62e0
Copying ACPI RSDP from 0xbfea2000 to 0x000f62b0
table(50434146)=0xbfea39b0 (via xsdt)
Using pmtimer, ioport 0x820
Scan for VGA option rom
Running option rom at c000:0003
Start SeaVGABIOS (version rel-1.14.0-0-g155821a)
VGABUILD: gcc: (coreboot toolchain v2022-03-16_1c00cf92) 11.2.0 binutils: (GNU Binutils) 2.37
enter vga_post:
   a=00000000  b=0000ffff  c=00000000  d=0000ffff ds=0000 es=f000 ss=0000
  si=00000000 di=00006700 bp=00000000 sp=00006dae cs=f000 ip=d01a  f=0000
coreboot vga init
Did not find coreboot framebuffer - assuming EGA text
Attempting to allocate 512 bytes lowmem via pmm call to f000:d092
pmm call arg1=0
VGA stack allocated at ed960
Hooking hardware timer irq (old=f000fea5 new=c0003ee5)
Turning on vga text mode console
set VGA mode 3
SeaBIOS (version rel-1.14.0-0-g155821a)
EHCI init on dev 00:12.2 (regs=0xd850f020)
EHCI init on dev 00:13.2 (regs=0xd8510020)
OHCI init on dev 00:12.0 (regs=0xd8508000)
OHCI init on dev 00:12.1 (regs=0xd8509000)
OHCI init on dev 00:13.0 (regs=0xd850a000)
OHCI init on dev 00:13.1 (regs=0xd850b000)
OHCI init on dev 00:14.5 (regs=0xd850d000)
ATA controller 1 at c030/c048/0 (irq 0 dev a1)
ATA controller 2 at c038/c04c/0 (irq 0 dev a1)
AHCI controller at 00:11.0, iobase 0xd850e000, irq 0
Searching bootorder for: HALT
Got ps2 nak (status=51)
Found 0 lpt ports
Found 2 serial ports
Searching bootorder for: /pci@i0cf8/pci-bridge@b/*@0
USB keyboard initialized
Searching bootorder for: /pci@i0cf8/usb@12,2/storage@3/*@0/*@0,0
Searching bootorder for: /pci@i0cf8/usb@12,2/usb-*@3
USB MSC vendor='Samsung' product='Flash Drive FIT' rev='1100' type=0 removable=1
USB MSC blksize=512 sectors=62656641
All threads complete.
Scan for option roms

Press ESC for boot menu.

Searching bootorder for: HALT
drive 0x000f61e0: PCHS=0/0/0 translation=lba LCHS=1024/255/63 s=62656641
drive 0x000f6210: PCHS=0/0/0 translation=lba LCHS=1024/255/63 s=976773168
Space available for UMB: c7800-ec800, f5b00-f61e0
Returned 217088 bytes of ZoneHigh
e820 map has 12 items:
  0: 0000000000000000 - 000000000009fc00 = 1 RAM
  1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
  2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
  3: 0000000000100000 - 00000000bfe96000 = 1 RAM
  4: 00000000bfe96000 - 00000000d0000000 = 2 RESERVED
  5: 00000000fec00000 - 00000000fec01000 = 2 RESERVED
  6: 00000000fec10000 - 00000000fec11000 = 2 RESERVED
  7: 00000000fec20000 - 00000000fec21000 = 2 RESERVED
  8: 00000000fed00000 - 00000000fed10000 = 2 RESERVED
  9: 00000000ff000000 - 0000000100000000 = 2 RESERVED
  10: 0000000100000000 - 0000004038000000 = 1 RAM
  11: 0000004038000000 - 0000004040000000 = 2 RESERVED
enter handle_19:
  NULL
Booting from Hard Disk...
Booting from 0000:7c00
