{
  "module_name": "iwl-fh.h",
  "hash_id": "76c49111cac49500ff08c8f545bff5463e8cab18cb6bdbc0494004ac9a2c92aa",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/iwl-fh.h",
  "human_readable_source": " \n \n#ifndef __iwl_fh_h__\n#define __iwl_fh_h__\n\n#include <linux/types.h>\n#include <linux/bitfield.h>\n\n#include \"iwl-trans.h\"\n\n \n \n \n\n \n#define FH_MEM_LOWER_BOUND                   (0x1000)\n#define FH_MEM_UPPER_BOUND                   (0x2000)\n#define FH_MEM_LOWER_BOUND_GEN2              (0xa06000)\n#define FH_MEM_UPPER_BOUND_GEN2              (0xa08000)\n\n \n#define FH_KW_MEM_ADDR_REG\t\t     (FH_MEM_LOWER_BOUND + 0x97C)\n\n\n \n#define FH_MEM_CBBC_0_15_LOWER_BOUND\t\t(FH_MEM_LOWER_BOUND + 0x9D0)\n#define FH_MEM_CBBC_0_15_UPPER_BOUND\t\t(FH_MEM_LOWER_BOUND + 0xA10)\n#define FH_MEM_CBBC_16_19_LOWER_BOUND\t\t(FH_MEM_LOWER_BOUND + 0xBF0)\n#define FH_MEM_CBBC_16_19_UPPER_BOUND\t\t(FH_MEM_LOWER_BOUND + 0xC00)\n#define FH_MEM_CBBC_20_31_LOWER_BOUND\t\t(FH_MEM_LOWER_BOUND + 0xB20)\n#define FH_MEM_CBBC_20_31_UPPER_BOUND\t\t(FH_MEM_LOWER_BOUND + 0xB80)\n \n#define TFH_TFDQ_CBB_TABLE\t\t\t(0x1C00)\n\n \nstatic inline unsigned int FH_MEM_CBBC_QUEUE(struct iwl_trans *trans,\n\t\t\t\t\t     unsigned int chnl)\n{\n\tif (trans->trans_cfg->gen2) {\n\t\tWARN_ON_ONCE(chnl >= 64);\n\t\treturn TFH_TFDQ_CBB_TABLE + 8 * chnl;\n\t}\n\tif (chnl < 16)\n\t\treturn FH_MEM_CBBC_0_15_LOWER_BOUND + 4 * chnl;\n\tif (chnl < 20)\n\t\treturn FH_MEM_CBBC_16_19_LOWER_BOUND + 4 * (chnl - 16);\n\tWARN_ON_ONCE(chnl >= 32);\n\treturn FH_MEM_CBBC_20_31_LOWER_BOUND + 4 * (chnl - 20);\n}\n\n \n\n \n#define TFH_TRANSFER_MODE\t\t(0x1F40)\n#define TFH_TRANSFER_MAX_PENDING_REQ\t0xc\n#define TFH_CHUNK_SIZE_128\t\t\tBIT(8)\n#define TFH_CHUNK_SPLIT_MODE\t\tBIT(10)\n \n#define TFH_TXCMD_UPDATE_CFG\t\t(0x1F48)\n \n#define TFH_SRV_DMA_CHNL0_CTRL\t(0x1F60)\n#define TFH_SRV_DMA_SNOOP\tBIT(0)\n#define TFH_SRV_DMA_TO_DRIVER\tBIT(24)\n#define TFH_SRV_DMA_START\tBIT(31)\n\n \n#define TFH_SRV_DMA_CHNL0_SRAM_ADDR\t(0x1F64)\n\n \n#define TFH_SRV_DMA_CHNL0_DRAM_ADDR\t(0x1F68)\n\n \n#define TFH_SRV_DMA_CHNL0_BC\t(0x1F70)\n\n \n#define FH_MEM_RSCSR_LOWER_BOUND\t(FH_MEM_LOWER_BOUND + 0xBC0)\n#define FH_MEM_RSCSR_UPPER_BOUND\t(FH_MEM_LOWER_BOUND + 0xC00)\n#define FH_MEM_RSCSR_CHNL0\t\t(FH_MEM_RSCSR_LOWER_BOUND)\n\n \n#define FH_RSCSR_CHNL0_STTS_WPTR_REG\t(FH_MEM_RSCSR_CHNL0)\n\n \n#define FH_RSCSR_CHNL0_RBDCB_BASE_REG\t(FH_MEM_RSCSR_CHNL0 + 0x004)\n\n \n#define FH_RSCSR_CHNL0_RBDCB_WPTR_REG\t(FH_MEM_RSCSR_CHNL0 + 0x008)\n#define FH_RSCSR_CHNL0_WPTR        (FH_RSCSR_CHNL0_RBDCB_WPTR_REG)\n\n#define FW_RSCSR_CHNL0_RXDCB_RDPTR_REG\t(FH_MEM_RSCSR_CHNL0 + 0x00c)\n#define FH_RSCSR_CHNL0_RDPTR\t\tFW_RSCSR_CHNL0_RXDCB_RDPTR_REG\n\n \n#define FH_MEM_RCSR_LOWER_BOUND      (FH_MEM_LOWER_BOUND + 0xC00)\n#define FH_MEM_RCSR_UPPER_BOUND      (FH_MEM_LOWER_BOUND + 0xCC0)\n#define FH_MEM_RCSR_CHNL0            (FH_MEM_RCSR_LOWER_BOUND)\n\n#define FH_MEM_RCSR_CHNL0_CONFIG_REG\t(FH_MEM_RCSR_CHNL0)\n#define FH_MEM_RCSR_CHNL0_RBDCB_WPTR\t(FH_MEM_RCSR_CHNL0 + 0x8)\n#define FH_MEM_RCSR_CHNL0_FLUSH_RB_REQ\t(FH_MEM_RCSR_CHNL0 + 0x10)\n\n#define FH_RCSR_CHNL0_RX_CONFIG_RB_TIMEOUT_MSK (0x00000FF0)  \n#define FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_MSK   (0x00001000)  \n#define FH_RCSR_CHNL0_RX_CONFIG_SINGLE_FRAME_MSK (0x00008000)  \n#define FH_RCSR_CHNL0_RX_CONFIG_RB_SIZE_MSK   (0x00030000)  \n#define FH_RCSR_CHNL0_RX_CONFIG_RBDBC_SIZE_MSK (0x00F00000)  \n#define FH_RCSR_CHNL0_RX_CONFIG_DMA_CHNL_EN_MSK (0xC0000000)  \n\n#define FH_RCSR_RX_CONFIG_RBDCB_SIZE_POS\t(20)\n#define FH_RCSR_RX_CONFIG_REG_IRQ_RBTH_POS\t(4)\n#define RX_RB_TIMEOUT\t(0x11)\n\n#define FH_RCSR_RX_CONFIG_CHNL_EN_PAUSE_VAL         (0x00000000)\n#define FH_RCSR_RX_CONFIG_CHNL_EN_PAUSE_EOF_VAL     (0x40000000)\n#define FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL        (0x80000000)\n\n#define FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K    (0x00000000)\n#define FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K    (0x00010000)\n#define FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_12K   (0x00020000)\n#define FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_16K   (0x00030000)\n\n#define FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY              (0x00000004)\n#define FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_NO_INT_VAL    (0x00000000)\n#define FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL  (0x00001000)\n\n \n#define FH_MEM_RSSR_LOWER_BOUND           (FH_MEM_LOWER_BOUND + 0xC40)\n#define FH_MEM_RSSR_UPPER_BOUND           (FH_MEM_LOWER_BOUND + 0xD00)\n\n#define FH_MEM_RSSR_SHARED_CTRL_REG       (FH_MEM_RSSR_LOWER_BOUND)\n#define FH_MEM_RSSR_RX_STATUS_REG\t(FH_MEM_RSSR_LOWER_BOUND + 0x004)\n#define FH_MEM_RSSR_RX_ENABLE_ERR_IRQ2DRV\\\n\t\t\t\t\t(FH_MEM_RSSR_LOWER_BOUND + 0x008)\n\n#define FH_RSSR_CHNL0_RX_STATUS_CHNL_IDLE\t(0x01000000)\n\n#define FH_MEM_TFDIB_REG1_ADDR_BITSHIFT\t28\n#define FH_MEM_TB_MAX_LENGTH\t\t\t(0x00020000)\n\n \n\n#define RFH_Q0_FRBDCB_BA_LSB 0xA08000  \n#define RFH_Q_FRBDCB_BA_LSB(q) (RFH_Q0_FRBDCB_BA_LSB + (q) * 8)\n \n#define RFH_Q0_FRBDCB_WIDX 0xA08080\n#define RFH_Q_FRBDCB_WIDX(q) (RFH_Q0_FRBDCB_WIDX + (q) * 4)\n \n#define RFH_Q0_FRBDCB_WIDX_TRG 0x1C80\n#define RFH_Q_FRBDCB_WIDX_TRG(q) (RFH_Q0_FRBDCB_WIDX_TRG + (q) * 4)\n \n#define RFH_Q0_FRBDCB_RIDX 0xA080C0\n#define RFH_Q_FRBDCB_RIDX(q) (RFH_Q0_FRBDCB_RIDX + (q) * 4)\n \n#define RFH_Q0_URBDCB_BA_LSB 0xA08100  \n#define RFH_Q_URBDCB_BA_LSB(q) (RFH_Q0_URBDCB_BA_LSB + (q) * 8)\n \n#define RFH_Q0_URBDCB_WIDX 0xA08180\n#define RFH_Q_URBDCB_WIDX(q) (RFH_Q0_URBDCB_WIDX + (q) * 4)\n#define RFH_Q0_URBDCB_VAID 0xA081C0\n#define RFH_Q_URBDCB_VAID(q) (RFH_Q0_URBDCB_VAID + (q) * 4)\n \n#define RFH_Q0_URBD_STTS_WPTR_LSB 0xA08200  \n#define RFH_Q_URBD_STTS_WPTR_LSB(q) (RFH_Q0_URBD_STTS_WPTR_LSB + (q) * 8)\n\n#define RFH_Q0_ORB_WPTR_LSB 0xA08280\n#define RFH_Q_ORB_WPTR_LSB(q) (RFH_Q0_ORB_WPTR_LSB + (q) * 8)\n#define RFH_RBDBUF_RBD0_LSB 0xA08300\n#define RFH_RBDBUF_RBD_LSB(q) (RFH_RBDBUF_RBD0_LSB + (q) * 8)\n\n \n#define RFH_GEN_STATUS\t\t0xA09808\n#define RFH_GEN_STATUS_GEN3\t0xA07824\n#define RBD_FETCH_IDLE\tBIT(29)\n#define SRAM_DMA_IDLE\tBIT(30)\n#define RXF_DMA_IDLE\tBIT(31)\n\n \n#define RFH_RXF_DMA_CFG\t\t0xA09820\n#define RFH_RXF_DMA_CFG_GEN3\t0xA07880\n \n#define RFH_RXF_DMA_RB_SIZE_MASK (0x000F0000)  \n#define RFH_RXF_DMA_RB_SIZE_POS 16\n#define RFH_RXF_DMA_RB_SIZE_1K\t(0x1 << RFH_RXF_DMA_RB_SIZE_POS)\n#define RFH_RXF_DMA_RB_SIZE_2K\t(0x2 << RFH_RXF_DMA_RB_SIZE_POS)\n#define RFH_RXF_DMA_RB_SIZE_4K\t(0x4 << RFH_RXF_DMA_RB_SIZE_POS)\n#define RFH_RXF_DMA_RB_SIZE_8K\t(0x8 << RFH_RXF_DMA_RB_SIZE_POS)\n#define RFH_RXF_DMA_RB_SIZE_12K\t(0x9 << RFH_RXF_DMA_RB_SIZE_POS)\n#define RFH_RXF_DMA_RB_SIZE_16K\t(0xA << RFH_RXF_DMA_RB_SIZE_POS)\n#define RFH_RXF_DMA_RB_SIZE_20K\t(0xB << RFH_RXF_DMA_RB_SIZE_POS)\n#define RFH_RXF_DMA_RB_SIZE_24K\t(0xC << RFH_RXF_DMA_RB_SIZE_POS)\n#define RFH_RXF_DMA_RB_SIZE_28K\t(0xD << RFH_RXF_DMA_RB_SIZE_POS)\n#define RFH_RXF_DMA_RB_SIZE_32K\t(0xE << RFH_RXF_DMA_RB_SIZE_POS)\n \n#define RFH_RXF_DMA_RBDCB_SIZE_MASK (0x00F00000)  \n#define RFH_RXF_DMA_RBDCB_SIZE_POS 20\n#define RFH_RXF_DMA_RBDCB_SIZE_8\t(0x3 << RFH_RXF_DMA_RBDCB_SIZE_POS)\n#define RFH_RXF_DMA_RBDCB_SIZE_16\t(0x4 << RFH_RXF_DMA_RBDCB_SIZE_POS)\n#define RFH_RXF_DMA_RBDCB_SIZE_32\t(0x5 << RFH_RXF_DMA_RBDCB_SIZE_POS)\n#define RFH_RXF_DMA_RBDCB_SIZE_64\t(0x7 << RFH_RXF_DMA_RBDCB_SIZE_POS)\n#define RFH_RXF_DMA_RBDCB_SIZE_128\t(0x7 << RFH_RXF_DMA_RBDCB_SIZE_POS)\n#define RFH_RXF_DMA_RBDCB_SIZE_256\t(0x8 << RFH_RXF_DMA_RBDCB_SIZE_POS)\n#define RFH_RXF_DMA_RBDCB_SIZE_512\t(0x9 << RFH_RXF_DMA_RBDCB_SIZE_POS)\n#define RFH_RXF_DMA_RBDCB_SIZE_1024\t(0xA << RFH_RXF_DMA_RBDCB_SIZE_POS)\n#define RFH_RXF_DMA_RBDCB_SIZE_2048\t(0xB << RFH_RXF_DMA_RBDCB_SIZE_POS)\n#define RFH_RXF_DMA_MIN_RB_SIZE_MASK\t(0x03000000)  \n#define RFH_RXF_DMA_MIN_RB_SIZE_POS\t24\n#define RFH_RXF_DMA_MIN_RB_4_8\t\t(3 << RFH_RXF_DMA_MIN_RB_SIZE_POS)\n#define RFH_RXF_DMA_DROP_TOO_LARGE_MASK\t(0x04000000)  \n#define RFH_RXF_DMA_SINGLE_FRAME_MASK\t(0x20000000)  \n#define RFH_DMA_EN_MASK\t\t\t(0xC0000000)  \n#define RFH_DMA_EN_ENABLE_VAL\t\tBIT(31)\n\n#define RFH_RXF_RXQ_ACTIVE 0xA0980C\n\n#define RFH_GEN_CFG\t0xA09800\n#define RFH_GEN_CFG_SERVICE_DMA_SNOOP\tBIT(0)\n#define RFH_GEN_CFG_RFH_DMA_SNOOP\tBIT(1)\n#define RFH_GEN_CFG_RB_CHUNK_SIZE\tBIT(4)\n#define RFH_GEN_CFG_RB_CHUNK_SIZE_128\t1\n#define RFH_GEN_CFG_RB_CHUNK_SIZE_64\t0\n \n#define RFH_GEN_CFG_DEFAULT_RXQ_NUM\t0xF00\n#define RFH_GEN_CFG_VAL(_n, _v)\t\tFIELD_PREP(RFH_GEN_CFG_ ## _n, _v)\n\n \n\n \n#define FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK      (0xFFFFFFFF)\n#define FH_TFDIB_LOWER_BOUND       (FH_MEM_LOWER_BOUND + 0x900)\n#define FH_TFDIB_UPPER_BOUND       (FH_MEM_LOWER_BOUND + 0x958)\n#define FH_TFDIB_CTRL0_REG(_chnl)  (FH_TFDIB_LOWER_BOUND + 0x8 * (_chnl))\n#define FH_TFDIB_CTRL1_REG(_chnl)  (FH_TFDIB_LOWER_BOUND + 0x8 * (_chnl) + 0x4)\n\n \n#define FH_TCSR_LOWER_BOUND  (FH_MEM_LOWER_BOUND + 0xD00)\n#define FH_TCSR_UPPER_BOUND  (FH_MEM_LOWER_BOUND + 0xE60)\n\n \n#define FH_TCSR_CHNL_NUM                            (8)\n\n \n#define FH_TCSR_CHNL_TX_CONFIG_REG(_chnl)\t\\\n\t\t(FH_TCSR_LOWER_BOUND + 0x20 * (_chnl))\n#define FH_TCSR_CHNL_TX_CREDIT_REG(_chnl)\t\\\n\t\t(FH_TCSR_LOWER_BOUND + 0x20 * (_chnl) + 0x4)\n#define FH_TCSR_CHNL_TX_BUF_STS_REG(_chnl)\t\\\n\t\t(FH_TCSR_LOWER_BOUND + 0x20 * (_chnl) + 0x8)\n\n#define FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_TXF\t\t(0x00000000)\n#define FH_TCSR_TX_CONFIG_REG_VAL_MSG_MODE_DRV\t\t(0x00000001)\n\n#define FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE\t(0x00000000)\n#define FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_ENABLE\t(0x00000008)\n\n#define FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_NOINT\t(0x00000000)\n#define FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD\t(0x00100000)\n#define FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_IFTFD\t(0x00200000)\n\n#define FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_NOINT\t(0x00000000)\n#define FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_ENDTFD\t(0x00400000)\n#define FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_RTC_IFTFD\t(0x00800000)\n\n#define FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE\t(0x00000000)\n#define FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE_EOF\t(0x40000000)\n#define FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE\t(0x80000000)\n\n#define FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_EMPTY\t(0x00000000)\n#define FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_WAIT\t(0x00002000)\n#define FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID\t(0x00000003)\n\n#define FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM\t\t(20)\n#define FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX\t\t(12)\n\n \n#define FH_TSSR_LOWER_BOUND\t\t(FH_MEM_LOWER_BOUND + 0xEA0)\n#define FH_TSSR_UPPER_BOUND\t\t(FH_MEM_LOWER_BOUND + 0xEC0)\n\n#define FH_TSSR_TX_STATUS_REG\t\t(FH_TSSR_LOWER_BOUND + 0x010)\n\n \n#define FH_TSSR_TX_ERROR_REG\t\t(FH_TSSR_LOWER_BOUND + 0x018)\n#define FH_TSSR_TX_MSG_CONFIG_REG\t(FH_TSSR_LOWER_BOUND + 0x008)\n\n#define FH_TSSR_TX_STATUS_REG_MSK_CHNL_IDLE(_chnl) ((1 << (_chnl)) << 16)\n\n \n#define FH_SRVC_CHNL\t\t(9)\n#define FH_SRVC_LOWER_BOUND\t(FH_MEM_LOWER_BOUND + 0x9C8)\n#define FH_SRVC_UPPER_BOUND\t(FH_MEM_LOWER_BOUND + 0x9D0)\n#define FH_SRVC_CHNL_SRAM_ADDR_REG(_chnl) \\\n\t\t(FH_SRVC_LOWER_BOUND + ((_chnl) - 9) * 0x4)\n\n#define FH_TX_CHICKEN_BITS_REG\t(FH_MEM_LOWER_BOUND + 0xE98)\n#define FH_TX_TRB_REG(_chan)\t(FH_MEM_LOWER_BOUND + 0x958 + (_chan) * 4)\n\n \n#define FH_TX_CHICKEN_BITS_SCD_AUTO_RETRY_EN\t(0x00000002)\n\n#define RX_POOL_SIZE(rbds)\t((rbds) - 1 +\t\\\n\t\t\t\t IWL_MAX_RX_HW_QUEUES *\t\\\n\t\t\t\t (RX_CLAIM_REQ_ALLOC - RX_POST_REQ_ALLOC))\n \n#define RX_QUEUE_CB_SIZE(x)\tilog2(x)\n\n#define RX_QUEUE_SIZE                         256\n#define RX_QUEUE_MASK                         255\n#define RX_QUEUE_SIZE_LOG                     8\n\n#define IWL_DEFAULT_RX_QUEUE\t\t\t0\n\n \nstruct iwl_rb_status {\n\t__le16 closed_rb_num;\n\t__le16 closed_fr_num;\n\t__le16 finished_rb_num;\n\t__le16 finished_fr_nam;\n\t__le32 __spare;\n} __packed;\n\n\n#define TFD_QUEUE_SIZE_MAX      (256)\n#define TFD_QUEUE_SIZE_MAX_GEN3 (65536)\n \n#define TFD_QUEUE_CB_SIZE(x)\t(ilog2(x) - 3)\n#define TFD_QUEUE_SIZE_BC_DUP\t(64)\n#define TFD_QUEUE_BC_SIZE\t(TFD_QUEUE_SIZE_MAX + TFD_QUEUE_SIZE_BC_DUP)\n#define TFD_QUEUE_BC_SIZE_GEN3_AX210\t1024\n#define TFD_QUEUE_BC_SIZE_GEN3_BZ\t(1024 * 4)\n#define IWL_TX_DMA_MASK        DMA_BIT_MASK(36)\n#define IWL_NUM_OF_TBS\t\t20\n#define IWL_TFH_NUM_TBS\t\t25\n\n \n#define IMR_TFH_SRV_DMA_CHNL0_CTRL           0x00a0a51c\n#define IMR_TFH_SRV_DMA_CHNL0_SRAM_ADDR      0x00a0a520\n#define IMR_TFH_SRV_DMA_CHNL0_DRAM_ADDR_LSB  0x00a0a524\n#define IMR_TFH_SRV_DMA_CHNL0_DRAM_ADDR_MSB  0x00a0a528\n#define IMR_TFH_SRV_DMA_CHNL0_BC             0x00a0a52c\n#define TFH_SRV_DMA_CHNL0_LEFT_BC\t     0x00a0a530\n\n \n#define IMR_RFH_GEN_CFG_SERVICE_DMA_RS_MSK\t0x0000000c\n#define IMR_RFH_GEN_CFG_SERVICE_DMA_SNOOP_MSK\t0x00000002\n\n \n#define IMR_UREG_CHICK_HALT_UMAC_PERMANENTLY_MSK\t0x80000000\n#define IMR_UREG_CHICK\t\t\t\t\t0x00d05c00\n#define IMR_TFH_SRV_DMA_CHNL0_CTRL_D2S_IRQ_TARGET_POS\t0x00800000\n#define IMR_TFH_SRV_DMA_CHNL0_CTRL_D2S_RS_MSK\t\t0x00000030\n#define IMR_TFH_SRV_DMA_CHNL0_CTRL_D2S_DMA_EN_POS\t0x80000000\n\nstatic inline u8 iwl_get_dma_hi_addr(dma_addr_t addr)\n{\n\treturn (sizeof(addr) > sizeof(u32) ? upper_32_bits(addr) : 0) & 0xF;\n}\n\n \nenum iwl_tfd_tb_hi_n_len {\n\tTB_HI_N_LEN_ADDR_HI_MSK\t= 0xf,\n\tTB_HI_N_LEN_LEN_MSK\t= 0xfff0,\n};\n\n \nstruct iwl_tfd_tb {\n\t__le32 lo;\n\t__le16 hi_n_len;\n} __packed;\n\n \nstruct iwl_tfh_tb {\n\t__le16 tb_len;\n\t__le64 addr;\n} __packed;\n\n \n\n \nstruct iwl_tfd {\n\tu8 __reserved1[3];\n\tu8 num_tbs;\n\tstruct iwl_tfd_tb tbs[IWL_NUM_OF_TBS];\n\t__le32 __pad;\n} __packed;\n\n \nstruct iwl_tfh_tfd {\n\t__le16 num_tbs;\n\tstruct iwl_tfh_tb tbs[IWL_TFH_NUM_TBS];\n\t__le32 __pad;\n} __packed;\n\n \n#define IWL_KW_SIZE 0x1000\t \n\n \n\n \nstruct iwlagn_scd_bc_tbl {\n\t__le16 tfd_offset[TFD_QUEUE_BC_SIZE];\n} __packed;\n\n \nstruct iwl_gen3_bc_tbl_entry {\n\t__le16 tfd_offset;\n} __packed;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}