// Seed: 491205346
module module_0 (
    input wire id_0,
    input wire id_1,
    input supply1 id_2,
    output wand id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output wand id_8
);
  assign id_3 = id_2;
  assign module_1.id_10 = 0;
endmodule
module module_0 #(
    parameter id_1 = 32'd9,
    parameter id_2 = 32'd31
) (
    input uwire id_0,
    input supply0 _id_1,
    input tri0 _id_2,
    input tri id_3,
    output supply0 id_4,
    output wor id_5,
    output supply1 id_6,
    output supply1 id_7,
    input uwire id_8,
    input wire id_9,
    output supply0 id_10,
    output wire id_11,
    input uwire id_12,
    input wand id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri id_16,
    input supply0 id_17,
    input tri1 id_18,
    output supply0 id_19,
    output uwire id_20,
    output supply0 module_1,
    output tri1 id_22,
    input wor id_23,
    input uwire id_24,
    output tri0 id_25,
    input tri id_26,
    input tri id_27,
    input tri0 id_28,
    input uwire id_29,
    input wor id_30,
    input tri id_31,
    output wand id_32,
    output tri0 id_33,
    output tri id_34,
    input wor id_35,
    input supply1 id_36,
    output supply1 id_37
);
  assign id_4  = -1'b0 < -1;
  assign id_10 = id_29;
  wire [ id_1 : id_2] id_39;
  wire [-1 : {  1  }] id_40;
  assign id_7 = id_1 == 1'h0;
  xor primCall (
      id_33,
      id_24,
      id_26,
      id_36,
      id_0,
      id_14,
      id_35,
      id_30,
      id_9,
      id_28,
      id_13,
      id_16,
      id_15,
      id_23,
      id_40,
      id_29,
      id_27,
      id_3,
      id_17,
      id_18,
      id_39,
      id_12,
      id_8
  );
  module_0 modCall_1 (
      id_8,
      id_30,
      id_27,
      id_32,
      id_15,
      id_33,
      id_16,
      id_30,
      id_33
  );
endmodule
