// Seed: 3942198731
module module_0;
  always id_1 = 1;
  assign module_2.id_3 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1
);
  assign id_0 = id_3;
  module_0 modCall_1 ();
  if (1) assign id_0 = id_3;
  wire id_4;
  supply1 id_5 = 1, id_6, id_7;
  if (1)
    always_comb #1 begin : LABEL_0
      @* return id_6;
    end
  wire id_8, id_9, id_10, id_11;
endmodule
module module_2 (
    input supply0 id_0,
    output uwire id_1,
    output tri id_2
    , id_5,
    output tri id_3
);
  wire id_6;
  always id_3 = 1;
  module_0 modCall_1 ();
  assign id_3 = id_0;
  wire id_7;
endmodule
