simLibName = "final_project"
simCellName = "zz_system"
simViewName = "config"
simSimulator = "verilog"
simNetlistHier = t
