
*** Running vivado
    with args -log design_1_parity2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_parity2_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_parity2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/yao/Class/FPGA/IP/lab4/AXI4/AXI4_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yao/Class/FPGA/IP/lab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yao/Class/FPGA/lab5_tmp/2019_FPGA_Design_Group8-master/Lab04'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yao/Class/FPGA/lab5_tmp/lab4-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yao/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_parity2_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17289 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1384.109 ; gain = 42.891 ; free physical = 299 ; free virtual = 4665
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_parity2_0_0' [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_parity2_0_0/synth/design_1_parity2_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'parity2_v1_0' [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/cc94/hdl/parity2_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'parity2_v1_0_S00_AXI' [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/cc94/hdl/parity2_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/cc94/hdl/parity2_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/cc94/hdl/parity2_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'parity' [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/cc94/src/parity2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'parity' (1#1) [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/cc94/src/parity2.v:1]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/cc94/hdl/parity2_v1_0_S00_AXI.v:224]
INFO: [Synth 8-6155] done synthesizing module 'parity2_v1_0_S00_AXI' (2#1) [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/cc94/hdl/parity2_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'parity2_v1_0' (3#1) [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ipshared/cc94/hdl/parity2_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_parity2_0_0' (4#1) [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_parity2_0_0/synth/design_1_parity2_0_0.v:57]
WARNING: [Synth 8-3331] design parity2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design parity2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design parity2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design parity2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design parity2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design parity2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.859 ; gain = 87.641 ; free physical = 409 ; free virtual = 4605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.859 ; gain = 87.641 ; free physical = 346 ; free virtual = 4545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1428.859 ; gain = 87.641 ; free physical = 346 ; free virtual = 4544
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_parity2_0_0/src/clk_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_parity2_0_0/src/clk_ooc.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_parity2_0_0/src/clk_ooc.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/yao/Class/FPGA/project/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_parity2_0_0/src/clk_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_parity2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_parity2_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.930 ; gain = 0.000 ; free physical = 188 ; free virtual = 3844
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.930 ; gain = 0.000 ; free physical = 194 ; free virtual = 3850
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1795.930 ; gain = 0.000 ; free physical = 196 ; free virtual = 3852
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 156 ; free virtual = 3801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 156 ; free virtual = 3801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_parity2_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 157 ; free virtual = 3801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 166 ; free virtual = 3811
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	               32 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module parity 
Detailed RTL Component Info : 
+---XORs : 
	               32 Bit    Wide XORs := 1     
Module parity2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design parity2_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design parity2_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design parity2_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design parity2_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design parity2_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design parity2_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/parity2_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/parity2_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\parity2_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/parity2_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/parity2_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\parity2_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 142 ; free virtual = 3788
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 584 ; free virtual = 4071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 581 ; free virtual = 4068
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 570 ; free virtual = 4057
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 499 ; free virtual = 3986
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 499 ; free virtual = 3986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 499 ; free virtual = 3986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 499 ; free virtual = 3986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 499 ; free virtual = 3986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 499 ; free virtual = 3986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |    28|
|5     |LUT5 |    31|
|6     |LUT6 |     5|
|7     |FDRE |   137|
|8     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   206|
|2     |  inst                        |parity2_v1_0         |   206|
|3     |    parity2_v1_0_S00_AXI_inst |parity2_v1_0_S00_AXI |   206|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 499 ; free virtual = 3986
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1795.930 ; gain = 87.641 ; free physical = 564 ; free virtual = 4051
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1795.930 ; gain = 454.711 ; free physical = 565 ; free virtual = 4052
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.930 ; gain = 0.000 ; free physical = 548 ; free virtual = 4035
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1795.930 ; gain = 454.820 ; free physical = 590 ; free virtual = 4077
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1795.930 ; gain = 0.000 ; free physical = 589 ; free virtual = 4077
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_parity2_0_0_synth_1/design_1_parity2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_parity2_0_0, cache-ID = 4427b8cf042a25b9
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1819.941 ; gain = 0.000 ; free physical = 607 ; free virtual = 4094
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/yao/Class/FPGA/project/lab4/lab4.runs/design_1_parity2_0_0_synth_1/design_1_parity2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_parity2_0_0_utilization_synth.rpt -pb design_1_parity2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 20:39:42 2019...
