==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z100ffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 877.124 MB.
INFO: [HLS 200-10] Analyzing design file 'pr_sub.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.996 seconds; current allocated memory: 98.864 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:390:41)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:393:25)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:392:76)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:392:45)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:392:25)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:391:39)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:391:23)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:390:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::qdma_axis(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:400:21)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:404:26)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:403:77)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:403:46)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:403:26)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:402:40)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:402:24)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:401:60)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:401:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:23:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:31:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:28:22)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::operator=(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:25:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:25:20)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::operator=(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:23:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.163 seconds; current allocated memory: 100.388 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.389 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 106.748 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 114.766 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 142.954 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 139.689 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pr_sub' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pr_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 139.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 139.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pr_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'pr_sub' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pr_sub'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 140.185 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 146.490 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pr_sub.
INFO: [VLOG 209-307] Generating Verilog RTL for pr_sub.
INFO: [HLS 200-789] **** Estimated Fmax: 527.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.632 seconds; current allocated memory: 146.577 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.059 seconds; peak allocated memory: 877.124 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z100ffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file pynq_pr_ip2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.959 seconds; current allocated memory: 105.183 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z100-ffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name pr_sub pr_sub 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 877.220 MB.
INFO: [HLS 200-10] Analyzing design file 'pr_sub.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: pr_sub.cpp:24:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: pr_sub.cpp:25:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: pr_sub.cpp:26:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: pr_sub.cpp:27:10
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: pr_sub.cpp:29:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: pr_sub.cpp:30:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: pr_sub.cpp:31:16
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file pr_sub.cpp
WARNING: [HLS 207-5527] unexpected pragma parameter 'mode': pr_sub.cpp:15:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.013 seconds; current allocated memory: 99.067 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:390:41)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:393:25)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:392:76)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:392:45)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:392:25)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:391:39)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:391:23)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:390:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::qdma_axis(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:400:21)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:404:26)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:403:77)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:403:46)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:403:26)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:402:40)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:402:24)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:401:60)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:401:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:24:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:32:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:29:22)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::operator=(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:26:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:26:20)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::operator=(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:24:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.172 seconds; current allocated memory: 99.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 99.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 106.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 114.166 MB.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'pr_sub' (pr_sub.cpp:33:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
INFO: [XFORM 203-712] Applying dataflow to function 'pr_sub' (pr_sub.cpp:33:1), detected/extracted 1 process function(s): 
	 'Block_.split1_proc3'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 142.395 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 148.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pr_sub' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split1_proc3' to 'Block_split1_proc3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 148.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 149.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pr_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 149.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 149.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split1_proc3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split1_proc3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 149.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pr_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'pr_sub' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pr_sub'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 149.851 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 157.001 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pr_sub.
INFO: [VLOG 209-307] Generating Verilog RTL for pr_sub.
INFO: [HLS 200-789] **** Estimated Fmax: 527.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.957 seconds; current allocated memory: 157.104 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.397 seconds; peak allocated memory: 877.220 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z100-ffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name pr_sub pr_sub 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file pynq_pr_ip2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.796 seconds; current allocated memory: 105.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z100-ffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name pr_sub pr_sub 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 877.220 MB.
INFO: [HLS 200-10] Analyzing design file 'pr_sub.cpp' ... 
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: pr_sub.cpp:16:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: pr_sub.cpp:17:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: pr_sub.cpp:17:9
WARNING: [HLS 207-5524] Ignore interface attribute or pragma which is not used in top function: pr_sub.cpp:16:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.869 seconds; current allocated memory: 99.076 MB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'pr_sub'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.528 seconds; current allocated memory: 99.137 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.979 seconds; peak allocated memory: 877.220 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z100-ffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name pr_sub pr_sub 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 877.220 MB.
INFO: [HLS 200-10] Analyzing design file 'pr_sub.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.006 seconds; current allocated memory: 99.029 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:390:41)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:393:25)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:392:76)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:392:45)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:392:25)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:391:39)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:391:23)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:390:59)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1347:430)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::qdma_axis(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:400:21)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:404:26)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:403:77)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:403:46)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:403:26)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:402:40)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:402:24)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:401:60)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::get_strb_ptr()' into 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' (H:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:401:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:23:20)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::write(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:31:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, true>::minus operator-<32, true, 32, true>(ap_int_base<32, true> const&, ap_int_base<32, true> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:28:22)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::operator=(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:25:8)
INFO: [HLS 214-131] Inlining function 'hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>::read()' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:25:20)
INFO: [HLS 214-131] Inlining function 'qdma_axis<32ul, 0ul, 0ul, 0ul>::operator=(qdma_axis<32ul, 0ul, 0ul, 0ul> const&)' into 'pr_sub(hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&, hls::stream<qdma_axis<32ul, 0ul, 0ul, 0ul>, 0>&)' (pr_sub.cpp:23:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.172 seconds; current allocated memory: 100.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 100.532 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 106.890 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 114.892 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 143.097 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 139.803 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'pr_sub' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pr_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 139.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 140.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pr_sub' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_in_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pr_sub/stream_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'pr_sub' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'pr_sub'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.613 seconds; current allocated memory: 140.327 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 146.633 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for pr_sub.
INFO: [VLOG 209-307] Generating Verilog RTL for pr_sub.
INFO: [HLS 200-789] **** Estimated Fmax: 527.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.231 seconds; current allocated memory: 146.734 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.662 seconds; peak allocated memory: 877.220 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z100-ffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name pr_sub pr_sub 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file pynq_pr_ip2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.884 seconds; current allocated memory: 105.342 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z100-ffg900-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z100-ffg900-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name pr_sub pr_sub 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file pynq_pr_ip2/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.538 seconds; current allocated memory: 105.342 MB.
