Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Sep 16 16:32:07 2019
| Host         : MinuxBox running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_drc -file Top_drc_routed.rpt -pb Top_drc_routed.pb -rpx Top_drc_routed.rpx
| Design       : Top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| PDRC-153 | Warning  | Gated clock check | 1          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i__n_0 is a gated clock net sourced by a combinational pin Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_/O, cell Controller/ControllerBD_i/PWM_Writer_8CH_50HZ_0/U0/Writer/clock_counter0_inferred__0/i_. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


