//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.06-1"
//Thu Jul 21 18:59:00 2022

//Source file index table:
//file0 "\E:/projects/I2C_PWM/MyTopLevel.v"
//file1 "\E:/projects/I2C_PWM/gowin_project/i2c_pwm/src/gowin_osc/gowin_osc.v"
//file2 "\E:/projects/I2C_PWM/gowin_project/i2c_pwm/src/wrap.v"
`timescale 100 ps/100 ps
module PWM (
  clk_osc,
  i2c_apb_io_interrupt,
  n950_6,
  n943_10,
  n943_12,
  n1014_6,
  n1014_9,
  n1014_8,
  n1014_4,
  resetn_d,
  i2c_apb_io_apb_PRDATA,
  apb_operate_area_operating_4,
  pwm_ch_out_ch1_d,
  pwm_ch_out_ch2_d,
  pwm_ch_out_ch3_d,
  pwm_ch_out_ch4_d,
  pwm_ch_out_ch5_d,
  pwm_ch_out_ch6_d,
  pwm_ch_out_ch7_d,
  pwm_ch_out_ch8_d,
  n3833_3,
  n1192_5,
  when_MyTopLevel_l241_5,
  pwm_1_apb_PWDATA_9_4,
  ctrl_slave_drive_state_3_9,
  ctrl_fsm_idle_state_3_9,
  n1750_7,
  apb_operate_area_active_18,
  when_MyTopLevel_l241_7,
  apb_operate_area_active_22,
  ctrl_master_drive_state_3_11,
  when_MyTopLevel_l241_10,
  n1197_8,
  n1572_6,
  init_state,
  ctrl_fsm_stateReg,
  ctrl_slave_drive_state,
  ctrl_master_drive_state,
  ctrl_fsm_idle_state,
  ctrl_fsm_hit_hit_state,
  pwm_1_apb_PWDATA_0,
  pwm_1_apb_PWDATA_1,
  pwm_1_apb_PWDATA_2,
  pwm_1_apb_PWDATA_3,
  pwm_1_apb_PWDATA_4,
  pwm_1_apb_PWDATA_5,
  pwm_1_apb_PWDATA_6,
  pwm_1_apb_PWDATA_7,
  pwm_1_apb_PWDATA_9,
  pwm_1_apb_PWDATA_15,
  pwm_1_apb_PWDATA_17
)
;
input clk_osc;
input i2c_apb_io_interrupt;
input n950_6;
input n943_10;
input n943_12;
input n1014_6;
input n1014_9;
input n1014_8;
input n1014_4;
input resetn_d;
input [7:0] i2c_apb_io_apb_PRDATA;
output apb_operate_area_operating_4;
output pwm_ch_out_ch1_d;
output pwm_ch_out_ch2_d;
output pwm_ch_out_ch3_d;
output pwm_ch_out_ch4_d;
output pwm_ch_out_ch5_d;
output pwm_ch_out_ch6_d;
output pwm_ch_out_ch7_d;
output pwm_ch_out_ch8_d;
output n3833_3;
output n1192_5;
output when_MyTopLevel_l241_5;
output pwm_1_apb_PWDATA_9_4;
output ctrl_slave_drive_state_3_9;
output ctrl_fsm_idle_state_3_9;
output n1750_7;
output apb_operate_area_active_18;
output when_MyTopLevel_l241_7;
output apb_operate_area_active_22;
output ctrl_master_drive_state_3_11;
output when_MyTopLevel_l241_10;
output n1197_8;
output n1572_6;
output [2:0] init_state;
output [2:0] ctrl_fsm_stateReg;
output [2:0] ctrl_slave_drive_state;
output [2:0] ctrl_master_drive_state;
output [2:0] ctrl_fsm_idle_state;
output [0:0] ctrl_fsm_hit_hit_state;
output pwm_1_apb_PWDATA_0;
output pwm_1_apb_PWDATA_1;
output pwm_1_apb_PWDATA_2;
output pwm_1_apb_PWDATA_3;
output pwm_1_apb_PWDATA_4;
output pwm_1_apb_PWDATA_5;
output pwm_1_apb_PWDATA_6;
output pwm_1_apb_PWDATA_7;
output pwm_1_apb_PWDATA_9;
output pwm_1_apb_PWDATA_15;
output pwm_1_apb_PWDATA_17;
wire when_MyTopLevel_l241;
wire when_StateMachine_l230_3;
wire n1775_16;
wire n1774_13;
wire n2469_14;
wire sub_pwms_0_period_15_6;
wire pwm_area_channels_1_ccr_15_6;
wire ctrl_fsm_master_write_reg_temp_15_6;
wire ctrl_fsm_master_write_reg_temp_7_6;
wire ctrl_fsm_master_read_read_state_0_8;
wire ctrl_fsm_hit_hit_state_0_8;
wire n1760_8;
wire n2714_6;
wire n2709_15;
wire n2708_15;
wire n2707_15;
wire n1854_5;
wire n1852_5;
wire n1819_5;
wire n1818_5;
wire n1817_5;
wire n1664_5;
wire n1661_5;
wire n1658_5;
wire n1656_5;
wire n1653_5;
wire n2715_8;
wire n2714_8;
wire n1631_5;
wire n1628_5;
wire n1624_5;
wire n1621_5;
wire n1618_5;
wire n1583_5;
wire n1582_5;
wire n1581_5;
wire n1580_5;
wire n1579_5;
wire n1521_5;
wire n2479_17;
wire apb_operate_area_active_17;
wire n1523_5;
wire pwm_ch_out_ch1_d_3;
wire pwm_ch_out_ch1_d_4;
wire pwm_ch_out_ch1_d_5;
wire pwm_ch_out_ch2_d_3;
wire pwm_ch_out_ch2_d_4;
wire pwm_ch_out_ch2_d_5;
wire pwm_ch_out_ch2_d_6;
wire pwm_ch_out_ch3_d_3;
wire pwm_ch_out_ch3_d_4;
wire pwm_ch_out_ch3_d_5;
wire pwm_ch_out_ch4_d_3;
wire pwm_ch_out_ch4_d_4;
wire pwm_ch_out_ch4_d_5;
wire pwm_ch_out_ch5_d_3;
wire pwm_ch_out_ch5_d_4;
wire pwm_ch_out_ch5_d_5;
wire pwm_ch_out_ch5_d_6;
wire pwm_ch_out_ch6_d_3;
wire pwm_ch_out_ch6_d_4;
wire pwm_ch_out_ch6_d_5;
wire pwm_ch_out_ch6_d_6;
wire pwm_ch_out_ch7_d_3;
wire pwm_ch_out_ch7_d_4;
wire pwm_ch_out_ch7_d_5;
wire pwm_ch_out_ch8_d_3;
wire pwm_ch_out_ch8_d_4;
wire pwm_ch_out_ch8_d_5;
wire n3833_4;
wire when_StateMachine_l230_3_4;
wire when_StateMachine_l230_3_5;
wire pwm_1_apb_PWDATA_9_5;
wire pwm_1_apb_PWDATA_9_6;
wire pwm_1_apb_PWDATA_7_4;
wire pwm_1_apb_PWDATA_7_5;
wire pwm_1_apb_PWDATA_7_7;
wire pwm_1_apb_PWDATA_6_4;
wire pwm_1_apb_PWDATA_5_4;
wire pwm_1_apb_PWDATA_5_5;
wire pwm_1_apb_PWDATA_4_4;
wire pwm_1_apb_PWDATA_4_5;
wire pwm_1_apb_PWDATA_3_4;
wire pwm_1_apb_PWDATA_2_5;
wire pwm_1_apb_PWDATA_2_6;
wire pwm_1_apb_PWDATA_2_7;
wire pwm_1_apb_PWDATA_1_4;
wire pwm_1_apb_PWDATA_1_5;
wire pwm_1_apb_PWDATA_1_6;
wire pwm_1_apb_PWDATA_0_4;
wire pwm_1_apb_PWDATA_0_5;
wire pwm_1_apb_PWDATA_0_6;
wire n2469_15;
wire n2469_16;
wire config_reg_14_7;
wire config_reg_14_8;
wire sub_pwms_0_period_15_7;
wire sub_pwms_0_period_15_8;
wire _zz_when_MyTopLevel_l97_15_7;
wire pwm_area_ccrmap_regs_0_15_7;
wire pwm_area_channels_0_ccr_15_7;
wire pwm_area_channels_1_ccr_15_7;
wire pwm_area_channels_2_ccr_15_7;
wire pwm_area_channels_3_ccr_15_7;
wire pwm_area_channels_4_ccr_15_7;
wire pwm_area_channels_5_ccr_15_7;
wire pwm_area_channels_6_ccr_15_7;
wire pwm_area_channels_7_ccr_15_7;
wire pwm_area_timeout_area_cnt_max_0_15_7;
wire pwm_area_timeout_area_cnt_max_1_15_7;
wire ctrl_fsm_master_write_reg_temp_15_7;
wire _zz_pwm_area_channels_0_counter_map_15_7;
wire int_ctrl_int_ctrl_state_0_9;
wire ctrl_fsm_idle_state_3_10;
wire ctrl_fsm_master_read_read_state_0_9;
wire n2714_9;
wire n2715_9;
wire n2709_16;
wire n2709_17;
wire n2708_16;
wire n2707_16;
wire n2707_17;
wire n1854_6;
wire n1854_7;
wire n1853_6;
wire n1852_6;
wire n1852_7;
wire n1819_6;
wire n1818_6;
wire n1817_6;
wire n1663_6;
wire n1662_6;
wire n1660_6;
wire n1659_6;
wire n1657_6;
wire n1655_6;
wire n1654_6;
wire n1652_6;
wire n1651_6;
wire pwm_1_apb_PWDATA_17_5;
wire n1633_6;
wire n1630_6;
wire n1629_6;
wire n1627_6;
wire n1626_6;
wire n1625_6;
wire n1622_6;
wire n1620_6;
wire n1619_6;
wire n1580_6;
wire n1579_6;
wire n1522_6;
wire n1522_7;
wire n1521_6;
wire n1197_6;
wire n1192_6;
wire pwm_ch_out_ch1_d_6;
wire pwm_ch_out_ch1_d_7;
wire pwm_ch_out_ch1_d_8;
wire pwm_ch_out_ch1_d_9;
wire pwm_ch_out_ch1_d_10;
wire pwm_ch_out_ch1_d_11;
wire pwm_ch_out_ch1_d_12;
wire pwm_ch_out_ch1_d_13;
wire pwm_ch_out_ch1_d_14;
wire pwm_ch_out_ch1_d_15;
wire pwm_ch_out_ch2_d_7;
wire pwm_ch_out_ch2_d_8;
wire pwm_ch_out_ch2_d_9;
wire pwm_ch_out_ch2_d_10;
wire pwm_ch_out_ch2_d_11;
wire pwm_ch_out_ch2_d_12;
wire pwm_ch_out_ch2_d_13;
wire pwm_ch_out_ch2_d_14;
wire pwm_ch_out_ch2_d_15;
wire pwm_ch_out_ch2_d_16;
wire pwm_ch_out_ch2_d_17;
wire pwm_ch_out_ch3_d_7;
wire pwm_ch_out_ch3_d_8;
wire pwm_ch_out_ch3_d_9;
wire pwm_ch_out_ch3_d_10;
wire pwm_ch_out_ch3_d_11;
wire pwm_ch_out_ch3_d_12;
wire pwm_ch_out_ch3_d_13;
wire pwm_ch_out_ch4_d_7;
wire pwm_ch_out_ch4_d_8;
wire pwm_ch_out_ch4_d_9;
wire pwm_ch_out_ch4_d_10;
wire pwm_ch_out_ch4_d_11;
wire pwm_ch_out_ch4_d_12;
wire pwm_ch_out_ch4_d_13;
wire pwm_ch_out_ch5_d_7;
wire pwm_ch_out_ch5_d_8;
wire pwm_ch_out_ch5_d_9;
wire pwm_ch_out_ch5_d_10;
wire pwm_ch_out_ch5_d_11;
wire pwm_ch_out_ch5_d_12;
wire pwm_ch_out_ch5_d_13;
wire pwm_ch_out_ch5_d_14;
wire pwm_ch_out_ch5_d_15;
wire pwm_ch_out_ch6_d_7;
wire pwm_ch_out_ch6_d_8;
wire pwm_ch_out_ch6_d_9;
wire pwm_ch_out_ch6_d_10;
wire pwm_ch_out_ch6_d_11;
wire pwm_ch_out_ch6_d_12;
wire pwm_ch_out_ch6_d_13;
wire pwm_ch_out_ch6_d_14;
wire pwm_ch_out_ch6_d_15;
wire pwm_ch_out_ch7_d_7;
wire pwm_ch_out_ch7_d_8;
wire pwm_ch_out_ch7_d_9;
wire pwm_ch_out_ch7_d_10;
wire pwm_ch_out_ch7_d_11;
wire pwm_ch_out_ch7_d_12;
wire pwm_ch_out_ch7_d_13;
wire pwm_ch_out_ch8_d_7;
wire pwm_ch_out_ch8_d_8;
wire pwm_ch_out_ch8_d_9;
wire pwm_ch_out_ch8_d_10;
wire pwm_ch_out_ch8_d_11;
wire pwm_ch_out_ch8_d_12;
wire pwm_ch_out_ch8_d_13;
wire when_MyTopLevel_l241_6;
wire when_StateMachine_l230_3_6;
wire pwm_1_apb_PWDATA_9_7;
wire pwm_1_apb_PWDATA_9_8;
wire pwm_1_apb_PWDATA_7_8;
wire pwm_1_apb_PWDATA_7_9;
wire pwm_1_apb_PWDATA_7_10;
wire pwm_1_apb_PWDATA_7_11;
wire pwm_1_apb_PWDATA_7_12;
wire pwm_1_apb_PWDATA_6_5;
wire pwm_1_apb_PWDATA_6_6;
wire pwm_1_apb_PWDATA_6_7;
wire pwm_1_apb_PWDATA_5_6;
wire pwm_1_apb_PWDATA_5_7;
wire pwm_1_apb_PWDATA_5_8;
wire pwm_1_apb_PWDATA_5_9;
wire pwm_1_apb_PWDATA_5_11;
wire pwm_1_apb_PWDATA_5_12;
wire pwm_1_apb_PWDATA_4_7;
wire pwm_1_apb_PWDATA_4_8;
wire pwm_1_apb_PWDATA_4_9;
wire pwm_1_apb_PWDATA_3_5;
wire pwm_1_apb_PWDATA_3_6;
wire pwm_1_apb_PWDATA_3_7;
wire pwm_1_apb_PWDATA_2_8;
wire pwm_1_apb_PWDATA_2_9;
wire pwm_1_apb_PWDATA_2_10;
wire pwm_1_apb_PWDATA_1_7;
wire pwm_1_apb_PWDATA_1_8;
wire pwm_1_apb_PWDATA_1_9;
wire pwm_1_apb_PWDATA_1_10;
wire pwm_1_apb_PWDATA_1_11;
wire pwm_1_apb_PWDATA_1_12;
wire pwm_1_apb_PWDATA_1_13;
wire pwm_1_apb_PWDATA_0_7;
wire pwm_1_apb_PWDATA_0_8;
wire pwm_1_apb_PWDATA_0_9;
wire pwm_1_apb_PWDATA_0_10;
wire config_reg_14_9;
wire _zz_when_MyTopLevel_l97_15_8;
wire _zz_when_MyTopLevel_l97_15_9;
wire pwm_area_ccrmap_regs_0_15_8;
wire pwm_area_ccrmap_regs_0_15_9;
wire pwm_area_channels_0_ccr_15_8;
wire pwm_area_channels_2_ccr_15_8;
wire pwm_area_channels_3_ccr_15_8;
wire pwm_area_channels_7_ccr_15_8;
wire ctrl_slave_drive_state_3_11;
wire ctrl_slave_drive_state_3_12;
wire n1819_7;
wire n1522_8;
wire n1521_9;
wire pwm_ch_out_ch1_d_16;
wire pwm_ch_out_ch1_d_17;
wire pwm_ch_out_ch1_d_18;
wire pwm_ch_out_ch1_d_19;
wire pwm_ch_out_ch1_d_20;
wire pwm_ch_out_ch1_d_21;
wire pwm_ch_out_ch1_d_22;
wire pwm_ch_out_ch1_d_23;
wire pwm_ch_out_ch1_d_24;
wire pwm_ch_out_ch1_d_25;
wire pwm_ch_out_ch1_d_26;
wire pwm_ch_out_ch1_d_27;
wire pwm_ch_out_ch1_d_28;
wire pwm_ch_out_ch1_d_29;
wire pwm_ch_out_ch2_d_18;
wire pwm_ch_out_ch2_d_19;
wire pwm_ch_out_ch2_d_20;
wire pwm_ch_out_ch2_d_21;
wire pwm_ch_out_ch2_d_22;
wire pwm_ch_out_ch2_d_23;
wire pwm_ch_out_ch2_d_24;
wire pwm_ch_out_ch2_d_25;
wire pwm_ch_out_ch2_d_26;
wire pwm_ch_out_ch2_d_27;
wire pwm_ch_out_ch2_d_28;
wire pwm_ch_out_ch2_d_29;
wire pwm_ch_out_ch3_d_14;
wire pwm_ch_out_ch3_d_15;
wire pwm_ch_out_ch3_d_16;
wire pwm_ch_out_ch3_d_17;
wire pwm_ch_out_ch3_d_18;
wire pwm_ch_out_ch3_d_19;
wire pwm_ch_out_ch3_d_20;
wire pwm_ch_out_ch3_d_21;
wire pwm_ch_out_ch3_d_22;
wire pwm_ch_out_ch3_d_23;
wire pwm_ch_out_ch3_d_24;
wire pwm_ch_out_ch4_d_14;
wire pwm_ch_out_ch4_d_15;
wire pwm_ch_out_ch4_d_16;
wire pwm_ch_out_ch4_d_17;
wire pwm_ch_out_ch4_d_18;
wire pwm_ch_out_ch4_d_19;
wire pwm_ch_out_ch4_d_20;
wire pwm_ch_out_ch4_d_21;
wire pwm_ch_out_ch4_d_22;
wire pwm_ch_out_ch4_d_23;
wire pwm_ch_out_ch4_d_24;
wire pwm_ch_out_ch4_d_25;
wire pwm_ch_out_ch4_d_26;
wire pwm_ch_out_ch4_d_27;
wire pwm_ch_out_ch5_d_16;
wire pwm_ch_out_ch5_d_17;
wire pwm_ch_out_ch5_d_18;
wire pwm_ch_out_ch5_d_19;
wire pwm_ch_out_ch5_d_20;
wire pwm_ch_out_ch5_d_21;
wire pwm_ch_out_ch5_d_22;
wire pwm_ch_out_ch5_d_23;
wire pwm_ch_out_ch5_d_24;
wire pwm_ch_out_ch5_d_25;
wire pwm_ch_out_ch5_d_26;
wire pwm_ch_out_ch6_d_16;
wire pwm_ch_out_ch6_d_17;
wire pwm_ch_out_ch6_d_18;
wire pwm_ch_out_ch6_d_19;
wire pwm_ch_out_ch6_d_20;
wire pwm_ch_out_ch6_d_21;
wire pwm_ch_out_ch6_d_22;
wire pwm_ch_out_ch6_d_23;
wire pwm_ch_out_ch6_d_24;
wire pwm_ch_out_ch6_d_25;
wire pwm_ch_out_ch6_d_26;
wire pwm_ch_out_ch7_d_14;
wire pwm_ch_out_ch7_d_15;
wire pwm_ch_out_ch7_d_16;
wire pwm_ch_out_ch7_d_17;
wire pwm_ch_out_ch7_d_18;
wire pwm_ch_out_ch7_d_19;
wire pwm_ch_out_ch7_d_20;
wire pwm_ch_out_ch7_d_21;
wire pwm_ch_out_ch7_d_22;
wire pwm_ch_out_ch7_d_23;
wire pwm_ch_out_ch7_d_24;
wire pwm_ch_out_ch8_d_14;
wire pwm_ch_out_ch8_d_15;
wire pwm_ch_out_ch8_d_16;
wire pwm_ch_out_ch8_d_17;
wire pwm_ch_out_ch8_d_18;
wire pwm_ch_out_ch8_d_19;
wire pwm_ch_out_ch8_d_20;
wire pwm_ch_out_ch8_d_21;
wire pwm_ch_out_ch8_d_22;
wire pwm_ch_out_ch8_d_23;
wire pwm_ch_out_ch8_d_24;
wire when_MyTopLevel_l241_8;
wire when_StateMachine_l230_3_7;
wire pwm_1_apb_PWDATA_7_13;
wire pwm_1_apb_PWDATA_7_14;
wire pwm_1_apb_PWDATA_7_15;
wire pwm_1_apb_PWDATA_7_16;
wire pwm_1_apb_PWDATA_7_17;
wire pwm_1_apb_PWDATA_7_18;
wire pwm_1_apb_PWDATA_7_19;
wire pwm_1_apb_PWDATA_7_20;
wire pwm_1_apb_PWDATA_6_8;
wire pwm_1_apb_PWDATA_6_9;
wire pwm_1_apb_PWDATA_6_10;
wire pwm_1_apb_PWDATA_6_11;
wire pwm_1_apb_PWDATA_6_13;
wire pwm_1_apb_PWDATA_6_14;
wire pwm_1_apb_PWDATA_6_15;
wire pwm_1_apb_PWDATA_6_16;
wire pwm_1_apb_PWDATA_6_17;
wire pwm_1_apb_PWDATA_5_13;
wire pwm_1_apb_PWDATA_5_14;
wire pwm_1_apb_PWDATA_5_15;
wire pwm_1_apb_PWDATA_5_16;
wire pwm_1_apb_PWDATA_5_17;
wire pwm_1_apb_PWDATA_5_18;
wire pwm_1_apb_PWDATA_5_19;
wire pwm_1_apb_PWDATA_5_20;
wire pwm_1_apb_PWDATA_4_10;
wire pwm_1_apb_PWDATA_4_11;
wire pwm_1_apb_PWDATA_4_12;
wire pwm_1_apb_PWDATA_4_13;
wire pwm_1_apb_PWDATA_4_14;
wire pwm_1_apb_PWDATA_4_15;
wire pwm_1_apb_PWDATA_4_16;
wire pwm_1_apb_PWDATA_4_17;
wire pwm_1_apb_PWDATA_4_18;
wire pwm_1_apb_PWDATA_3_8;
wire pwm_1_apb_PWDATA_3_9;
wire pwm_1_apb_PWDATA_3_10;
wire pwm_1_apb_PWDATA_3_11;
wire pwm_1_apb_PWDATA_3_12;
wire pwm_1_apb_PWDATA_3_13;
wire pwm_1_apb_PWDATA_3_14;
wire pwm_1_apb_PWDATA_3_15;
wire pwm_1_apb_PWDATA_3_16;
wire pwm_1_apb_PWDATA_2_11;
wire pwm_1_apb_PWDATA_2_12;
wire pwm_1_apb_PWDATA_2_13;
wire pwm_1_apb_PWDATA_2_14;
wire pwm_1_apb_PWDATA_2_15;
wire pwm_1_apb_PWDATA_2_16;
wire pwm_1_apb_PWDATA_2_17;
wire pwm_1_apb_PWDATA_2_18;
wire pwm_1_apb_PWDATA_2_19;
wire pwm_1_apb_PWDATA_1_14;
wire pwm_1_apb_PWDATA_1_15;
wire pwm_1_apb_PWDATA_1_17;
wire pwm_1_apb_PWDATA_1_18;
wire pwm_1_apb_PWDATA_1_19;
wire pwm_1_apb_PWDATA_1_20;
wire pwm_1_apb_PWDATA_1_21;
wire pwm_1_apb_PWDATA_1_22;
wire pwm_1_apb_PWDATA_0_11;
wire pwm_1_apb_PWDATA_0_12;
wire pwm_1_apb_PWDATA_0_13;
wire pwm_1_apb_PWDATA_0_14;
wire pwm_1_apb_PWDATA_0_15;
wire pwm_1_apb_PWDATA_0_16;
wire pwm_1_apb_PWDATA_0_17;
wire pwm_1_apb_PWDATA_0_18;
wire pwm_1_apb_PWDATA_0_19;
wire pwm_ch_out_ch1_d_30;
wire pwm_ch_out_ch1_d_31;
wire pwm_ch_out_ch1_d_32;
wire pwm_ch_out_ch1_d_33;
wire pwm_ch_out_ch1_d_34;
wire pwm_ch_out_ch1_d_35;
wire pwm_ch_out_ch1_d_36;
wire pwm_ch_out_ch1_d_37;
wire pwm_ch_out_ch2_d_30;
wire pwm_ch_out_ch2_d_31;
wire pwm_ch_out_ch2_d_32;
wire pwm_ch_out_ch2_d_33;
wire pwm_ch_out_ch2_d_34;
wire pwm_ch_out_ch2_d_35;
wire pwm_ch_out_ch2_d_36;
wire pwm_ch_out_ch3_d_25;
wire pwm_ch_out_ch3_d_26;
wire pwm_ch_out_ch3_d_27;
wire pwm_ch_out_ch3_d_28;
wire pwm_ch_out_ch3_d_29;
wire pwm_ch_out_ch3_d_30;
wire pwm_ch_out_ch3_d_31;
wire pwm_ch_out_ch3_d_32;
wire pwm_ch_out_ch3_d_33;
wire pwm_ch_out_ch3_d_34;
wire pwm_ch_out_ch3_d_35;
wire pwm_ch_out_ch4_d_28;
wire pwm_ch_out_ch4_d_29;
wire pwm_ch_out_ch4_d_30;
wire pwm_ch_out_ch4_d_31;
wire pwm_ch_out_ch4_d_32;
wire pwm_ch_out_ch4_d_33;
wire pwm_ch_out_ch4_d_34;
wire pwm_ch_out_ch4_d_35;
wire pwm_ch_out_ch4_d_36;
wire pwm_ch_out_ch4_d_37;
wire pwm_ch_out_ch5_d_27;
wire pwm_ch_out_ch5_d_28;
wire pwm_ch_out_ch5_d_29;
wire pwm_ch_out_ch5_d_30;
wire pwm_ch_out_ch5_d_31;
wire pwm_ch_out_ch5_d_32;
wire pwm_ch_out_ch5_d_33;
wire pwm_ch_out_ch5_d_34;
wire pwm_ch_out_ch5_d_35;
wire pwm_ch_out_ch5_d_36;
wire pwm_ch_out_ch6_d_27;
wire pwm_ch_out_ch6_d_28;
wire pwm_ch_out_ch6_d_29;
wire pwm_ch_out_ch6_d_30;
wire pwm_ch_out_ch6_d_31;
wire pwm_ch_out_ch6_d_32;
wire pwm_ch_out_ch6_d_33;
wire pwm_ch_out_ch6_d_34;
wire pwm_ch_out_ch7_d_25;
wire pwm_ch_out_ch7_d_26;
wire pwm_ch_out_ch7_d_27;
wire pwm_ch_out_ch7_d_28;
wire pwm_ch_out_ch7_d_29;
wire pwm_ch_out_ch7_d_30;
wire pwm_ch_out_ch7_d_31;
wire pwm_ch_out_ch7_d_32;
wire pwm_ch_out_ch7_d_33;
wire pwm_ch_out_ch7_d_34;
wire pwm_ch_out_ch7_d_35;
wire pwm_ch_out_ch8_d_25;
wire pwm_ch_out_ch8_d_26;
wire pwm_ch_out_ch8_d_27;
wire pwm_ch_out_ch8_d_28;
wire pwm_ch_out_ch8_d_29;
wire pwm_ch_out_ch8_d_30;
wire pwm_ch_out_ch8_d_31;
wire pwm_ch_out_ch8_d_32;
wire pwm_ch_out_ch8_d_33;
wire pwm_ch_out_ch8_d_34;
wire pwm_ch_out_ch8_d_35;
wire pwm_1_apb_PWDATA_7_21;
wire pwm_1_apb_PWDATA_7_22;
wire pwm_1_apb_PWDATA_7_23;
wire pwm_1_apb_PWDATA_7_24;
wire pwm_1_apb_PWDATA_7_25;
wire pwm_1_apb_PWDATA_7_26;
wire pwm_1_apb_PWDATA_7_27;
wire pwm_1_apb_PWDATA_7_28;
wire pwm_1_apb_PWDATA_7_29;
wire pwm_1_apb_PWDATA_7_30;
wire pwm_1_apb_PWDATA_7_31;
wire pwm_1_apb_PWDATA_6_18;
wire pwm_1_apb_PWDATA_6_19;
wire pwm_1_apb_PWDATA_6_20;
wire pwm_1_apb_PWDATA_6_21;
wire pwm_1_apb_PWDATA_6_22;
wire pwm_1_apb_PWDATA_6_23;
wire pwm_1_apb_PWDATA_6_24;
wire pwm_1_apb_PWDATA_6_25;
wire pwm_1_apb_PWDATA_6_26;
wire pwm_1_apb_PWDATA_6_27;
wire pwm_1_apb_PWDATA_6_28;
wire pwm_1_apb_PWDATA_6_29;
wire pwm_1_apb_PWDATA_5_21;
wire pwm_1_apb_PWDATA_5_22;
wire pwm_1_apb_PWDATA_5_23;
wire pwm_1_apb_PWDATA_5_24;
wire pwm_1_apb_PWDATA_4_19;
wire pwm_1_apb_PWDATA_4_20;
wire pwm_1_apb_PWDATA_4_21;
wire pwm_1_apb_PWDATA_4_22;
wire pwm_1_apb_PWDATA_4_23;
wire pwm_1_apb_PWDATA_4_24;
wire pwm_1_apb_PWDATA_4_25;
wire pwm_1_apb_PWDATA_4_26;
wire pwm_1_apb_PWDATA_4_27;
wire pwm_1_apb_PWDATA_4_28;
wire pwm_1_apb_PWDATA_3_17;
wire pwm_1_apb_PWDATA_3_18;
wire pwm_1_apb_PWDATA_3_19;
wire pwm_1_apb_PWDATA_3_20;
wire pwm_1_apb_PWDATA_3_21;
wire pwm_1_apb_PWDATA_3_22;
wire pwm_1_apb_PWDATA_3_23;
wire pwm_1_apb_PWDATA_3_24;
wire pwm_1_apb_PWDATA_2_20;
wire pwm_1_apb_PWDATA_2_21;
wire pwm_1_apb_PWDATA_2_22;
wire pwm_1_apb_PWDATA_2_23;
wire pwm_1_apb_PWDATA_2_24;
wire pwm_1_apb_PWDATA_2_25;
wire pwm_1_apb_PWDATA_2_26;
wire pwm_1_apb_PWDATA_2_27;
wire pwm_1_apb_PWDATA_2_28;
wire pwm_1_apb_PWDATA_2_29;
wire pwm_1_apb_PWDATA_1_23;
wire pwm_1_apb_PWDATA_1_24;
wire pwm_1_apb_PWDATA_1_25;
wire pwm_1_apb_PWDATA_1_26;
wire pwm_1_apb_PWDATA_0_20;
wire pwm_1_apb_PWDATA_0_21;
wire pwm_1_apb_PWDATA_0_22;
wire pwm_1_apb_PWDATA_0_23;
wire pwm_1_apb_PWDATA_0_24;
wire pwm_1_apb_PWDATA_0_25;
wire pwm_1_apb_PWDATA_0_26;
wire pwm_1_apb_PWDATA_0_27;
wire pwm_1_apb_PWDATA_0_28;
wire pwm_ch_out_ch1_d_38;
wire pwm_ch_out_ch1_d_39;
wire pwm_ch_out_ch2_d_37;
wire pwm_ch_out_ch2_d_38;
wire pwm_ch_out_ch3_d_36;
wire pwm_ch_out_ch3_d_37;
wire pwm_ch_out_ch3_d_38;
wire pwm_ch_out_ch3_d_39;
wire pwm_ch_out_ch4_d_38;
wire pwm_ch_out_ch4_d_39;
wire pwm_ch_out_ch4_d_40;
wire pwm_ch_out_ch5_d_37;
wire pwm_ch_out_ch5_d_38;
wire pwm_ch_out_ch5_d_39;
wire pwm_ch_out_ch6_d_35;
wire pwm_ch_out_ch6_d_36;
wire pwm_ch_out_ch6_d_37;
wire pwm_ch_out_ch6_d_38;
wire pwm_ch_out_ch7_d_36;
wire pwm_ch_out_ch7_d_37;
wire pwm_ch_out_ch7_d_38;
wire pwm_ch_out_ch7_d_39;
wire pwm_ch_out_ch8_d_36;
wire pwm_ch_out_ch8_d_37;
wire pwm_ch_out_ch8_d_38;
wire pwm_ch_out_ch8_d_39;
wire pwm_1_apb_PWDATA_7_32;
wire pwm_1_apb_PWDATA_6_30;
wire pwm_1_apb_PWDATA_6_31;
wire pwm_1_apb_PWDATA_6_32;
wire pwm_1_apb_PWDATA_4_29;
wire pwm_1_apb_PWDATA_3_25;
wire pwm_1_apb_PWDATA_3_26;
wire pwm_1_apb_PWDATA_2_30;
wire pwm_1_apb_PWDATA_2_31;
wire pwm_1_apb_PWDATA_2_32;
wire pwm_1_apb_PWDATA_0_29;
wire pwm_1_apb_PWDATA_0_30;
wire pwm_1_apb_PWDATA_0_31;
wire int_ctrl_int_ctrl_state_0_11;
wire n1521_11;
wire pwm_1_apb_PWDATA_2_34;
wire pwm_area_timeout_area_cnt_max_0_15_9;
wire ctrl_fsm_idle_state_3_13;
wire n1521_13;
wire n1522_10;
wire n1623_8;
wire n1625_8;
wire n2714_12;
wire n2715_11;
wire pwm_area_channels_3_ccr_15_10;
wire pwm_area_channels_4_ccr_15_9;
wire pwm_area_channels_5_ccr_15_9;
wire pwm_1_apb_PWDATA_5_26;
wire pwm_area_timeout_area_cnt_max_1_15_9;
wire pwm_1_apb_PWDATA_1_28;
wire config_reg_14_11;
wire pwm_area_channels_0_ccr_15_10;
wire ctrl_slave_drive_state_3_14;
wire n1854_10;
wire apb_operate_area_active_24;
wire n1775_19;
wire n1750_9;
wire pwm_area_channels_2_ccr_15_10;
wire ctrl_fsm_idle_state_3_15;
wire pwm_1_apb_PWDATA_4_31;
wire pwm_1_apb_PWDATA_7_34;
wire pwm_area_ccrmap_regs_0_15_11;
wire pwm_1_apb_PWDATA_6_34;
wire pwm_area_channels_6_ccr_15_9;
wire pwm_ch_out_ch8_d_41;
wire pwm_ch_out_ch7_d_41;
wire pwm_ch_out_ch4_d_42;
wire pwm_ch_out_ch3_d_41;
wire ctrl_slave_drive_state_3_16;
wire pwm_area_channels_7_ccr_15_10;
wire _zz_when_MyTopLevel_l97_15_11;
wire n1619_8;
wire n1620_8;
wire n1622_8;
wire n1623_10;
wire n1626_8;
wire n1627_8;
wire n1629_8;
wire n1630_8;
wire n1632_7;
wire n1651_8;
wire n1652_8;
wire n1654_8;
wire n1655_8;
wire n1657_8;
wire n1659_8;
wire n1660_8;
wire n1662_8;
wire n1663_8;
wire n1665_7;
wire n1666_7;
wire _zz_pwm_area_channels_0_counter_map_15_9;
wire n1584_8;
wire n2465_18;
wire pwm_area_timeout_area_flag_10;
wire n1633_14;
wire n1776_19;
wire n1777_17;
wire n3103_8;
wire when_MyTopLevel_l167;
wire n1853_9;
wire ctrl_master_drive_state_3_13;
wire int_1_regNext;
wire init_ok;
wire pwm_area_timeout_area_flag;
wire ctrl_fsm_hit_hit_context;
wire n3102_1;
wire n3102_2;
wire n3101_1;
wire n3101_2;
wire n3100_1;
wire n3100_2;
wire n3099_1;
wire n3099_2;
wire n3098_1;
wire n3098_2;
wire n3097_1;
wire n3097_2;
wire n3096_1;
wire n3096_2;
wire n3095_1;
wire n3095_2;
wire n3094_1;
wire n3094_2;
wire n3093_1;
wire n3093_2;
wire n3092_1;
wire n3092_2;
wire n3091_1;
wire n3091_2;
wire n3090_1;
wire n3090_2;
wire n3089_1;
wire n3089_2;
wire n3088_1;
wire n3088_2;
wire n3087_1;
wire n3087_2;
wire n3086_1;
wire n3086_2;
wire n3085_1;
wire n3085_2;
wire n3084_1;
wire n3084_2;
wire n3083_1;
wire n3083_2;
wire n3082_1;
wire n3082_2;
wire n3081_1;
wire n3081_2;
wire n3080_1;
wire n3080_2;
wire n3079_1;
wire n3079_2;
wire n3078_1;
wire n3078_2;
wire n3077_1;
wire n3077_2;
wire n3076_1;
wire n3076_2;
wire n3075_1;
wire n3075_2;
wire n3074_1;
wire n3074_2;
wire n3073_1;
wire n3073_2;
wire n3072_1;
wire n3072_0_COUT;
wire n572_1_SUM;
wire n572_3;
wire n573_1_SUM;
wire n573_3;
wire n574_1_SUM;
wire n574_3;
wire n575_1_SUM;
wire n575_3;
wire n576_1_SUM;
wire n576_3;
wire n771_1_SUM;
wire n771_3;
wire n772_1_SUM;
wire n772_3;
wire n773_1_SUM;
wire n773_3;
wire n774_1_SUM;
wire n774_3;
wire n775_1_SUM;
wire n775_3;
wire n776_1_SUM;
wire n776_3;
wire n777_1_SUM;
wire n777_3;
wire n778_1_SUM;
wire n778_3;
wire n779_1_SUM;
wire n779_3;
wire n780_1_SUM;
wire n780_3;
wire n781_1_SUM;
wire n781_3;
wire n782_1_SUM;
wire n782_3;
wire n783_1_SUM;
wire n783_3;
wire n784_1_SUM;
wire n784_3;
wire n785_1_SUM;
wire n785_3;
wire n786_1_SUM;
wire n786_3;
wire n787_1_SUM;
wire n787_3;
wire n788_1_SUM;
wire n788_3;
wire n789_1_SUM;
wire n789_3;
wire n790_1_SUM;
wire n790_3;
wire n791_1_SUM;
wire n791_3;
wire n792_1_SUM;
wire n792_3;
wire n793_1_SUM;
wire n793_3;
wire n794_1_SUM;
wire n794_3;
wire n795_1_SUM;
wire n795_3;
wire n796_1_SUM;
wire n796_3;
wire n797_1_SUM;
wire n797_3;
wire n798_1_SUM;
wire n798_3;
wire n799_1_SUM;
wire n799_3;
wire n800_1_SUM;
wire n800_3;
wire n801_1_SUM;
wire n801_3;
wire n802_1_SUM;
wire n802_3;
wire n804_1_SUM;
wire n804_3;
wire n805_1_SUM;
wire n805_3;
wire n806_1_SUM;
wire n806_3;
wire n807_1_SUM;
wire n807_3;
wire n808_1_SUM;
wire n808_3;
wire n809_1_SUM;
wire n809_3;
wire n810_1_SUM;
wire n810_3;
wire n811_1_SUM;
wire n811_3;
wire n812_1_SUM;
wire n812_3;
wire n813_1_SUM;
wire n813_3;
wire n814_1_SUM;
wire n814_3;
wire n815_1_SUM;
wire n815_3;
wire n816_1_SUM;
wire n816_3;
wire n817_1_SUM;
wire n817_3;
wire n818_1_SUM;
wire n818_3;
wire n819_1_SUM;
wire n819_3;
wire n821_1_SUM;
wire n821_3;
wire n822_1_SUM;
wire n822_3;
wire n823_1_SUM;
wire n823_3;
wire n824_1_SUM;
wire n824_3;
wire n825_1_SUM;
wire n825_3;
wire n826_1_SUM;
wire n826_3;
wire n827_1_SUM;
wire n827_3;
wire n828_1_SUM;
wire n828_3;
wire n829_1_SUM;
wire n829_3;
wire n830_1_SUM;
wire n830_3;
wire n831_1_SUM;
wire n831_3;
wire n832_1_SUM;
wire n832_3;
wire n833_1_SUM;
wire n833_3;
wire n834_1_SUM;
wire n834_3;
wire n835_1_SUM;
wire n835_3;
wire n836_1_SUM;
wire n837_2;
wire n839_1_SUM;
wire n839_3;
wire n840_1_SUM;
wire n840_3;
wire n841_1_SUM;
wire n841_3;
wire n842_1_SUM;
wire n842_3;
wire n843_1_SUM;
wire n843_3;
wire n844_1_SUM;
wire n844_3;
wire n845_1_SUM;
wire n845_3;
wire n846_1_SUM;
wire n846_3;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n856_1_SUM;
wire n856_3;
wire n857_1_SUM;
wire n857_3;
wire n858_1_SUM;
wire n858_3;
wire n859_1_SUM;
wire n859_3;
wire n860_1_SUM;
wire n860_3;
wire n861_1_SUM;
wire n861_3;
wire n862_1_SUM;
wire n862_3;
wire n863_1_SUM;
wire n863_3;
wire n864_1_SUM;
wire n864_3;
wire n865_1_SUM;
wire n865_3;
wire n866_1_SUM;
wire n866_3;
wire n867_1_SUM;
wire n867_3;
wire n868_1_SUM;
wire n868_3;
wire n869_1_SUM;
wire n869_3;
wire n870_1_SUM;
wire n870_3;
wire n871_1_SUM;
wire n872_2;
wire n1716_5;
wire when_MyTopLevel_l138_7;
wire [15:0] config_reg;
wire [15:0] sub_pwms_0_period;
wire [15:0] sub_pwms_0_counter;
wire [15:0] _zz_when_MyTopLevel_l97;
wire [15:0] _zz_pwm_area_channels_0_counter_map;
wire [4:0] pre_divicder_counter;
wire [15:0] pwm_area_ccrmap_regs_0;
wire [15:0] pwm_area_channels_0_ccr;
wire [15:0] pwm_area_channels_1_ccr;
wire [15:0] pwm_area_channels_2_ccr;
wire [15:0] pwm_area_channels_3_ccr;
wire [15:0] pwm_area_channels_4_ccr;
wire [15:0] pwm_area_channels_5_ccr;
wire [15:0] pwm_area_channels_6_ccr;
wire [15:0] pwm_area_channels_7_ccr;
wire [15:0] pwm_area_timeout_area_cnt_max_0;
wire [15:0] pwm_area_timeout_area_cnt_max_1;
wire [7:0] apb_operate_area_result;
wire [1:0] int_ctrl_int_ctrl_state;
wire [7:0] ctrl_reg_choose_addr;
wire [15:0] sub_pwms_0_period_buf;
wire [15:0] _zz_when_MyTopLevel_l97_1;
wire [31:0] pwm_area_timeout_area_counter;
wire [15:0] ctrl_fsm_master_write_reg_temp;
wire [0:0] ctrl_fsm_master_read_read_state;
wire [1:0] ctrl_fsm_master_write_write_state;
wire VCC;
wire GND;
  LUT3 pwm_ch_out_ch1_d_s (
    .F(pwm_ch_out_ch1_d),
    .I0(pwm_ch_out_ch1_d_3),
    .I1(pwm_ch_out_ch1_d_4),
    .I2(pwm_ch_out_ch1_d_5) 
);
defparam pwm_ch_out_ch1_d_s.INIT=8'hB0;
  LUT4 pwm_ch_out_ch2_d_s (
    .F(pwm_ch_out_ch2_d),
    .I0(pwm_ch_out_ch2_d_3),
    .I1(pwm_ch_out_ch2_d_4),
    .I2(pwm_ch_out_ch2_d_5),
    .I3(pwm_ch_out_ch2_d_6) 
);
defparam pwm_ch_out_ch2_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch3_d_s (
    .F(pwm_ch_out_ch3_d),
    .I0(pwm_ch_out_ch3_d_3),
    .I1(pwm_ch_out_ch3_d_4),
    .I2(pwm_ch_out_ch3_d_5),
    .I3(pwm_ch_out_ch3_d_41) 
);
defparam pwm_ch_out_ch3_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch4_d_s (
    .F(pwm_ch_out_ch4_d),
    .I0(pwm_ch_out_ch4_d_3),
    .I1(pwm_ch_out_ch4_d_4),
    .I2(pwm_ch_out_ch4_d_5),
    .I3(pwm_ch_out_ch4_d_42) 
);
defparam pwm_ch_out_ch4_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch5_d_s (
    .F(pwm_ch_out_ch5_d),
    .I0(pwm_ch_out_ch5_d_3),
    .I1(pwm_ch_out_ch5_d_4),
    .I2(pwm_ch_out_ch5_d_5),
    .I3(pwm_ch_out_ch5_d_6) 
);
defparam pwm_ch_out_ch5_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch6_d_s (
    .F(pwm_ch_out_ch6_d),
    .I0(pwm_ch_out_ch6_d_3),
    .I1(pwm_ch_out_ch6_d_4),
    .I2(pwm_ch_out_ch6_d_5),
    .I3(pwm_ch_out_ch6_d_6) 
);
defparam pwm_ch_out_ch6_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch7_d_s (
    .F(pwm_ch_out_ch7_d),
    .I0(pwm_ch_out_ch7_d_3),
    .I1(pwm_ch_out_ch7_d_4),
    .I2(pwm_ch_out_ch7_d_5),
    .I3(pwm_ch_out_ch7_d_41) 
);
defparam pwm_ch_out_ch7_d_s.INIT=16'h4F00;
  LUT4 pwm_ch_out_ch8_d_s (
    .F(pwm_ch_out_ch8_d),
    .I0(pwm_ch_out_ch8_d_3),
    .I1(pwm_ch_out_ch8_d_4),
    .I2(pwm_ch_out_ch8_d_5),
    .I3(pwm_ch_out_ch8_d_41) 
);
defparam pwm_ch_out_ch8_d_s.INIT=16'h4F00;
  LUT4 n3833_s0 (
    .F(n3833_3),
    .I0(init_state[1]),
    .I1(init_state[2]),
    .I2(init_state[0]),
    .I3(n3833_4) 
);
defparam n3833_s0.INIT=16'h1000;
  LUT4 when_MyTopLevel_l241_s0 (
    .F(when_MyTopLevel_l241),
    .I0(when_MyTopLevel_l241_10),
    .I1(when_MyTopLevel_l241_5),
    .I2(apb_operate_area_operating_4),
    .I3(apb_operate_area_active_17) 
);
defparam when_MyTopLevel_l241_s0.INIT=16'h0E00;
  LUT3 when_StateMachine_l230_3_s0 (
    .F(when_StateMachine_l230_3),
    .I0(when_StateMachine_l230_3_4),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1521_5) 
);
defparam when_StateMachine_l230_3_s0.INIT=8'h10;
  LUT4 pwm_1_apb_PWDATA_9_s (
    .F(pwm_1_apb_PWDATA_9),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(ctrl_master_drive_state[0]),
    .I2(pwm_1_apb_PWDATA_9_5),
    .I3(pwm_1_apb_PWDATA_9_6) 
);
defparam pwm_1_apb_PWDATA_9_s.INIT=16'hFFF8;
  LUT4 pwm_1_apb_PWDATA_7_s (
    .F(pwm_1_apb_PWDATA_7),
    .I0(pwm_1_apb_PWDATA_7_4),
    .I1(pwm_1_apb_PWDATA_7_5),
    .I2(pwm_1_apb_PWDATA_7_34),
    .I3(pwm_1_apb_PWDATA_7_7) 
);
defparam pwm_1_apb_PWDATA_7_s.INIT=16'hB0FF;
  LUT4 pwm_1_apb_PWDATA_6_s (
    .F(pwm_1_apb_PWDATA_6),
    .I0(pwm_1_apb_PWDATA_6_4),
    .I1(pwm_1_apb_PWDATA_7_5),
    .I2(pwm_1_apb_PWDATA_7_34),
    .I3(pwm_1_apb_PWDATA_7_7) 
);
defparam pwm_1_apb_PWDATA_6_s.INIT=16'hB0FF;
  LUT4 pwm_1_apb_PWDATA_5_s (
    .F(pwm_1_apb_PWDATA_5),
    .I0(pwm_1_apb_PWDATA_5_4),
    .I1(pwm_1_apb_PWDATA_5_5),
    .I2(pwm_1_apb_PWDATA_15),
    .I3(n950_6) 
);
defparam pwm_1_apb_PWDATA_5_s.INIT=16'hF4FF;
  LUT4 pwm_1_apb_PWDATA_4_s (
    .F(pwm_1_apb_PWDATA_4),
    .I0(pwm_1_apb_PWDATA_4_4),
    .I1(pwm_1_apb_PWDATA_4_5),
    .I2(pwm_1_apb_PWDATA_4_31),
    .I3(pwm_1_apb_PWDATA_7_7) 
);
defparam pwm_1_apb_PWDATA_4_s.INIT=16'hB0FF;
  LUT4 pwm_1_apb_PWDATA_3_s (
    .F(pwm_1_apb_PWDATA_3),
    .I0(pwm_1_apb_PWDATA_3_4),
    .I1(pwm_1_apb_PWDATA_4_5),
    .I2(pwm_1_apb_PWDATA_4_31),
    .I3(pwm_1_apb_PWDATA_7_7) 
);
defparam pwm_1_apb_PWDATA_3_s.INIT=16'hB0FF;
  LUT4 pwm_1_apb_PWDATA_2_s (
    .F(pwm_1_apb_PWDATA_2),
    .I0(pwm_1_apb_PWDATA_2_34),
    .I1(pwm_1_apb_PWDATA_2_5),
    .I2(pwm_1_apb_PWDATA_2_6),
    .I3(pwm_1_apb_PWDATA_2_7) 
);
defparam pwm_1_apb_PWDATA_2_s.INIT=16'hF400;
  LUT4 pwm_1_apb_PWDATA_1_s (
    .F(pwm_1_apb_PWDATA_1),
    .I0(pwm_1_apb_PWDATA_1_4),
    .I1(pwm_1_apb_PWDATA_1_5),
    .I2(pwm_1_apb_PWDATA_1_6),
    .I3(pwm_1_apb_PWDATA_2_7) 
);
defparam pwm_1_apb_PWDATA_1_s.INIT=16'hF400;
  LUT4 pwm_1_apb_PWDATA_0_s (
    .F(pwm_1_apb_PWDATA_0),
    .I0(pwm_1_apb_PWDATA_0_4),
    .I1(pwm_1_apb_PWDATA_0_5),
    .I2(pwm_1_apb_PWDATA_9_6),
    .I3(pwm_1_apb_PWDATA_0_6) 
);
defparam pwm_1_apb_PWDATA_0_s.INIT=16'hFFB0;
  LUT4 n1775_s10 (
    .F(n1775_16),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(n1775_19),
    .I3(init_state[2]) 
);
defparam n1775_s10.INIT=16'hFF80;
  LUT3 n1774_s9 (
    .F(n1774_13),
    .I0(init_state[0]),
    .I1(init_state[1]),
    .I2(init_state[2]) 
);
defparam n1774_s9.INIT=8'h10;
  LUT4 n2469_s10 (
    .F(n2469_14),
    .I0(ctrl_master_drive_state[0]),
    .I1(n2469_15),
    .I2(when_StateMachine_l230_3_4),
    .I3(n2469_16) 
);
defparam n2469_s10.INIT=16'h4000;
  LUT3 sub_pwms_0_period_15_s2 (
    .F(sub_pwms_0_period_15_6),
    .I0(config_reg_14_7),
    .I1(sub_pwms_0_period_15_7),
    .I2(sub_pwms_0_period_15_8) 
);
defparam sub_pwms_0_period_15_s2.INIT=8'h80;
  LUT3 pwm_area_channels_1_ccr_15_s2 (
    .F(pwm_area_channels_1_ccr_15_6),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(sub_pwms_0_period_15_7) 
);
defparam pwm_area_channels_1_ccr_15_s2.INIT=8'h80;
  LUT2 ctrl_fsm_master_write_reg_temp_15_s2 (
    .F(ctrl_fsm_master_write_reg_temp_15_6),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_reg_temp_15_7) 
);
defparam ctrl_fsm_master_write_reg_temp_15_s2.INIT=4'h4;
  LUT2 ctrl_fsm_master_write_reg_temp_7_s2 (
    .F(ctrl_fsm_master_write_reg_temp_7_6),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_reg_temp_15_7) 
);
defparam ctrl_fsm_master_write_reg_temp_7_s2.INIT=4'h8;
  LUT4 ctrl_fsm_master_read_read_state_0_s3 (
    .F(ctrl_fsm_master_read_read_state_0_8),
    .I0(n1523_5),
    .I1(n1521_5),
    .I2(ctrl_fsm_master_read_read_state_0_9),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam ctrl_fsm_master_read_read_state_0_s3.INIT=16'hF044;
  LUT4 ctrl_fsm_hit_hit_state_0_s3 (
    .F(ctrl_fsm_hit_hit_state_0_8),
    .I0(ctrl_fsm_hit_hit_state[0]),
    .I1(when_StateMachine_l230_3_4),
    .I2(n1775_19),
    .I3(when_StateMachine_l230_3) 
);
defparam ctrl_fsm_hit_hit_state_0_s3.INIT=16'hFF40;
  LUT4 n1760_s4 (
    .F(n1760_8),
    .I0(apb_operate_area_operating_4),
    .I1(int_ctrl_int_ctrl_state_0_9),
    .I2(int_ctrl_int_ctrl_state[0]),
    .I3(int_ctrl_int_ctrl_state[1]) 
);
defparam n1760_s4.INIT=16'h31A0;
  LUT3 n2714_s2 (
    .F(n2714_6),
    .I0(n1523_5),
    .I1(n1522_10),
    .I2(n2714_9) 
);
defparam n2714_s2.INIT=8'hF8;
  LUT3 n2709_s10 (
    .F(n2709_15),
    .I0(n2709_16),
    .I1(n2709_17),
    .I2(ctrl_fsm_idle_state_3_10) 
);
defparam n2709_s10.INIT=8'h70;
  LUT3 n2708_s10 (
    .F(n2708_15),
    .I0(n2708_16),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state_3_10) 
);
defparam n2708_s10.INIT=8'h60;
  LUT4 n2707_s10 (
    .F(n2707_15),
    .I0(n2707_16),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(n2707_17),
    .I3(ctrl_fsm_idle_state_3_10) 
);
defparam n2707_s10.INIT=16'h2C00;
  LUT3 n1854_s1 (
    .F(n1854_5),
    .I0(n1854_6),
    .I1(n1854_7),
    .I2(ctrl_slave_drive_state_3_14) 
);
defparam n1854_s1.INIT=8'h0D;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(apb_operate_area_active_17),
    .I1(n1852_6),
    .I2(n1852_7),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam n1852_s1.INIT=16'h00F8;
  LUT4 n1819_s1 (
    .F(n1819_5),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[0]),
    .I2(n1775_19),
    .I3(n1819_6) 
);
defparam n1819_s1.INIT=16'hBC00;
  LUT4 n1818_s1 (
    .F(n1818_5),
    .I0(n1775_19),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state_3_14),
    .I3(n1818_6) 
);
defparam n1818_s1.INIT=16'h0E00;
  LUT2 n1817_s1 (
    .F(n1817_5),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(n1817_6) 
);
defparam n1817_s1.INIT=4'h4;
  LUT4 n1664_s1 (
    .F(n1664_5),
    .I0(_zz_pwm_area_channels_0_counter_map[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(_zz_pwm_area_channels_0_counter_map[2]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1664_s1.INIT=16'h7800;
  LUT4 n1661_s1 (
    .F(n1661_5),
    .I0(_zz_pwm_area_channels_0_counter_map[4]),
    .I1(n1662_6),
    .I2(_zz_pwm_area_channels_0_counter_map[5]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1661_s1.INIT=16'h7800;
  LUT4 n1658_s1 (
    .F(n1658_5),
    .I0(_zz_pwm_area_channels_0_counter_map[7]),
    .I1(n1659_6),
    .I2(_zz_pwm_area_channels_0_counter_map[8]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1658_s1.INIT=16'h7800;
  LUT4 n1656_s1 (
    .F(n1656_5),
    .I0(_zz_pwm_area_channels_0_counter_map[9]),
    .I1(n1657_6),
    .I2(_zz_pwm_area_channels_0_counter_map[10]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1656_s1.INIT=16'h7800;
  LUT4 n1653_s1 (
    .F(n1653_5),
    .I0(_zz_pwm_area_channels_0_counter_map[12]),
    .I1(n1654_6),
    .I2(_zz_pwm_area_channels_0_counter_map[13]),
    .I3(_zz_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1653_s1.INIT=16'h7800;
  LUT2 pwm_1_apb_PWDATA_17_s (
    .F(pwm_1_apb_PWDATA_17),
    .I0(pwm_1_apb_PWDATA_17_5),
    .I1(n3833_3) 
);
defparam pwm_1_apb_PWDATA_17_s.INIT=4'h4;
  LUT4 n2715_s3 (
    .F(n2715_8),
    .I0(n2714_9),
    .I1(n1523_5),
    .I2(n1522_10),
    .I3(ctrl_fsm_master_write_write_state[0]) 
);
defparam n2715_s3.INIT=16'h00BF;
  LUT4 n2714_s3 (
    .F(n2714_8),
    .I0(n2714_9),
    .I1(n1523_5),
    .I2(n1522_10),
    .I3(n2714_12) 
);
defparam n2714_s3.INIT=16'h00BF;
  LUT4 n1631_s1 (
    .F(n1631_5),
    .I0(sub_pwms_0_counter[1]),
    .I1(sub_pwms_0_counter[0]),
    .I2(sub_pwms_0_counter[2]),
    .I3(n1633_6) 
);
defparam n1631_s1.INIT=16'h7800;
  LUT4 n1628_s1 (
    .F(n1628_5),
    .I0(sub_pwms_0_counter[4]),
    .I1(n1629_6),
    .I2(sub_pwms_0_counter[5]),
    .I3(n1633_6) 
);
defparam n1628_s1.INIT=16'h7800;
  LUT4 n1624_s1 (
    .F(n1624_5),
    .I0(sub_pwms_0_counter[8]),
    .I1(n1625_6),
    .I2(sub_pwms_0_counter[9]),
    .I3(n1633_6) 
);
defparam n1624_s1.INIT=16'h7800;
  LUT4 n1621_s1 (
    .F(n1621_5),
    .I0(sub_pwms_0_counter[11]),
    .I1(n1622_6),
    .I2(sub_pwms_0_counter[12]),
    .I3(n1633_6) 
);
defparam n1621_s1.INIT=16'h7800;
  LUT4 n1618_s1 (
    .F(n1618_5),
    .I0(sub_pwms_0_counter[14]),
    .I1(n1619_6),
    .I2(sub_pwms_0_counter[15]),
    .I3(n1633_6) 
);
defparam n1618_s1.INIT=16'h7800;
  LUT2 n1583_s1 (
    .F(n1583_5),
    .I0(pre_divicder_counter[0]),
    .I1(n576_3) 
);
defparam n1583_s1.INIT=4'h4;
  LUT3 n1582_s1 (
    .F(n1582_5),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]),
    .I2(n576_3) 
);
defparam n1582_s1.INIT=8'h60;
  LUT4 n1581_s1 (
    .F(n1581_5),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]),
    .I2(pre_divicder_counter[2]),
    .I3(n576_3) 
);
defparam n1581_s1.INIT=16'h7800;
  LUT3 n1580_s1 (
    .F(n1580_5),
    .I0(n1580_6),
    .I1(pre_divicder_counter[3]),
    .I2(n576_3) 
);
defparam n1580_s1.INIT=8'h60;
  LUT3 n1579_s1 (
    .F(n1579_5),
    .I0(n1579_6),
    .I1(pre_divicder_counter[4]),
    .I2(n576_3) 
);
defparam n1579_s1.INIT=8'h60;
  LUT4 n1521_s1 (
    .F(n1521_5),
    .I0(n2715_9),
    .I1(n1521_6),
    .I2(n1521_11),
    .I3(n1521_13) 
);
defparam n1521_s1.INIT=16'hF800;
  LUT4 n1192_s1 (
    .F(n1192_5),
    .I0(init_state[2]),
    .I1(init_state[0]),
    .I2(n1192_6),
    .I3(n3833_4) 
);
defparam n1192_s1.INIT=16'h0E00;
  LUT3 n2479_s12 (
    .F(n2479_17),
    .I0(ctrl_slave_drive_state_3_9),
    .I1(n1523_5),
    .I2(n1521_5) 
);
defparam n2479_s12.INIT=8'hEF;
  LUT4 apb_operate_area_active_s12 (
    .F(apb_operate_area_active_17),
    .I0(apb_operate_area_active_18),
    .I1(apb_operate_area_active_22),
    .I2(apb_operate_area_active_24),
    .I3(init_state[2]) 
);
defparam apb_operate_area_active_s12.INIT=16'hEFFF;
  LUT3 n1523_s1 (
    .F(n1523_5),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1522_7) 
);
defparam n1523_s1.INIT=8'h1F;
  LUT4 pwm_ch_out_ch1_d_s0 (
    .F(pwm_ch_out_ch1_d_3),
    .I0(pwm_ch_out_ch1_d_6),
    .I1(pwm_area_channels_0_ccr[6]),
    .I2(pwm_ch_out_ch1_d_7),
    .I3(pwm_ch_out_ch1_d_8) 
);
defparam pwm_ch_out_ch1_d_s0.INIT=16'hD000;
  LUT4 pwm_ch_out_ch1_d_s1 (
    .F(pwm_ch_out_ch1_d_4),
    .I0(pwm_ch_out_ch1_d_9),
    .I1(pwm_ch_out_ch1_d_10),
    .I2(pwm_ch_out_ch1_d_11),
    .I3(pwm_ch_out_ch1_d_12) 
);
defparam pwm_ch_out_ch1_d_s1.INIT=16'h4000;
  LUT4 pwm_ch_out_ch1_d_s2 (
    .F(pwm_ch_out_ch1_d_5),
    .I0(pwm_ch_out_ch1_d_13),
    .I1(pwm_ch_out_ch1_d_14),
    .I2(pwm_area_channels_0_ccr[15]),
    .I3(pwm_ch_out_ch1_d_15) 
);
defparam pwm_ch_out_ch1_d_s2.INIT=16'h00B2;
  LUT4 pwm_ch_out_ch2_d_s0 (
    .F(pwm_ch_out_ch2_d_3),
    .I0(pwm_ch_out_ch2_d_7),
    .I1(pwm_ch_out_ch2_d_8),
    .I2(pwm_ch_out_ch2_d_9),
    .I3(pwm_ch_out_ch2_d_10) 
);
defparam pwm_ch_out_ch2_d_s0.INIT=16'hBF00;
  LUT4 pwm_ch_out_ch2_d_s1 (
    .F(pwm_ch_out_ch2_d_4),
    .I0(pwm_area_channels_1_ccr[9]),
    .I1(pwm_ch_out_ch2_d_11),
    .I2(pwm_area_channels_1_ccr[10]),
    .I3(pwm_ch_out_ch2_d_12) 
);
defparam pwm_ch_out_ch2_d_s1.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch2_d_s2 (
    .F(pwm_ch_out_ch2_d_5),
    .I0(pwm_ch_out_ch2_d_13),
    .I1(pwm_ch_out_ch2_d_14),
    .I2(pwm_ch_out_ch2_d_15) 
);
defparam pwm_ch_out_ch2_d_s2.INIT=8'h80;
  LUT4 pwm_ch_out_ch2_d_s3 (
    .F(pwm_ch_out_ch2_d_6),
    .I0(pwm_ch_out_ch2_d_16),
    .I1(pwm_ch_out_ch2_d_17),
    .I2(pwm_area_channels_1_ccr[15]),
    .I3(pwm_ch_out_ch1_d_15) 
);
defparam pwm_ch_out_ch2_d_s3.INIT=16'h00B2;
  LUT4 pwm_ch_out_ch3_d_s0 (
    .F(pwm_ch_out_ch3_d_3),
    .I0(pwm_ch_out_ch3_d_7),
    .I1(pwm_ch_out_ch3_d_8),
    .I2(pwm_ch_out_ch3_d_9),
    .I3(pwm_ch_out_ch3_d_10) 
);
defparam pwm_ch_out_ch3_d_s0.INIT=16'h4F00;
  LUT3 pwm_ch_out_ch3_d_s1 (
    .F(pwm_ch_out_ch3_d_4),
    .I0(pwm_ch_out_ch3_d_11),
    .I1(pwm_area_channels_2_ccr[14]),
    .I2(pwm_ch_out_ch3_d_12) 
);
defparam pwm_ch_out_ch3_d_s1.INIT=8'h0D;
  LUT4 pwm_ch_out_ch3_d_s2 (
    .F(pwm_ch_out_ch3_d_5),
    .I0(pwm_ch_out_ch3_d_11),
    .I1(pwm_area_channels_2_ccr[14]),
    .I2(pwm_ch_out_ch3_d_13),
    .I3(pwm_area_channels_2_ccr[15]) 
);
defparam pwm_ch_out_ch3_d_s2.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch4_d_s0 (
    .F(pwm_ch_out_ch4_d_3),
    .I0(pwm_ch_out_ch4_d_7),
    .I1(pwm_ch_out_ch4_d_8),
    .I2(pwm_ch_out_ch4_d_9),
    .I3(pwm_ch_out_ch4_d_10) 
);
defparam pwm_ch_out_ch4_d_s0.INIT=16'h0B00;
  LUT3 pwm_ch_out_ch4_d_s1 (
    .F(pwm_ch_out_ch4_d_4),
    .I0(pwm_ch_out_ch4_d_11),
    .I1(pwm_area_channels_3_ccr[14]),
    .I2(pwm_ch_out_ch4_d_12) 
);
defparam pwm_ch_out_ch4_d_s1.INIT=8'h0D;
  LUT4 pwm_ch_out_ch4_d_s2 (
    .F(pwm_ch_out_ch4_d_5),
    .I0(pwm_ch_out_ch4_d_11),
    .I1(pwm_area_channels_3_ccr[14]),
    .I2(pwm_ch_out_ch4_d_13),
    .I3(pwm_area_channels_3_ccr[15]) 
);
defparam pwm_ch_out_ch4_d_s2.INIT=16'hB0BB;
  LUT2 pwm_ch_out_ch5_d_s0 (
    .F(pwm_ch_out_ch5_d_3),
    .I0(pwm_area_channels_4_ccr[10]),
    .I1(pwm_ch_out_ch5_d_7) 
);
defparam pwm_ch_out_ch5_d_s0.INIT=4'h4;
  LUT4 pwm_ch_out_ch5_d_s1 (
    .F(pwm_ch_out_ch5_d_4),
    .I0(pwm_area_channels_4_ccr[9]),
    .I1(pwm_ch_out_ch5_d_8),
    .I2(pwm_ch_out_ch5_d_9),
    .I3(pwm_ch_out_ch5_d_10) 
);
defparam pwm_ch_out_ch5_d_s1.INIT=16'hAF8E;
  LUT3 pwm_ch_out_ch5_d_s2 (
    .F(pwm_ch_out_ch5_d_5),
    .I0(pwm_ch_out_ch5_d_11),
    .I1(pwm_ch_out_ch5_d_12),
    .I2(pwm_ch_out_ch5_d_13) 
);
defparam pwm_ch_out_ch5_d_s2.INIT=8'h80;
  LUT4 pwm_ch_out_ch5_d_s3 (
    .F(pwm_ch_out_ch5_d_6),
    .I0(pwm_ch_out_ch5_d_14),
    .I1(pwm_ch_out_ch5_d_15),
    .I2(pwm_area_channels_4_ccr[15]),
    .I3(pwm_ch_out_ch1_d_15) 
);
defparam pwm_ch_out_ch5_d_s3.INIT=16'h00B2;
  LUT2 pwm_ch_out_ch6_d_s0 (
    .F(pwm_ch_out_ch6_d_3),
    .I0(pwm_area_channels_5_ccr[10]),
    .I1(pwm_ch_out_ch6_d_7) 
);
defparam pwm_ch_out_ch6_d_s0.INIT=4'h4;
  LUT4 pwm_ch_out_ch6_d_s1 (
    .F(pwm_ch_out_ch6_d_4),
    .I0(pwm_area_channels_5_ccr[9]),
    .I1(pwm_ch_out_ch6_d_8),
    .I2(pwm_ch_out_ch6_d_9),
    .I3(pwm_ch_out_ch6_d_10) 
);
defparam pwm_ch_out_ch6_d_s1.INIT=16'hAF8E;
  LUT3 pwm_ch_out_ch6_d_s2 (
    .F(pwm_ch_out_ch6_d_5),
    .I0(pwm_ch_out_ch6_d_11),
    .I1(pwm_ch_out_ch6_d_12),
    .I2(pwm_ch_out_ch6_d_13) 
);
defparam pwm_ch_out_ch6_d_s2.INIT=8'h80;
  LUT4 pwm_ch_out_ch6_d_s3 (
    .F(pwm_ch_out_ch6_d_6),
    .I0(pwm_ch_out_ch6_d_14),
    .I1(pwm_ch_out_ch6_d_15),
    .I2(pwm_area_channels_5_ccr[15]),
    .I3(pwm_ch_out_ch1_d_15) 
);
defparam pwm_ch_out_ch6_d_s3.INIT=16'h00B2;
  LUT4 pwm_ch_out_ch7_d_s0 (
    .F(pwm_ch_out_ch7_d_3),
    .I0(pwm_ch_out_ch7_d_7),
    .I1(pwm_ch_out_ch7_d_8),
    .I2(pwm_ch_out_ch7_d_9),
    .I3(pwm_ch_out_ch7_d_10) 
);
defparam pwm_ch_out_ch7_d_s0.INIT=16'h4F00;
  LUT3 pwm_ch_out_ch7_d_s1 (
    .F(pwm_ch_out_ch7_d_4),
    .I0(pwm_ch_out_ch7_d_11),
    .I1(pwm_area_channels_6_ccr[14]),
    .I2(pwm_ch_out_ch7_d_12) 
);
defparam pwm_ch_out_ch7_d_s1.INIT=8'h0D;
  LUT4 pwm_ch_out_ch7_d_s2 (
    .F(pwm_ch_out_ch7_d_5),
    .I0(pwm_ch_out_ch7_d_11),
    .I1(pwm_area_channels_6_ccr[14]),
    .I2(pwm_ch_out_ch7_d_13),
    .I3(pwm_area_channels_6_ccr[15]) 
);
defparam pwm_ch_out_ch7_d_s2.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s0 (
    .F(pwm_ch_out_ch8_d_3),
    .I0(pwm_ch_out_ch8_d_7),
    .I1(pwm_ch_out_ch8_d_8),
    .I2(pwm_ch_out_ch8_d_9),
    .I3(pwm_ch_out_ch8_d_10) 
);
defparam pwm_ch_out_ch8_d_s0.INIT=16'h4F00;
  LUT3 pwm_ch_out_ch8_d_s1 (
    .F(pwm_ch_out_ch8_d_4),
    .I0(pwm_ch_out_ch8_d_11),
    .I1(pwm_area_channels_7_ccr[14]),
    .I2(pwm_ch_out_ch8_d_12) 
);
defparam pwm_ch_out_ch8_d_s1.INIT=8'h0D;
  LUT4 pwm_ch_out_ch8_d_s2 (
    .F(pwm_ch_out_ch8_d_5),
    .I0(pwm_ch_out_ch8_d_11),
    .I1(pwm_area_channels_7_ccr[14]),
    .I2(pwm_ch_out_ch8_d_13),
    .I3(pwm_area_channels_7_ccr[15]) 
);
defparam pwm_ch_out_ch8_d_s2.INIT=16'hB0BB;
  LUT2 n3833_s1 (
    .F(n3833_4),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(pwm_1_apb_PWDATA_2_34) 
);
defparam n3833_s1.INIT=4'h1;
  LUT4 when_MyTopLevel_l241_s2 (
    .F(when_MyTopLevel_l241_5),
    .I0(pwm_1_apb_PWDATA_2_34),
    .I1(when_MyTopLevel_l241_6),
    .I2(when_MyTopLevel_l241_7),
    .I3(pwm_1_apb_PWDATA_2_7) 
);
defparam when_MyTopLevel_l241_s2.INIT=16'hF100;
  LUT3 when_StateMachine_l230_3_s1 (
    .F(when_StateMachine_l230_3_4),
    .I0(ctrl_fsm_stateReg[1]),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[2]) 
);
defparam when_StateMachine_l230_3_s1.INIT=8'h40;
  LUT3 when_StateMachine_l230_3_s2 (
    .F(when_StateMachine_l230_3_5),
    .I0(when_StateMachine_l230_3_6),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(n1521_11) 
);
defparam when_StateMachine_l230_3_s2.INIT=8'h0B;
  LUT4 pwm_1_apb_PWDATA_9_s0 (
    .F(pwm_1_apb_PWDATA_9_4),
    .I0(when_StateMachine_l230_3_4),
    .I1(n2469_16),
    .I2(pwm_1_apb_PWDATA_9_7),
    .I3(pwm_1_apb_PWDATA_9_8) 
);
defparam pwm_1_apb_PWDATA_9_s0.INIT=16'hF800;
  LUT4 pwm_1_apb_PWDATA_9_s1 (
    .F(pwm_1_apb_PWDATA_9_5),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam pwm_1_apb_PWDATA_9_s1.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_9_s2 (
    .F(pwm_1_apb_PWDATA_9_6),
    .I0(n943_10),
    .I1(n1197_6),
    .I2(pwm_1_apb_PWDATA_2_7),
    .I3(pwm_1_apb_PWDATA_2_34) 
);
defparam pwm_1_apb_PWDATA_9_s2.INIT=16'h5040;
  LUT4 pwm_1_apb_PWDATA_7_s0 (
    .F(pwm_1_apb_PWDATA_7_4),
    .I0(pwm_1_apb_PWDATA_7_8),
    .I1(pwm_1_apb_PWDATA_7_9),
    .I2(pwm_1_apb_PWDATA_7_10),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_7_s0.INIT=16'h0700;
  LUT3 pwm_1_apb_PWDATA_7_s1 (
    .F(pwm_1_apb_PWDATA_7_5),
    .I0(n1197_6),
    .I1(pwm_1_apb_PWDATA_7_11),
    .I2(pwm_1_apb_PWDATA_7_12) 
);
defparam pwm_1_apb_PWDATA_7_s1.INIT=8'hD0;
  LUT3 pwm_1_apb_PWDATA_7_s3 (
    .F(pwm_1_apb_PWDATA_7_7),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(ctrl_master_drive_state[0]),
    .I2(n943_12) 
);
defparam pwm_1_apb_PWDATA_7_s3.INIT=8'h0D;
  LUT4 pwm_1_apb_PWDATA_6_s0 (
    .F(pwm_1_apb_PWDATA_6_4),
    .I0(pwm_1_apb_PWDATA_6_5),
    .I1(pwm_1_apb_PWDATA_6_6),
    .I2(pwm_1_apb_PWDATA_6_7),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_6_s0.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_5_s0 (
    .F(pwm_1_apb_PWDATA_5_4),
    .I0(pwm_1_apb_PWDATA_5_6),
    .I1(pwm_1_apb_PWDATA_5_7),
    .I2(pwm_1_apb_PWDATA_5_8),
    .I3(pwm_1_apb_PWDATA_5_9) 
);
defparam pwm_1_apb_PWDATA_5_s0.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_5_s1 (
    .F(pwm_1_apb_PWDATA_5_5),
    .I0(pwm_1_apb_PWDATA_5_26),
    .I1(pwm_1_apb_PWDATA_5_11),
    .I2(pwm_1_apb_PWDATA_5_12),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_5_s1.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_4_s0 (
    .F(pwm_1_apb_PWDATA_4_4),
    .I0(pwm_1_apb_PWDATA_4_7),
    .I1(pwm_1_apb_PWDATA_4_8),
    .I2(pwm_1_apb_PWDATA_4_9),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_4_s0.INIT=16'h0700;
  LUT3 pwm_1_apb_PWDATA_4_s1 (
    .F(pwm_1_apb_PWDATA_4_5),
    .I0(pwm_1_apb_PWDATA_2_5),
    .I1(pwm_1_apb_PWDATA_7_11),
    .I2(pwm_1_apb_PWDATA_7_12) 
);
defparam pwm_1_apb_PWDATA_4_s1.INIT=8'hD0;
  LUT4 pwm_1_apb_PWDATA_3_s0 (
    .F(pwm_1_apb_PWDATA_3_4),
    .I0(pwm_1_apb_PWDATA_3_5),
    .I1(pwm_1_apb_PWDATA_3_6),
    .I2(pwm_1_apb_PWDATA_3_7),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_3_s0.INIT=16'h0700;
  LUT3 pwm_1_apb_PWDATA_2_s1 (
    .F(pwm_1_apb_PWDATA_2_5),
    .I0(init_state[2]),
    .I1(init_state[1]),
    .I2(n1192_6) 
);
defparam pwm_1_apb_PWDATA_2_s1.INIT=8'h0B;
  LUT4 pwm_1_apb_PWDATA_2_s2 (
    .F(pwm_1_apb_PWDATA_2_6),
    .I0(pwm_1_apb_PWDATA_2_8),
    .I1(pwm_1_apb_PWDATA_2_9),
    .I2(pwm_1_apb_PWDATA_2_10),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_2_s2.INIT=16'h0700;
  LUT2 pwm_1_apb_PWDATA_2_s3 (
    .F(pwm_1_apb_PWDATA_2_7),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(pwm_1_apb_PWDATA_17_5) 
);
defparam pwm_1_apb_PWDATA_2_s3.INIT=4'h1;
  LUT4 pwm_1_apb_PWDATA_1_s0 (
    .F(pwm_1_apb_PWDATA_1_4),
    .I0(pwm_1_apb_PWDATA_1_7),
    .I1(pwm_1_apb_PWDATA_1_8),
    .I2(pwm_1_apb_PWDATA_1_9),
    .I3(pwm_1_apb_PWDATA_1_10) 
);
defparam pwm_1_apb_PWDATA_1_s0.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_1_s1 (
    .F(pwm_1_apb_PWDATA_1_5),
    .I0(pwm_1_apb_PWDATA_1_11),
    .I1(pwm_1_apb_PWDATA_1_12),
    .I2(pwm_1_apb_PWDATA_1_13),
    .I3(pwm_1_apb_PWDATA_0_5) 
);
defparam pwm_1_apb_PWDATA_1_s1.INIT=16'h7F00;
  LUT3 pwm_1_apb_PWDATA_1_s2 (
    .F(pwm_1_apb_PWDATA_1_6),
    .I0(pwm_1_apb_PWDATA_2_34),
    .I1(n1192_6),
    .I2(n1014_6) 
);
defparam pwm_1_apb_PWDATA_1_s2.INIT=8'h01;
  LUT4 pwm_1_apb_PWDATA_0_s0 (
    .F(pwm_1_apb_PWDATA_0_4),
    .I0(pwm_1_apb_PWDATA_0_7),
    .I1(pwm_1_apb_PWDATA_0_8),
    .I2(pwm_1_apb_PWDATA_0_9),
    .I3(pwm_1_apb_PWDATA_0_10) 
);
defparam pwm_1_apb_PWDATA_0_s0.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_0_s1 (
    .F(pwm_1_apb_PWDATA_0_5),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[1]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam pwm_1_apb_PWDATA_0_s1.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_0_s2 (
    .F(pwm_1_apb_PWDATA_0_6),
    .I0(ctrl_fsm_idle_state[0]),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state[2]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam pwm_1_apb_PWDATA_0_s2.INIT=16'h4100;
  LUT2 n2469_s11 (
    .F(n2469_15),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[2]) 
);
defparam n2469_s11.INIT=4'h4;
  LUT2 n2469_s12 (
    .F(n2469_16),
    .I0(ctrl_fsm_hit_hit_context),
    .I1(ctrl_fsm_hit_hit_state[0]) 
);
defparam n2469_s12.INIT=4'h4;
  LUT3 config_reg_14_s3 (
    .F(config_reg_14_7),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(n2714_9) 
);
defparam config_reg_14_s3.INIT=8'h40;
  LUT2 config_reg_14_s4 (
    .F(config_reg_14_8),
    .I0(sub_pwms_0_period_15_8),
    .I1(config_reg_14_9) 
);
defparam config_reg_14_s4.INIT=4'h8;
  LUT4 sub_pwms_0_period_15_s3 (
    .F(sub_pwms_0_period_15_7),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam sub_pwms_0_period_15_s3.INIT=16'h0001;
  LUT4 sub_pwms_0_period_15_s4 (
    .F(sub_pwms_0_period_15_8),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(ctrl_reg_choose_addr[6]) 
);
defparam sub_pwms_0_period_15_s4.INIT=16'h0001;
  LUT4 _zz_when_MyTopLevel_l97_15_s3 (
    .F(_zz_when_MyTopLevel_l97_15_7),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(_zz_when_MyTopLevel_l97_15_8),
    .I3(_zz_when_MyTopLevel_l97_15_9) 
);
defparam _zz_when_MyTopLevel_l97_15_s3.INIT=16'h1000;
  LUT3 pwm_area_ccrmap_regs_0_15_s3 (
    .F(pwm_area_ccrmap_regs_0_15_7),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0_15_8),
    .I2(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_area_ccrmap_regs_0_15_s3.INIT=8'h80;
  LUT2 pwm_area_channels_0_ccr_15_s3 (
    .F(pwm_area_channels_0_ccr_15_7),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_area_channels_0_ccr_15_s3.INIT=4'h8;
  LUT4 pwm_area_channels_1_ccr_15_s3 (
    .F(pwm_area_channels_1_ccr_15_7),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_area_channels_1_ccr_15_s3.INIT=16'h0100;
  LUT2 pwm_area_channels_2_ccr_15_s3 (
    .F(pwm_area_channels_2_ccr_15_7),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_area_channels_2_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_3_ccr_15_s3 (
    .F(pwm_area_channels_3_ccr_15_7),
    .I0(pwm_area_channels_3_ccr_15_8),
    .I1(sub_pwms_0_period_15_8) 
);
defparam pwm_area_channels_3_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_4_ccr_15_s3 (
    .F(pwm_area_channels_4_ccr_15_7),
    .I0(pwm_area_channels_3_ccr_15_8),
    .I1(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_area_channels_4_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_5_ccr_15_s3 (
    .F(pwm_area_channels_5_ccr_15_7),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_area_channels_5_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_6_ccr_15_s3 (
    .F(pwm_area_channels_6_ccr_15_7),
    .I0(pwm_area_channels_3_ccr_15_8),
    .I1(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_area_channels_6_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_channels_7_ccr_15_s3 (
    .F(pwm_area_channels_7_ccr_15_7),
    .I0(pwm_area_ccrmap_regs_0_15_9),
    .I1(pwm_area_channels_7_ccr_15_8) 
);
defparam pwm_area_channels_7_ccr_15_s3.INIT=4'h8;
  LUT2 pwm_area_timeout_area_cnt_max_0_15_s3 (
    .F(pwm_area_timeout_area_cnt_max_0_15_7),
    .I0(pwm_area_channels_0_ccr_15_8),
    .I1(config_reg_14_9) 
);
defparam pwm_area_timeout_area_cnt_max_0_15_s3.INIT=4'h8;
  LUT2 pwm_area_timeout_area_cnt_max_1_15_s3 (
    .F(pwm_area_timeout_area_cnt_max_1_15_7),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(config_reg_14_9) 
);
defparam pwm_area_timeout_area_cnt_max_1_15_s3.INIT=4'h8;
  LUT4 ctrl_fsm_master_write_reg_temp_15_s3 (
    .F(ctrl_fsm_master_write_reg_temp_15_7),
    .I0(ctrl_master_drive_state[0]),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_master_drive_state[2]),
    .I3(pwm_1_apb_PWDATA_9_7) 
);
defparam ctrl_fsm_master_write_reg_temp_15_s3.INIT=16'h1000;
  LUT2 _zz_pwm_area_channels_0_counter_map_15_s3 (
    .F(_zz_pwm_area_channels_0_counter_map_15_7),
    .I0(n872_2),
    .I1(n854_3) 
);
defparam _zz_pwm_area_channels_0_counter_map_15_s3.INIT=4'h4;
  LUT2 int_ctrl_int_ctrl_state_0_s4 (
    .F(int_ctrl_int_ctrl_state_0_9),
    .I0(int_1_regNext),
    .I1(i2c_apb_io_interrupt) 
);
defparam int_ctrl_int_ctrl_state_0_s4.INIT=4'h4;
  LUT3 ctrl_slave_drive_state_3_s4 (
    .F(ctrl_slave_drive_state_3_9),
    .I0(ctrl_fsm_stateReg[1]),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[2]) 
);
defparam ctrl_slave_drive_state_3_s4.INIT=8'h10;
  LUT3 ctrl_fsm_idle_state_3_s4 (
    .F(ctrl_fsm_idle_state_3_9),
    .I0(ctrl_fsm_stateReg[0]),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(ctrl_fsm_stateReg[1]) 
);
defparam ctrl_fsm_idle_state_3_s4.INIT=8'h10;
  LUT4 ctrl_fsm_idle_state_3_s5 (
    .F(ctrl_fsm_idle_state_3_10),
    .I0(n1522_6),
    .I1(when_StateMachine_l230_3_5),
    .I2(ctrl_fsm_idle_state_3_13),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam ctrl_fsm_idle_state_3_s5.INIT=16'h00BF;
  LUT4 ctrl_fsm_master_read_read_state_0_s4 (
    .F(ctrl_fsm_master_read_read_state_0_9),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_fsm_master_read_read_state[0]),
    .I2(ctrl_slave_drive_state[2]),
    .I3(ctrl_slave_drive_state[0]) 
);
defparam ctrl_fsm_master_read_read_state_0_s4.INIT=16'h1000;
  LUT3 n2714_s4 (
    .F(n2714_9),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[1]) 
);
defparam n2714_s4.INIT=8'h40;
  LUT2 n2715_s4 (
    .F(n2715_9),
    .I0(n2469_14),
    .I1(ctrl_fsm_master_write_reg_temp_15_7) 
);
defparam n2715_s4.INIT=4'h1;
  LUT4 n2709_s11 (
    .F(n2709_16),
    .I0(ctrl_fsm_idle_state[0]),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[1]),
    .I3(ctrl_slave_drive_state_3_12) 
);
defparam n2709_s11.INIT=16'hEFF7;
  LUT4 n2709_s12 (
    .F(n2709_17),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(n1775_19) 
);
defparam n2709_s12.INIT=16'hF2CF;
  LUT4 n2708_s11 (
    .F(n2708_16),
    .I0(n1775_19),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(n2709_16) 
);
defparam n2708_s11.INIT=16'hE000;
  LUT2 n2707_s11 (
    .F(n2707_16),
    .I0(apb_operate_area_result[0]),
    .I1(n1775_19) 
);
defparam n2707_s11.INIT=4'h8;
  LUT2 n2707_s12 (
    .F(n2707_17),
    .I0(ctrl_fsm_idle_state[0]),
    .I1(ctrl_fsm_idle_state[1]) 
);
defparam n2707_s12.INIT=4'h8;
  LUT4 n1854_s2 (
    .F(n1854_6),
    .I0(ctrl_master_drive_state[1]),
    .I1(apb_operate_area_active_17),
    .I2(n1854_10),
    .I3(ctrl_master_drive_state[0]) 
);
defparam n1854_s2.INIT=16'hC0BF;
  LUT3 n1854_s3 (
    .F(n1854_7),
    .I0(ctrl_master_drive_state[2]),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_slave_drive_state_3_12) 
);
defparam n1854_s3.INIT=8'h40;
  LUT3 n1853_s2 (
    .F(n1853_6),
    .I0(ctrl_master_drive_state[2]),
    .I1(ctrl_master_drive_state[0]),
    .I2(n1775_19) 
);
defparam n1853_s2.INIT=8'h40;
  LUT4 n1852_s2 (
    .F(n1852_6),
    .I0(n1750_7),
    .I1(ctrl_master_drive_state[1]),
    .I2(apb_operate_area_operating_4),
    .I3(ctrl_master_drive_state[0]) 
);
defparam n1852_s2.INIT=16'h8000;
  LUT3 n1852_s3 (
    .F(n1852_7),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[0]),
    .I2(ctrl_master_drive_state[2]) 
);
defparam n1852_s3.INIT=8'hE0;
  LUT2 n1819_s2 (
    .F(n1819_6),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(n1819_7) 
);
defparam n1819_s2.INIT=4'h4;
  LUT4 n1818_s2 (
    .F(n1818_6),
    .I0(ctrl_slave_drive_state_3_12),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state[1]) 
);
defparam n1818_s2.INIT=16'hDF30;
  LUT4 n1817_s2 (
    .F(n1817_6),
    .I0(ctrl_slave_drive_state_3_12),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state[1]) 
);
defparam n1817_s2.INIT=16'hEC0C;
  LUT3 n1663_s2 (
    .F(n1663_6),
    .I0(_zz_pwm_area_channels_0_counter_map[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(_zz_pwm_area_channels_0_counter_map[0]) 
);
defparam n1663_s2.INIT=8'h80;
  LUT4 n1662_s2 (
    .F(n1662_6),
    .I0(_zz_pwm_area_channels_0_counter_map[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(_zz_pwm_area_channels_0_counter_map[1]),
    .I3(_zz_pwm_area_channels_0_counter_map[0]) 
);
defparam n1662_s2.INIT=16'h8000;
  LUT3 n1660_s2 (
    .F(n1660_6),
    .I0(_zz_pwm_area_channels_0_counter_map[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(n1662_6) 
);
defparam n1660_s2.INIT=8'h80;
  LUT4 n1659_s2 (
    .F(n1659_6),
    .I0(_zz_pwm_area_channels_0_counter_map[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(_zz_pwm_area_channels_0_counter_map[4]),
    .I3(n1662_6) 
);
defparam n1659_s2.INIT=16'h8000;
  LUT3 n1657_s2 (
    .F(n1657_6),
    .I0(_zz_pwm_area_channels_0_counter_map[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(n1659_6) 
);
defparam n1657_s2.INIT=8'h80;
  LUT3 n1655_s2 (
    .F(n1655_6),
    .I0(_zz_pwm_area_channels_0_counter_map[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(n1657_6) 
);
defparam n1655_s2.INIT=8'h80;
  LUT4 n1654_s2 (
    .F(n1654_6),
    .I0(_zz_pwm_area_channels_0_counter_map[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(_zz_pwm_area_channels_0_counter_map[9]),
    .I3(n1657_6) 
);
defparam n1654_s2.INIT=16'h8000;
  LUT3 n1652_s2 (
    .F(n1652_6),
    .I0(_zz_pwm_area_channels_0_counter_map[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(n1654_6) 
);
defparam n1652_s2.INIT=8'h80;
  LUT4 n1651_s2 (
    .F(n1651_6),
    .I0(_zz_pwm_area_channels_0_counter_map[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(_zz_pwm_area_channels_0_counter_map[12]),
    .I3(n1654_6) 
);
defparam n1651_s2.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_17_s0 (
    .F(pwm_1_apb_PWDATA_17_5),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[0]),
    .I2(ctrl_fsm_idle_state[2]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam pwm_1_apb_PWDATA_17_s0.INIT=16'h3500;
  LUT2 n1633_s2 (
    .F(n1633_6),
    .I0(n837_2),
    .I1(n819_3) 
);
defparam n1633_s2.INIT=4'h4;
  LUT3 n1630_s2 (
    .F(n1630_6),
    .I0(sub_pwms_0_counter[2]),
    .I1(sub_pwms_0_counter[1]),
    .I2(sub_pwms_0_counter[0]) 
);
defparam n1630_s2.INIT=8'h80;
  LUT4 n1629_s2 (
    .F(n1629_6),
    .I0(sub_pwms_0_counter[3]),
    .I1(sub_pwms_0_counter[2]),
    .I2(sub_pwms_0_counter[1]),
    .I3(sub_pwms_0_counter[0]) 
);
defparam n1629_s2.INIT=16'h8000;
  LUT3 n1627_s2 (
    .F(n1627_6),
    .I0(sub_pwms_0_counter[5]),
    .I1(sub_pwms_0_counter[4]),
    .I2(n1629_6) 
);
defparam n1627_s2.INIT=8'h80;
  LUT4 n1626_s2 (
    .F(n1626_6),
    .I0(sub_pwms_0_counter[6]),
    .I1(sub_pwms_0_counter[5]),
    .I2(sub_pwms_0_counter[4]),
    .I3(n1629_6) 
);
defparam n1626_s2.INIT=16'h8000;
  LUT2 n1625_s2 (
    .F(n1625_6),
    .I0(sub_pwms_0_counter[7]),
    .I1(n1626_6) 
);
defparam n1625_s2.INIT=4'h8;
  LUT4 n1622_s2 (
    .F(n1622_6),
    .I0(sub_pwms_0_counter[10]),
    .I1(sub_pwms_0_counter[9]),
    .I2(sub_pwms_0_counter[8]),
    .I3(n1625_6) 
);
defparam n1622_s2.INIT=16'h8000;
  LUT3 n1620_s2 (
    .F(n1620_6),
    .I0(sub_pwms_0_counter[12]),
    .I1(sub_pwms_0_counter[11]),
    .I2(n1622_6) 
);
defparam n1620_s2.INIT=8'h80;
  LUT4 n1619_s2 (
    .F(n1619_6),
    .I0(sub_pwms_0_counter[13]),
    .I1(sub_pwms_0_counter[12]),
    .I2(sub_pwms_0_counter[11]),
    .I3(n1622_6) 
);
defparam n1619_s2.INIT=16'h8000;
  LUT3 n1580_s2 (
    .F(n1580_6),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]),
    .I2(pre_divicder_counter[2]) 
);
defparam n1580_s2.INIT=8'h80;
  LUT4 n1579_s2 (
    .F(n1579_6),
    .I0(pre_divicder_counter[1]),
    .I1(pre_divicder_counter[0]),
    .I2(pre_divicder_counter[2]),
    .I3(pre_divicder_counter[3]) 
);
defparam n1579_s2.INIT=16'h8000;
  LUT4 n1522_s2 (
    .F(n1522_6),
    .I0(n2715_9),
    .I1(n1521_6),
    .I2(n1522_8),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam n1522_s2.INIT=16'h008F;
  LUT3 n1522_s3 (
    .F(n1522_7),
    .I0(ctrl_fsm_stateReg[0]),
    .I1(ctrl_fsm_stateReg[1]),
    .I2(ctrl_fsm_stateReg[2]) 
);
defparam n1522_s3.INIT=8'h3E;
  LUT4 n1521_s2 (
    .F(n1521_6),
    .I0(ctrl_slave_drive_state[0]),
    .I1(n1521_9),
    .I2(ctrl_slave_drive_state_3_9),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n1521_s2.INIT=16'h7F00;
  LUT4 n1197_s2 (
    .F(n1197_6),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]),
    .I3(n1192_6) 
);
defparam n1197_s2.INIT=16'h00F4;
  LUT3 n1192_s2 (
    .F(n1192_6),
    .I0(int_ctrl_int_ctrl_state[1]),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(init_state[2]) 
);
defparam n1192_s2.INIT=8'hD0;
  LUT2 n1750_s3 (
    .F(n1750_7),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(int_ctrl_int_ctrl_state[1]) 
);
defparam n1750_s3.INIT=4'h9;
  LUT3 apb_operate_area_active_s13 (
    .F(apb_operate_area_active_18),
    .I0(n1014_9),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(n1014_8) 
);
defparam apb_operate_area_active_s13.INIT=8'h0E;
  LUT4 pwm_ch_out_ch1_d_s3 (
    .F(pwm_ch_out_ch1_d_6),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s3.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s4 (
    .F(pwm_ch_out_ch1_d_7),
    .I0(pwm_area_channels_0_ccr[5]),
    .I1(pwm_ch_out_ch1_d_16),
    .I2(pwm_ch_out_ch1_d_17),
    .I3(pwm_ch_out_ch1_d_18) 
);
defparam pwm_ch_out_ch1_d_s4.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch1_d_s5 (
    .F(pwm_ch_out_ch1_d_8),
    .I0(pwm_ch_out_ch1_d_19),
    .I1(pwm_area_channels_0_ccr[7]),
    .I2(pwm_ch_out_ch1_d_20),
    .I3(pwm_ch_out_ch1_d_21) 
);
defparam pwm_ch_out_ch1_d_s5.INIT=16'h0D00;
  LUT4 pwm_ch_out_ch1_d_s6 (
    .F(pwm_ch_out_ch1_d_9),
    .I0(pwm_ch_out_ch1_d_22),
    .I1(pwm_area_channels_0_ccr[9]),
    .I2(pwm_ch_out_ch1_d_23),
    .I3(pwm_ch_out_ch1_d_21) 
);
defparam pwm_ch_out_ch1_d_s6.INIT=16'hF400;
  LUT4 pwm_ch_out_ch1_d_s7 (
    .F(pwm_ch_out_ch1_d_10),
    .I0(pwm_ch_out_ch1_d_24),
    .I1(pwm_area_channels_0_ccr[14]),
    .I2(pwm_ch_out_ch1_d_14),
    .I3(pwm_area_channels_0_ccr[15]) 
);
defparam pwm_ch_out_ch1_d_s7.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch1_d_s8 (
    .F(pwm_ch_out_ch1_d_11),
    .I0(pwm_ch_out_ch1_d_25),
    .I1(pwm_area_channels_0_ccr[10]),
    .I2(pwm_ch_out_ch1_d_26),
    .I3(pwm_area_channels_0_ccr[11]) 
);
defparam pwm_ch_out_ch1_d_s8.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch1_d_s9 (
    .F(pwm_ch_out_ch1_d_12),
    .I0(pwm_ch_out_ch1_d_27),
    .I1(pwm_area_channels_0_ccr[12]),
    .I2(pwm_ch_out_ch1_d_28),
    .I3(pwm_area_channels_0_ccr[13]) 
);
defparam pwm_ch_out_ch1_d_s9.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch1_d_s10 (
    .F(pwm_ch_out_ch1_d_13),
    .I0(pwm_area_channels_0_ccr[14]),
    .I1(pwm_ch_out_ch1_d_29),
    .I2(pwm_ch_out_ch1_d_24) 
);
defparam pwm_ch_out_ch1_d_s10.INIT=8'h2B;
  LUT4 pwm_ch_out_ch1_d_s11 (
    .F(pwm_ch_out_ch1_d_14),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s11.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch1_d_s12 (
    .F(pwm_ch_out_ch1_d_15),
    .I0(config_reg[15]),
    .I1(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch1_d_s12.INIT=4'h8;
  LUT2 pwm_ch_out_ch2_d_s4 (
    .F(pwm_ch_out_ch2_d_7),
    .I0(pwm_area_channels_1_ccr[6]),
    .I1(pwm_ch_out_ch2_d_18) 
);
defparam pwm_ch_out_ch2_d_s4.INIT=4'h4;
  LUT4 pwm_ch_out_ch2_d_s5 (
    .F(pwm_ch_out_ch2_d_8),
    .I0(pwm_area_channels_1_ccr[7]),
    .I1(pwm_ch_out_ch2_d_19),
    .I2(pwm_area_channels_1_ccr[8]),
    .I3(pwm_ch_out_ch2_d_20) 
);
defparam pwm_ch_out_ch2_d_s5.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch2_d_s6 (
    .F(pwm_ch_out_ch2_d_9),
    .I0(pwm_area_channels_1_ccr[5]),
    .I1(pwm_ch_out_ch2_d_21),
    .I2(pwm_ch_out_ch2_d_22),
    .I3(pwm_ch_out_ch2_d_23) 
);
defparam pwm_ch_out_ch2_d_s6.INIT=16'h8EAF;
  LUT3 pwm_ch_out_ch2_d_s7 (
    .F(pwm_ch_out_ch2_d_10),
    .I0(pwm_ch_out_ch2_d_11),
    .I1(pwm_area_channels_1_ccr[9]),
    .I2(pwm_ch_out_ch2_d_24) 
);
defparam pwm_ch_out_ch2_d_s7.INIT=8'h0B;
  LUT4 pwm_ch_out_ch2_d_s8 (
    .F(pwm_ch_out_ch2_d_11),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s8.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s9 (
    .F(pwm_ch_out_ch2_d_12),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s9.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s10 (
    .F(pwm_ch_out_ch2_d_13),
    .I0(pwm_ch_out_ch2_d_12),
    .I1(pwm_area_channels_1_ccr[10]),
    .I2(pwm_ch_out_ch2_d_25),
    .I3(pwm_area_channels_1_ccr[11]) 
);
defparam pwm_ch_out_ch2_d_s10.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch2_d_s11 (
    .F(pwm_ch_out_ch2_d_14),
    .I0(pwm_ch_out_ch2_d_26),
    .I1(pwm_area_channels_1_ccr[14]),
    .I2(pwm_ch_out_ch2_d_17),
    .I3(pwm_area_channels_1_ccr[15]) 
);
defparam pwm_ch_out_ch2_d_s11.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch2_d_s12 (
    .F(pwm_ch_out_ch2_d_15),
    .I0(pwm_ch_out_ch2_d_27),
    .I1(pwm_area_channels_1_ccr[12]),
    .I2(pwm_ch_out_ch2_d_28),
    .I3(pwm_area_channels_1_ccr[13]) 
);
defparam pwm_ch_out_ch2_d_s12.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch2_d_s13 (
    .F(pwm_ch_out_ch2_d_16),
    .I0(pwm_area_channels_1_ccr[14]),
    .I1(pwm_ch_out_ch2_d_29),
    .I2(pwm_ch_out_ch2_d_26) 
);
defparam pwm_ch_out_ch2_d_s13.INIT=8'h2B;
  LUT4 pwm_ch_out_ch2_d_s14 (
    .F(pwm_ch_out_ch2_d_17),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s14.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s4 (
    .F(pwm_ch_out_ch3_d_7),
    .I0(pwm_ch_out_ch3_d_14),
    .I1(pwm_ch_out_ch3_d_15),
    .I2(pwm_ch_out_ch3_d_16),
    .I3(pwm_ch_out_ch3_d_17) 
);
defparam pwm_ch_out_ch3_d_s4.INIT=16'hD000;
  LUT3 pwm_ch_out_ch3_d_s5 (
    .F(pwm_ch_out_ch3_d_8),
    .I0(pwm_ch_out_ch3_d_18),
    .I1(pwm_area_channels_2_ccr[9]),
    .I2(pwm_ch_out_ch3_d_19) 
);
defparam pwm_ch_out_ch3_d_s5.INIT=8'h0B;
  LUT4 pwm_ch_out_ch3_d_s6 (
    .F(pwm_ch_out_ch3_d_9),
    .I0(pwm_area_channels_2_ccr[9]),
    .I1(pwm_ch_out_ch3_d_18),
    .I2(pwm_area_channels_2_ccr[10]),
    .I3(pwm_ch_out_ch3_d_20) 
);
defparam pwm_ch_out_ch3_d_s6.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s7 (
    .F(pwm_ch_out_ch3_d_10),
    .I0(pwm_ch_out_ch3_d_20),
    .I1(pwm_area_channels_2_ccr[10]),
    .I2(pwm_ch_out_ch3_d_21),
    .I3(pwm_ch_out_ch3_d_22) 
);
defparam pwm_ch_out_ch3_d_s7.INIT=16'h0B00;
  LUT4 pwm_ch_out_ch3_d_s8 (
    .F(pwm_ch_out_ch3_d_11),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s8.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch3_d_s9 (
    .F(pwm_ch_out_ch3_d_12),
    .I0(pwm_ch_out_ch3_d_23),
    .I1(pwm_ch_out_ch3_d_24),
    .I2(pwm_area_channels_2_ccr[13]) 
);
defparam pwm_ch_out_ch3_d_s9.INIT=8'h4D;
  LUT4 pwm_ch_out_ch3_d_s10 (
    .F(pwm_ch_out_ch3_d_13),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s10.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s4 (
    .F(pwm_ch_out_ch4_d_7),
    .I0(pwm_ch_out_ch4_d_14),
    .I1(pwm_area_channels_3_ccr[3]),
    .I2(pwm_ch_out_ch4_d_15),
    .I3(pwm_ch_out_ch4_d_16) 
);
defparam pwm_ch_out_ch4_d_s4.INIT=16'h7100;
  LUT4 pwm_ch_out_ch4_d_s5 (
    .F(pwm_ch_out_ch4_d_8),
    .I0(pwm_ch_out_ch4_d_17),
    .I1(pwm_ch_out_ch4_d_18),
    .I2(pwm_area_channels_3_ccr[5]),
    .I3(pwm_ch_out_ch4_d_19) 
);
defparam pwm_ch_out_ch4_d_s5.INIT=16'h7100;
  LUT4 pwm_ch_out_ch4_d_s6 (
    .F(pwm_ch_out_ch4_d_9),
    .I0(pwm_ch_out_ch4_d_20),
    .I1(pwm_area_channels_3_ccr[9]),
    .I2(pwm_ch_out_ch4_d_21),
    .I3(pwm_ch_out_ch4_d_22) 
);
defparam pwm_ch_out_ch4_d_s6.INIT=16'hF400;
  LUT4 pwm_ch_out_ch4_d_s7 (
    .F(pwm_ch_out_ch4_d_10),
    .I0(pwm_ch_out_ch4_d_23),
    .I1(pwm_area_channels_3_ccr[10]),
    .I2(pwm_ch_out_ch4_d_24),
    .I3(pwm_ch_out_ch4_d_25) 
);
defparam pwm_ch_out_ch4_d_s7.INIT=16'h0B00;
  LUT4 pwm_ch_out_ch4_d_s8 (
    .F(pwm_ch_out_ch4_d_11),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s8.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch4_d_s9 (
    .F(pwm_ch_out_ch4_d_12),
    .I0(pwm_ch_out_ch4_d_26),
    .I1(pwm_ch_out_ch4_d_27),
    .I2(pwm_area_channels_3_ccr[13]) 
);
defparam pwm_ch_out_ch4_d_s9.INIT=8'h4D;
  LUT4 pwm_ch_out_ch4_d_s10 (
    .F(pwm_ch_out_ch4_d_13),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s10.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s4 (
    .F(pwm_ch_out_ch5_d_7),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s4.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s5 (
    .F(pwm_ch_out_ch5_d_8),
    .I0(pwm_ch_out_ch5_d_16),
    .I1(pwm_ch_out_ch5_d_17),
    .I2(pwm_ch_out_ch5_d_18),
    .I3(pwm_ch_out_ch5_d_19) 
);
defparam pwm_ch_out_ch5_d_s5.INIT=16'hD000;
  LUT4 pwm_ch_out_ch5_d_s6 (
    .F(pwm_ch_out_ch5_d_9),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s6.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch5_d_s7 (
    .F(pwm_ch_out_ch5_d_10),
    .I0(pwm_ch_out_ch5_d_20),
    .I1(pwm_area_channels_4_ccr[8]),
    .I2(pwm_ch_out_ch5_d_21) 
);
defparam pwm_ch_out_ch5_d_s7.INIT=8'h4D;
  LUT4 pwm_ch_out_ch5_d_s8 (
    .F(pwm_ch_out_ch5_d_11),
    .I0(pwm_ch_out_ch5_d_7),
    .I1(pwm_area_channels_4_ccr[10]),
    .I2(pwm_ch_out_ch5_d_22),
    .I3(pwm_area_channels_4_ccr[11]) 
);
defparam pwm_ch_out_ch5_d_s8.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch5_d_s9 (
    .F(pwm_ch_out_ch5_d_12),
    .I0(pwm_ch_out_ch5_d_23),
    .I1(pwm_area_channels_4_ccr[14]),
    .I2(pwm_ch_out_ch5_d_15),
    .I3(pwm_area_channels_4_ccr[15]) 
);
defparam pwm_ch_out_ch5_d_s9.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch5_d_s10 (
    .F(pwm_ch_out_ch5_d_13),
    .I0(pwm_ch_out_ch5_d_24),
    .I1(pwm_area_channels_4_ccr[12]),
    .I2(pwm_ch_out_ch5_d_25),
    .I3(pwm_area_channels_4_ccr[13]) 
);
defparam pwm_ch_out_ch5_d_s10.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch5_d_s11 (
    .F(pwm_ch_out_ch5_d_14),
    .I0(pwm_area_channels_4_ccr[14]),
    .I1(pwm_ch_out_ch5_d_26),
    .I2(pwm_ch_out_ch5_d_23) 
);
defparam pwm_ch_out_ch5_d_s11.INIT=8'h2B;
  LUT4 pwm_ch_out_ch5_d_s12 (
    .F(pwm_ch_out_ch5_d_15),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s12.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s4 (
    .F(pwm_ch_out_ch6_d_7),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s4.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s5 (
    .F(pwm_ch_out_ch6_d_8),
    .I0(pwm_ch_out_ch6_d_16),
    .I1(pwm_ch_out_ch6_d_17),
    .I2(pwm_ch_out_ch6_d_18),
    .I3(pwm_ch_out_ch6_d_19) 
);
defparam pwm_ch_out_ch6_d_s5.INIT=16'hD000;
  LUT4 pwm_ch_out_ch6_d_s6 (
    .F(pwm_ch_out_ch6_d_9),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s6.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch6_d_s7 (
    .F(pwm_ch_out_ch6_d_10),
    .I0(pwm_ch_out_ch6_d_20),
    .I1(pwm_area_channels_5_ccr[8]),
    .I2(pwm_ch_out_ch6_d_21) 
);
defparam pwm_ch_out_ch6_d_s7.INIT=8'h4D;
  LUT4 pwm_ch_out_ch6_d_s8 (
    .F(pwm_ch_out_ch6_d_11),
    .I0(pwm_ch_out_ch6_d_7),
    .I1(pwm_area_channels_5_ccr[10]),
    .I2(pwm_ch_out_ch6_d_22),
    .I3(pwm_area_channels_5_ccr[11]) 
);
defparam pwm_ch_out_ch6_d_s8.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s9 (
    .F(pwm_ch_out_ch6_d_12),
    .I0(pwm_ch_out_ch6_d_23),
    .I1(pwm_area_channels_5_ccr[14]),
    .I2(pwm_ch_out_ch6_d_15),
    .I3(pwm_area_channels_5_ccr[15]) 
);
defparam pwm_ch_out_ch6_d_s9.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s10 (
    .F(pwm_ch_out_ch6_d_13),
    .I0(pwm_ch_out_ch6_d_24),
    .I1(pwm_area_channels_5_ccr[12]),
    .I2(pwm_ch_out_ch6_d_25),
    .I3(pwm_area_channels_5_ccr[13]) 
);
defparam pwm_ch_out_ch6_d_s10.INIT=16'hB0BB;
  LUT3 pwm_ch_out_ch6_d_s11 (
    .F(pwm_ch_out_ch6_d_14),
    .I0(pwm_area_channels_5_ccr[14]),
    .I1(pwm_ch_out_ch6_d_26),
    .I2(pwm_ch_out_ch6_d_23) 
);
defparam pwm_ch_out_ch6_d_s11.INIT=8'h2B;
  LUT4 pwm_ch_out_ch6_d_s12 (
    .F(pwm_ch_out_ch6_d_15),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s12.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s4 (
    .F(pwm_ch_out_ch7_d_7),
    .I0(pwm_ch_out_ch7_d_14),
    .I1(pwm_ch_out_ch7_d_15),
    .I2(pwm_ch_out_ch7_d_16),
    .I3(pwm_ch_out_ch7_d_17) 
);
defparam pwm_ch_out_ch7_d_s4.INIT=16'hD000;
  LUT3 pwm_ch_out_ch7_d_s5 (
    .F(pwm_ch_out_ch7_d_8),
    .I0(pwm_ch_out_ch7_d_18),
    .I1(pwm_area_channels_6_ccr[9]),
    .I2(pwm_ch_out_ch7_d_19) 
);
defparam pwm_ch_out_ch7_d_s5.INIT=8'h0B;
  LUT4 pwm_ch_out_ch7_d_s6 (
    .F(pwm_ch_out_ch7_d_9),
    .I0(pwm_area_channels_6_ccr[9]),
    .I1(pwm_ch_out_ch7_d_18),
    .I2(pwm_area_channels_6_ccr[10]),
    .I3(pwm_ch_out_ch7_d_20) 
);
defparam pwm_ch_out_ch7_d_s6.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s7 (
    .F(pwm_ch_out_ch7_d_10),
    .I0(pwm_ch_out_ch7_d_20),
    .I1(pwm_area_channels_6_ccr[10]),
    .I2(pwm_ch_out_ch7_d_21),
    .I3(pwm_ch_out_ch7_d_22) 
);
defparam pwm_ch_out_ch7_d_s7.INIT=16'h0B00;
  LUT4 pwm_ch_out_ch7_d_s8 (
    .F(pwm_ch_out_ch7_d_11),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s8.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch7_d_s9 (
    .F(pwm_ch_out_ch7_d_12),
    .I0(pwm_ch_out_ch7_d_23),
    .I1(pwm_ch_out_ch7_d_24),
    .I2(pwm_area_channels_6_ccr[13]) 
);
defparam pwm_ch_out_ch7_d_s9.INIT=8'h4D;
  LUT4 pwm_ch_out_ch7_d_s10 (
    .F(pwm_ch_out_ch7_d_13),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s10.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s4 (
    .F(pwm_ch_out_ch8_d_7),
    .I0(pwm_ch_out_ch8_d_14),
    .I1(pwm_ch_out_ch8_d_15),
    .I2(pwm_ch_out_ch8_d_16),
    .I3(pwm_ch_out_ch8_d_17) 
);
defparam pwm_ch_out_ch8_d_s4.INIT=16'hB000;
  LUT3 pwm_ch_out_ch8_d_s5 (
    .F(pwm_ch_out_ch8_d_8),
    .I0(pwm_ch_out_ch8_d_18),
    .I1(pwm_area_channels_7_ccr[9]),
    .I2(pwm_ch_out_ch8_d_19) 
);
defparam pwm_ch_out_ch8_d_s5.INIT=8'h0B;
  LUT4 pwm_ch_out_ch8_d_s6 (
    .F(pwm_ch_out_ch8_d_9),
    .I0(pwm_area_channels_7_ccr[9]),
    .I1(pwm_ch_out_ch8_d_18),
    .I2(pwm_area_channels_7_ccr[10]),
    .I3(pwm_ch_out_ch8_d_20) 
);
defparam pwm_ch_out_ch8_d_s6.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s7 (
    .F(pwm_ch_out_ch8_d_10),
    .I0(pwm_ch_out_ch8_d_20),
    .I1(pwm_area_channels_7_ccr[10]),
    .I2(pwm_ch_out_ch8_d_21),
    .I3(pwm_ch_out_ch8_d_22) 
);
defparam pwm_ch_out_ch8_d_s7.INIT=16'h0B00;
  LUT4 pwm_ch_out_ch8_d_s8 (
    .F(pwm_ch_out_ch8_d_11),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s8.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch8_d_s9 (
    .F(pwm_ch_out_ch8_d_12),
    .I0(pwm_ch_out_ch8_d_23),
    .I1(pwm_ch_out_ch8_d_24),
    .I2(pwm_area_channels_7_ccr[13]) 
);
defparam pwm_ch_out_ch8_d_s9.INIT=8'h4D;
  LUT4 pwm_ch_out_ch8_d_s10 (
    .F(pwm_ch_out_ch8_d_13),
    .I0(sub_pwms_0_counter[15]),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s10.INIT=16'h0C0A;
  LUT4 when_MyTopLevel_l241_s3 (
    .F(when_MyTopLevel_l241_6),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[0]),
    .I2(ctrl_slave_drive_state_3_9),
    .I3(n1192_6) 
);
defparam when_MyTopLevel_l241_s3.INIT=16'h00EF;
  LUT4 when_MyTopLevel_l241_s4 (
    .F(when_MyTopLevel_l241_7),
    .I0(when_StateMachine_l230_3_4),
    .I1(n2469_16),
    .I2(pwm_1_apb_PWDATA_9_7),
    .I3(when_MyTopLevel_l241_8) 
);
defparam when_MyTopLevel_l241_s4.INIT=16'hF800;
  LUT3 when_StateMachine_l230_3_s3 (
    .F(when_StateMachine_l230_3_6),
    .I0(ctrl_fsm_stateReg[1]),
    .I1(when_StateMachine_l230_3_7),
    .I2(config_reg_14_7) 
);
defparam when_StateMachine_l230_3_s3.INIT=8'hB1;
  LUT4 pwm_1_apb_PWDATA_9_s3 (
    .F(pwm_1_apb_PWDATA_9_7),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_stateReg[0]) 
);
defparam pwm_1_apb_PWDATA_9_s3.INIT=16'h1000;
  LUT2 pwm_1_apb_PWDATA_9_s4 (
    .F(pwm_1_apb_PWDATA_9_8),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[2]) 
);
defparam pwm_1_apb_PWDATA_9_s4.INIT=4'h1;
  LUT4 pwm_1_apb_PWDATA_7_s4 (
    .F(pwm_1_apb_PWDATA_7_8),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[15]),
    .I2(pwm_1_apb_PWDATA_7_13),
    .I3(pwm_1_apb_PWDATA_7_14) 
);
defparam pwm_1_apb_PWDATA_7_s4.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_7_s5 (
    .F(pwm_1_apb_PWDATA_7_9),
    .I0(pwm_area_channels_6_ccr_15_7),
    .I1(pwm_area_channels_6_ccr[15]),
    .I2(pwm_1_apb_PWDATA_7_15),
    .I3(pwm_1_apb_PWDATA_7_16) 
);
defparam pwm_1_apb_PWDATA_7_s5.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_7_s6 (
    .F(pwm_1_apb_PWDATA_7_10),
    .I0(pwm_1_apb_PWDATA_7_17),
    .I1(pwm_1_apb_PWDATA_7_18),
    .I2(pwm_1_apb_PWDATA_7_19),
    .I3(pwm_1_apb_PWDATA_7_20) 
);
defparam pwm_1_apb_PWDATA_7_s6.INIT=16'h4000;
  LUT3 pwm_1_apb_PWDATA_7_s7 (
    .F(pwm_1_apb_PWDATA_7_11),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[0]),
    .I2(ctrl_slave_drive_state[2]) 
);
defparam pwm_1_apb_PWDATA_7_s7.INIT=8'h07;
  LUT4 pwm_1_apb_PWDATA_7_s8 (
    .F(pwm_1_apb_PWDATA_7_12),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam pwm_1_apb_PWDATA_7_s8.INIT=16'hFE00;
  LUT4 pwm_1_apb_PWDATA_6_s1 (
    .F(pwm_1_apb_PWDATA_6_5),
    .I0(pwm_1_apb_PWDATA_6_8),
    .I1(pwm_1_apb_PWDATA_6_9),
    .I2(pwm_1_apb_PWDATA_6_10),
    .I3(pwm_1_apb_PWDATA_6_11) 
);
defparam pwm_1_apb_PWDATA_6_s1.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_6_s2 (
    .F(pwm_1_apb_PWDATA_6_6),
    .I0(pwm_area_ccrmap_regs_0[14]),
    .I1(pwm_1_apb_PWDATA_6_34),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(pwm_1_apb_PWDATA_6_13) 
);
defparam pwm_1_apb_PWDATA_6_s2.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_6_s3 (
    .F(pwm_1_apb_PWDATA_6_7),
    .I0(pwm_1_apb_PWDATA_6_14),
    .I1(pwm_1_apb_PWDATA_6_15),
    .I2(pwm_1_apb_PWDATA_6_16),
    .I3(pwm_1_apb_PWDATA_6_17) 
);
defparam pwm_1_apb_PWDATA_6_s3.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_5_s2 (
    .F(pwm_1_apb_PWDATA_5_6),
    .I0(pwm_area_timeout_area_cnt_max_0_15_7),
    .I1(pwm_area_timeout_area_cnt_max_0[13]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s2.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s3 (
    .F(pwm_1_apb_PWDATA_5_7),
    .I0(config_reg_14_8),
    .I1(config_reg[13]),
    .I2(pwm_area_timeout_area_cnt_max_1[13]),
    .I3(pwm_area_timeout_area_cnt_max_1_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s3.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s4 (
    .F(pwm_1_apb_PWDATA_5_8),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[13]),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_5_13) 
);
defparam pwm_1_apb_PWDATA_5_s4.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_5_s5 (
    .F(pwm_1_apb_PWDATA_5_9),
    .I0(pwm_1_apb_PWDATA_5_14),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_5_15),
    .I3(pwm_1_apb_PWDATA_5_16) 
);
defparam pwm_1_apb_PWDATA_5_s5.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_5_s7 (
    .F(pwm_1_apb_PWDATA_5_11),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[5]),
    .I2(pwm_1_apb_PWDATA_5_18),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_5_s7.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_5_s8 (
    .F(pwm_1_apb_PWDATA_5_12),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[5]),
    .I2(pwm_1_apb_PWDATA_5_19),
    .I3(pwm_1_apb_PWDATA_5_20) 
);
defparam pwm_1_apb_PWDATA_5_s8.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_4_s3 (
    .F(pwm_1_apb_PWDATA_4_7),
    .I0(pwm_area_channels_4_ccr_15_7),
    .I1(pwm_area_channels_4_ccr[12]),
    .I2(pwm_1_apb_PWDATA_4_10),
    .I3(pwm_1_apb_PWDATA_4_11) 
);
defparam pwm_1_apb_PWDATA_4_s3.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_4_s4 (
    .F(pwm_1_apb_PWDATA_4_8),
    .I0(ctrl_fsm_master_read_read_state[0]),
    .I1(pwm_1_apb_PWDATA_4_12),
    .I2(pwm_1_apb_PWDATA_4_13),
    .I3(pwm_1_apb_PWDATA_4_14) 
);
defparam pwm_1_apb_PWDATA_4_s4.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_4_s5 (
    .F(pwm_1_apb_PWDATA_4_9),
    .I0(pwm_1_apb_PWDATA_4_15),
    .I1(pwm_1_apb_PWDATA_4_16),
    .I2(pwm_1_apb_PWDATA_4_17),
    .I3(pwm_1_apb_PWDATA_4_18) 
);
defparam pwm_1_apb_PWDATA_4_s5.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_3_s1 (
    .F(pwm_1_apb_PWDATA_3_5),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[11]),
    .I2(pwm_1_apb_PWDATA_3_8),
    .I3(pwm_1_apb_PWDATA_3_9) 
);
defparam pwm_1_apb_PWDATA_3_s1.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_3_s2 (
    .F(pwm_1_apb_PWDATA_3_6),
    .I0(ctrl_fsm_master_read_read_state[0]),
    .I1(pwm_1_apb_PWDATA_3_10),
    .I2(pwm_1_apb_PWDATA_3_11),
    .I3(pwm_1_apb_PWDATA_3_12) 
);
defparam pwm_1_apb_PWDATA_3_s2.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_3_s3 (
    .F(pwm_1_apb_PWDATA_3_7),
    .I0(pwm_1_apb_PWDATA_3_13),
    .I1(pwm_1_apb_PWDATA_3_14),
    .I2(pwm_1_apb_PWDATA_3_15),
    .I3(pwm_1_apb_PWDATA_3_16) 
);
defparam pwm_1_apb_PWDATA_3_s3.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_2_s4 (
    .F(pwm_1_apb_PWDATA_2_8),
    .I0(pwm_1_apb_PWDATA_2_11),
    .I1(pwm_1_apb_PWDATA_2_12),
    .I2(pwm_area_channels_3_ccr_15_8),
    .I3(pwm_1_apb_PWDATA_2_13) 
);
defparam pwm_1_apb_PWDATA_2_s4.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_2_s5 (
    .F(pwm_1_apb_PWDATA_2_9),
    .I0(pwm_area_ccrmap_regs_0_15_7),
    .I1(pwm_area_ccrmap_regs_0[10]),
    .I2(pwm_1_apb_PWDATA_2_14),
    .I3(pwm_1_apb_PWDATA_2_15) 
);
defparam pwm_1_apb_PWDATA_2_s5.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_2_s6 (
    .F(pwm_1_apb_PWDATA_2_10),
    .I0(pwm_1_apb_PWDATA_2_16),
    .I1(pwm_1_apb_PWDATA_2_17),
    .I2(pwm_1_apb_PWDATA_2_18),
    .I3(pwm_1_apb_PWDATA_2_19) 
);
defparam pwm_1_apb_PWDATA_2_s6.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_1_s3 (
    .F(pwm_1_apb_PWDATA_1_7),
    .I0(pwm_area_channels_7_ccr[9]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[9]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s3.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s4 (
    .F(pwm_1_apb_PWDATA_1_8),
    .I0(pwm_1_apb_PWDATA_1_14),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_1_apb_PWDATA_1_15),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s4.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_1_s5 (
    .F(pwm_1_apb_PWDATA_1_9),
    .I0(pwm_area_channels_0_ccr[9]),
    .I1(pwm_area_channels_0_ccr_15_7),
    .I2(pwm_area_channels_3_ccr[9]),
    .I3(pwm_area_channels_3_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s5.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s6 (
    .F(pwm_1_apb_PWDATA_1_10),
    .I0(pwm_area_ccrmap_regs_0_15_7),
    .I1(pwm_area_ccrmap_regs_0[9]),
    .I2(pwm_1_apb_PWDATA_1_28),
    .I3(pwm_1_apb_PWDATA_1_17) 
);
defparam pwm_1_apb_PWDATA_1_s6.INIT=16'h7000;
  LUT4 pwm_1_apb_PWDATA_1_s7 (
    .F(pwm_1_apb_PWDATA_1_11),
    .I0(pwm_area_ccrmap_regs_0[1]),
    .I1(pwm_1_apb_PWDATA_6_34),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(pwm_1_apb_PWDATA_1_18) 
);
defparam pwm_1_apb_PWDATA_1_s7.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_1_s8 (
    .F(pwm_1_apb_PWDATA_1_12),
    .I0(pwm_1_apb_PWDATA_1_19),
    .I1(ctrl_fsm_master_read_read_state[0]),
    .I2(pwm_1_apb_PWDATA_1_20),
    .I3(pwm_1_apb_PWDATA_1_21) 
);
defparam pwm_1_apb_PWDATA_1_s8.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_1_s9 (
    .F(pwm_1_apb_PWDATA_1_13),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[1]),
    .I2(pwm_1_apb_PWDATA_1_22),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_1_s9.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_0_s3 (
    .F(pwm_1_apb_PWDATA_0_7),
    .I0(pwm_area_ccrmap_regs_0[0]),
    .I1(pwm_area_ccrmap_regs_0_15_7),
    .I2(pwm_1_apb_PWDATA_0_11),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s3.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_0_s4 (
    .F(pwm_1_apb_PWDATA_0_8),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[0]),
    .I2(pwm_1_apb_PWDATA_0_12),
    .I3(pwm_1_apb_PWDATA_0_13) 
);
defparam pwm_1_apb_PWDATA_0_s4.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_0_s5 (
    .F(pwm_1_apb_PWDATA_0_9),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[0]),
    .I2(pwm_1_apb_PWDATA_0_14),
    .I3(pwm_1_apb_PWDATA_0_15) 
);
defparam pwm_1_apb_PWDATA_0_s5.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_0_s6 (
    .F(pwm_1_apb_PWDATA_0_10),
    .I0(pwm_1_apb_PWDATA_0_16),
    .I1(pwm_1_apb_PWDATA_0_17),
    .I2(pwm_1_apb_PWDATA_0_18),
    .I3(pwm_1_apb_PWDATA_0_19) 
);
defparam pwm_1_apb_PWDATA_0_s6.INIT=16'h8000;
  LUT4 config_reg_14_s5 (
    .F(config_reg_14_9),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam config_reg_14_s5.INIT=16'h0100;
  LUT2 _zz_when_MyTopLevel_l97_15_s4 (
    .F(_zz_when_MyTopLevel_l97_15_8),
    .I0(ctrl_reg_choose_addr[4]),
    .I1(ctrl_reg_choose_addr[5]) 
);
defparam _zz_when_MyTopLevel_l97_15_s4.INIT=4'h1;
  LUT4 _zz_when_MyTopLevel_l97_15_s5 (
    .F(_zz_when_MyTopLevel_l97_15_9),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[7]),
    .I3(ctrl_reg_choose_addr[6]) 
);
defparam _zz_when_MyTopLevel_l97_15_s5.INIT=16'h0100;
  LUT3 pwm_area_ccrmap_regs_0_15_s4 (
    .F(pwm_area_ccrmap_regs_0_15_8),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]) 
);
defparam pwm_area_ccrmap_regs_0_15_s4.INIT=8'h01;
  LUT4 pwm_area_ccrmap_regs_0_15_s5 (
    .F(pwm_area_ccrmap_regs_0_15_9),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam pwm_area_ccrmap_regs_0_15_s5.INIT=16'h0001;
  LUT4 pwm_area_channels_0_ccr_15_s4 (
    .F(pwm_area_channels_0_ccr_15_8),
    .I0(ctrl_reg_choose_addr[1]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_area_channels_0_ccr_15_s4.INIT=16'h0100;
  LUT4 pwm_area_channels_2_ccr_15_s4 (
    .F(pwm_area_channels_2_ccr_15_8),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(ctrl_reg_choose_addr[6]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_area_channels_2_ccr_15_s4.INIT=16'h1000;
  LUT4 pwm_area_channels_3_ccr_15_s4 (
    .F(pwm_area_channels_3_ccr_15_8),
    .I0(ctrl_reg_choose_addr[3]),
    .I1(ctrl_reg_choose_addr[4]),
    .I2(ctrl_reg_choose_addr[7]),
    .I3(ctrl_reg_choose_addr[2]) 
);
defparam pwm_area_channels_3_ccr_15_s4.INIT=16'h0100;
  LUT4 pwm_area_channels_7_ccr_15_s4 (
    .F(pwm_area_channels_7_ccr_15_8),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[4]),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(ctrl_reg_choose_addr[3]) 
);
defparam pwm_area_channels_7_ccr_15_s4.INIT=16'h0100;
  LUT4 ctrl_slave_drive_state_3_s6 (
    .F(ctrl_slave_drive_state_3_11),
    .I0(apb_operate_area_result[4]),
    .I1(apb_operate_area_result[5]),
    .I2(apb_operate_area_result[6]),
    .I3(apb_operate_area_result[7]) 
);
defparam ctrl_slave_drive_state_3_s6.INIT=16'h0001;
  LUT3 ctrl_slave_drive_state_3_s7 (
    .F(ctrl_slave_drive_state_3_12),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(apb_operate_area_operating_4),
    .I2(int_ctrl_int_ctrl_state[1]) 
);
defparam ctrl_slave_drive_state_3_s7.INIT=8'h40;
  LUT4 n1819_s3 (
    .F(n1819_7),
    .I0(ctrl_slave_drive_state_3_12),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state[1]) 
);
defparam n1819_s3.INIT=16'hD33F;
  LUT4 n1522_s4 (
    .F(n1522_8),
    .I0(ctrl_fsm_stateReg[2]),
    .I1(init_ok),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(n1521_11) 
);
defparam n1522_s4.INIT=16'h00FE;
  LUT3 n1521_s5 (
    .F(n1521_9),
    .I0(ctrl_slave_drive_state[1]),
    .I1(ctrl_slave_drive_state[2]),
    .I2(ctrl_fsm_master_read_read_state[0]) 
);
defparam n1521_s5.INIT=8'h40;
  LUT4 pwm_ch_out_ch1_d_s13 (
    .F(pwm_ch_out_ch1_d_16),
    .I0(pwm_area_channels_0_ccr[2]),
    .I1(pwm_ch_out_ch1_d_30),
    .I2(pwm_ch_out_ch1_d_31),
    .I3(pwm_ch_out_ch1_d_32) 
);
defparam pwm_ch_out_ch1_d_s13.INIT=16'h2B00;
  LUT4 pwm_ch_out_ch1_d_s14 (
    .F(pwm_ch_out_ch1_d_17),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s14.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s15 (
    .F(pwm_ch_out_ch1_d_18),
    .I0(pwm_area_channels_0_ccr[4]),
    .I1(pwm_ch_out_ch1_d_33),
    .I2(pwm_ch_out_ch1_d_34),
    .I3(pwm_area_channels_0_ccr[3]) 
);
defparam pwm_ch_out_ch1_d_s15.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch1_d_s16 (
    .F(pwm_ch_out_ch1_d_19),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s16.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch1_d_s17 (
    .F(pwm_ch_out_ch1_d_20),
    .I0(pwm_area_channels_0_ccr[8]),
    .I1(pwm_ch_out_ch1_d_35) 
);
defparam pwm_ch_out_ch1_d_s17.INIT=4'h4;
  LUT4 pwm_ch_out_ch1_d_s18 (
    .F(pwm_ch_out_ch1_d_21),
    .I0(pwm_area_channels_0_ccr[9]),
    .I1(pwm_ch_out_ch1_d_22),
    .I2(pwm_area_channels_0_ccr[10]),
    .I3(pwm_ch_out_ch1_d_25) 
);
defparam pwm_ch_out_ch1_d_s18.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch1_d_s19 (
    .F(pwm_ch_out_ch1_d_22),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s19.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch1_d_s20 (
    .F(pwm_ch_out_ch1_d_23),
    .I0(pwm_ch_out_ch1_d_36),
    .I1(pwm_area_channels_0_ccr[8]),
    .I2(pwm_ch_out_ch1_d_35) 
);
defparam pwm_ch_out_ch1_d_s20.INIT=8'h4D;
  LUT4 pwm_ch_out_ch1_d_s21 (
    .F(pwm_ch_out_ch1_d_24),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s22 (
    .F(pwm_ch_out_ch1_d_25),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s22.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s23 (
    .F(pwm_ch_out_ch1_d_26),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s23.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s24 (
    .F(pwm_ch_out_ch1_d_27),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s25 (
    .F(pwm_ch_out_ch1_d_28),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s25.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch1_d_s26 (
    .F(pwm_ch_out_ch1_d_29),
    .I0(pwm_ch_out_ch1_d_37),
    .I1(pwm_ch_out_ch1_d_28),
    .I2(pwm_area_channels_0_ccr[13]) 
);
defparam pwm_ch_out_ch1_d_s26.INIT=8'h4D;
  LUT4 pwm_ch_out_ch2_d_s15 (
    .F(pwm_ch_out_ch2_d_18),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s15.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s16 (
    .F(pwm_ch_out_ch2_d_19),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s16.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s17 (
    .F(pwm_ch_out_ch2_d_20),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s17.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s18 (
    .F(pwm_ch_out_ch2_d_21),
    .I0(pwm_area_channels_1_ccr[2]),
    .I1(pwm_ch_out_ch2_d_30),
    .I2(pwm_ch_out_ch2_d_31),
    .I3(pwm_ch_out_ch2_d_32) 
);
defparam pwm_ch_out_ch2_d_s18.INIT=16'h2B00;
  LUT4 pwm_ch_out_ch2_d_s19 (
    .F(pwm_ch_out_ch2_d_22),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s19.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s20 (
    .F(pwm_ch_out_ch2_d_23),
    .I0(pwm_area_channels_1_ccr[4]),
    .I1(pwm_ch_out_ch2_d_33),
    .I2(pwm_ch_out_ch2_d_34),
    .I3(pwm_area_channels_1_ccr[3]) 
);
defparam pwm_ch_out_ch2_d_s20.INIT=16'hD4DD;
  LUT3 pwm_ch_out_ch2_d_s21 (
    .F(pwm_ch_out_ch2_d_24),
    .I0(pwm_ch_out_ch2_d_35),
    .I1(pwm_area_channels_1_ccr[8]),
    .I2(pwm_ch_out_ch2_d_20) 
);
defparam pwm_ch_out_ch2_d_s21.INIT=8'h4D;
  LUT4 pwm_ch_out_ch2_d_s22 (
    .F(pwm_ch_out_ch2_d_25),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s22.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s23 (
    .F(pwm_ch_out_ch2_d_26),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s23.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s24 (
    .F(pwm_ch_out_ch2_d_27),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s25 (
    .F(pwm_ch_out_ch2_d_28),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s25.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch2_d_s26 (
    .F(pwm_ch_out_ch2_d_29),
    .I0(pwm_ch_out_ch2_d_36),
    .I1(pwm_ch_out_ch2_d_28),
    .I2(pwm_area_channels_1_ccr[13]) 
);
defparam pwm_ch_out_ch2_d_s26.INIT=8'h4D;
  LUT3 pwm_ch_out_ch3_d_s11 (
    .F(pwm_ch_out_ch3_d_14),
    .I0(pwm_ch_out_ch3_d_25),
    .I1(pwm_area_channels_2_ccr[5]),
    .I2(pwm_ch_out_ch3_d_26) 
);
defparam pwm_ch_out_ch3_d_s11.INIT=8'hB0;
  LUT4 pwm_ch_out_ch3_d_s12 (
    .F(pwm_ch_out_ch3_d_15),
    .I0(pwm_area_channels_2_ccr[2]),
    .I1(pwm_ch_out_ch3_d_27),
    .I2(pwm_ch_out_ch3_d_28),
    .I3(pwm_ch_out_ch3_d_29) 
);
defparam pwm_ch_out_ch3_d_s12.INIT=16'h2B00;
  LUT4 pwm_ch_out_ch3_d_s13 (
    .F(pwm_ch_out_ch3_d_16),
    .I0(pwm_area_channels_2_ccr[5]),
    .I1(pwm_ch_out_ch3_d_25),
    .I2(pwm_area_channels_2_ccr[6]),
    .I3(pwm_ch_out_ch3_d_30) 
);
defparam pwm_ch_out_ch3_d_s13.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s14 (
    .F(pwm_ch_out_ch3_d_17),
    .I0(pwm_area_channels_2_ccr[7]),
    .I1(pwm_ch_out_ch3_d_31),
    .I2(pwm_area_channels_2_ccr[8]),
    .I3(pwm_ch_out_ch3_d_32) 
);
defparam pwm_ch_out_ch3_d_s14.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s15 (
    .F(pwm_ch_out_ch3_d_18),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s15.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch3_d_s16 (
    .F(pwm_ch_out_ch3_d_19),
    .I0(pwm_ch_out_ch3_d_33),
    .I1(pwm_area_channels_2_ccr[8]),
    .I2(pwm_ch_out_ch3_d_32) 
);
defparam pwm_ch_out_ch3_d_s16.INIT=8'h4D;
  LUT4 pwm_ch_out_ch3_d_s17 (
    .F(pwm_ch_out_ch3_d_20),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s17.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch3_d_s18 (
    .F(pwm_ch_out_ch3_d_21),
    .I0(pwm_ch_out_ch3_d_34),
    .I1(pwm_area_channels_2_ccr[11]) 
);
defparam pwm_ch_out_ch3_d_s18.INIT=4'h4;
  LUT4 pwm_ch_out_ch3_d_s19 (
    .F(pwm_ch_out_ch3_d_22),
    .I0(pwm_ch_out_ch3_d_35),
    .I1(pwm_area_channels_2_ccr[12]),
    .I2(pwm_ch_out_ch3_d_24),
    .I3(pwm_area_channels_2_ccr[13]) 
);
defparam pwm_ch_out_ch3_d_s19.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s20 (
    .F(pwm_ch_out_ch3_d_23),
    .I0(pwm_area_channels_2_ccr[12]),
    .I1(pwm_area_channels_2_ccr[11]),
    .I2(pwm_ch_out_ch3_d_35),
    .I3(pwm_ch_out_ch3_d_34) 
);
defparam pwm_ch_out_ch3_d_s20.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch3_d_s21 (
    .F(pwm_ch_out_ch3_d_24),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s11 (
    .F(pwm_ch_out_ch4_d_14),
    .I0(pwm_area_channels_3_ccr[2]),
    .I1(pwm_ch_out_ch4_d_28),
    .I2(pwm_ch_out_ch4_d_29),
    .I3(pwm_ch_out_ch4_d_30) 
);
defparam pwm_ch_out_ch4_d_s11.INIT=16'hA8FE;
  LUT4 pwm_ch_out_ch4_d_s12 (
    .F(pwm_ch_out_ch4_d_15),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s12.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s13 (
    .F(pwm_ch_out_ch4_d_16),
    .I0(pwm_ch_out_ch4_d_31),
    .I1(pwm_area_channels_3_ccr[4]),
    .I2(pwm_ch_out_ch4_d_18),
    .I3(pwm_area_channels_3_ccr[5]) 
);
defparam pwm_ch_out_ch4_d_s13.INIT=16'hB0BB;
  LUT2 pwm_ch_out_ch4_d_s14 (
    .F(pwm_ch_out_ch4_d_17),
    .I0(pwm_area_channels_3_ccr[4]),
    .I1(pwm_ch_out_ch4_d_31) 
);
defparam pwm_ch_out_ch4_d_s14.INIT=4'h4;
  LUT4 pwm_ch_out_ch4_d_s15 (
    .F(pwm_ch_out_ch4_d_18),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s15.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s16 (
    .F(pwm_ch_out_ch4_d_19),
    .I0(pwm_ch_out_ch4_d_32),
    .I1(pwm_area_channels_3_ccr[7]),
    .I2(pwm_ch_out_ch4_d_33),
    .I3(pwm_ch_out_ch4_d_22) 
);
defparam pwm_ch_out_ch4_d_s16.INIT=16'hD000;
  LUT4 pwm_ch_out_ch4_d_s17 (
    .F(pwm_ch_out_ch4_d_20),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s17.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch4_d_s18 (
    .F(pwm_ch_out_ch4_d_21),
    .I0(pwm_ch_out_ch4_d_34),
    .I1(pwm_area_channels_3_ccr[8]),
    .I2(pwm_ch_out_ch4_d_35) 
);
defparam pwm_ch_out_ch4_d_s18.INIT=8'h4D;
  LUT4 pwm_ch_out_ch4_d_s19 (
    .F(pwm_ch_out_ch4_d_22),
    .I0(pwm_area_channels_3_ccr[9]),
    .I1(pwm_ch_out_ch4_d_20),
    .I2(pwm_area_channels_3_ccr[10]),
    .I3(pwm_ch_out_ch4_d_23) 
);
defparam pwm_ch_out_ch4_d_s19.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch4_d_s20 (
    .F(pwm_ch_out_ch4_d_23),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s20.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch4_d_s21 (
    .F(pwm_ch_out_ch4_d_24),
    .I0(pwm_ch_out_ch4_d_36),
    .I1(pwm_area_channels_3_ccr[11]) 
);
defparam pwm_ch_out_ch4_d_s21.INIT=4'h4;
  LUT4 pwm_ch_out_ch4_d_s22 (
    .F(pwm_ch_out_ch4_d_25),
    .I0(pwm_ch_out_ch4_d_37),
    .I1(pwm_area_channels_3_ccr[12]),
    .I2(pwm_ch_out_ch4_d_27),
    .I3(pwm_area_channels_3_ccr[13]) 
);
defparam pwm_ch_out_ch4_d_s22.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch4_d_s23 (
    .F(pwm_ch_out_ch4_d_26),
    .I0(pwm_area_channels_3_ccr[12]),
    .I1(pwm_area_channels_3_ccr[11]),
    .I2(pwm_ch_out_ch4_d_37),
    .I3(pwm_ch_out_ch4_d_36) 
);
defparam pwm_ch_out_ch4_d_s23.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch4_d_s24 (
    .F(pwm_ch_out_ch4_d_27),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s24.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch5_d_s13 (
    .F(pwm_ch_out_ch5_d_16),
    .I0(pwm_ch_out_ch5_d_27),
    .I1(pwm_area_channels_4_ccr[4]),
    .I2(pwm_ch_out_ch5_d_28) 
);
defparam pwm_ch_out_ch5_d_s13.INIT=8'hB0;
  LUT3 pwm_ch_out_ch5_d_s14 (
    .F(pwm_ch_out_ch5_d_17),
    .I0(pwm_area_channels_4_ccr[2]),
    .I1(pwm_ch_out_ch5_d_29),
    .I2(pwm_ch_out_ch5_d_30) 
);
defparam pwm_ch_out_ch5_d_s14.INIT=8'h2B;
  LUT4 pwm_ch_out_ch5_d_s15 (
    .F(pwm_ch_out_ch5_d_18),
    .I0(pwm_area_channels_4_ccr[7]),
    .I1(pwm_ch_out_ch5_d_31),
    .I2(pwm_area_channels_4_ccr[8]),
    .I3(pwm_ch_out_ch5_d_21) 
);
defparam pwm_ch_out_ch5_d_s15.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch5_d_s16 (
    .F(pwm_ch_out_ch5_d_19),
    .I0(pwm_ch_out_ch5_d_32),
    .I1(pwm_ch_out_ch5_d_33),
    .I2(pwm_area_channels_4_ccr[5]),
    .I3(pwm_ch_out_ch5_d_34) 
);
defparam pwm_ch_out_ch5_d_s16.INIT=16'h00B2;
  LUT4 pwm_ch_out_ch5_d_s17 (
    .F(pwm_ch_out_ch5_d_20),
    .I0(pwm_area_channels_4_ccr[7]),
    .I1(pwm_ch_out_ch5_d_31),
    .I2(pwm_ch_out_ch5_d_35),
    .I3(pwm_area_channels_4_ccr[6]) 
);
defparam pwm_ch_out_ch5_d_s17.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch5_d_s18 (
    .F(pwm_ch_out_ch5_d_21),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s18.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s19 (
    .F(pwm_ch_out_ch5_d_22),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s19.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s20 (
    .F(pwm_ch_out_ch5_d_23),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s20.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s21 (
    .F(pwm_ch_out_ch5_d_24),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s22 (
    .F(pwm_ch_out_ch5_d_25),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s22.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch5_d_s23 (
    .F(pwm_ch_out_ch5_d_26),
    .I0(pwm_ch_out_ch5_d_36),
    .I1(pwm_ch_out_ch5_d_25),
    .I2(pwm_area_channels_4_ccr[13]) 
);
defparam pwm_ch_out_ch5_d_s23.INIT=8'h4D;
  LUT3 pwm_ch_out_ch6_d_s13 (
    .F(pwm_ch_out_ch6_d_16),
    .I0(pwm_ch_out_ch6_d_27),
    .I1(pwm_area_channels_5_ccr[5]),
    .I2(pwm_ch_out_ch6_d_28) 
);
defparam pwm_ch_out_ch6_d_s13.INIT=8'hB0;
  LUT4 pwm_ch_out_ch6_d_s14 (
    .F(pwm_ch_out_ch6_d_17),
    .I0(pwm_ch_out_ch6_d_29),
    .I1(pwm_ch_out_ch6_d_30),
    .I2(pwm_area_channels_5_ccr[2]),
    .I3(pwm_ch_out_ch6_d_31) 
);
defparam pwm_ch_out_ch6_d_s14.INIT=16'h7100;
  LUT4 pwm_ch_out_ch6_d_s15 (
    .F(pwm_ch_out_ch6_d_18),
    .I0(pwm_area_channels_5_ccr[5]),
    .I1(pwm_ch_out_ch6_d_27),
    .I2(pwm_area_channels_5_ccr[6]),
    .I3(pwm_ch_out_ch6_d_32) 
);
defparam pwm_ch_out_ch6_d_s15.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s16 (
    .F(pwm_ch_out_ch6_d_19),
    .I0(pwm_area_channels_5_ccr[7]),
    .I1(pwm_ch_out_ch6_d_33),
    .I2(pwm_area_channels_5_ccr[8]),
    .I3(pwm_ch_out_ch6_d_21) 
);
defparam pwm_ch_out_ch6_d_s16.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s17 (
    .F(pwm_ch_out_ch6_d_20),
    .I0(pwm_area_channels_5_ccr[7]),
    .I1(pwm_ch_out_ch6_d_33),
    .I2(pwm_ch_out_ch6_d_32),
    .I3(pwm_area_channels_5_ccr[6]) 
);
defparam pwm_ch_out_ch6_d_s17.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch6_d_s18 (
    .F(pwm_ch_out_ch6_d_21),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s18.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s19 (
    .F(pwm_ch_out_ch6_d_22),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s19.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s20 (
    .F(pwm_ch_out_ch6_d_23),
    .I0(sub_pwms_0_counter[14]),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s20.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s21 (
    .F(pwm_ch_out_ch6_d_24),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s22 (
    .F(pwm_ch_out_ch6_d_25),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s22.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch6_d_s23 (
    .F(pwm_ch_out_ch6_d_26),
    .I0(pwm_ch_out_ch6_d_34),
    .I1(pwm_ch_out_ch6_d_25),
    .I2(pwm_area_channels_5_ccr[13]) 
);
defparam pwm_ch_out_ch6_d_s23.INIT=8'h4D;
  LUT3 pwm_ch_out_ch7_d_s11 (
    .F(pwm_ch_out_ch7_d_14),
    .I0(pwm_ch_out_ch7_d_25),
    .I1(pwm_area_channels_6_ccr[5]),
    .I2(pwm_ch_out_ch7_d_26) 
);
defparam pwm_ch_out_ch7_d_s11.INIT=8'hB0;
  LUT4 pwm_ch_out_ch7_d_s12 (
    .F(pwm_ch_out_ch7_d_15),
    .I0(pwm_ch_out_ch7_d_27),
    .I1(pwm_ch_out_ch7_d_28),
    .I2(pwm_area_channels_6_ccr[2]),
    .I3(pwm_ch_out_ch7_d_29) 
);
defparam pwm_ch_out_ch7_d_s12.INIT=16'h7100;
  LUT4 pwm_ch_out_ch7_d_s13 (
    .F(pwm_ch_out_ch7_d_16),
    .I0(pwm_area_channels_6_ccr[5]),
    .I1(pwm_ch_out_ch7_d_25),
    .I2(pwm_area_channels_6_ccr[6]),
    .I3(pwm_ch_out_ch7_d_30) 
);
defparam pwm_ch_out_ch7_d_s13.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s14 (
    .F(pwm_ch_out_ch7_d_17),
    .I0(pwm_area_channels_6_ccr[7]),
    .I1(pwm_ch_out_ch7_d_31),
    .I2(pwm_area_channels_6_ccr[8]),
    .I3(pwm_ch_out_ch7_d_32) 
);
defparam pwm_ch_out_ch7_d_s14.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s15 (
    .F(pwm_ch_out_ch7_d_18),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s15.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch7_d_s16 (
    .F(pwm_ch_out_ch7_d_19),
    .I0(pwm_ch_out_ch7_d_33),
    .I1(pwm_area_channels_6_ccr[8]),
    .I2(pwm_ch_out_ch7_d_32) 
);
defparam pwm_ch_out_ch7_d_s16.INIT=8'h4D;
  LUT4 pwm_ch_out_ch7_d_s17 (
    .F(pwm_ch_out_ch7_d_20),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s17.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch7_d_s18 (
    .F(pwm_ch_out_ch7_d_21),
    .I0(pwm_ch_out_ch7_d_34),
    .I1(pwm_area_channels_6_ccr[11]) 
);
defparam pwm_ch_out_ch7_d_s18.INIT=4'h4;
  LUT4 pwm_ch_out_ch7_d_s19 (
    .F(pwm_ch_out_ch7_d_22),
    .I0(pwm_ch_out_ch7_d_35),
    .I1(pwm_area_channels_6_ccr[12]),
    .I2(pwm_ch_out_ch7_d_24),
    .I3(pwm_area_channels_6_ccr[13]) 
);
defparam pwm_ch_out_ch7_d_s19.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s20 (
    .F(pwm_ch_out_ch7_d_23),
    .I0(pwm_area_channels_6_ccr[12]),
    .I1(pwm_area_channels_6_ccr[11]),
    .I2(pwm_ch_out_ch7_d_35),
    .I3(pwm_ch_out_ch7_d_34) 
);
defparam pwm_ch_out_ch7_d_s20.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch7_d_s21 (
    .F(pwm_ch_out_ch7_d_24),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s21.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s11 (
    .F(pwm_ch_out_ch8_d_14),
    .I0(pwm_ch_out_ch8_d_25),
    .I1(pwm_ch_out_ch8_d_26),
    .I2(pwm_area_channels_7_ccr[2]),
    .I3(pwm_ch_out_ch8_d_27) 
);
defparam pwm_ch_out_ch8_d_s11.INIT=16'h7100;
  LUT3 pwm_ch_out_ch8_d_s12 (
    .F(pwm_ch_out_ch8_d_15),
    .I0(pwm_ch_out_ch8_d_28),
    .I1(pwm_area_channels_7_ccr[5]),
    .I2(pwm_ch_out_ch8_d_29) 
);
defparam pwm_ch_out_ch8_d_s12.INIT=8'hB0;
  LUT4 pwm_ch_out_ch8_d_s13 (
    .F(pwm_ch_out_ch8_d_16),
    .I0(pwm_area_channels_7_ccr[5]),
    .I1(pwm_ch_out_ch8_d_28),
    .I2(pwm_area_channels_7_ccr[6]),
    .I3(pwm_ch_out_ch8_d_30) 
);
defparam pwm_ch_out_ch8_d_s13.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s14 (
    .F(pwm_ch_out_ch8_d_17),
    .I0(pwm_area_channels_7_ccr[7]),
    .I1(pwm_ch_out_ch8_d_31),
    .I2(pwm_area_channels_7_ccr[8]),
    .I3(pwm_ch_out_ch8_d_32) 
);
defparam pwm_ch_out_ch8_d_s14.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s15 (
    .F(pwm_ch_out_ch8_d_18),
    .I0(sub_pwms_0_counter[9]),
    .I1(_zz_pwm_area_channels_0_counter_map[9]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s15.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch8_d_s16 (
    .F(pwm_ch_out_ch8_d_19),
    .I0(pwm_ch_out_ch8_d_33),
    .I1(pwm_area_channels_7_ccr[8]),
    .I2(pwm_ch_out_ch8_d_32) 
);
defparam pwm_ch_out_ch8_d_s16.INIT=8'h4D;
  LUT4 pwm_ch_out_ch8_d_s17 (
    .F(pwm_ch_out_ch8_d_20),
    .I0(sub_pwms_0_counter[10]),
    .I1(_zz_pwm_area_channels_0_counter_map[10]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s17.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch8_d_s18 (
    .F(pwm_ch_out_ch8_d_21),
    .I0(pwm_ch_out_ch8_d_34),
    .I1(pwm_area_channels_7_ccr[11]) 
);
defparam pwm_ch_out_ch8_d_s18.INIT=4'h4;
  LUT4 pwm_ch_out_ch8_d_s19 (
    .F(pwm_ch_out_ch8_d_22),
    .I0(pwm_ch_out_ch8_d_35),
    .I1(pwm_area_channels_7_ccr[12]),
    .I2(pwm_ch_out_ch8_d_24),
    .I3(pwm_area_channels_7_ccr[13]) 
);
defparam pwm_ch_out_ch8_d_s19.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s20 (
    .F(pwm_ch_out_ch8_d_23),
    .I0(pwm_area_channels_7_ccr[12]),
    .I1(pwm_area_channels_7_ccr[11]),
    .I2(pwm_ch_out_ch8_d_35),
    .I3(pwm_ch_out_ch8_d_34) 
);
defparam pwm_ch_out_ch8_d_s20.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch8_d_s21 (
    .F(pwm_ch_out_ch8_d_24),
    .I0(sub_pwms_0_counter[13]),
    .I1(_zz_pwm_area_channels_0_counter_map[13]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s21.INIT=16'h0C0A;
  LUT2 when_MyTopLevel_l241_s5 (
    .F(when_MyTopLevel_l241_8),
    .I0(ctrl_master_drive_state[2]),
    .I1(ctrl_master_drive_state[0]) 
);
defparam when_MyTopLevel_l241_s5.INIT=4'h4;
  LUT4 when_StateMachine_l230_3_s4 (
    .F(when_StateMachine_l230_3_7),
    .I0(ctrl_fsm_hit_hit_state[0]),
    .I1(ctrl_fsm_hit_hit_context),
    .I2(init_ok),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam when_StateMachine_l230_3_s4.INIT=16'h770F;
  LUT4 pwm_1_apb_PWDATA_7_s9 (
    .F(pwm_1_apb_PWDATA_7_13),
    .I0(pwm_area_ccrmap_regs_0[15]),
    .I1(pwm_1_apb_PWDATA_6_34),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(pwm_1_apb_PWDATA_7_21) 
);
defparam pwm_1_apb_PWDATA_7_s9.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_7_s10 (
    .F(pwm_1_apb_PWDATA_7_14),
    .I0(pwm_1_apb_PWDATA_7_22),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_7_23),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_7_s10.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_7_s11 (
    .F(pwm_1_apb_PWDATA_7_15),
    .I0(pwm_area_channels_3_ccr[15]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_7_24),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s11.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_7_s12 (
    .F(pwm_1_apb_PWDATA_7_16),
    .I0(pwm_area_channels_7_ccr[15]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_7_25),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s12.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_7_s13 (
    .F(pwm_1_apb_PWDATA_7_17),
    .I0(pwm_area_channels_0_ccr[7]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_7_26),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s13.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_7_s14 (
    .F(pwm_1_apb_PWDATA_7_18),
    .I0(pwm_area_channels_3_ccr[7]),
    .I1(pwm_area_channels_3_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[7]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s15 (
    .F(pwm_1_apb_PWDATA_7_19),
    .I0(pwm_1_apb_PWDATA_7_27),
    .I1(config_reg_14_9),
    .I2(pwm_1_apb_PWDATA_7_28),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s15.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_7_s16 (
    .F(pwm_1_apb_PWDATA_7_20),
    .I0(pwm_1_apb_PWDATA_7_29),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_7_30),
    .I3(pwm_1_apb_PWDATA_7_31) 
);
defparam pwm_1_apb_PWDATA_7_s16.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_6_s4 (
    .F(pwm_1_apb_PWDATA_6_8),
    .I0(ctrl_reg_choose_addr[1]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(pwm_1_apb_PWDATA_6_18),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s4.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_6_s5 (
    .F(pwm_1_apb_PWDATA_6_9),
    .I0(pwm_1_apb_PWDATA_6_19),
    .I1(pwm_area_channels_2_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_6_20),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s5.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_6_s6 (
    .F(pwm_1_apb_PWDATA_6_10),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[14]),
    .I2(pwm_1_apb_PWDATA_6_21),
    .I3(pwm_1_apb_PWDATA_6_22) 
);
defparam pwm_1_apb_PWDATA_6_s6.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_6_s7 (
    .F(pwm_1_apb_PWDATA_6_11),
    .I0(sub_pwms_0_period[14]),
    .I1(sub_pwms_0_period_15_7),
    .I2(sub_pwms_0_period_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_6_s7.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_6_s9 (
    .F(pwm_1_apb_PWDATA_6_13),
    .I0(pwm_area_timeout_area_cnt_max_0[14]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_6_23),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_6_s9.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_6_s10 (
    .F(pwm_1_apb_PWDATA_6_14),
    .I0(pwm_1_apb_PWDATA_6_24),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_1_apb_PWDATA_6_25),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_6_s10.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_6_s11 (
    .F(pwm_1_apb_PWDATA_6_15),
    .I0(pwm_1_apb_PWDATA_6_26),
    .I1(pwm_area_channels_2_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_6_27),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_6_s11.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_6_s12 (
    .F(pwm_1_apb_PWDATA_6_16),
    .I0(pwm_1_apb_PWDATA_6_34),
    .I1(pwm_1_apb_PWDATA_6_28),
    .I2(_zz_when_MyTopLevel_l97[6]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s12.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s13 (
    .F(pwm_1_apb_PWDATA_6_17),
    .I0(pwm_area_channels_7_ccr[6]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_6_29),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s13.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_5_s9 (
    .F(pwm_1_apb_PWDATA_5_13),
    .I0(pwm_area_channels_5_ccr[13]),
    .I1(pwm_area_channels_5_ccr_15_7),
    .I2(pwm_area_channels_6_ccr[13]),
    .I3(pwm_area_channels_6_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s9.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s10 (
    .F(pwm_1_apb_PWDATA_5_14),
    .I0(pwm_area_channels_3_ccr[13]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_4_ccr[13]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s11 (
    .F(pwm_1_apb_PWDATA_5_15),
    .I0(sub_pwms_0_period_15_8),
    .I1(sub_pwms_0_period[13]),
    .I2(pwm_1_apb_PWDATA_5_21),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s11.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_5_s12 (
    .F(pwm_1_apb_PWDATA_5_16),
    .I0(pwm_area_channels_0_ccr[13]),
    .I1(pwm_area_channels_0_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[13]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s12.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s13 (
    .F(pwm_1_apb_PWDATA_5_17),
    .I0(pwm_area_ccrmap_regs_0[5]),
    .I1(pwm_area_ccrmap_regs_0_15_7),
    .I2(pwm_1_apb_PWDATA_5_22),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_5_s13.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_5_s14 (
    .F(pwm_1_apb_PWDATA_5_18),
    .I0(pwm_area_channels_2_ccr[5]),
    .I1(pwm_area_channels_2_ccr_15_7),
    .I2(pwm_area_channels_6_ccr[5]),
    .I3(pwm_area_channels_6_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s15 (
    .F(pwm_1_apb_PWDATA_5_19),
    .I0(pwm_area_channels_0_ccr_15_8),
    .I1(pwm_area_channels_0_ccr[5]),
    .I2(pwm_1_apb_PWDATA_5_23),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s15.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_5_s16 (
    .F(pwm_1_apb_PWDATA_5_20),
    .I0(pwm_area_channels_3_ccr[5]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_1_apb_PWDATA_5_24),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s16.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_4_s6 (
    .F(pwm_1_apb_PWDATA_4_10),
    .I0(pwm_1_apb_PWDATA_4_19),
    .I1(config_reg_14_9),
    .I2(pwm_area_channels_2_ccr[12]),
    .I3(pwm_area_channels_2_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s6.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_4_s7 (
    .F(pwm_1_apb_PWDATA_4_11),
    .I0(pwm_area_channels_5_ccr[12]),
    .I1(pwm_area_channels_5_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_4_20),
    .I3(pwm_area_ccrmap_regs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s7.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s8 (
    .F(pwm_1_apb_PWDATA_4_12),
    .I0(pwm_1_apb_PWDATA_4_21),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_3_ccr[12]),
    .I3(pwm_area_channels_3_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s8.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_4_s9 (
    .F(pwm_1_apb_PWDATA_4_13),
    .I0(pwm_1_apb_PWDATA_6_34),
    .I1(pwm_1_apb_PWDATA_4_22),
    .I2(_zz_when_MyTopLevel_l97[12]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s9.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s10 (
    .F(pwm_1_apb_PWDATA_4_14),
    .I0(pwm_area_channels_6_ccr[12]),
    .I1(pwm_area_channels_6_ccr_15_7),
    .I2(pwm_area_channels_7_ccr[12]),
    .I3(pwm_area_channels_7_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s11 (
    .F(pwm_1_apb_PWDATA_4_15),
    .I0(pwm_1_apb_PWDATA_4_23),
    .I1(config_reg_14_9),
    .I2(pwm_1_apb_PWDATA_4_24),
    .I3(pwm_1_apb_PWDATA_4_25) 
);
defparam pwm_1_apb_PWDATA_4_s11.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_4_s12 (
    .F(pwm_1_apb_PWDATA_4_16),
    .I0(pwm_1_apb_PWDATA_4_26),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_1_apb_PWDATA_4_27),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s12.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_4_s13 (
    .F(pwm_1_apb_PWDATA_4_17),
    .I0(pwm_area_channels_7_ccr[4]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[4]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s13.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s14 (
    .F(pwm_1_apb_PWDATA_4_18),
    .I0(pwm_area_channels_2_ccr[4]),
    .I1(pwm_area_channels_2_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_4_28),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s14.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_3_s4 (
    .F(pwm_1_apb_PWDATA_3_8),
    .I0(pwm_1_apb_PWDATA_3_17),
    .I1(sub_pwms_0_period_15_7),
    .I2(_zz_when_MyTopLevel_l97[11]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s4.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_3_s5 (
    .F(pwm_1_apb_PWDATA_3_9),
    .I0(pwm_area_timeout_area_cnt_max_1_15_7),
    .I1(pwm_area_timeout_area_cnt_max_1[11]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s5.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s6 (
    .F(pwm_1_apb_PWDATA_3_10),
    .I0(pwm_area_channels_2_ccr[11]),
    .I1(pwm_area_channels_2_ccr_15_7),
    .I2(config_reg[11]),
    .I3(config_reg_14_8) 
);
defparam pwm_1_apb_PWDATA_3_s6.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s7 (
    .F(pwm_1_apb_PWDATA_3_11),
    .I0(pwm_area_timeout_area_cnt_max_0[11]),
    .I1(pwm_area_timeout_area_cnt_max_0_15_7),
    .I2(pwm_1_apb_PWDATA_3_18),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s7.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_3_s8 (
    .F(pwm_1_apb_PWDATA_3_12),
    .I0(pwm_area_channels_0_ccr[11]),
    .I1(pwm_area_channels_0_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_3_19),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s8.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_3_s9 (
    .F(pwm_1_apb_PWDATA_3_13),
    .I0(pwm_1_apb_PWDATA_3_20),
    .I1(config_reg_14_9),
    .I2(pwm_1_apb_PWDATA_3_21),
    .I3(pwm_1_apb_PWDATA_3_22) 
);
defparam pwm_1_apb_PWDATA_3_s9.INIT=16'h0B00;
  LUT4 pwm_1_apb_PWDATA_3_s10 (
    .F(pwm_1_apb_PWDATA_3_14),
    .I0(pwm_area_channels_7_ccr[3]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[3]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s11 (
    .F(pwm_1_apb_PWDATA_3_15),
    .I0(pwm_area_channels_6_ccr[3]),
    .I1(pwm_area_channels_6_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_3_23),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s11.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_3_s12 (
    .F(pwm_1_apb_PWDATA_3_16),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_1_apb_PWDATA_3_24),
    .I2(pwm_area_channels_5_ccr[3]),
    .I3(pwm_area_channels_5_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s12.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s7 (
    .F(pwm_1_apb_PWDATA_2_11),
    .I0(pwm_area_channels_3_ccr[10]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_4_ccr[10]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s7.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s8 (
    .F(pwm_1_apb_PWDATA_2_12),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_5_ccr[10]),
    .I2(pwm_area_channels_6_ccr[10]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s8.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s9 (
    .F(pwm_1_apb_PWDATA_2_13),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[10]),
    .I2(pwm_1_apb_PWDATA_2_20),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_2_s9.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_2_s10 (
    .F(pwm_1_apb_PWDATA_2_14),
    .I0(sub_pwms_0_period[10]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_1_apb_PWDATA_2_21),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s10.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_2_s11 (
    .F(pwm_1_apb_PWDATA_2_15),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[10]),
    .I2(pwm_1_apb_PWDATA_2_22),
    .I3(pwm_1_apb_PWDATA_2_23) 
);
defparam pwm_1_apb_PWDATA_2_s11.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_2_s12 (
    .F(pwm_1_apb_PWDATA_2_16),
    .I0(pwm_1_apb_PWDATA_2_24),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_2_25),
    .I3(sub_pwms_0_period_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s12.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_2_s13 (
    .F(pwm_1_apb_PWDATA_2_17),
    .I0(pwm_1_apb_PWDATA_6_34),
    .I1(pwm_1_apb_PWDATA_2_26),
    .I2(pwm_1_apb_PWDATA_2_27),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_2_s13.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_2_s14 (
    .F(pwm_1_apb_PWDATA_2_18),
    .I0(pwm_area_channels_7_ccr_15_7),
    .I1(pwm_area_channels_7_ccr[2]),
    .I2(pwm_1_apb_PWDATA_2_28),
    .I3(pwm_1_apb_PWDATA_2_29) 
);
defparam pwm_1_apb_PWDATA_2_s14.INIT=16'h0700;
  LUT4 pwm_1_apb_PWDATA_2_s15 (
    .F(pwm_1_apb_PWDATA_2_19),
    .I0(pwm_area_channels_4_ccr[2]),
    .I1(pwm_area_channels_4_ccr_15_7),
    .I2(_zz_when_MyTopLevel_l97[2]),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s10 (
    .F(pwm_1_apb_PWDATA_1_14),
    .I0(sub_pwms_0_period_15_8),
    .I1(sub_pwms_0_period[9]),
    .I2(pwm_area_channels_2_ccr[9]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s10.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s11 (
    .F(pwm_1_apb_PWDATA_1_15),
    .I0(pwm_area_channels_0_ccr_15_8),
    .I1(pwm_area_channels_4_ccr[9]),
    .I2(pwm_area_channels_6_ccr[9]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s11.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s13 (
    .F(pwm_1_apb_PWDATA_1_17),
    .I0(pwm_1_apb_PWDATA_1_23),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_1_24),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_1_s13.INIT=16'hB0BB;
  LUT4 pwm_1_apb_PWDATA_1_s14 (
    .F(pwm_1_apb_PWDATA_1_18),
    .I0(pwm_area_channels_3_ccr[1]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_1_25),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s14.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_1_s15 (
    .F(pwm_1_apb_PWDATA_1_19),
    .I0(pwm_1_apb_PWDATA_1_26),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(pwm_area_channels_2_ccr[1]),
    .I3(pwm_area_channels_2_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s15.INIT=16'h0BBB;
  LUT4 pwm_1_apb_PWDATA_1_s16 (
    .F(pwm_1_apb_PWDATA_1_20),
    .I0(pwm_area_channels_0_ccr_15_7),
    .I1(pwm_area_channels_0_ccr[1]),
    .I2(pwm_area_channels_6_ccr[1]),
    .I3(pwm_area_channels_6_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s17 (
    .F(pwm_1_apb_PWDATA_1_21),
    .I0(pwm_area_channels_4_ccr[1]),
    .I1(pwm_area_channels_4_ccr_15_7),
    .I2(pwm_area_channels_7_ccr[1]),
    .I3(pwm_area_channels_7_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s18 (
    .F(pwm_1_apb_PWDATA_1_22),
    .I0(pwm_area_timeout_area_cnt_max_0[1]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[1]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_1_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s7 (
    .F(pwm_1_apb_PWDATA_0_11),
    .I0(pwm_area_channels_3_ccr[0]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_5_ccr[0]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_0_s7.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s8 (
    .F(pwm_1_apb_PWDATA_0_12),
    .I0(pwm_area_channels_1_ccr[0]),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_1_apb_PWDATA_0_20),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_0_s8.INIT=16'hF800;
  LUT4 pwm_1_apb_PWDATA_0_s9 (
    .F(pwm_1_apb_PWDATA_0_13),
    .I0(sub_pwms_0_period[0]),
    .I1(sub_pwms_0_period_15_7),
    .I2(sub_pwms_0_period_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_0_s9.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_0_s10 (
    .F(pwm_1_apb_PWDATA_0_14),
    .I0(config_reg_14_9),
    .I1(pwm_area_timeout_area_cnt_max_0[0]),
    .I2(pwm_1_apb_PWDATA_0_21),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s10.INIT=16'h8F00;
  LUT4 pwm_1_apb_PWDATA_0_s11 (
    .F(pwm_1_apb_PWDATA_0_15),
    .I0(config_reg[0]),
    .I1(config_reg_14_8),
    .I2(pwm_1_apb_PWDATA_0_22),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s11.INIT=16'h7077;
  LUT4 pwm_1_apb_PWDATA_0_s12 (
    .F(pwm_1_apb_PWDATA_0_16),
    .I0(_zz_when_MyTopLevel_l97_15_7),
    .I1(_zz_when_MyTopLevel_l97[8]),
    .I2(ctrl_fsm_master_read_read_state[0]),
    .I3(pwm_1_apb_PWDATA_0_23) 
);
defparam pwm_1_apb_PWDATA_0_s12.INIT=16'h0007;
  LUT4 pwm_1_apb_PWDATA_0_s13 (
    .F(pwm_1_apb_PWDATA_0_17),
    .I0(pwm_area_ccrmap_regs_0[8]),
    .I1(pwm_1_apb_PWDATA_6_34),
    .I2(ctrl_reg_choose_addr[5]),
    .I3(pwm_1_apb_PWDATA_0_24) 
);
defparam pwm_1_apb_PWDATA_0_s13.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_0_s14 (
    .F(pwm_1_apb_PWDATA_0_18),
    .I0(pwm_1_apb_PWDATA_0_25),
    .I1(pwm_1_apb_PWDATA_0_26),
    .I2(sub_pwms_0_period_15_7),
    .I3(pwm_1_apb_PWDATA_0_27) 
);
defparam pwm_1_apb_PWDATA_0_s14.INIT=16'h004F;
  LUT4 pwm_1_apb_PWDATA_0_s15 (
    .F(pwm_1_apb_PWDATA_0_19),
    .I0(pwm_area_channels_7_ccr[8]),
    .I1(pwm_area_channels_7_ccr_15_7),
    .I2(pwm_1_apb_PWDATA_0_28),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s15.INIT=16'h7077;
  LUT4 pwm_ch_out_ch1_d_s27 (
    .F(pwm_ch_out_ch1_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s28 (
    .F(pwm_ch_out_ch1_d_31),
    .I0(pwm_area_channels_0_ccr[1]),
    .I1(pwm_ch_out_ch1_d_38),
    .I2(pwm_ch_out_ch1_d_39),
    .I3(pwm_area_channels_0_ccr[0]) 
);
defparam pwm_ch_out_ch1_d_s28.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch1_d_s29 (
    .F(pwm_ch_out_ch1_d_32),
    .I0(pwm_area_channels_0_ccr[3]),
    .I1(pwm_ch_out_ch1_d_34),
    .I2(pwm_area_channels_0_ccr[4]),
    .I3(pwm_ch_out_ch1_d_33) 
);
defparam pwm_ch_out_ch1_d_s29.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch1_d_s30 (
    .F(pwm_ch_out_ch1_d_33),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s30.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s31 (
    .F(pwm_ch_out_ch1_d_34),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s32 (
    .F(pwm_ch_out_ch1_d_35),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s33 (
    .F(pwm_ch_out_ch1_d_36),
    .I0(pwm_area_channels_0_ccr[7]),
    .I1(pwm_ch_out_ch1_d_19),
    .I2(pwm_ch_out_ch1_d_6),
    .I3(pwm_area_channels_0_ccr[6]) 
);
defparam pwm_ch_out_ch1_d_s33.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch1_d_s34 (
    .F(pwm_ch_out_ch1_d_37),
    .I0(pwm_area_channels_0_ccr[12]),
    .I1(pwm_area_channels_0_ccr[11]),
    .I2(pwm_ch_out_ch1_d_27),
    .I3(pwm_ch_out_ch1_d_26) 
);
defparam pwm_ch_out_ch1_d_s34.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch2_d_s27 (
    .F(pwm_ch_out_ch2_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s28 (
    .F(pwm_ch_out_ch2_d_31),
    .I0(pwm_area_channels_1_ccr[1]),
    .I1(pwm_ch_out_ch2_d_37),
    .I2(pwm_ch_out_ch2_d_38),
    .I3(pwm_area_channels_1_ccr[0]) 
);
defparam pwm_ch_out_ch2_d_s28.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch2_d_s29 (
    .F(pwm_ch_out_ch2_d_32),
    .I0(pwm_area_channels_1_ccr[3]),
    .I1(pwm_ch_out_ch2_d_34),
    .I2(pwm_area_channels_1_ccr[4]),
    .I3(pwm_ch_out_ch2_d_33) 
);
defparam pwm_ch_out_ch2_d_s29.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch2_d_s30 (
    .F(pwm_ch_out_ch2_d_33),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s30.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s31 (
    .F(pwm_ch_out_ch2_d_34),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s32 (
    .F(pwm_ch_out_ch2_d_35),
    .I0(pwm_area_channels_1_ccr[7]),
    .I1(pwm_ch_out_ch2_d_19),
    .I2(pwm_ch_out_ch2_d_18),
    .I3(pwm_area_channels_1_ccr[6]) 
);
defparam pwm_ch_out_ch2_d_s32.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch2_d_s33 (
    .F(pwm_ch_out_ch2_d_36),
    .I0(pwm_area_channels_1_ccr[12]),
    .I1(pwm_area_channels_1_ccr[11]),
    .I2(pwm_ch_out_ch2_d_27),
    .I3(pwm_ch_out_ch2_d_25) 
);
defparam pwm_ch_out_ch2_d_s33.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch3_d_s22 (
    .F(pwm_ch_out_ch3_d_25),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s22.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s23 (
    .F(pwm_ch_out_ch3_d_26),
    .I0(pwm_area_channels_2_ccr[4]),
    .I1(pwm_ch_out_ch3_d_36),
    .I2(pwm_ch_out_ch3_d_37),
    .I3(pwm_area_channels_2_ccr[3]) 
);
defparam pwm_ch_out_ch3_d_s23.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch3_d_s24 (
    .F(pwm_ch_out_ch3_d_27),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s25 (
    .F(pwm_ch_out_ch3_d_28),
    .I0(pwm_area_channels_2_ccr[1]),
    .I1(pwm_ch_out_ch3_d_38),
    .I2(pwm_ch_out_ch3_d_39),
    .I3(pwm_area_channels_2_ccr[0]) 
);
defparam pwm_ch_out_ch3_d_s25.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch3_d_s26 (
    .F(pwm_ch_out_ch3_d_29),
    .I0(pwm_area_channels_2_ccr[3]),
    .I1(pwm_ch_out_ch3_d_37),
    .I2(pwm_area_channels_2_ccr[4]),
    .I3(pwm_ch_out_ch3_d_36) 
);
defparam pwm_ch_out_ch3_d_s26.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch3_d_s27 (
    .F(pwm_ch_out_ch3_d_30),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s28 (
    .F(pwm_ch_out_ch3_d_31),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s29 (
    .F(pwm_ch_out_ch3_d_32),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s30 (
    .F(pwm_ch_out_ch3_d_33),
    .I0(pwm_area_channels_2_ccr[7]),
    .I1(pwm_ch_out_ch3_d_31),
    .I2(pwm_ch_out_ch3_d_30),
    .I3(pwm_area_channels_2_ccr[6]) 
);
defparam pwm_ch_out_ch3_d_s30.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch3_d_s31 (
    .F(pwm_ch_out_ch3_d_34),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s32 (
    .F(pwm_ch_out_ch3_d_35),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s25 (
    .F(pwm_ch_out_ch4_d_28),
    .I0(pwm_ch_out_ch4_d_38),
    .I1(pwm_area_channels_3_ccr[0]),
    .I2(pwm_ch_out_ch4_d_39),
    .I3(pwm_area_channels_3_ccr[1]) 
);
defparam pwm_ch_out_ch4_d_s25.INIT=16'h8F00;
  LUT4 pwm_ch_out_ch4_d_s26 (
    .F(pwm_ch_out_ch4_d_29),
    .I0(pwm_ch_out_ch4_d_38),
    .I1(pwm_area_ccrmap_regs_0[7]),
    .I2(pwm_ch_out_ch4_d_39),
    .I3(pwm_area_channels_3_ccr[0]) 
);
defparam pwm_ch_out_ch4_d_s26.INIT=16'h0E00;
  LUT4 pwm_ch_out_ch4_d_s27 (
    .F(pwm_ch_out_ch4_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s28 (
    .F(pwm_ch_out_ch4_d_31),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s29 (
    .F(pwm_ch_out_ch4_d_32),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s30 (
    .F(pwm_ch_out_ch4_d_33),
    .I0(pwm_area_channels_3_ccr[6]),
    .I1(pwm_ch_out_ch4_d_40),
    .I2(pwm_area_channels_3_ccr[8]),
    .I3(pwm_ch_out_ch4_d_35) 
);
defparam pwm_ch_out_ch4_d_s30.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch4_d_s31 (
    .F(pwm_ch_out_ch4_d_34),
    .I0(pwm_area_channels_3_ccr[7]),
    .I1(pwm_ch_out_ch4_d_32),
    .I2(pwm_ch_out_ch4_d_40),
    .I3(pwm_area_channels_3_ccr[6]) 
);
defparam pwm_ch_out_ch4_d_s31.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch4_d_s32 (
    .F(pwm_ch_out_ch4_d_35),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s33 (
    .F(pwm_ch_out_ch4_d_36),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s34 (
    .F(pwm_ch_out_ch4_d_37),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s24 (
    .F(pwm_ch_out_ch5_d_27),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s25 (
    .F(pwm_ch_out_ch5_d_28),
    .I0(pwm_ch_out_ch5_d_37),
    .I1(pwm_area_channels_4_ccr[3]),
    .I2(pwm_ch_out_ch5_d_33),
    .I3(pwm_area_channels_4_ccr[5]) 
);
defparam pwm_ch_out_ch5_d_s25.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch5_d_s26 (
    .F(pwm_ch_out_ch5_d_29),
    .I0(pwm_area_channels_4_ccr[1]),
    .I1(pwm_ch_out_ch5_d_38),
    .I2(pwm_ch_out_ch5_d_39),
    .I3(pwm_area_channels_4_ccr[0]) 
);
defparam pwm_ch_out_ch5_d_s26.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch5_d_s27 (
    .F(pwm_ch_out_ch5_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s28 (
    .F(pwm_ch_out_ch5_d_31),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s29 (
    .F(pwm_ch_out_ch5_d_32),
    .I0(pwm_area_channels_4_ccr[4]),
    .I1(pwm_area_channels_4_ccr[3]),
    .I2(pwm_ch_out_ch5_d_27),
    .I3(pwm_ch_out_ch5_d_37) 
);
defparam pwm_ch_out_ch5_d_s29.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch5_d_s30 (
    .F(pwm_ch_out_ch5_d_33),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s30.INIT=16'h0C0A;
  LUT2 pwm_ch_out_ch5_d_s31 (
    .F(pwm_ch_out_ch5_d_34),
    .I0(pwm_area_channels_4_ccr[6]),
    .I1(pwm_ch_out_ch5_d_35) 
);
defparam pwm_ch_out_ch5_d_s31.INIT=4'h4;
  LUT4 pwm_ch_out_ch5_d_s32 (
    .F(pwm_ch_out_ch5_d_35),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s33 (
    .F(pwm_ch_out_ch5_d_36),
    .I0(pwm_area_channels_4_ccr[12]),
    .I1(pwm_area_channels_4_ccr[11]),
    .I2(pwm_ch_out_ch5_d_24),
    .I3(pwm_ch_out_ch5_d_22) 
);
defparam pwm_ch_out_ch5_d_s33.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch6_d_s24 (
    .F(pwm_ch_out_ch6_d_27),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s24.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s25 (
    .F(pwm_ch_out_ch6_d_28),
    .I0(pwm_area_channels_5_ccr[4]),
    .I1(pwm_ch_out_ch6_d_35),
    .I2(pwm_ch_out_ch6_d_36),
    .I3(pwm_area_channels_5_ccr[3]) 
);
defparam pwm_ch_out_ch6_d_s25.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch6_d_s26 (
    .F(pwm_ch_out_ch6_d_29),
    .I0(pwm_area_channels_5_ccr[1]),
    .I1(pwm_ch_out_ch6_d_37),
    .I2(pwm_ch_out_ch6_d_38),
    .I3(pwm_area_channels_5_ccr[0]) 
);
defparam pwm_ch_out_ch6_d_s26.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch6_d_s27 (
    .F(pwm_ch_out_ch6_d_30),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s28 (
    .F(pwm_ch_out_ch6_d_31),
    .I0(pwm_area_channels_5_ccr[3]),
    .I1(pwm_ch_out_ch6_d_36),
    .I2(pwm_area_channels_5_ccr[4]),
    .I3(pwm_ch_out_ch6_d_35) 
);
defparam pwm_ch_out_ch6_d_s28.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch6_d_s29 (
    .F(pwm_ch_out_ch6_d_32),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s30 (
    .F(pwm_ch_out_ch6_d_33),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s30.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s31 (
    .F(pwm_ch_out_ch6_d_34),
    .I0(pwm_area_channels_5_ccr[12]),
    .I1(pwm_area_channels_5_ccr[11]),
    .I2(pwm_ch_out_ch6_d_24),
    .I3(pwm_ch_out_ch6_d_22) 
);
defparam pwm_ch_out_ch6_d_s31.INIT=16'h8EAF;
  LUT4 pwm_ch_out_ch7_d_s22 (
    .F(pwm_ch_out_ch7_d_25),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s22.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s23 (
    .F(pwm_ch_out_ch7_d_26),
    .I0(pwm_area_channels_6_ccr[4]),
    .I1(pwm_ch_out_ch7_d_36),
    .I2(pwm_ch_out_ch7_d_37),
    .I3(pwm_area_channels_6_ccr[3]) 
);
defparam pwm_ch_out_ch7_d_s23.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch7_d_s24 (
    .F(pwm_ch_out_ch7_d_27),
    .I0(pwm_area_channels_6_ccr[1]),
    .I1(pwm_ch_out_ch7_d_38),
    .I2(pwm_ch_out_ch7_d_39),
    .I3(pwm_area_channels_6_ccr[0]) 
);
defparam pwm_ch_out_ch7_d_s24.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch7_d_s25 (
    .F(pwm_ch_out_ch7_d_28),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s25.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s26 (
    .F(pwm_ch_out_ch7_d_29),
    .I0(pwm_area_channels_6_ccr[3]),
    .I1(pwm_ch_out_ch7_d_37),
    .I2(pwm_area_channels_6_ccr[4]),
    .I3(pwm_ch_out_ch7_d_36) 
);
defparam pwm_ch_out_ch7_d_s26.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch7_d_s27 (
    .F(pwm_ch_out_ch7_d_30),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s28 (
    .F(pwm_ch_out_ch7_d_31),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s29 (
    .F(pwm_ch_out_ch7_d_32),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s30 (
    .F(pwm_ch_out_ch7_d_33),
    .I0(pwm_area_channels_6_ccr[7]),
    .I1(pwm_ch_out_ch7_d_31),
    .I2(pwm_ch_out_ch7_d_30),
    .I3(pwm_area_channels_6_ccr[6]) 
);
defparam pwm_ch_out_ch7_d_s30.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch7_d_s31 (
    .F(pwm_ch_out_ch7_d_34),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s32 (
    .F(pwm_ch_out_ch7_d_35),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s22 (
    .F(pwm_ch_out_ch8_d_25),
    .I0(pwm_area_channels_7_ccr[1]),
    .I1(pwm_ch_out_ch8_d_36),
    .I2(pwm_ch_out_ch8_d_37),
    .I3(pwm_area_channels_7_ccr[0]) 
);
defparam pwm_ch_out_ch8_d_s22.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch8_d_s23 (
    .F(pwm_ch_out_ch8_d_26),
    .I0(sub_pwms_0_counter[2]),
    .I1(_zz_pwm_area_channels_0_counter_map[2]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s23.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s24 (
    .F(pwm_ch_out_ch8_d_27),
    .I0(pwm_area_channels_7_ccr[3]),
    .I1(pwm_ch_out_ch8_d_38),
    .I2(pwm_area_channels_7_ccr[4]),
    .I3(pwm_ch_out_ch8_d_39) 
);
defparam pwm_ch_out_ch8_d_s24.INIT=16'hB0BB;
  LUT4 pwm_ch_out_ch8_d_s25 (
    .F(pwm_ch_out_ch8_d_28),
    .I0(sub_pwms_0_counter[5]),
    .I1(_zz_pwm_area_channels_0_counter_map[5]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s25.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s26 (
    .F(pwm_ch_out_ch8_d_29),
    .I0(pwm_area_channels_7_ccr[4]),
    .I1(pwm_ch_out_ch8_d_39),
    .I2(pwm_ch_out_ch8_d_38),
    .I3(pwm_area_channels_7_ccr[3]) 
);
defparam pwm_ch_out_ch8_d_s26.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch8_d_s27 (
    .F(pwm_ch_out_ch8_d_30),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s27.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s28 (
    .F(pwm_ch_out_ch8_d_31),
    .I0(sub_pwms_0_counter[7]),
    .I1(_zz_pwm_area_channels_0_counter_map[7]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s28.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s29 (
    .F(pwm_ch_out_ch8_d_32),
    .I0(sub_pwms_0_counter[8]),
    .I1(_zz_pwm_area_channels_0_counter_map[8]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s29.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s30 (
    .F(pwm_ch_out_ch8_d_33),
    .I0(pwm_area_channels_7_ccr[7]),
    .I1(pwm_ch_out_ch8_d_31),
    .I2(pwm_ch_out_ch8_d_30),
    .I3(pwm_area_channels_7_ccr[6]) 
);
defparam pwm_ch_out_ch8_d_s30.INIT=16'hD4DD;
  LUT4 pwm_ch_out_ch8_d_s31 (
    .F(pwm_ch_out_ch8_d_34),
    .I0(sub_pwms_0_counter[11]),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s31.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s32 (
    .F(pwm_ch_out_ch8_d_35),
    .I0(sub_pwms_0_counter[12]),
    .I1(_zz_pwm_area_channels_0_counter_map[12]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s32.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_7_s17 (
    .F(pwm_1_apb_PWDATA_7_21),
    .I0(pwm_area_channels_0_ccr[15]),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_0_ccr_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_7_s17.INIT=16'h007F;
  LUT4 pwm_1_apb_PWDATA_7_s18 (
    .F(pwm_1_apb_PWDATA_7_22),
    .I0(pwm_area_channels_4_ccr[15]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_5_ccr[15]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s19 (
    .F(pwm_1_apb_PWDATA_7_23),
    .I0(pwm_area_timeout_area_cnt_max_0[15]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[15]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s20 (
    .F(pwm_1_apb_PWDATA_7_24),
    .I0(sub_pwms_0_period_15_7),
    .I1(sub_pwms_0_period[15]),
    .I2(config_reg[15]),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_7_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s21 (
    .F(pwm_1_apb_PWDATA_7_25),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_1_ccr[15]),
    .I2(pwm_area_channels_2_ccr[15]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s21.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s22 (
    .F(pwm_1_apb_PWDATA_7_26),
    .I0(sub_pwms_0_period_15_8),
    .I1(sub_pwms_0_period[7]),
    .I2(pwm_area_channels_2_ccr[7]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s22.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s23 (
    .F(pwm_1_apb_PWDATA_7_27),
    .I0(config_reg[7]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[7]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_7_s23.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s24 (
    .F(pwm_1_apb_PWDATA_7_28),
    .I0(pwm_area_channels_0_ccr_15_8),
    .I1(pwm_area_channels_4_ccr[7]),
    .I2(pwm_area_channels_6_ccr[7]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s24.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s25 (
    .F(pwm_1_apb_PWDATA_7_29),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_1_ccr[7]),
    .I2(pwm_area_channels_5_ccr[7]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_7_s25.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_7_s26 (
    .F(pwm_1_apb_PWDATA_7_30),
    .I0(pwm_1_apb_PWDATA_7_32),
    .I1(ctrl_reg_choose_addr[2]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_1_apb_PWDATA_7_s26.INIT=16'h0100;
  LUT4 pwm_1_apb_PWDATA_7_s27 (
    .F(pwm_1_apb_PWDATA_7_31),
    .I0(pwm_area_timeout_area_cnt_max_0[7]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(config_reg_14_9),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_7_s27.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_6_s14 (
    .F(pwm_1_apb_PWDATA_6_18),
    .I0(pwm_area_channels_3_ccr[14]),
    .I1(pwm_area_channels_4_ccr[14]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_6_s14.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_6_s15 (
    .F(pwm_1_apb_PWDATA_6_19),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_2_ccr[14]),
    .I2(pwm_area_channels_6_ccr[14]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s16 (
    .F(pwm_1_apb_PWDATA_6_20),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_1_ccr[14]),
    .I2(pwm_area_channels_5_ccr[14]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s16.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_6_s17 (
    .F(pwm_1_apb_PWDATA_6_21),
    .I0(pwm_area_channels_7_ccr[14]),
    .I1(pwm_area_ccrmap_regs_0_15_9),
    .I2(pwm_area_channels_7_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s17.INIT=8'h80;
  LUT3 pwm_1_apb_PWDATA_6_s18 (
    .F(pwm_1_apb_PWDATA_6_22),
    .I0(pwm_area_channels_0_ccr[14]),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s18.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_6_s19 (
    .F(pwm_1_apb_PWDATA_6_23),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_timeout_area_cnt_max_1[14]),
    .I2(config_reg[14]),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s20 (
    .F(pwm_1_apb_PWDATA_6_24),
    .I0(pwm_area_channels_0_ccr[6]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_6_30),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_6_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s21 (
    .F(pwm_1_apb_PWDATA_6_25),
    .I0(pwm_1_apb_PWDATA_6_32),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s21.INIT=16'h0100;
  LUT4 pwm_1_apb_PWDATA_6_s22 (
    .F(pwm_1_apb_PWDATA_6_26),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_2_ccr[6]),
    .I2(pwm_area_channels_6_ccr[6]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_6_s22.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_6_s23 (
    .F(pwm_1_apb_PWDATA_6_27),
    .I0(config_reg[6]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[6]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s23.INIT=16'h0777;
  LUT2 pwm_1_apb_PWDATA_6_s24 (
    .F(pwm_1_apb_PWDATA_6_28),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_1_apb_PWDATA_6_s24.INIT=4'h8;
  LUT4 pwm_1_apb_PWDATA_6_s25 (
    .F(pwm_1_apb_PWDATA_6_29),
    .I0(pwm_area_channels_3_ccr[6]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_5_ccr[6]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_6_s25.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s17 (
    .F(pwm_1_apb_PWDATA_5_21),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_1_ccr[13]),
    .I2(pwm_area_channels_2_ccr[13]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s18 (
    .F(pwm_1_apb_PWDATA_5_22),
    .I0(config_reg[5]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_timeout_area_cnt_max_0[5]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_5_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s19 (
    .F(pwm_1_apb_PWDATA_5_23),
    .I0(sub_pwms_0_period[5]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_1_ccr[5]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_5_s20 (
    .F(pwm_1_apb_PWDATA_5_24),
    .I0(pwm_area_channels_4_ccr[5]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_5_ccr[5]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_5_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s15 (
    .F(pwm_1_apb_PWDATA_4_19),
    .I0(pwm_area_timeout_area_cnt_max_0[12]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_timeout_area_cnt_max_1[12]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s16 (
    .F(pwm_1_apb_PWDATA_4_20),
    .I0(sub_pwms_0_period[12]),
    .I1(config_reg[12]),
    .I2(ctrl_reg_choose_addr[7]),
    .I3(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_4_s16.INIT=16'hCA00;
  LUT4 pwm_1_apb_PWDATA_4_s17 (
    .F(pwm_1_apb_PWDATA_4_21),
    .I0(pwm_area_channels_0_ccr[12]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_1_ccr[12]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s17.INIT=16'h0777;
  LUT2 pwm_1_apb_PWDATA_4_s18 (
    .F(pwm_1_apb_PWDATA_4_22),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_1_apb_PWDATA_4_s18.INIT=4'h8;
  LUT4 pwm_1_apb_PWDATA_4_s19 (
    .F(pwm_1_apb_PWDATA_4_23),
    .I0(pwm_area_timeout_area_cnt_max_0[4]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_4_29),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_4_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s20 (
    .F(pwm_1_apb_PWDATA_4_24),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[4]),
    .I2(pwm_area_ccrmap_regs_0_15_8),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_1_apb_PWDATA_4_s20.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_4_s21 (
    .F(pwm_1_apb_PWDATA_4_25),
    .I0(pwm_area_channels_6_ccr[4]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_area_channels_2_ccr_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_4_s21.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_4_s22 (
    .F(pwm_1_apb_PWDATA_4_26),
    .I0(sub_pwms_0_period[4]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_1_ccr[4]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s22.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s23 (
    .F(pwm_1_apb_PWDATA_4_27),
    .I0(pwm_area_channels_4_ccr[4]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(sub_pwms_0_period_15_7),
    .I3(pwm_area_channels_0_ccr[4]) 
);
defparam pwm_1_apb_PWDATA_4_s23.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_4_s24 (
    .F(pwm_1_apb_PWDATA_4_28),
    .I0(pwm_area_channels_3_ccr[4]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_5_ccr[4]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_4_s24.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s13 (
    .F(pwm_1_apb_PWDATA_3_17),
    .I0(sub_pwms_0_period[11]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_1_ccr[11]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_3_s13.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s14 (
    .F(pwm_1_apb_PWDATA_3_18),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_5_ccr[11]),
    .I2(pwm_area_channels_6_ccr[11]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s14.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s15 (
    .F(pwm_1_apb_PWDATA_3_19),
    .I0(pwm_area_channels_3_ccr[11]),
    .I1(sub_pwms_0_period_15_8),
    .I2(pwm_area_channels_4_ccr[11]),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s15.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s16 (
    .F(pwm_1_apb_PWDATA_3_20),
    .I0(pwm_area_timeout_area_cnt_max_0[3]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_3_25),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_3_s16.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s17 (
    .F(pwm_1_apb_PWDATA_3_21),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[3]),
    .I2(pwm_area_ccrmap_regs_0_15_8),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_1_apb_PWDATA_3_s17.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_3_s18 (
    .F(pwm_1_apb_PWDATA_3_22),
    .I0(pwm_area_channels_3_ccr[3]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(sub_pwms_0_period_15_8),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_3_s18.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_3_s19 (
    .F(pwm_1_apb_PWDATA_3_23),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_0_ccr[3]),
    .I2(pwm_area_channels_4_ccr[3]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_3_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_3_s20 (
    .F(pwm_1_apb_PWDATA_3_24),
    .I0(sub_pwms_0_period[3]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(pwm_1_apb_PWDATA_3_26),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_3_s20.INIT=16'h0E00;
  LUT3 pwm_1_apb_PWDATA_2_s16 (
    .F(pwm_1_apb_PWDATA_2_20),
    .I0(pwm_area_channels_2_ccr[10]),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s16.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_2_s17 (
    .F(pwm_1_apb_PWDATA_2_21),
    .I0(pwm_area_channels_0_ccr[10]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_1_ccr[10]),
    .I3(pwm_area_channels_1_ccr_15_7) 
);
defparam pwm_1_apb_PWDATA_2_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s18 (
    .F(pwm_1_apb_PWDATA_2_22),
    .I0(ctrl_reg_choose_addr[7]),
    .I1(pwm_area_timeout_area_cnt_max_0[10]),
    .I2(pwm_area_channels_0_ccr_15_8),
    .I3(pwm_area_ccrmap_regs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s18.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_2_s19 (
    .F(pwm_1_apb_PWDATA_2_23),
    .I0(ctrl_reg_choose_addr[0]),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(pwm_1_apb_PWDATA_2_30),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_2_s19.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_2_s20 (
    .F(pwm_1_apb_PWDATA_2_24),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_5_ccr[2]),
    .I2(pwm_area_channels_6_ccr[2]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_2_s21 (
    .F(pwm_1_apb_PWDATA_2_25),
    .I0(pwm_area_channels_0_ccr[2]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_2_31),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_2_s21.INIT=16'h7077;
  LUT2 pwm_1_apb_PWDATA_2_s22 (
    .F(pwm_1_apb_PWDATA_2_26),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_1_apb_PWDATA_2_s22.INIT=4'h8;
  LUT4 pwm_1_apb_PWDATA_2_s23 (
    .F(pwm_1_apb_PWDATA_2_27),
    .I0(pwm_area_timeout_area_cnt_max_0[2]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_1_apb_PWDATA_2_32),
    .I3(pwm_1_apb_PWDATA_6_31) 
);
defparam pwm_1_apb_PWDATA_2_s23.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_2_s24 (
    .F(pwm_1_apb_PWDATA_2_28),
    .I0(pwm_area_channels_3_ccr[2]),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_2_s24.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_2_s25 (
    .F(pwm_1_apb_PWDATA_2_29),
    .I0(pwm_area_channels_1_ccr[2]),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(sub_pwms_0_period_15_7),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_2_s25.INIT=16'h7F00;
  LUT4 pwm_1_apb_PWDATA_1_s19 (
    .F(pwm_1_apb_PWDATA_1_23),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_1_ccr[9]),
    .I2(pwm_area_channels_5_ccr[9]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s19.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s20 (
    .F(pwm_1_apb_PWDATA_1_24),
    .I0(pwm_area_timeout_area_cnt_max_0[9]),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(pwm_area_channels_1_ccr_15_7),
    .I3(pwm_area_timeout_area_cnt_max_1[9]) 
);
defparam pwm_1_apb_PWDATA_1_s20.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s21 (
    .F(pwm_1_apb_PWDATA_1_25),
    .I0(sub_pwms_0_period_15_7),
    .I1(sub_pwms_0_period[1]),
    .I2(config_reg[1]),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_1_s21.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_1_s22 (
    .F(pwm_1_apb_PWDATA_1_26),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_1_ccr[1]),
    .I2(pwm_area_channels_5_ccr[1]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_1_s22.INIT=16'h0777;
  LUT3 pwm_1_apb_PWDATA_0_s16 (
    .F(pwm_1_apb_PWDATA_0_20),
    .I0(ctrl_reg_choose_addr[7]),
    .I1(pwm_area_timeout_area_cnt_max_1[0]),
    .I2(pwm_area_ccrmap_regs_0_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s16.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_0_s17 (
    .F(pwm_1_apb_PWDATA_0_21),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_0_ccr[0]),
    .I2(pwm_area_channels_4_ccr[0]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s17.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s18 (
    .F(pwm_1_apb_PWDATA_0_22),
    .I0(sub_pwms_0_period_15_7),
    .I1(pwm_area_channels_2_ccr[0]),
    .I2(pwm_area_channels_6_ccr[0]),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s18.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s19 (
    .F(pwm_1_apb_PWDATA_0_23),
    .I0(ctrl_reg_choose_addr[3]),
    .I1(ctrl_reg_choose_addr[4]),
    .I2(pwm_1_apb_PWDATA_0_29),
    .I3(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s19.INIT=16'h1000;
  LUT4 pwm_1_apb_PWDATA_0_s20 (
    .F(pwm_1_apb_PWDATA_0_24),
    .I0(pwm_1_apb_PWDATA_0_30),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_0_s20.INIT=16'h0100;
  LUT2 pwm_1_apb_PWDATA_0_s21 (
    .F(pwm_1_apb_PWDATA_0_25),
    .I0(sub_pwms_0_period[8]),
    .I1(sub_pwms_0_period_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s21.INIT=4'h8;
  LUT4 pwm_1_apb_PWDATA_0_s22 (
    .F(pwm_1_apb_PWDATA_0_26),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(pwm_area_channels_1_ccr[8]),
    .I2(pwm_area_channels_2_ccr[8]),
    .I3(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s22.INIT=16'h0777;
  LUT4 pwm_1_apb_PWDATA_0_s23 (
    .F(pwm_1_apb_PWDATA_0_27),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(ctrl_reg_choose_addr[1]),
    .I2(pwm_1_apb_PWDATA_0_31),
    .I3(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_1_apb_PWDATA_0_s23.INIT=16'h4000;
  LUT4 pwm_1_apb_PWDATA_0_s24 (
    .F(pwm_1_apb_PWDATA_0_28),
    .I0(pwm_area_channels_3_ccr_15_8),
    .I1(pwm_area_channels_3_ccr[8]),
    .I2(config_reg[8]),
    .I3(config_reg_14_9) 
);
defparam pwm_1_apb_PWDATA_0_s24.INIT=16'h0777;
  LUT4 pwm_ch_out_ch1_d_s35 (
    .F(pwm_ch_out_ch1_d_38),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch1_d_s36 (
    .F(pwm_ch_out_ch1_d_39),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[1]),
    .I3(pwm_area_ccrmap_regs_0[0]) 
);
defparam pwm_ch_out_ch1_d_s36.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s34 (
    .F(pwm_ch_out_ch2_d_37),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch2_d_s35 (
    .F(pwm_ch_out_ch2_d_38),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[3]),
    .I3(pwm_area_ccrmap_regs_0[2]) 
);
defparam pwm_ch_out_ch2_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s33 (
    .F(pwm_ch_out_ch3_d_36),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s34 (
    .F(pwm_ch_out_ch3_d_37),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s35 (
    .F(pwm_ch_out_ch3_d_38),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch3_d_s36 (
    .F(pwm_ch_out_ch3_d_39),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[5]),
    .I3(pwm_area_ccrmap_regs_0[4]) 
);
defparam pwm_ch_out_ch3_d_s36.INIT=16'h0C0A;
  LUT3 pwm_ch_out_ch4_d_s35 (
    .F(pwm_ch_out_ch4_d_38),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s35.INIT=8'h35;
  LUT4 pwm_ch_out_ch4_d_s36 (
    .F(pwm_ch_out_ch4_d_39),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s36.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch4_d_s37 (
    .F(pwm_ch_out_ch4_d_40),
    .I0(sub_pwms_0_counter[6]),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(pwm_area_ccrmap_regs_0[7]),
    .I3(pwm_area_ccrmap_regs_0[6]) 
);
defparam pwm_ch_out_ch4_d_s37.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s34 (
    .F(pwm_ch_out_ch5_d_37),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s35 (
    .F(pwm_ch_out_ch5_d_38),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch5_d_s36 (
    .F(pwm_ch_out_ch5_d_39),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[9]),
    .I3(pwm_area_ccrmap_regs_0[8]) 
);
defparam pwm_ch_out_ch5_d_s36.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s32 (
    .F(pwm_ch_out_ch6_d_35),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s32.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s33 (
    .F(pwm_ch_out_ch6_d_36),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s34 (
    .F(pwm_ch_out_ch6_d_37),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch6_d_s35 (
    .F(pwm_ch_out_ch6_d_38),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[11]),
    .I3(pwm_area_ccrmap_regs_0[10]) 
);
defparam pwm_ch_out_ch6_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s33 (
    .F(pwm_ch_out_ch7_d_36),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s34 (
    .F(pwm_ch_out_ch7_d_37),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s35 (
    .F(pwm_ch_out_ch7_d_38),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch7_d_s36 (
    .F(pwm_ch_out_ch7_d_39),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[13]),
    .I3(pwm_area_ccrmap_regs_0[12]) 
);
defparam pwm_ch_out_ch7_d_s36.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s33 (
    .F(pwm_ch_out_ch8_d_36),
    .I0(sub_pwms_0_counter[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[1]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s33.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s34 (
    .F(pwm_ch_out_ch8_d_37),
    .I0(sub_pwms_0_counter[0]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s34.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s35 (
    .F(pwm_ch_out_ch8_d_38),
    .I0(sub_pwms_0_counter[3]),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s35.INIT=16'h0C0A;
  LUT4 pwm_ch_out_ch8_d_s36 (
    .F(pwm_ch_out_ch8_d_39),
    .I0(sub_pwms_0_counter[4]),
    .I1(_zz_pwm_area_channels_0_counter_map[4]),
    .I2(pwm_area_ccrmap_regs_0[15]),
    .I3(pwm_area_ccrmap_regs_0[14]) 
);
defparam pwm_ch_out_ch8_d_s36.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_7_s28 (
    .F(pwm_1_apb_PWDATA_7_32),
    .I0(pwm_area_ccrmap_regs_0[7]),
    .I1(pwm_area_channels_7_ccr[7]),
    .I2(ctrl_reg_choose_addr[3]),
    .I3(ctrl_reg_choose_addr[5]) 
);
defparam pwm_1_apb_PWDATA_7_s28.INIT=16'hF53F;
  LUT4 pwm_1_apb_PWDATA_6_s26 (
    .F(pwm_1_apb_PWDATA_6_30),
    .I0(sub_pwms_0_period[6]),
    .I1(pwm_area_channels_1_ccr[6]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_6_s26.INIT=16'h0C0A;
  LUT2 pwm_1_apb_PWDATA_6_s27 (
    .F(pwm_1_apb_PWDATA_6_31),
    .I0(ctrl_reg_choose_addr[5]),
    .I1(ctrl_reg_choose_addr[6]) 
);
defparam pwm_1_apb_PWDATA_6_s27.INIT=4'h1;
  LUT4 pwm_1_apb_PWDATA_6_s28 (
    .F(pwm_1_apb_PWDATA_6_32),
    .I0(pwm_area_timeout_area_cnt_max_0[6]),
    .I1(pwm_area_channels_4_ccr[6]),
    .I2(ctrl_reg_choose_addr[2]),
    .I3(ctrl_reg_choose_addr[7]) 
);
defparam pwm_1_apb_PWDATA_6_s28.INIT=16'hF53F;
  LUT4 pwm_1_apb_PWDATA_4_s25 (
    .F(pwm_1_apb_PWDATA_4_29),
    .I0(config_reg[4]),
    .I1(pwm_area_timeout_area_cnt_max_1[4]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_4_s25.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_3_s21 (
    .F(pwm_1_apb_PWDATA_3_25),
    .I0(config_reg[3]),
    .I1(pwm_area_timeout_area_cnt_max_1[3]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_3_s21.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_3_s22 (
    .F(pwm_1_apb_PWDATA_3_26),
    .I0(pwm_area_channels_2_ccr[3]),
    .I1(pwm_area_channels_1_ccr[3]),
    .I2(ctrl_reg_choose_addr[1]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_3_s22.INIT=16'h5F30;
  LUT4 pwm_1_apb_PWDATA_2_s26 (
    .F(pwm_1_apb_PWDATA_2_30),
    .I0(config_reg[10]),
    .I1(pwm_area_timeout_area_cnt_max_1[10]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_2_s26.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_2_s27 (
    .F(pwm_1_apb_PWDATA_2_31),
    .I0(sub_pwms_0_period[2]),
    .I1(pwm_area_channels_2_ccr[2]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_2_s27.INIT=16'h3FF5;
  LUT4 pwm_1_apb_PWDATA_2_s28 (
    .F(pwm_1_apb_PWDATA_2_32),
    .I0(config_reg[2]),
    .I1(pwm_area_timeout_area_cnt_max_1[2]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_2_s28.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_0_s25 (
    .F(pwm_1_apb_PWDATA_0_29),
    .I0(pwm_area_channels_0_ccr[8]),
    .I1(pwm_area_channels_4_ccr[8]),
    .I2(ctrl_reg_choose_addr[7]),
    .I3(ctrl_reg_choose_addr[2]) 
);
defparam pwm_1_apb_PWDATA_0_s25.INIT=16'h0C0A;
  LUT4 pwm_1_apb_PWDATA_0_s26 (
    .F(pwm_1_apb_PWDATA_0_30),
    .I0(pwm_area_timeout_area_cnt_max_1[8]),
    .I1(pwm_area_timeout_area_cnt_max_0[8]),
    .I2(ctrl_reg_choose_addr[0]),
    .I3(ctrl_reg_choose_addr[1]) 
);
defparam pwm_1_apb_PWDATA_0_s26.INIT=16'hF53F;
  LUT4 pwm_1_apb_PWDATA_0_s27 (
    .F(pwm_1_apb_PWDATA_0_31),
    .I0(pwm_area_channels_5_ccr[8]),
    .I1(pwm_area_channels_6_ccr[8]),
    .I2(ctrl_reg_choose_addr[6]),
    .I3(ctrl_reg_choose_addr[0]) 
);
defparam pwm_1_apb_PWDATA_0_s27.INIT=16'h0C0A;
  LUT4 apb_operate_area_active_s16 (
    .F(apb_operate_area_active_22),
    .I0(ctrl_master_drive_state_3_11),
    .I1(ctrl_master_drive_state[1]),
    .I2(ctrl_master_drive_state[0]),
    .I3(ctrl_master_drive_state[2]) 
);
defparam apb_operate_area_active_s16.INIT=16'h0051;
  LUT3 int_ctrl_int_ctrl_state_0_s5 (
    .F(int_ctrl_int_ctrl_state_0_11),
    .I0(int_1_regNext),
    .I1(i2c_apb_io_interrupt),
    .I2(n1750_9) 
);
defparam int_ctrl_int_ctrl_state_0_s5.INIT=8'h4F;
  LUT4 n1521_s6 (
    .F(n1521_11),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state_3_9),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_idle_state[1]) 
);
defparam n1521_s6.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_2_s29 (
    .F(pwm_1_apb_PWDATA_2_34),
    .I0(ctrl_slave_drive_state_3_9),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[0]),
    .I3(ctrl_slave_drive_state[2]) 
);
defparam pwm_1_apb_PWDATA_2_s29.INIT=16'h002A;
  LUT3 pwm_area_timeout_area_cnt_max_0_15_s4 (
    .F(pwm_area_timeout_area_cnt_max_0_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_0_ccr_15_8),
    .I2(config_reg_14_9) 
);
defparam pwm_area_timeout_area_cnt_max_0_15_s4.INIT=8'h80;
  LUT4 ctrl_fsm_idle_state_3_s7 (
    .F(ctrl_fsm_idle_state_3_13),
    .I0(ctrl_fsm_idle_state_3_9),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam ctrl_fsm_idle_state_3_s7.INIT=16'h0554;
  LUT4 n1521_s7 (
    .F(n1521_13),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n1521_s7.INIT=16'h0554;
  LUT4 n1522_s5 (
    .F(n1522_10),
    .I0(n1522_6),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n1522_s5.INIT=16'h0554;
  LUT4 n1623_s3 (
    .F(n1623_8),
    .I0(sub_pwms_0_counter[9]),
    .I1(sub_pwms_0_counter[8]),
    .I2(sub_pwms_0_counter[7]),
    .I3(n1626_6) 
);
defparam n1623_s3.INIT=16'h8000;
  LUT4 n1625_s3 (
    .F(n1625_8),
    .I0(sub_pwms_0_counter[8]),
    .I1(sub_pwms_0_counter[7]),
    .I2(n1626_6),
    .I3(n1633_6) 
);
defparam n1625_s3.INIT=16'h6A00;
  LUT4 ctrl_master_drive_state_3_s5 (
    .F(ctrl_master_drive_state_3_11),
    .I0(ctrl_fsm_hit_hit_context),
    .I1(ctrl_fsm_hit_hit_state[0]),
    .I2(when_StateMachine_l230_3_4),
    .I3(pwm_1_apb_PWDATA_9_7) 
);
defparam ctrl_master_drive_state_3_s5.INIT=16'h00BF;
  LUT4 n2714_s6 (
    .F(n2714_12),
    .I0(n2469_14),
    .I1(ctrl_fsm_master_write_reg_temp_15_7),
    .I2(ctrl_fsm_master_write_write_state[0]),
    .I3(ctrl_fsm_master_write_write_state[1]) 
);
defparam n2714_s6.INIT=16'h001F;
  LUT4 n2715_s5 (
    .F(n2715_11),
    .I0(n1523_5),
    .I1(n2714_9),
    .I2(n2469_14),
    .I3(ctrl_fsm_master_write_reg_temp_15_7) 
);
defparam n2715_s5.INIT=16'hEEE0;
  LUT3 pwm_area_channels_3_ccr_15_s5 (
    .F(pwm_area_channels_3_ccr_15_10),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(sub_pwms_0_period_15_8) 
);
defparam pwm_area_channels_3_ccr_15_s5.INIT=8'h80;
  LUT3 pwm_area_channels_4_ccr_15_s4 (
    .F(pwm_area_channels_4_ccr_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_area_channels_4_ccr_15_s4.INIT=8'h80;
  LUT3 pwm_area_channels_5_ccr_15_s4 (
    .F(pwm_area_channels_5_ccr_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(pwm_area_channels_3_ccr_15_8) 
);
defparam pwm_area_channels_5_ccr_15_s4.INIT=8'h80;
  LUT4 pwm_1_apb_PWDATA_5_s21 (
    .F(pwm_1_apb_PWDATA_5_26),
    .I0(pwm_area_channels_1_ccr_15_7),
    .I1(config_reg_14_9),
    .I2(pwm_area_timeout_area_cnt_max_1[5]),
    .I3(pwm_1_apb_PWDATA_5_17) 
);
defparam pwm_1_apb_PWDATA_5_s21.INIT=16'h7F00;
  LUT3 pwm_area_timeout_area_cnt_max_1_15_s4 (
    .F(pwm_area_timeout_area_cnt_max_1_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_1_ccr_15_7),
    .I2(config_reg_14_9) 
);
defparam pwm_area_timeout_area_cnt_max_1_15_s4.INIT=8'h80;
  LUT4 when_MyTopLevel_l241_s6 (
    .F(when_MyTopLevel_l241_10),
    .I0(pwm_1_apb_PWDATA_17_5),
    .I1(n1014_9),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(n1014_8) 
);
defparam when_MyTopLevel_l241_s6.INIT=16'h0054;
  LUT4 pwm_1_apb_PWDATA_1_s23 (
    .F(pwm_1_apb_PWDATA_1_28),
    .I0(sub_pwms_0_period_15_8),
    .I1(config_reg_14_9),
    .I2(config_reg[9]),
    .I3(ctrl_fsm_master_read_read_state[0]) 
);
defparam pwm_1_apb_PWDATA_1_s23.INIT=16'h007F;
  LUT3 config_reg_14_s6 (
    .F(config_reg_14_11),
    .I0(config_reg_14_7),
    .I1(sub_pwms_0_period_15_8),
    .I2(config_reg_14_9) 
);
defparam config_reg_14_s6.INIT=8'h80;
  LUT3 pwm_area_channels_0_ccr_15_s5 (
    .F(pwm_area_channels_0_ccr_15_10),
    .I0(config_reg_14_7),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_0_ccr_15_8) 
);
defparam pwm_area_channels_0_ccr_15_s5.INIT=8'h80;
  LUT4 ctrl_slave_drive_state_3_s8 (
    .F(ctrl_slave_drive_state_3_14),
    .I0(ctrl_slave_drive_state_3_11),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(apb_operate_area_operating_4),
    .I3(int_ctrl_int_ctrl_state[1]) 
);
defparam ctrl_slave_drive_state_3_s8.INIT=16'h1000;
  LUT4 n1854_s5 (
    .F(n1854_10),
    .I0(ctrl_master_drive_state[2]),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(int_ctrl_int_ctrl_state[1]),
    .I3(apb_operate_area_operating_4) 
);
defparam n1854_s5.INIT=16'h4100;
  LUT3 apb_operate_area_active_s17 (
    .F(apb_operate_area_active_24),
    .I0(n1014_4),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(int_ctrl_int_ctrl_state[1]) 
);
defparam apb_operate_area_active_s17.INIT=8'h41;
  LUT4 n1775_s12 (
    .F(n1775_19),
    .I0(int_ctrl_int_ctrl_state[0]),
    .I1(int_ctrl_int_ctrl_state[1]),
    .I2(apb_operate_area_operating_4),
    .I3(apb_operate_area_active_17) 
);
defparam n1775_s12.INIT=16'h9000;
  LUT3 n1750_s4 (
    .F(n1750_9),
    .I0(apb_operate_area_operating_4),
    .I1(int_ctrl_int_ctrl_state[0]),
    .I2(int_ctrl_int_ctrl_state[1]) 
);
defparam n1750_s4.INIT=8'hD7;
  LUT3 pwm_area_channels_2_ccr_15_s5 (
    .F(pwm_area_channels_2_ccr_15_10),
    .I0(config_reg_14_7),
    .I1(sub_pwms_0_period_15_7),
    .I2(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_area_channels_2_ccr_15_s5.INIT=8'h80;
  LUT4 ctrl_fsm_idle_state_3_s8 (
    .F(ctrl_fsm_idle_state_3_15),
    .I0(ctrl_fsm_stateReg[0]),
    .I1(ctrl_fsm_stateReg[2]),
    .I2(ctrl_fsm_stateReg[1]),
    .I3(ctrl_fsm_idle_state_3_10) 
);
defparam ctrl_fsm_idle_state_3_s8.INIT=16'h10FF;
  LUT4 pwm_1_apb_PWDATA_4_s26 (
    .F(pwm_1_apb_PWDATA_4_31),
    .I0(pwm_1_apb_PWDATA_2_5),
    .I1(ctrl_slave_drive_state_3_9),
    .I2(pwm_1_apb_PWDATA_9_4),
    .I3(pwm_1_apb_PWDATA_17_5) 
);
defparam pwm_1_apb_PWDATA_4_s26.INIT=16'h000E;
  LUT4 pwm_1_apb_PWDATA_7_s29 (
    .F(pwm_1_apb_PWDATA_7_34),
    .I0(n1197_6),
    .I1(ctrl_slave_drive_state_3_9),
    .I2(pwm_1_apb_PWDATA_9_4),
    .I3(pwm_1_apb_PWDATA_17_5) 
);
defparam pwm_1_apb_PWDATA_7_s29.INIT=16'h000E;
  LUT3 pwm_1_apb_PWDATA_15_s0 (
    .F(pwm_1_apb_PWDATA_15),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(pwm_1_apb_PWDATA_17_5),
    .I2(n1192_5) 
);
defparam pwm_1_apb_PWDATA_15_s0.INIT=8'h10;
  LUT4 pwm_area_ccrmap_regs_0_15_s6 (
    .F(pwm_area_ccrmap_regs_0_15_11),
    .I0(config_reg_14_7),
    .I1(ctrl_reg_choose_addr[5]),
    .I2(pwm_area_ccrmap_regs_0_15_8),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_area_ccrmap_regs_0_15_s6.INIT=16'h8000;
  LUT4 pwm_1_apb_PWDATA_6_s29 (
    .F(pwm_1_apb_PWDATA_6_34),
    .I0(ctrl_reg_choose_addr[2]),
    .I1(ctrl_reg_choose_addr[3]),
    .I2(ctrl_reg_choose_addr[4]),
    .I3(pwm_area_ccrmap_regs_0_15_9) 
);
defparam pwm_1_apb_PWDATA_6_s29.INIT=16'h0100;
  LUT3 pwm_area_channels_6_ccr_15_s4 (
    .F(pwm_area_channels_6_ccr_15_9),
    .I0(config_reg_14_7),
    .I1(pwm_area_channels_3_ccr_15_8),
    .I2(pwm_area_channels_2_ccr_15_8) 
);
defparam pwm_area_channels_6_ccr_15_s4.INIT=8'h80;
  LUT4 pwm_ch_out_ch8_d_s37 (
    .F(pwm_ch_out_ch8_d_41),
    .I0(pwm_ch_out_ch8_d_13),
    .I1(pwm_area_channels_7_ccr[15]),
    .I2(config_reg[15]),
    .I3(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch8_d_s37.INIT=16'h0DDD;
  LUT4 pwm_ch_out_ch7_d_s37 (
    .F(pwm_ch_out_ch7_d_41),
    .I0(pwm_ch_out_ch7_d_13),
    .I1(pwm_area_channels_6_ccr[15]),
    .I2(config_reg[15]),
    .I3(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch7_d_s37.INIT=16'h0DDD;
  LUT4 pwm_ch_out_ch4_d_s38 (
    .F(pwm_ch_out_ch4_d_42),
    .I0(pwm_ch_out_ch4_d_13),
    .I1(pwm_area_channels_3_ccr[15]),
    .I2(config_reg[15]),
    .I3(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch4_d_s38.INIT=16'h0DDD;
  LUT4 pwm_ch_out_ch3_d_s37 (
    .F(pwm_ch_out_ch3_d_41),
    .I0(pwm_ch_out_ch3_d_13),
    .I1(pwm_area_channels_2_ccr[15]),
    .I2(config_reg[15]),
    .I3(pwm_area_timeout_area_flag) 
);
defparam pwm_ch_out_ch3_d_s37.INIT=16'h0DDD;
  LUT4 ctrl_slave_drive_state_3_s9 (
    .F(ctrl_slave_drive_state_3_16),
    .I0(ctrl_fsm_stateReg[1]),
    .I1(ctrl_fsm_stateReg[0]),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(ctrl_slave_drive_state_3_14) 
);
defparam ctrl_slave_drive_state_3_s9.INIT=16'hFF10;
  LUT4 pwm_area_channels_7_ccr_15_s5 (
    .F(pwm_area_channels_7_ccr_15_10),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(n2714_9),
    .I3(pwm_area_channels_7_ccr_15_7) 
);
defparam pwm_area_channels_7_ccr_15_s5.INIT=16'h4000;
  LUT4 _zz_when_MyTopLevel_l97_15_s6 (
    .F(_zz_when_MyTopLevel_l97_15_11),
    .I0(ctrl_fsm_master_write_write_state[0]),
    .I1(ctrl_fsm_master_write_write_state[1]),
    .I2(n2714_9),
    .I3(_zz_when_MyTopLevel_l97_15_7) 
);
defparam _zz_when_MyTopLevel_l97_15_s6.INIT=16'h4000;
  LUT4 n1619_s3 (
    .F(n1619_8),
    .I0(sub_pwms_0_counter[14]),
    .I1(n1619_6),
    .I2(n837_2),
    .I3(n819_3) 
);
defparam n1619_s3.INIT=16'h0600;
  LUT4 n1620_s3 (
    .F(n1620_8),
    .I0(n1620_6),
    .I1(sub_pwms_0_counter[13]),
    .I2(n837_2),
    .I3(n819_3) 
);
defparam n1620_s3.INIT=16'h0600;
  LUT4 n1622_s3 (
    .F(n1622_8),
    .I0(sub_pwms_0_counter[11]),
    .I1(n1622_6),
    .I2(n837_2),
    .I3(n819_3) 
);
defparam n1622_s3.INIT=16'h0600;
  LUT4 n1623_s4 (
    .F(n1623_10),
    .I0(n1623_8),
    .I1(sub_pwms_0_counter[10]),
    .I2(n837_2),
    .I3(n819_3) 
);
defparam n1623_s4.INIT=16'h0600;
  LUT4 n1626_s3 (
    .F(n1626_8),
    .I0(sub_pwms_0_counter[7]),
    .I1(n1626_6),
    .I2(n837_2),
    .I3(n819_3) 
);
defparam n1626_s3.INIT=16'h0600;
  LUT4 n1627_s3 (
    .F(n1627_8),
    .I0(n1627_6),
    .I1(sub_pwms_0_counter[6]),
    .I2(n837_2),
    .I3(n819_3) 
);
defparam n1627_s3.INIT=16'h0600;
  LUT4 n1629_s3 (
    .F(n1629_8),
    .I0(sub_pwms_0_counter[4]),
    .I1(n1629_6),
    .I2(n837_2),
    .I3(n819_3) 
);
defparam n1629_s3.INIT=16'h0600;
  LUT4 n1630_s3 (
    .F(n1630_8),
    .I0(n1630_6),
    .I1(sub_pwms_0_counter[3]),
    .I2(n837_2),
    .I3(n819_3) 
);
defparam n1630_s3.INIT=16'h0600;
  LUT4 n1632_s2 (
    .F(n1632_7),
    .I0(sub_pwms_0_counter[1]),
    .I1(sub_pwms_0_counter[0]),
    .I2(n837_2),
    .I3(n819_3) 
);
defparam n1632_s2.INIT=16'h0600;
  LUT4 n1651_s3 (
    .F(n1651_8),
    .I0(n1651_6),
    .I1(_zz_pwm_area_channels_0_counter_map[15]),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1651_s3.INIT=16'h0600;
  LUT4 n1652_s3 (
    .F(n1652_8),
    .I0(n1652_6),
    .I1(_zz_pwm_area_channels_0_counter_map[14]),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1652_s3.INIT=16'h0600;
  LUT4 n1654_s3 (
    .F(n1654_8),
    .I0(_zz_pwm_area_channels_0_counter_map[12]),
    .I1(n1654_6),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1654_s3.INIT=16'h0600;
  LUT4 n1655_s3 (
    .F(n1655_8),
    .I0(n1655_6),
    .I1(_zz_pwm_area_channels_0_counter_map[11]),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1655_s3.INIT=16'h0600;
  LUT4 n1657_s3 (
    .F(n1657_8),
    .I0(_zz_pwm_area_channels_0_counter_map[9]),
    .I1(n1657_6),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1657_s3.INIT=16'h0600;
  LUT4 n1659_s3 (
    .F(n1659_8),
    .I0(_zz_pwm_area_channels_0_counter_map[7]),
    .I1(n1659_6),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1659_s3.INIT=16'h0600;
  LUT4 n1660_s3 (
    .F(n1660_8),
    .I0(n1660_6),
    .I1(_zz_pwm_area_channels_0_counter_map[6]),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1660_s3.INIT=16'h0600;
  LUT4 n1662_s3 (
    .F(n1662_8),
    .I0(_zz_pwm_area_channels_0_counter_map[4]),
    .I1(n1662_6),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1662_s3.INIT=16'h0600;
  LUT4 n1663_s3 (
    .F(n1663_8),
    .I0(n1663_6),
    .I1(_zz_pwm_area_channels_0_counter_map[3]),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1663_s3.INIT=16'h0600;
  LUT4 n1665_s2 (
    .F(n1665_7),
    .I0(_zz_pwm_area_channels_0_counter_map[1]),
    .I1(_zz_pwm_area_channels_0_counter_map[0]),
    .I2(n872_2),
    .I3(n854_3) 
);
defparam n1665_s2.INIT=16'h0600;
  LUT3 n1666_s2 (
    .F(n1666_7),
    .I0(_zz_pwm_area_channels_0_counter_map[0]),
    .I1(n872_2),
    .I2(n854_3) 
);
defparam n1666_s2.INIT=8'h10;
  LUT4 _zz_pwm_area_channels_0_counter_map_15_s4 (
    .F(_zz_pwm_area_channels_0_counter_map_15_9),
    .I0(n872_2),
    .I1(n854_3),
    .I2(config_reg[14]),
    .I3(n576_3) 
);
defparam _zz_pwm_area_channels_0_counter_map_15_s4.INIT=16'h00FB;
  LUT3 n1584_s3 (
    .F(n1584_8),
    .I0(when_StateMachine_l230_3_4),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1521_5) 
);
defparam n1584_s3.INIT=8'hEF;
  LUT4 n2465_s12 (
    .F(n2465_18),
    .I0(when_StateMachine_l230_3_4),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1521_5),
    .I3(apb_operate_area_result[0]) 
);
defparam n2465_s12.INIT=16'hEF00;
  LUT4 pwm_area_timeout_area_flag_s4 (
    .F(pwm_area_timeout_area_flag_10),
    .I0(when_StateMachine_l230_3_4),
    .I1(when_StateMachine_l230_3_5),
    .I2(n1521_5),
    .I3(n802_3) 
);
defparam pwm_area_timeout_area_flag_s4.INIT=16'h10FF;
  LUT4 n1633_s5 (
    .F(n1633_14),
    .I0(sub_pwms_0_counter[0]),
    .I1(n837_2),
    .I2(n819_3),
    .I3(n576_3) 
);
defparam n1633_s5.INIT=16'hAA10;
  LUT4 n1776_s13 (
    .F(n1776_19),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]),
    .I3(n1775_19) 
);
defparam n1776_s13.INIT=16'hA6AA;
  LUT3 n1777_s11 (
    .F(n1777_17),
    .I0(init_state[0]),
    .I1(init_state[2]),
    .I2(n1775_19) 
);
defparam n1777_s11.INIT=8'h9A;
  LUT3 n3103_s3 (
    .F(n3103_8),
    .I0(pwm_area_timeout_area_counter[0]),
    .I1(pwm_area_timeout_area_flag),
    .I2(config_reg[15]) 
);
defparam n3103_s3.INIT=8'h9A;
  LUT2 when_MyTopLevel_l167_s1 (
    .F(when_MyTopLevel_l167),
    .I0(pwm_area_timeout_area_flag),
    .I1(config_reg[15]) 
);
defparam when_MyTopLevel_l167_s1.INIT=4'h4;
  LUT4 n1853_s4 (
    .F(n1853_9),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_slave_drive_state_3_14),
    .I2(n1853_6),
    .I3(ctrl_master_drive_state_3_11) 
);
defparam n1853_s4.INIT=16'h2212;
  LUT2 ctrl_master_drive_state_3_s6 (
    .F(ctrl_master_drive_state_3_13),
    .I0(ctrl_slave_drive_state_3_14),
    .I1(ctrl_master_drive_state_3_11) 
);
defparam ctrl_master_drive_state_3_s6.INIT=4'hB;
  LUT3 n1197_s3 (
    .F(n1197_8),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(pwm_1_apb_PWDATA_2_34),
    .I2(n1197_6) 
);
defparam n1197_s3.INIT=8'h10;
  DFFCE config_reg_14_s0 (
    .Q(config_reg[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_13_s0 (
    .Q(config_reg[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_12_s0 (
    .Q(config_reg[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_11_s0 (
    .Q(config_reg[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_10_s0 (
    .Q(config_reg[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_9_s0 (
    .Q(config_reg[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_8_s0 (
    .Q(config_reg[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_7_s0 (
    .Q(config_reg[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_6_s0 (
    .Q(config_reg[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_5_s0 (
    .Q(config_reg[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_4_s0 (
    .Q(config_reg[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_3_s0 (
    .Q(config_reg[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_2_s0 (
    .Q(config_reg[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_1_s0 (
    .Q(config_reg[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE config_reg_0_s0 (
    .Q(config_reg[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_period_15_s0 (
    .Q(sub_pwms_0_period[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_period_14_s0 (
    .Q(sub_pwms_0_period[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_period_13_s0 (
    .Q(sub_pwms_0_period[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_period_12_s0 (
    .Q(sub_pwms_0_period[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_period_11_s0 (
    .Q(sub_pwms_0_period[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFPE sub_pwms_0_period_9_s0 (
    .Q(sub_pwms_0_period[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1572_6) 
);
  DFFPE sub_pwms_0_period_8_s0 (
    .Q(sub_pwms_0_period[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1572_6) 
);
  DFFPE sub_pwms_0_period_7_s0 (
    .Q(sub_pwms_0_period[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1572_6) 
);
  DFFPE sub_pwms_0_period_6_s0 (
    .Q(sub_pwms_0_period[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1572_6) 
);
  DFFCE sub_pwms_0_period_5_s0 (
    .Q(sub_pwms_0_period[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFPE sub_pwms_0_period_4_s0 (
    .Q(sub_pwms_0_period[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1572_6) 
);
  DFFCE sub_pwms_0_period_3_s0 (
    .Q(sub_pwms_0_period[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_period_2_s0 (
    .Q(sub_pwms_0_period[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_period_1_s0 (
    .Q(sub_pwms_0_period[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_period_0_s0 (
    .Q(sub_pwms_0_period[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_15_s0 (
    .Q(sub_pwms_0_counter[15]),
    .D(n1618_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_14_s0 (
    .Q(sub_pwms_0_counter[14]),
    .D(n1619_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_13_s0 (
    .Q(sub_pwms_0_counter[13]),
    .D(n1620_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_12_s0 (
    .Q(sub_pwms_0_counter[12]),
    .D(n1621_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_11_s0 (
    .Q(sub_pwms_0_counter[11]),
    .D(n1622_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_10_s0 (
    .Q(sub_pwms_0_counter[10]),
    .D(n1623_10),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_9_s0 (
    .Q(sub_pwms_0_counter[9]),
    .D(n1624_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_8_s0 (
    .Q(sub_pwms_0_counter[8]),
    .D(n1625_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_7_s0 (
    .Q(sub_pwms_0_counter[7]),
    .D(n1626_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_6_s0 (
    .Q(sub_pwms_0_counter[6]),
    .D(n1627_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_5_s0 (
    .Q(sub_pwms_0_counter[5]),
    .D(n1628_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_4_s0 (
    .Q(sub_pwms_0_counter[4]),
    .D(n1629_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_3_s0 (
    .Q(sub_pwms_0_counter[3]),
    .D(n1630_8),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_2_s0 (
    .Q(sub_pwms_0_counter[2]),
    .D(n1631_5),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE sub_pwms_0_counter_1_s0 (
    .Q(sub_pwms_0_counter[1]),
    .D(n1632_7),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l138_7),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_15_s0 (
    .Q(_zz_when_MyTopLevel_l97[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_14_s0 (
    .Q(_zz_when_MyTopLevel_l97[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_13_s0 (
    .Q(_zz_when_MyTopLevel_l97[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_12_s0 (
    .Q(_zz_when_MyTopLevel_l97[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_11_s0 (
    .Q(_zz_when_MyTopLevel_l97[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_10_s0 (
    .Q(_zz_when_MyTopLevel_l97[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1572_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_9_s0 (
    .Q(_zz_when_MyTopLevel_l97[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1572_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_8_s0 (
    .Q(_zz_when_MyTopLevel_l97[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1572_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_7_s0 (
    .Q(_zz_when_MyTopLevel_l97[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1572_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_6_s0 (
    .Q(_zz_when_MyTopLevel_l97[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_5_s0 (
    .Q(_zz_when_MyTopLevel_l97[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFPE _zz_when_MyTopLevel_l97_4_s0 (
    .Q(_zz_when_MyTopLevel_l97[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .PRESET(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_3_s0 (
    .Q(_zz_when_MyTopLevel_l97[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_2_s0 (
    .Q(_zz_when_MyTopLevel_l97[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_1_s0 (
    .Q(_zz_when_MyTopLevel_l97[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_when_MyTopLevel_l97_0_s0 (
    .Q(_zz_when_MyTopLevel_l97[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(_zz_when_MyTopLevel_l97_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_15_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[15]),
    .D(n1651_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_14_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[14]),
    .D(n1652_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_13_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[13]),
    .D(n1653_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_12_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[12]),
    .D(n1654_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_11_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[11]),
    .D(n1655_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_10_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[10]),
    .D(n1656_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_9_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[9]),
    .D(n1657_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_8_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[8]),
    .D(n1658_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_7_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[7]),
    .D(n1659_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_6_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[6]),
    .D(n1660_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_5_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[5]),
    .D(n1661_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_4_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[4]),
    .D(n1662_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_3_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[3]),
    .D(n1663_8),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_2_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[2]),
    .D(n1664_5),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_1_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[1]),
    .D(n1665_7),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_pwm_area_channels_0_counter_map_0_s0 (
    .Q(_zz_pwm_area_channels_0_counter_map[0]),
    .D(n1666_7),
    .CLK(clk_osc),
    .CE(_zz_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(n1572_6) 
);
  DFFC pre_divicder_counter_4_s0 (
    .Q(pre_divicder_counter[4]),
    .D(n1579_5),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC pre_divicder_counter_3_s0 (
    .Q(pre_divicder_counter[3]),
    .D(n1580_5),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC pre_divicder_counter_2_s0 (
    .Q(pre_divicder_counter[2]),
    .D(n1581_5),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC pre_divicder_counter_1_s0 (
    .Q(pre_divicder_counter[1]),
    .D(n1582_5),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC pre_divicder_counter_0_s0 (
    .Q(pre_divicder_counter[0]),
    .D(n1583_5),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_15_s0 (
    .Q(pwm_area_ccrmap_regs_0[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_14_s0 (
    .Q(pwm_area_ccrmap_regs_0[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_13_s0 (
    .Q(pwm_area_ccrmap_regs_0[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_12_s0 (
    .Q(pwm_area_ccrmap_regs_0[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_11_s0 (
    .Q(pwm_area_ccrmap_regs_0[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_10_s0 (
    .Q(pwm_area_ccrmap_regs_0[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_9_s0 (
    .Q(pwm_area_ccrmap_regs_0[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_8_s0 (
    .Q(pwm_area_ccrmap_regs_0[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_7_s0 (
    .Q(pwm_area_ccrmap_regs_0[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_6_s0 (
    .Q(pwm_area_ccrmap_regs_0[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_5_s0 (
    .Q(pwm_area_ccrmap_regs_0[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_4_s0 (
    .Q(pwm_area_ccrmap_regs_0[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_3_s0 (
    .Q(pwm_area_ccrmap_regs_0[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_2_s0 (
    .Q(pwm_area_ccrmap_regs_0[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_1_s0 (
    .Q(pwm_area_ccrmap_regs_0[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_ccrmap_regs_0_0_s0 (
    .Q(pwm_area_ccrmap_regs_0[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_ccrmap_regs_0_15_11),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_15_s0 (
    .Q(pwm_area_channels_0_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_14_s0 (
    .Q(pwm_area_channels_0_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_13_s0 (
    .Q(pwm_area_channels_0_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_12_s0 (
    .Q(pwm_area_channels_0_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_11_s0 (
    .Q(pwm_area_channels_0_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_10_s0 (
    .Q(pwm_area_channels_0_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_9_s0 (
    .Q(pwm_area_channels_0_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_8_s0 (
    .Q(pwm_area_channels_0_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_7_s0 (
    .Q(pwm_area_channels_0_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_6_s0 (
    .Q(pwm_area_channels_0_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_5_s0 (
    .Q(pwm_area_channels_0_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_4_s0 (
    .Q(pwm_area_channels_0_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_3_s0 (
    .Q(pwm_area_channels_0_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_2_s0 (
    .Q(pwm_area_channels_0_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_1_s0 (
    .Q(pwm_area_channels_0_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_0_ccr_0_s0 (
    .Q(pwm_area_channels_0_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_0_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_15_s0 (
    .Q(pwm_area_channels_1_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_14_s0 (
    .Q(pwm_area_channels_1_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_13_s0 (
    .Q(pwm_area_channels_1_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_12_s0 (
    .Q(pwm_area_channels_1_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_11_s0 (
    .Q(pwm_area_channels_1_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_10_s0 (
    .Q(pwm_area_channels_1_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_9_s0 (
    .Q(pwm_area_channels_1_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_8_s0 (
    .Q(pwm_area_channels_1_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_7_s0 (
    .Q(pwm_area_channels_1_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_6_s0 (
    .Q(pwm_area_channels_1_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_5_s0 (
    .Q(pwm_area_channels_1_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_4_s0 (
    .Q(pwm_area_channels_1_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_3_s0 (
    .Q(pwm_area_channels_1_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_2_s0 (
    .Q(pwm_area_channels_1_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_1_s0 (
    .Q(pwm_area_channels_1_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_1_ccr_0_s0 (
    .Q(pwm_area_channels_1_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_1_ccr_15_6),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_15_s0 (
    .Q(pwm_area_channels_2_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_14_s0 (
    .Q(pwm_area_channels_2_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_13_s0 (
    .Q(pwm_area_channels_2_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_12_s0 (
    .Q(pwm_area_channels_2_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_11_s0 (
    .Q(pwm_area_channels_2_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_10_s0 (
    .Q(pwm_area_channels_2_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_9_s0 (
    .Q(pwm_area_channels_2_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_8_s0 (
    .Q(pwm_area_channels_2_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_7_s0 (
    .Q(pwm_area_channels_2_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_6_s0 (
    .Q(pwm_area_channels_2_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_5_s0 (
    .Q(pwm_area_channels_2_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_4_s0 (
    .Q(pwm_area_channels_2_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_3_s0 (
    .Q(pwm_area_channels_2_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_2_s0 (
    .Q(pwm_area_channels_2_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_1_s0 (
    .Q(pwm_area_channels_2_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_2_ccr_0_s0 (
    .Q(pwm_area_channels_2_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_2_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_15_s0 (
    .Q(pwm_area_channels_3_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_14_s0 (
    .Q(pwm_area_channels_3_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_13_s0 (
    .Q(pwm_area_channels_3_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_12_s0 (
    .Q(pwm_area_channels_3_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_11_s0 (
    .Q(pwm_area_channels_3_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_10_s0 (
    .Q(pwm_area_channels_3_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_9_s0 (
    .Q(pwm_area_channels_3_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_8_s0 (
    .Q(pwm_area_channels_3_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_7_s0 (
    .Q(pwm_area_channels_3_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_6_s0 (
    .Q(pwm_area_channels_3_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_5_s0 (
    .Q(pwm_area_channels_3_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_4_s0 (
    .Q(pwm_area_channels_3_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_3_s0 (
    .Q(pwm_area_channels_3_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_2_s0 (
    .Q(pwm_area_channels_3_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_1_s0 (
    .Q(pwm_area_channels_3_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_3_ccr_0_s0 (
    .Q(pwm_area_channels_3_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_3_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_15_s0 (
    .Q(pwm_area_channels_4_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_14_s0 (
    .Q(pwm_area_channels_4_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_13_s0 (
    .Q(pwm_area_channels_4_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_12_s0 (
    .Q(pwm_area_channels_4_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_11_s0 (
    .Q(pwm_area_channels_4_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_10_s0 (
    .Q(pwm_area_channels_4_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_9_s0 (
    .Q(pwm_area_channels_4_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_8_s0 (
    .Q(pwm_area_channels_4_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_7_s0 (
    .Q(pwm_area_channels_4_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_6_s0 (
    .Q(pwm_area_channels_4_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_5_s0 (
    .Q(pwm_area_channels_4_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_4_s0 (
    .Q(pwm_area_channels_4_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_3_s0 (
    .Q(pwm_area_channels_4_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_2_s0 (
    .Q(pwm_area_channels_4_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_1_s0 (
    .Q(pwm_area_channels_4_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_4_ccr_0_s0 (
    .Q(pwm_area_channels_4_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_4_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_15_s0 (
    .Q(pwm_area_channels_5_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_14_s0 (
    .Q(pwm_area_channels_5_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_13_s0 (
    .Q(pwm_area_channels_5_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_12_s0 (
    .Q(pwm_area_channels_5_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_11_s0 (
    .Q(pwm_area_channels_5_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_10_s0 (
    .Q(pwm_area_channels_5_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_9_s0 (
    .Q(pwm_area_channels_5_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_8_s0 (
    .Q(pwm_area_channels_5_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_7_s0 (
    .Q(pwm_area_channels_5_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_6_s0 (
    .Q(pwm_area_channels_5_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_5_s0 (
    .Q(pwm_area_channels_5_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_4_s0 (
    .Q(pwm_area_channels_5_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_3_s0 (
    .Q(pwm_area_channels_5_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_2_s0 (
    .Q(pwm_area_channels_5_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_1_s0 (
    .Q(pwm_area_channels_5_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_5_ccr_0_s0 (
    .Q(pwm_area_channels_5_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_5_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_15_s0 (
    .Q(pwm_area_channels_6_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_14_s0 (
    .Q(pwm_area_channels_6_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_13_s0 (
    .Q(pwm_area_channels_6_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_12_s0 (
    .Q(pwm_area_channels_6_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_11_s0 (
    .Q(pwm_area_channels_6_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_10_s0 (
    .Q(pwm_area_channels_6_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_9_s0 (
    .Q(pwm_area_channels_6_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_8_s0 (
    .Q(pwm_area_channels_6_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_7_s0 (
    .Q(pwm_area_channels_6_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_6_s0 (
    .Q(pwm_area_channels_6_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_5_s0 (
    .Q(pwm_area_channels_6_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_4_s0 (
    .Q(pwm_area_channels_6_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_3_s0 (
    .Q(pwm_area_channels_6_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_2_s0 (
    .Q(pwm_area_channels_6_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_1_s0 (
    .Q(pwm_area_channels_6_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_6_ccr_0_s0 (
    .Q(pwm_area_channels_6_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_6_ccr_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_15_s0 (
    .Q(pwm_area_channels_7_ccr[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_14_s0 (
    .Q(pwm_area_channels_7_ccr[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_13_s0 (
    .Q(pwm_area_channels_7_ccr[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_12_s0 (
    .Q(pwm_area_channels_7_ccr[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_11_s0 (
    .Q(pwm_area_channels_7_ccr[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_10_s0 (
    .Q(pwm_area_channels_7_ccr[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_9_s0 (
    .Q(pwm_area_channels_7_ccr[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_8_s0 (
    .Q(pwm_area_channels_7_ccr[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_7_s0 (
    .Q(pwm_area_channels_7_ccr[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_6_s0 (
    .Q(pwm_area_channels_7_ccr[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_5_s0 (
    .Q(pwm_area_channels_7_ccr[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_4_s0 (
    .Q(pwm_area_channels_7_ccr[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_3_s0 (
    .Q(pwm_area_channels_7_ccr[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_2_s0 (
    .Q(pwm_area_channels_7_ccr[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_1_s0 (
    .Q(pwm_area_channels_7_ccr[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_channels_7_ccr_0_s0 (
    .Q(pwm_area_channels_7_ccr[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_channels_7_ccr_15_10),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_15_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_14_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_13_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_12_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_11_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_10_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_9_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_8_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_7_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_6_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_5_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_4_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_3_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_2_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_1_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_0_0_s0 (
    .Q(pwm_area_timeout_area_cnt_max_0[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_0_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_15_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_14_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[14]),
    .D(ctrl_fsm_master_write_reg_temp[14]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_13_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[13]),
    .D(ctrl_fsm_master_write_reg_temp[13]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_12_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[12]),
    .D(ctrl_fsm_master_write_reg_temp[12]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_11_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[11]),
    .D(ctrl_fsm_master_write_reg_temp[11]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_10_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_9_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[9]),
    .D(ctrl_fsm_master_write_reg_temp[9]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_8_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[8]),
    .D(ctrl_fsm_master_write_reg_temp[8]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_7_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[7]),
    .D(ctrl_fsm_master_write_reg_temp[7]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_6_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[6]),
    .D(ctrl_fsm_master_write_reg_temp[6]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_5_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[5]),
    .D(ctrl_fsm_master_write_reg_temp[5]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_4_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[4]),
    .D(ctrl_fsm_master_write_reg_temp[4]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_3_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[3]),
    .D(ctrl_fsm_master_write_reg_temp[3]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_2_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[2]),
    .D(ctrl_fsm_master_write_reg_temp[2]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_1_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[1]),
    .D(ctrl_fsm_master_write_reg_temp[1]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE pwm_area_timeout_area_cnt_max_1_0_s0 (
    .Q(pwm_area_timeout_area_cnt_max_1[0]),
    .D(ctrl_fsm_master_write_reg_temp[0]),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_cnt_max_1_15_9),
    .CLEAR(n1572_6) 
);
  DFFCE apb_operate_area_result_7_s0 (
    .Q(apb_operate_area_result[7]),
    .D(i2c_apb_io_apb_PRDATA[7]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l241),
    .CLEAR(n1572_6) 
);
  DFFCE apb_operate_area_result_6_s0 (
    .Q(apb_operate_area_result[6]),
    .D(i2c_apb_io_apb_PRDATA[6]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l241),
    .CLEAR(n1572_6) 
);
  DFFCE apb_operate_area_result_5_s0 (
    .Q(apb_operate_area_result[5]),
    .D(i2c_apb_io_apb_PRDATA[5]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l241),
    .CLEAR(n1572_6) 
);
  DFFCE apb_operate_area_result_4_s0 (
    .Q(apb_operate_area_result[4]),
    .D(i2c_apb_io_apb_PRDATA[4]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l241),
    .CLEAR(n1572_6) 
);
  DFFCE apb_operate_area_result_3_s0 (
    .Q(apb_operate_area_result[3]),
    .D(i2c_apb_io_apb_PRDATA[3]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l241),
    .CLEAR(n1572_6) 
);
  DFFCE apb_operate_area_result_2_s0 (
    .Q(apb_operate_area_result[2]),
    .D(i2c_apb_io_apb_PRDATA[2]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l241),
    .CLEAR(n1572_6) 
);
  DFFCE apb_operate_area_result_1_s0 (
    .Q(apb_operate_area_result[1]),
    .D(i2c_apb_io_apb_PRDATA[1]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l241),
    .CLEAR(n1572_6) 
);
  DFFCE apb_operate_area_result_0_s0 (
    .Q(apb_operate_area_result[0]),
    .D(i2c_apb_io_apb_PRDATA[0]),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l241),
    .CLEAR(n1572_6) 
);
  DFFC int_ctrl_int_ctrl_state_1_s0 (
    .Q(int_ctrl_int_ctrl_state[1]),
    .D(n1760_8),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC int_1_regNext_s0 (
    .Q(int_1_regNext),
    .D(i2c_apb_io_interrupt),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFCE init_ok_s0 (
    .Q(init_ok),
    .D(VCC),
    .CLK(clk_osc),
    .CE(n1774_13),
    .CLEAR(n1572_6) 
);
  DFFC init_state_2_s0 (
    .Q(init_state[2]),
    .D(n1775_16),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_reg_choose_addr_7_s0 (
    .Q(ctrl_reg_choose_addr[7]),
    .D(apb_operate_area_result[7]),
    .CLK(clk_osc),
    .CE(n2469_14),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_reg_choose_addr_6_s0 (
    .Q(ctrl_reg_choose_addr[6]),
    .D(apb_operate_area_result[6]),
    .CLK(clk_osc),
    .CE(n2469_14),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_reg_choose_addr_5_s0 (
    .Q(ctrl_reg_choose_addr[5]),
    .D(apb_operate_area_result[5]),
    .CLK(clk_osc),
    .CE(n2469_14),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_reg_choose_addr_4_s0 (
    .Q(ctrl_reg_choose_addr[4]),
    .D(apb_operate_area_result[4]),
    .CLK(clk_osc),
    .CE(n2469_14),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_reg_choose_addr_3_s0 (
    .Q(ctrl_reg_choose_addr[3]),
    .D(apb_operate_area_result[3]),
    .CLK(clk_osc),
    .CE(n2469_14),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_reg_choose_addr_2_s0 (
    .Q(ctrl_reg_choose_addr[2]),
    .D(apb_operate_area_result[2]),
    .CLK(clk_osc),
    .CE(n2469_14),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_reg_choose_addr_1_s0 (
    .Q(ctrl_reg_choose_addr[1]),
    .D(apb_operate_area_result[1]),
    .CLK(clk_osc),
    .CE(n2469_14),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_reg_choose_addr_0_s0 (
    .Q(ctrl_reg_choose_addr[0]),
    .D(apb_operate_area_result[0]),
    .CLK(clk_osc),
    .CE(n2469_14),
    .CLEAR(n1572_6) 
);
  DFFC ctrl_fsm_stateReg_2_s0 (
    .Q(ctrl_fsm_stateReg[2]),
    .D(n1521_5),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC ctrl_fsm_stateReg_1_s0 (
    .Q(ctrl_fsm_stateReg[1]),
    .D(n1522_10),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC ctrl_fsm_stateReg_0_s0 (
    .Q(ctrl_fsm_stateReg[0]),
    .D(n1523_5),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFF sub_pwms_0_period_buf_15_s0 (
    .Q(sub_pwms_0_period_buf[15]),
    .D(sub_pwms_0_period[15]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_14_s0 (
    .Q(sub_pwms_0_period_buf[14]),
    .D(sub_pwms_0_period[14]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_13_s0 (
    .Q(sub_pwms_0_period_buf[13]),
    .D(sub_pwms_0_period[13]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_12_s0 (
    .Q(sub_pwms_0_period_buf[12]),
    .D(sub_pwms_0_period[12]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_11_s0 (
    .Q(sub_pwms_0_period_buf[11]),
    .D(sub_pwms_0_period[11]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_10_s0 (
    .Q(sub_pwms_0_period_buf[10]),
    .D(sub_pwms_0_period[10]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_9_s0 (
    .Q(sub_pwms_0_period_buf[9]),
    .D(sub_pwms_0_period[9]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_8_s0 (
    .Q(sub_pwms_0_period_buf[8]),
    .D(sub_pwms_0_period[8]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_7_s0 (
    .Q(sub_pwms_0_period_buf[7]),
    .D(sub_pwms_0_period[7]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_6_s0 (
    .Q(sub_pwms_0_period_buf[6]),
    .D(sub_pwms_0_period[6]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_5_s0 (
    .Q(sub_pwms_0_period_buf[5]),
    .D(sub_pwms_0_period[5]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_4_s0 (
    .Q(sub_pwms_0_period_buf[4]),
    .D(sub_pwms_0_period[4]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_3_s0 (
    .Q(sub_pwms_0_period_buf[3]),
    .D(sub_pwms_0_period[3]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_2_s0 (
    .Q(sub_pwms_0_period_buf[2]),
    .D(sub_pwms_0_period[2]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_1_s0 (
    .Q(sub_pwms_0_period_buf[1]),
    .D(sub_pwms_0_period[1]),
    .CLK(clk_osc) 
);
  DFF sub_pwms_0_period_buf_0_s0 (
    .Q(sub_pwms_0_period_buf[0]),
    .D(sub_pwms_0_period[0]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_15_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[15]),
    .D(_zz_when_MyTopLevel_l97[15]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_14_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[14]),
    .D(_zz_when_MyTopLevel_l97[14]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_13_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[13]),
    .D(_zz_when_MyTopLevel_l97[13]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_12_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[12]),
    .D(_zz_when_MyTopLevel_l97[12]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_11_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[11]),
    .D(_zz_when_MyTopLevel_l97[11]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_10_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[10]),
    .D(_zz_when_MyTopLevel_l97[10]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_9_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[9]),
    .D(_zz_when_MyTopLevel_l97[9]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_8_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[8]),
    .D(_zz_when_MyTopLevel_l97[8]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_7_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[7]),
    .D(_zz_when_MyTopLevel_l97[7]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_6_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[6]),
    .D(_zz_when_MyTopLevel_l97[6]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_5_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[5]),
    .D(_zz_when_MyTopLevel_l97[5]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_4_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[4]),
    .D(_zz_when_MyTopLevel_l97[4]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_3_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[3]),
    .D(_zz_when_MyTopLevel_l97[3]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_2_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[2]),
    .D(_zz_when_MyTopLevel_l97[2]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_1_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[1]),
    .D(_zz_when_MyTopLevel_l97[1]),
    .CLK(clk_osc) 
);
  DFF _zz_when_MyTopLevel_l97_1_0_s0 (
    .Q(_zz_when_MyTopLevel_l97_1[0]),
    .D(_zz_when_MyTopLevel_l97[0]),
    .CLK(clk_osc) 
);
  DFFRE pwm_area_timeout_area_counter_31_s0 (
    .Q(pwm_area_timeout_area_counter[31]),
    .D(n3072_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_30_s0 (
    .Q(pwm_area_timeout_area_counter[30]),
    .D(n3073_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_29_s0 (
    .Q(pwm_area_timeout_area_counter[29]),
    .D(n3074_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_28_s0 (
    .Q(pwm_area_timeout_area_counter[28]),
    .D(n3075_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_27_s0 (
    .Q(pwm_area_timeout_area_counter[27]),
    .D(n3076_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_26_s0 (
    .Q(pwm_area_timeout_area_counter[26]),
    .D(n3077_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_25_s0 (
    .Q(pwm_area_timeout_area_counter[25]),
    .D(n3078_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_24_s0 (
    .Q(pwm_area_timeout_area_counter[24]),
    .D(n3079_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_23_s0 (
    .Q(pwm_area_timeout_area_counter[23]),
    .D(n3080_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_22_s0 (
    .Q(pwm_area_timeout_area_counter[22]),
    .D(n3081_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_21_s0 (
    .Q(pwm_area_timeout_area_counter[21]),
    .D(n3082_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_20_s0 (
    .Q(pwm_area_timeout_area_counter[20]),
    .D(n3083_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_19_s0 (
    .Q(pwm_area_timeout_area_counter[19]),
    .D(n3084_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_18_s0 (
    .Q(pwm_area_timeout_area_counter[18]),
    .D(n3085_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_17_s0 (
    .Q(pwm_area_timeout_area_counter[17]),
    .D(n3086_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_16_s0 (
    .Q(pwm_area_timeout_area_counter[16]),
    .D(n3087_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_15_s0 (
    .Q(pwm_area_timeout_area_counter[15]),
    .D(n3088_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_14_s0 (
    .Q(pwm_area_timeout_area_counter[14]),
    .D(n3089_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_13_s0 (
    .Q(pwm_area_timeout_area_counter[13]),
    .D(n3090_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_12_s0 (
    .Q(pwm_area_timeout_area_counter[12]),
    .D(n3091_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_11_s0 (
    .Q(pwm_area_timeout_area_counter[11]),
    .D(n3092_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_10_s0 (
    .Q(pwm_area_timeout_area_counter[10]),
    .D(n3093_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_9_s0 (
    .Q(pwm_area_timeout_area_counter[9]),
    .D(n3094_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_8_s0 (
    .Q(pwm_area_timeout_area_counter[8]),
    .D(n3095_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_7_s0 (
    .Q(pwm_area_timeout_area_counter[7]),
    .D(n3096_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_6_s0 (
    .Q(pwm_area_timeout_area_counter[6]),
    .D(n3097_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_5_s0 (
    .Q(pwm_area_timeout_area_counter[5]),
    .D(n3098_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_4_s0 (
    .Q(pwm_area_timeout_area_counter[4]),
    .D(n3099_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_3_s0 (
    .Q(pwm_area_timeout_area_counter[3]),
    .D(n3100_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_2_s0 (
    .Q(pwm_area_timeout_area_counter[2]),
    .D(n3101_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFRE pwm_area_timeout_area_counter_1_s0 (
    .Q(pwm_area_timeout_area_counter[1]),
    .D(n3102_1),
    .CLK(clk_osc),
    .CE(when_MyTopLevel_l167),
    .RESET(when_StateMachine_l230_3) 
);
  DFFE ctrl_fsm_master_write_reg_temp_15_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[15]),
    .D(apb_operate_area_result[7]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_14_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[14]),
    .D(apb_operate_area_result[6]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_13_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[13]),
    .D(apb_operate_area_result[5]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_12_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[12]),
    .D(apb_operate_area_result[4]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_11_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[11]),
    .D(apb_operate_area_result[3]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_10_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[10]),
    .D(apb_operate_area_result[2]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_9_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[9]),
    .D(apb_operate_area_result[1]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_8_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[8]),
    .D(apb_operate_area_result[0]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_15_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_7_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[7]),
    .D(apb_operate_area_result[7]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_6_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[6]),
    .D(apb_operate_area_result[6]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_5_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[5]),
    .D(apb_operate_area_result[5]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_4_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[4]),
    .D(apb_operate_area_result[4]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_3_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[3]),
    .D(apb_operate_area_result[3]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_2_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[2]),
    .D(apb_operate_area_result[2]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_1_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[1]),
    .D(apb_operate_area_result[1]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFE ctrl_fsm_master_write_reg_temp_0_s0 (
    .Q(ctrl_fsm_master_write_reg_temp[0]),
    .D(apb_operate_area_result[0]),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_write_reg_temp_7_6) 
);
  DFFCE config_reg_15_s0 (
    .Q(config_reg[15]),
    .D(ctrl_fsm_master_write_reg_temp[15]),
    .CLK(clk_osc),
    .CE(config_reg_14_11),
    .CLEAR(n1572_6) 
);
  DFFPE sub_pwms_0_period_10_s0 (
    .Q(sub_pwms_0_period[10]),
    .D(ctrl_fsm_master_write_reg_temp[10]),
    .CLK(clk_osc),
    .CE(sub_pwms_0_period_15_6),
    .PRESET(n1572_6) 
);
  DFFCE pwm_area_timeout_area_flag_s1 (
    .Q(pwm_area_timeout_area_flag),
    .D(n1584_8),
    .CLK(clk_osc),
    .CE(pwm_area_timeout_area_flag_10),
    .CLEAR(n1572_6) 
);
defparam pwm_area_timeout_area_flag_s1.INIT=1'b0;
  DFFCE int_ctrl_int_ctrl_state_0_s1 (
    .Q(int_ctrl_int_ctrl_state[0]),
    .D(n1750_9),
    .CLK(clk_osc),
    .CE(int_ctrl_int_ctrl_state_0_11),
    .CLEAR(n1572_6) 
);
defparam int_ctrl_int_ctrl_state_0_s1.INIT=1'b0;
  DFFCE ctrl_slave_drive_state_2_s1 (
    .Q(ctrl_slave_drive_state[2]),
    .D(n1817_5),
    .CLK(clk_osc),
    .CE(ctrl_slave_drive_state_3_16),
    .CLEAR(n1572_6) 
);
defparam ctrl_slave_drive_state_2_s1.INIT=1'b0;
  DFFCE ctrl_slave_drive_state_1_s1 (
    .Q(ctrl_slave_drive_state[1]),
    .D(n1818_5),
    .CLK(clk_osc),
    .CE(ctrl_slave_drive_state_3_16),
    .CLEAR(n1572_6) 
);
defparam ctrl_slave_drive_state_1_s1.INIT=1'b0;
  DFFCE ctrl_slave_drive_state_0_s1 (
    .Q(ctrl_slave_drive_state[0]),
    .D(n1819_5),
    .CLK(clk_osc),
    .CE(ctrl_slave_drive_state_3_16),
    .CLEAR(n1572_6) 
);
defparam ctrl_slave_drive_state_0_s1.INIT=1'b0;
  DFFCE ctrl_master_drive_state_2_s1 (
    .Q(ctrl_master_drive_state[2]),
    .D(n1852_5),
    .CLK(clk_osc),
    .CE(ctrl_master_drive_state_3_13),
    .CLEAR(n1572_6) 
);
defparam ctrl_master_drive_state_2_s1.INIT=1'b0;
  DFFCE ctrl_master_drive_state_0_s1 (
    .Q(ctrl_master_drive_state[0]),
    .D(n1854_5),
    .CLK(clk_osc),
    .CE(ctrl_master_drive_state_3_13),
    .CLEAR(n1572_6) 
);
defparam ctrl_master_drive_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_idle_state_2_s1 (
    .Q(ctrl_fsm_idle_state[2]),
    .D(n2707_15),
    .CLK(clk_osc),
    .CE(ctrl_fsm_idle_state_3_15),
    .CLEAR(n1572_6) 
);
defparam ctrl_fsm_idle_state_2_s1.INIT=1'b0;
  DFFCE ctrl_fsm_idle_state_1_s1 (
    .Q(ctrl_fsm_idle_state[1]),
    .D(n2708_15),
    .CLK(clk_osc),
    .CE(ctrl_fsm_idle_state_3_15),
    .CLEAR(n1572_6) 
);
defparam ctrl_fsm_idle_state_1_s1.INIT=1'b0;
  DFFCE ctrl_fsm_idle_state_0_s1 (
    .Q(ctrl_fsm_idle_state[0]),
    .D(n2709_15),
    .CLK(clk_osc),
    .CE(ctrl_fsm_idle_state_3_15),
    .CLEAR(n1572_6) 
);
defparam ctrl_fsm_idle_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_master_read_read_state_0_s1 (
    .Q(ctrl_fsm_master_read_read_state[0]),
    .D(n2479_17),
    .CLK(clk_osc),
    .CE(ctrl_fsm_master_read_read_state_0_8),
    .CLEAR(n1572_6) 
);
defparam ctrl_fsm_master_read_read_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_hit_hit_state_0_s1 (
    .Q(ctrl_fsm_hit_hit_state[0]),
    .D(n1584_8),
    .CLK(clk_osc),
    .CE(ctrl_fsm_hit_hit_state_0_8),
    .CLEAR(n1572_6) 
);
defparam ctrl_fsm_hit_hit_state_0_s1.INIT=1'b0;
  DFFCE ctrl_fsm_hit_hit_context_s1 (
    .Q(ctrl_fsm_hit_hit_context),
    .D(n2465_18),
    .CLK(clk_osc),
    .CE(ctrl_fsm_hit_hit_state_0_8),
    .CLEAR(n1572_6) 
);
defparam ctrl_fsm_hit_hit_context_s1.INIT=1'b0;
  DFFCE apb_operate_area_operating_s1 (
    .Q(apb_operate_area_operating_4),
    .D(n1716_5),
    .CLK(clk_osc),
    .CE(apb_operate_area_active_17),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_fsm_master_write_write_state_1_s1 (
    .Q(ctrl_fsm_master_write_write_state[1]),
    .D(n2714_8),
    .CLK(clk_osc),
    .CE(n2714_6),
    .CLEAR(n1572_6) 
);
  DFFCE ctrl_fsm_master_write_write_state_0_s1 (
    .Q(ctrl_fsm_master_write_write_state[0]),
    .D(n2715_8),
    .CLK(clk_osc),
    .CE(n2715_11),
    .CLEAR(n1572_6) 
);
  DFFC sub_pwms_0_counter_0_s1 (
    .Q(sub_pwms_0_counter[0]),
    .D(n1633_14),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
defparam sub_pwms_0_counter_0_s1.INIT=1'b0;
  DFFC init_state_1_s4 (
    .Q(init_state[1]),
    .D(n1776_19),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
defparam init_state_1_s4.INIT=1'b0;
  DFFC init_state_0_s4 (
    .Q(init_state[0]),
    .D(n1777_17),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
defparam init_state_0_s4.INIT=1'b0;
  DFFR pwm_area_timeout_area_counter_0_s1 (
    .Q(pwm_area_timeout_area_counter[0]),
    .D(n3103_8),
    .CLK(clk_osc),
    .RESET(when_StateMachine_l230_3) 
);
defparam pwm_area_timeout_area_counter_0_s1.INIT=1'b0;
  DFFC ctrl_master_drive_state_1_s3 (
    .Q(ctrl_master_drive_state[1]),
    .D(n1853_9),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
defparam ctrl_master_drive_state_1_s3.INIT=1'b0;
  ALU n3102_s (
    .SUM(n3102_1),
    .COUT(n3102_2),
    .I0(pwm_area_timeout_area_counter[1]),
    .I1(pwm_area_timeout_area_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n3102_s.ALU_MODE=0;
  ALU n3101_s (
    .SUM(n3101_1),
    .COUT(n3101_2),
    .I0(pwm_area_timeout_area_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n3102_2) 
);
defparam n3101_s.ALU_MODE=0;
  ALU n3100_s (
    .SUM(n3100_1),
    .COUT(n3100_2),
    .I0(pwm_area_timeout_area_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n3101_2) 
);
defparam n3100_s.ALU_MODE=0;
  ALU n3099_s (
    .SUM(n3099_1),
    .COUT(n3099_2),
    .I0(pwm_area_timeout_area_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n3100_2) 
);
defparam n3099_s.ALU_MODE=0;
  ALU n3098_s (
    .SUM(n3098_1),
    .COUT(n3098_2),
    .I0(pwm_area_timeout_area_counter[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n3099_2) 
);
defparam n3098_s.ALU_MODE=0;
  ALU n3097_s (
    .SUM(n3097_1),
    .COUT(n3097_2),
    .I0(pwm_area_timeout_area_counter[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n3098_2) 
);
defparam n3097_s.ALU_MODE=0;
  ALU n3096_s (
    .SUM(n3096_1),
    .COUT(n3096_2),
    .I0(pwm_area_timeout_area_counter[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n3097_2) 
);
defparam n3096_s.ALU_MODE=0;
  ALU n3095_s (
    .SUM(n3095_1),
    .COUT(n3095_2),
    .I0(pwm_area_timeout_area_counter[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n3096_2) 
);
defparam n3095_s.ALU_MODE=0;
  ALU n3094_s (
    .SUM(n3094_1),
    .COUT(n3094_2),
    .I0(pwm_area_timeout_area_counter[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n3095_2) 
);
defparam n3094_s.ALU_MODE=0;
  ALU n3093_s (
    .SUM(n3093_1),
    .COUT(n3093_2),
    .I0(pwm_area_timeout_area_counter[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n3094_2) 
);
defparam n3093_s.ALU_MODE=0;
  ALU n3092_s (
    .SUM(n3092_1),
    .COUT(n3092_2),
    .I0(pwm_area_timeout_area_counter[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n3093_2) 
);
defparam n3092_s.ALU_MODE=0;
  ALU n3091_s (
    .SUM(n3091_1),
    .COUT(n3091_2),
    .I0(pwm_area_timeout_area_counter[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n3092_2) 
);
defparam n3091_s.ALU_MODE=0;
  ALU n3090_s (
    .SUM(n3090_1),
    .COUT(n3090_2),
    .I0(pwm_area_timeout_area_counter[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n3091_2) 
);
defparam n3090_s.ALU_MODE=0;
  ALU n3089_s (
    .SUM(n3089_1),
    .COUT(n3089_2),
    .I0(pwm_area_timeout_area_counter[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n3090_2) 
);
defparam n3089_s.ALU_MODE=0;
  ALU n3088_s (
    .SUM(n3088_1),
    .COUT(n3088_2),
    .I0(pwm_area_timeout_area_counter[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n3089_2) 
);
defparam n3088_s.ALU_MODE=0;
  ALU n3087_s (
    .SUM(n3087_1),
    .COUT(n3087_2),
    .I0(pwm_area_timeout_area_counter[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n3088_2) 
);
defparam n3087_s.ALU_MODE=0;
  ALU n3086_s (
    .SUM(n3086_1),
    .COUT(n3086_2),
    .I0(pwm_area_timeout_area_counter[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n3087_2) 
);
defparam n3086_s.ALU_MODE=0;
  ALU n3085_s (
    .SUM(n3085_1),
    .COUT(n3085_2),
    .I0(pwm_area_timeout_area_counter[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n3086_2) 
);
defparam n3085_s.ALU_MODE=0;
  ALU n3084_s (
    .SUM(n3084_1),
    .COUT(n3084_2),
    .I0(pwm_area_timeout_area_counter[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n3085_2) 
);
defparam n3084_s.ALU_MODE=0;
  ALU n3083_s (
    .SUM(n3083_1),
    .COUT(n3083_2),
    .I0(pwm_area_timeout_area_counter[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n3084_2) 
);
defparam n3083_s.ALU_MODE=0;
  ALU n3082_s (
    .SUM(n3082_1),
    .COUT(n3082_2),
    .I0(pwm_area_timeout_area_counter[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n3083_2) 
);
defparam n3082_s.ALU_MODE=0;
  ALU n3081_s (
    .SUM(n3081_1),
    .COUT(n3081_2),
    .I0(pwm_area_timeout_area_counter[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n3082_2) 
);
defparam n3081_s.ALU_MODE=0;
  ALU n3080_s (
    .SUM(n3080_1),
    .COUT(n3080_2),
    .I0(pwm_area_timeout_area_counter[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n3081_2) 
);
defparam n3080_s.ALU_MODE=0;
  ALU n3079_s (
    .SUM(n3079_1),
    .COUT(n3079_2),
    .I0(pwm_area_timeout_area_counter[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n3080_2) 
);
defparam n3079_s.ALU_MODE=0;
  ALU n3078_s (
    .SUM(n3078_1),
    .COUT(n3078_2),
    .I0(pwm_area_timeout_area_counter[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n3079_2) 
);
defparam n3078_s.ALU_MODE=0;
  ALU n3077_s (
    .SUM(n3077_1),
    .COUT(n3077_2),
    .I0(pwm_area_timeout_area_counter[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n3078_2) 
);
defparam n3077_s.ALU_MODE=0;
  ALU n3076_s (
    .SUM(n3076_1),
    .COUT(n3076_2),
    .I0(pwm_area_timeout_area_counter[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n3077_2) 
);
defparam n3076_s.ALU_MODE=0;
  ALU n3075_s (
    .SUM(n3075_1),
    .COUT(n3075_2),
    .I0(pwm_area_timeout_area_counter[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n3076_2) 
);
defparam n3075_s.ALU_MODE=0;
  ALU n3074_s (
    .SUM(n3074_1),
    .COUT(n3074_2),
    .I0(pwm_area_timeout_area_counter[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n3075_2) 
);
defparam n3074_s.ALU_MODE=0;
  ALU n3073_s (
    .SUM(n3073_1),
    .COUT(n3073_2),
    .I0(pwm_area_timeout_area_counter[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n3074_2) 
);
defparam n3073_s.ALU_MODE=0;
  ALU n3072_s (
    .SUM(n3072_1),
    .COUT(n3072_0_COUT),
    .I0(pwm_area_timeout_area_counter[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n3073_2) 
);
defparam n3072_s.ALU_MODE=0;
  ALU n572_s0 (
    .SUM(n572_1_SUM),
    .COUT(n572_3),
    .I0(pre_divicder_counter[0]),
    .I1(config_reg[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n572_s0.ALU_MODE=3;
  ALU n573_s0 (
    .SUM(n573_1_SUM),
    .COUT(n573_3),
    .I0(pre_divicder_counter[1]),
    .I1(config_reg[1]),
    .I3(GND),
    .CIN(n572_3) 
);
defparam n573_s0.ALU_MODE=3;
  ALU n574_s0 (
    .SUM(n574_1_SUM),
    .COUT(n574_3),
    .I0(pre_divicder_counter[2]),
    .I1(config_reg[2]),
    .I3(GND),
    .CIN(n573_3) 
);
defparam n574_s0.ALU_MODE=3;
  ALU n575_s0 (
    .SUM(n575_1_SUM),
    .COUT(n575_3),
    .I0(pre_divicder_counter[3]),
    .I1(config_reg[3]),
    .I3(GND),
    .CIN(n574_3) 
);
defparam n575_s0.ALU_MODE=3;
  ALU n576_s0 (
    .SUM(n576_1_SUM),
    .COUT(n576_3),
    .I0(pre_divicder_counter[4]),
    .I1(config_reg[4]),
    .I3(GND),
    .CIN(n575_3) 
);
defparam n576_s0.ALU_MODE=3;
  ALU n771_s0 (
    .SUM(n771_1_SUM),
    .COUT(n771_3),
    .I0(pwm_area_timeout_area_counter[0]),
    .I1(pwm_area_timeout_area_cnt_max_0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n771_s0.ALU_MODE=3;
  ALU n772_s0 (
    .SUM(n772_1_SUM),
    .COUT(n772_3),
    .I0(pwm_area_timeout_area_counter[1]),
    .I1(pwm_area_timeout_area_cnt_max_0[1]),
    .I3(GND),
    .CIN(n771_3) 
);
defparam n772_s0.ALU_MODE=3;
  ALU n773_s0 (
    .SUM(n773_1_SUM),
    .COUT(n773_3),
    .I0(pwm_area_timeout_area_counter[2]),
    .I1(pwm_area_timeout_area_cnt_max_0[2]),
    .I3(GND),
    .CIN(n772_3) 
);
defparam n773_s0.ALU_MODE=3;
  ALU n774_s0 (
    .SUM(n774_1_SUM),
    .COUT(n774_3),
    .I0(pwm_area_timeout_area_counter[3]),
    .I1(pwm_area_timeout_area_cnt_max_0[3]),
    .I3(GND),
    .CIN(n773_3) 
);
defparam n774_s0.ALU_MODE=3;
  ALU n775_s0 (
    .SUM(n775_1_SUM),
    .COUT(n775_3),
    .I0(pwm_area_timeout_area_counter[4]),
    .I1(pwm_area_timeout_area_cnt_max_0[4]),
    .I3(GND),
    .CIN(n774_3) 
);
defparam n775_s0.ALU_MODE=3;
  ALU n776_s0 (
    .SUM(n776_1_SUM),
    .COUT(n776_3),
    .I0(pwm_area_timeout_area_counter[5]),
    .I1(pwm_area_timeout_area_cnt_max_0[5]),
    .I3(GND),
    .CIN(n775_3) 
);
defparam n776_s0.ALU_MODE=3;
  ALU n777_s0 (
    .SUM(n777_1_SUM),
    .COUT(n777_3),
    .I0(pwm_area_timeout_area_counter[6]),
    .I1(pwm_area_timeout_area_cnt_max_0[6]),
    .I3(GND),
    .CIN(n776_3) 
);
defparam n777_s0.ALU_MODE=3;
  ALU n778_s0 (
    .SUM(n778_1_SUM),
    .COUT(n778_3),
    .I0(pwm_area_timeout_area_counter[7]),
    .I1(pwm_area_timeout_area_cnt_max_0[7]),
    .I3(GND),
    .CIN(n777_3) 
);
defparam n778_s0.ALU_MODE=3;
  ALU n779_s0 (
    .SUM(n779_1_SUM),
    .COUT(n779_3),
    .I0(pwm_area_timeout_area_counter[8]),
    .I1(pwm_area_timeout_area_cnt_max_0[8]),
    .I3(GND),
    .CIN(n778_3) 
);
defparam n779_s0.ALU_MODE=3;
  ALU n780_s0 (
    .SUM(n780_1_SUM),
    .COUT(n780_3),
    .I0(pwm_area_timeout_area_counter[9]),
    .I1(pwm_area_timeout_area_cnt_max_0[9]),
    .I3(GND),
    .CIN(n779_3) 
);
defparam n780_s0.ALU_MODE=3;
  ALU n781_s0 (
    .SUM(n781_1_SUM),
    .COUT(n781_3),
    .I0(pwm_area_timeout_area_counter[10]),
    .I1(pwm_area_timeout_area_cnt_max_0[10]),
    .I3(GND),
    .CIN(n780_3) 
);
defparam n781_s0.ALU_MODE=3;
  ALU n782_s0 (
    .SUM(n782_1_SUM),
    .COUT(n782_3),
    .I0(pwm_area_timeout_area_counter[11]),
    .I1(pwm_area_timeout_area_cnt_max_0[11]),
    .I3(GND),
    .CIN(n781_3) 
);
defparam n782_s0.ALU_MODE=3;
  ALU n783_s0 (
    .SUM(n783_1_SUM),
    .COUT(n783_3),
    .I0(pwm_area_timeout_area_counter[12]),
    .I1(pwm_area_timeout_area_cnt_max_0[12]),
    .I3(GND),
    .CIN(n782_3) 
);
defparam n783_s0.ALU_MODE=3;
  ALU n784_s0 (
    .SUM(n784_1_SUM),
    .COUT(n784_3),
    .I0(pwm_area_timeout_area_counter[13]),
    .I1(pwm_area_timeout_area_cnt_max_0[13]),
    .I3(GND),
    .CIN(n783_3) 
);
defparam n784_s0.ALU_MODE=3;
  ALU n785_s0 (
    .SUM(n785_1_SUM),
    .COUT(n785_3),
    .I0(pwm_area_timeout_area_counter[14]),
    .I1(pwm_area_timeout_area_cnt_max_0[14]),
    .I3(GND),
    .CIN(n784_3) 
);
defparam n785_s0.ALU_MODE=3;
  ALU n786_s0 (
    .SUM(n786_1_SUM),
    .COUT(n786_3),
    .I0(pwm_area_timeout_area_counter[15]),
    .I1(pwm_area_timeout_area_cnt_max_0[15]),
    .I3(GND),
    .CIN(n785_3) 
);
defparam n786_s0.ALU_MODE=3;
  ALU n787_s0 (
    .SUM(n787_1_SUM),
    .COUT(n787_3),
    .I0(pwm_area_timeout_area_counter[16]),
    .I1(pwm_area_timeout_area_cnt_max_1[0]),
    .I3(GND),
    .CIN(n786_3) 
);
defparam n787_s0.ALU_MODE=3;
  ALU n788_s0 (
    .SUM(n788_1_SUM),
    .COUT(n788_3),
    .I0(pwm_area_timeout_area_counter[17]),
    .I1(pwm_area_timeout_area_cnt_max_1[1]),
    .I3(GND),
    .CIN(n787_3) 
);
defparam n788_s0.ALU_MODE=3;
  ALU n789_s0 (
    .SUM(n789_1_SUM),
    .COUT(n789_3),
    .I0(pwm_area_timeout_area_counter[18]),
    .I1(pwm_area_timeout_area_cnt_max_1[2]),
    .I3(GND),
    .CIN(n788_3) 
);
defparam n789_s0.ALU_MODE=3;
  ALU n790_s0 (
    .SUM(n790_1_SUM),
    .COUT(n790_3),
    .I0(pwm_area_timeout_area_counter[19]),
    .I1(pwm_area_timeout_area_cnt_max_1[3]),
    .I3(GND),
    .CIN(n789_3) 
);
defparam n790_s0.ALU_MODE=3;
  ALU n791_s0 (
    .SUM(n791_1_SUM),
    .COUT(n791_3),
    .I0(pwm_area_timeout_area_counter[20]),
    .I1(pwm_area_timeout_area_cnt_max_1[4]),
    .I3(GND),
    .CIN(n790_3) 
);
defparam n791_s0.ALU_MODE=3;
  ALU n792_s0 (
    .SUM(n792_1_SUM),
    .COUT(n792_3),
    .I0(pwm_area_timeout_area_counter[21]),
    .I1(pwm_area_timeout_area_cnt_max_1[5]),
    .I3(GND),
    .CIN(n791_3) 
);
defparam n792_s0.ALU_MODE=3;
  ALU n793_s0 (
    .SUM(n793_1_SUM),
    .COUT(n793_3),
    .I0(pwm_area_timeout_area_counter[22]),
    .I1(pwm_area_timeout_area_cnt_max_1[6]),
    .I3(GND),
    .CIN(n792_3) 
);
defparam n793_s0.ALU_MODE=3;
  ALU n794_s0 (
    .SUM(n794_1_SUM),
    .COUT(n794_3),
    .I0(pwm_area_timeout_area_counter[23]),
    .I1(pwm_area_timeout_area_cnt_max_1[7]),
    .I3(GND),
    .CIN(n793_3) 
);
defparam n794_s0.ALU_MODE=3;
  ALU n795_s0 (
    .SUM(n795_1_SUM),
    .COUT(n795_3),
    .I0(pwm_area_timeout_area_counter[24]),
    .I1(pwm_area_timeout_area_cnt_max_1[8]),
    .I3(GND),
    .CIN(n794_3) 
);
defparam n795_s0.ALU_MODE=3;
  ALU n796_s0 (
    .SUM(n796_1_SUM),
    .COUT(n796_3),
    .I0(pwm_area_timeout_area_counter[25]),
    .I1(pwm_area_timeout_area_cnt_max_1[9]),
    .I3(GND),
    .CIN(n795_3) 
);
defparam n796_s0.ALU_MODE=3;
  ALU n797_s0 (
    .SUM(n797_1_SUM),
    .COUT(n797_3),
    .I0(pwm_area_timeout_area_counter[26]),
    .I1(pwm_area_timeout_area_cnt_max_1[10]),
    .I3(GND),
    .CIN(n796_3) 
);
defparam n797_s0.ALU_MODE=3;
  ALU n798_s0 (
    .SUM(n798_1_SUM),
    .COUT(n798_3),
    .I0(pwm_area_timeout_area_counter[27]),
    .I1(pwm_area_timeout_area_cnt_max_1[11]),
    .I3(GND),
    .CIN(n797_3) 
);
defparam n798_s0.ALU_MODE=3;
  ALU n799_s0 (
    .SUM(n799_1_SUM),
    .COUT(n799_3),
    .I0(pwm_area_timeout_area_counter[28]),
    .I1(pwm_area_timeout_area_cnt_max_1[12]),
    .I3(GND),
    .CIN(n798_3) 
);
defparam n799_s0.ALU_MODE=3;
  ALU n800_s0 (
    .SUM(n800_1_SUM),
    .COUT(n800_3),
    .I0(pwm_area_timeout_area_counter[29]),
    .I1(pwm_area_timeout_area_cnt_max_1[13]),
    .I3(GND),
    .CIN(n799_3) 
);
defparam n800_s0.ALU_MODE=3;
  ALU n801_s0 (
    .SUM(n801_1_SUM),
    .COUT(n801_3),
    .I0(pwm_area_timeout_area_counter[30]),
    .I1(pwm_area_timeout_area_cnt_max_1[14]),
    .I3(GND),
    .CIN(n800_3) 
);
defparam n801_s0.ALU_MODE=3;
  ALU n802_s0 (
    .SUM(n802_1_SUM),
    .COUT(n802_3),
    .I0(pwm_area_timeout_area_counter[31]),
    .I1(pwm_area_timeout_area_cnt_max_1[15]),
    .I3(GND),
    .CIN(n801_3) 
);
defparam n802_s0.ALU_MODE=3;
  ALU n804_s0 (
    .SUM(n804_1_SUM),
    .COUT(n804_3),
    .I0(sub_pwms_0_counter[0]),
    .I1(sub_pwms_0_period[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n804_s0.ALU_MODE=3;
  ALU n805_s0 (
    .SUM(n805_1_SUM),
    .COUT(n805_3),
    .I0(sub_pwms_0_counter[1]),
    .I1(sub_pwms_0_period[1]),
    .I3(GND),
    .CIN(n804_3) 
);
defparam n805_s0.ALU_MODE=3;
  ALU n806_s0 (
    .SUM(n806_1_SUM),
    .COUT(n806_3),
    .I0(sub_pwms_0_counter[2]),
    .I1(sub_pwms_0_period[2]),
    .I3(GND),
    .CIN(n805_3) 
);
defparam n806_s0.ALU_MODE=3;
  ALU n807_s0 (
    .SUM(n807_1_SUM),
    .COUT(n807_3),
    .I0(sub_pwms_0_counter[3]),
    .I1(sub_pwms_0_period[3]),
    .I3(GND),
    .CIN(n806_3) 
);
defparam n807_s0.ALU_MODE=3;
  ALU n808_s0 (
    .SUM(n808_1_SUM),
    .COUT(n808_3),
    .I0(sub_pwms_0_counter[4]),
    .I1(sub_pwms_0_period[4]),
    .I3(GND),
    .CIN(n807_3) 
);
defparam n808_s0.ALU_MODE=3;
  ALU n809_s0 (
    .SUM(n809_1_SUM),
    .COUT(n809_3),
    .I0(sub_pwms_0_counter[5]),
    .I1(sub_pwms_0_period[5]),
    .I3(GND),
    .CIN(n808_3) 
);
defparam n809_s0.ALU_MODE=3;
  ALU n810_s0 (
    .SUM(n810_1_SUM),
    .COUT(n810_3),
    .I0(sub_pwms_0_counter[6]),
    .I1(sub_pwms_0_period[6]),
    .I3(GND),
    .CIN(n809_3) 
);
defparam n810_s0.ALU_MODE=3;
  ALU n811_s0 (
    .SUM(n811_1_SUM),
    .COUT(n811_3),
    .I0(sub_pwms_0_counter[7]),
    .I1(sub_pwms_0_period[7]),
    .I3(GND),
    .CIN(n810_3) 
);
defparam n811_s0.ALU_MODE=3;
  ALU n812_s0 (
    .SUM(n812_1_SUM),
    .COUT(n812_3),
    .I0(sub_pwms_0_counter[8]),
    .I1(sub_pwms_0_period[8]),
    .I3(GND),
    .CIN(n811_3) 
);
defparam n812_s0.ALU_MODE=3;
  ALU n813_s0 (
    .SUM(n813_1_SUM),
    .COUT(n813_3),
    .I0(sub_pwms_0_counter[9]),
    .I1(sub_pwms_0_period[9]),
    .I3(GND),
    .CIN(n812_3) 
);
defparam n813_s0.ALU_MODE=3;
  ALU n814_s0 (
    .SUM(n814_1_SUM),
    .COUT(n814_3),
    .I0(sub_pwms_0_counter[10]),
    .I1(sub_pwms_0_period[10]),
    .I3(GND),
    .CIN(n813_3) 
);
defparam n814_s0.ALU_MODE=3;
  ALU n815_s0 (
    .SUM(n815_1_SUM),
    .COUT(n815_3),
    .I0(sub_pwms_0_counter[11]),
    .I1(sub_pwms_0_period[11]),
    .I3(GND),
    .CIN(n814_3) 
);
defparam n815_s0.ALU_MODE=3;
  ALU n816_s0 (
    .SUM(n816_1_SUM),
    .COUT(n816_3),
    .I0(sub_pwms_0_counter[12]),
    .I1(sub_pwms_0_period[12]),
    .I3(GND),
    .CIN(n815_3) 
);
defparam n816_s0.ALU_MODE=3;
  ALU n817_s0 (
    .SUM(n817_1_SUM),
    .COUT(n817_3),
    .I0(sub_pwms_0_counter[13]),
    .I1(sub_pwms_0_period[13]),
    .I3(GND),
    .CIN(n816_3) 
);
defparam n817_s0.ALU_MODE=3;
  ALU n818_s0 (
    .SUM(n818_1_SUM),
    .COUT(n818_3),
    .I0(sub_pwms_0_counter[14]),
    .I1(sub_pwms_0_period[14]),
    .I3(GND),
    .CIN(n817_3) 
);
defparam n818_s0.ALU_MODE=3;
  ALU n819_s0 (
    .SUM(n819_1_SUM),
    .COUT(n819_3),
    .I0(sub_pwms_0_counter[15]),
    .I1(sub_pwms_0_period[15]),
    .I3(GND),
    .CIN(n818_3) 
);
defparam n819_s0.ALU_MODE=3;
  ALU n821_s0 (
    .SUM(n821_1_SUM),
    .COUT(n821_3),
    .I0(sub_pwms_0_period_buf[0]),
    .I1(sub_pwms_0_period[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n821_s0.ALU_MODE=3;
  ALU n822_s0 (
    .SUM(n822_1_SUM),
    .COUT(n822_3),
    .I0(sub_pwms_0_period_buf[1]),
    .I1(sub_pwms_0_period[1]),
    .I3(GND),
    .CIN(n821_3) 
);
defparam n822_s0.ALU_MODE=3;
  ALU n823_s0 (
    .SUM(n823_1_SUM),
    .COUT(n823_3),
    .I0(sub_pwms_0_period_buf[2]),
    .I1(sub_pwms_0_period[2]),
    .I3(GND),
    .CIN(n822_3) 
);
defparam n823_s0.ALU_MODE=3;
  ALU n824_s0 (
    .SUM(n824_1_SUM),
    .COUT(n824_3),
    .I0(sub_pwms_0_period_buf[3]),
    .I1(sub_pwms_0_period[3]),
    .I3(GND),
    .CIN(n823_3) 
);
defparam n824_s0.ALU_MODE=3;
  ALU n825_s0 (
    .SUM(n825_1_SUM),
    .COUT(n825_3),
    .I0(sub_pwms_0_period_buf[4]),
    .I1(sub_pwms_0_period[4]),
    .I3(GND),
    .CIN(n824_3) 
);
defparam n825_s0.ALU_MODE=3;
  ALU n826_s0 (
    .SUM(n826_1_SUM),
    .COUT(n826_3),
    .I0(sub_pwms_0_period_buf[5]),
    .I1(sub_pwms_0_period[5]),
    .I3(GND),
    .CIN(n825_3) 
);
defparam n826_s0.ALU_MODE=3;
  ALU n827_s0 (
    .SUM(n827_1_SUM),
    .COUT(n827_3),
    .I0(sub_pwms_0_period_buf[6]),
    .I1(sub_pwms_0_period[6]),
    .I3(GND),
    .CIN(n826_3) 
);
defparam n827_s0.ALU_MODE=3;
  ALU n828_s0 (
    .SUM(n828_1_SUM),
    .COUT(n828_3),
    .I0(sub_pwms_0_period_buf[7]),
    .I1(sub_pwms_0_period[7]),
    .I3(GND),
    .CIN(n827_3) 
);
defparam n828_s0.ALU_MODE=3;
  ALU n829_s0 (
    .SUM(n829_1_SUM),
    .COUT(n829_3),
    .I0(sub_pwms_0_period_buf[8]),
    .I1(sub_pwms_0_period[8]),
    .I3(GND),
    .CIN(n828_3) 
);
defparam n829_s0.ALU_MODE=3;
  ALU n830_s0 (
    .SUM(n830_1_SUM),
    .COUT(n830_3),
    .I0(sub_pwms_0_period_buf[9]),
    .I1(sub_pwms_0_period[9]),
    .I3(GND),
    .CIN(n829_3) 
);
defparam n830_s0.ALU_MODE=3;
  ALU n831_s0 (
    .SUM(n831_1_SUM),
    .COUT(n831_3),
    .I0(sub_pwms_0_period_buf[10]),
    .I1(sub_pwms_0_period[10]),
    .I3(GND),
    .CIN(n830_3) 
);
defparam n831_s0.ALU_MODE=3;
  ALU n832_s0 (
    .SUM(n832_1_SUM),
    .COUT(n832_3),
    .I0(sub_pwms_0_period_buf[11]),
    .I1(sub_pwms_0_period[11]),
    .I3(GND),
    .CIN(n831_3) 
);
defparam n832_s0.ALU_MODE=3;
  ALU n833_s0 (
    .SUM(n833_1_SUM),
    .COUT(n833_3),
    .I0(sub_pwms_0_period_buf[12]),
    .I1(sub_pwms_0_period[12]),
    .I3(GND),
    .CIN(n832_3) 
);
defparam n833_s0.ALU_MODE=3;
  ALU n834_s0 (
    .SUM(n834_1_SUM),
    .COUT(n834_3),
    .I0(sub_pwms_0_period_buf[13]),
    .I1(sub_pwms_0_period[13]),
    .I3(GND),
    .CIN(n833_3) 
);
defparam n834_s0.ALU_MODE=3;
  ALU n835_s0 (
    .SUM(n835_1_SUM),
    .COUT(n835_3),
    .I0(sub_pwms_0_period_buf[14]),
    .I1(sub_pwms_0_period[14]),
    .I3(GND),
    .CIN(n834_3) 
);
defparam n835_s0.ALU_MODE=3;
  ALU n836_s0 (
    .SUM(n836_1_SUM),
    .COUT(n837_2),
    .I0(sub_pwms_0_period_buf[15]),
    .I1(sub_pwms_0_period[15]),
    .I3(GND),
    .CIN(n835_3) 
);
defparam n836_s0.ALU_MODE=3;
  ALU n839_s0 (
    .SUM(n839_1_SUM),
    .COUT(n839_3),
    .I0(_zz_pwm_area_channels_0_counter_map[0]),
    .I1(_zz_when_MyTopLevel_l97[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n839_s0.ALU_MODE=3;
  ALU n840_s0 (
    .SUM(n840_1_SUM),
    .COUT(n840_3),
    .I0(_zz_pwm_area_channels_0_counter_map[1]),
    .I1(_zz_when_MyTopLevel_l97[1]),
    .I3(GND),
    .CIN(n839_3) 
);
defparam n840_s0.ALU_MODE=3;
  ALU n841_s0 (
    .SUM(n841_1_SUM),
    .COUT(n841_3),
    .I0(_zz_pwm_area_channels_0_counter_map[2]),
    .I1(_zz_when_MyTopLevel_l97[2]),
    .I3(GND),
    .CIN(n840_3) 
);
defparam n841_s0.ALU_MODE=3;
  ALU n842_s0 (
    .SUM(n842_1_SUM),
    .COUT(n842_3),
    .I0(_zz_pwm_area_channels_0_counter_map[3]),
    .I1(_zz_when_MyTopLevel_l97[3]),
    .I3(GND),
    .CIN(n841_3) 
);
defparam n842_s0.ALU_MODE=3;
  ALU n843_s0 (
    .SUM(n843_1_SUM),
    .COUT(n843_3),
    .I0(_zz_pwm_area_channels_0_counter_map[4]),
    .I1(_zz_when_MyTopLevel_l97[4]),
    .I3(GND),
    .CIN(n842_3) 
);
defparam n843_s0.ALU_MODE=3;
  ALU n844_s0 (
    .SUM(n844_1_SUM),
    .COUT(n844_3),
    .I0(_zz_pwm_area_channels_0_counter_map[5]),
    .I1(_zz_when_MyTopLevel_l97[5]),
    .I3(GND),
    .CIN(n843_3) 
);
defparam n844_s0.ALU_MODE=3;
  ALU n845_s0 (
    .SUM(n845_1_SUM),
    .COUT(n845_3),
    .I0(_zz_pwm_area_channels_0_counter_map[6]),
    .I1(_zz_when_MyTopLevel_l97[6]),
    .I3(GND),
    .CIN(n844_3) 
);
defparam n845_s0.ALU_MODE=3;
  ALU n846_s0 (
    .SUM(n846_1_SUM),
    .COUT(n846_3),
    .I0(_zz_pwm_area_channels_0_counter_map[7]),
    .I1(_zz_when_MyTopLevel_l97[7]),
    .I3(GND),
    .CIN(n845_3) 
);
defparam n846_s0.ALU_MODE=3;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(_zz_pwm_area_channels_0_counter_map[8]),
    .I1(_zz_when_MyTopLevel_l97[8]),
    .I3(GND),
    .CIN(n846_3) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(_zz_pwm_area_channels_0_counter_map[9]),
    .I1(_zz_when_MyTopLevel_l97[9]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(_zz_pwm_area_channels_0_counter_map[10]),
    .I1(_zz_when_MyTopLevel_l97[10]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(_zz_pwm_area_channels_0_counter_map[11]),
    .I1(_zz_when_MyTopLevel_l97[11]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(_zz_pwm_area_channels_0_counter_map[12]),
    .I1(_zz_when_MyTopLevel_l97[12]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(_zz_pwm_area_channels_0_counter_map[13]),
    .I1(_zz_when_MyTopLevel_l97[13]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(_zz_pwm_area_channels_0_counter_map[14]),
    .I1(_zz_when_MyTopLevel_l97[14]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(_zz_pwm_area_channels_0_counter_map[15]),
    .I1(_zz_when_MyTopLevel_l97[15]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n856_s0 (
    .SUM(n856_1_SUM),
    .COUT(n856_3),
    .I0(_zz_when_MyTopLevel_l97_1[0]),
    .I1(_zz_when_MyTopLevel_l97[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n856_s0.ALU_MODE=3;
  ALU n857_s0 (
    .SUM(n857_1_SUM),
    .COUT(n857_3),
    .I0(_zz_when_MyTopLevel_l97_1[1]),
    .I1(_zz_when_MyTopLevel_l97[1]),
    .I3(GND),
    .CIN(n856_3) 
);
defparam n857_s0.ALU_MODE=3;
  ALU n858_s0 (
    .SUM(n858_1_SUM),
    .COUT(n858_3),
    .I0(_zz_when_MyTopLevel_l97_1[2]),
    .I1(_zz_when_MyTopLevel_l97[2]),
    .I3(GND),
    .CIN(n857_3) 
);
defparam n858_s0.ALU_MODE=3;
  ALU n859_s0 (
    .SUM(n859_1_SUM),
    .COUT(n859_3),
    .I0(_zz_when_MyTopLevel_l97_1[3]),
    .I1(_zz_when_MyTopLevel_l97[3]),
    .I3(GND),
    .CIN(n858_3) 
);
defparam n859_s0.ALU_MODE=3;
  ALU n860_s0 (
    .SUM(n860_1_SUM),
    .COUT(n860_3),
    .I0(_zz_when_MyTopLevel_l97_1[4]),
    .I1(_zz_when_MyTopLevel_l97[4]),
    .I3(GND),
    .CIN(n859_3) 
);
defparam n860_s0.ALU_MODE=3;
  ALU n861_s0 (
    .SUM(n861_1_SUM),
    .COUT(n861_3),
    .I0(_zz_when_MyTopLevel_l97_1[5]),
    .I1(_zz_when_MyTopLevel_l97[5]),
    .I3(GND),
    .CIN(n860_3) 
);
defparam n861_s0.ALU_MODE=3;
  ALU n862_s0 (
    .SUM(n862_1_SUM),
    .COUT(n862_3),
    .I0(_zz_when_MyTopLevel_l97_1[6]),
    .I1(_zz_when_MyTopLevel_l97[6]),
    .I3(GND),
    .CIN(n861_3) 
);
defparam n862_s0.ALU_MODE=3;
  ALU n863_s0 (
    .SUM(n863_1_SUM),
    .COUT(n863_3),
    .I0(_zz_when_MyTopLevel_l97_1[7]),
    .I1(_zz_when_MyTopLevel_l97[7]),
    .I3(GND),
    .CIN(n862_3) 
);
defparam n863_s0.ALU_MODE=3;
  ALU n864_s0 (
    .SUM(n864_1_SUM),
    .COUT(n864_3),
    .I0(_zz_when_MyTopLevel_l97_1[8]),
    .I1(_zz_when_MyTopLevel_l97[8]),
    .I3(GND),
    .CIN(n863_3) 
);
defparam n864_s0.ALU_MODE=3;
  ALU n865_s0 (
    .SUM(n865_1_SUM),
    .COUT(n865_3),
    .I0(_zz_when_MyTopLevel_l97_1[9]),
    .I1(_zz_when_MyTopLevel_l97[9]),
    .I3(GND),
    .CIN(n864_3) 
);
defparam n865_s0.ALU_MODE=3;
  ALU n866_s0 (
    .SUM(n866_1_SUM),
    .COUT(n866_3),
    .I0(_zz_when_MyTopLevel_l97_1[10]),
    .I1(_zz_when_MyTopLevel_l97[10]),
    .I3(GND),
    .CIN(n865_3) 
);
defparam n866_s0.ALU_MODE=3;
  ALU n867_s0 (
    .SUM(n867_1_SUM),
    .COUT(n867_3),
    .I0(_zz_when_MyTopLevel_l97_1[11]),
    .I1(_zz_when_MyTopLevel_l97[11]),
    .I3(GND),
    .CIN(n866_3) 
);
defparam n867_s0.ALU_MODE=3;
  ALU n868_s0 (
    .SUM(n868_1_SUM),
    .COUT(n868_3),
    .I0(_zz_when_MyTopLevel_l97_1[12]),
    .I1(_zz_when_MyTopLevel_l97[12]),
    .I3(GND),
    .CIN(n867_3) 
);
defparam n868_s0.ALU_MODE=3;
  ALU n869_s0 (
    .SUM(n869_1_SUM),
    .COUT(n869_3),
    .I0(_zz_when_MyTopLevel_l97_1[13]),
    .I1(_zz_when_MyTopLevel_l97[13]),
    .I3(GND),
    .CIN(n868_3) 
);
defparam n869_s0.ALU_MODE=3;
  ALU n870_s0 (
    .SUM(n870_1_SUM),
    .COUT(n870_3),
    .I0(_zz_when_MyTopLevel_l97_1[14]),
    .I1(_zz_when_MyTopLevel_l97[14]),
    .I3(GND),
    .CIN(n869_3) 
);
defparam n870_s0.ALU_MODE=3;
  ALU n871_s0 (
    .SUM(n871_1_SUM),
    .COUT(n872_2),
    .I0(_zz_when_MyTopLevel_l97_1[15]),
    .I1(_zz_when_MyTopLevel_l97[15]),
    .I3(GND),
    .CIN(n870_3) 
);
defparam n871_s0.ALU_MODE=3;
  INV n1572_s2 (
    .O(n1572_6),
    .I(resetn_d) 
);
  INV n1716_s2 (
    .O(n1716_5),
    .I(apb_operate_area_operating_4) 
);
  INV when_MyTopLevel_l138_s2 (
    .O(when_MyTopLevel_l138_7),
    .I(n576_3) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* PWM */
module BufferCC (
  clk_osc,
  n1572_6,
  i2c_scl_in,
  io_i2c_scl_read_buffercc_io_dataOut
)
;
input clk_osc;
input n1572_6;
input i2c_scl_in;
output io_i2c_scl_read_buffercc_io_dataOut;
wire buffers_0;
wire VCC;
wire GND;
  DFFP buffers_1_s0 (
    .Q(io_i2c_scl_read_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(clk_osc),
    .PRESET(n1572_6) 
);
  DFFP buffers_0_s0 (
    .Q(buffers_0),
    .D(i2c_scl_in),
    .CLK(clk_osc),
    .PRESET(n1572_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC */
module BufferCC_0 (
  clk_osc,
  n1572_6,
  i2c_sda_in,
  io_i2c_sda_read_buffercc_io_dataOut
)
;
input clk_osc;
input n1572_6;
input i2c_sda_in;
output io_i2c_sda_read_buffercc_io_dataOut;
wire buffers_0;
wire VCC;
wire GND;
  DFFP buffers_1_s0 (
    .Q(io_i2c_sda_read_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(clk_osc),
    .PRESET(n1572_6) 
);
  DFFP buffers_0_s0 (
    .Q(buffers_0),
    .D(i2c_sda_in),
    .CLK(clk_osc),
    .PRESET(n1572_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_0 */
module I2cSlave (
  clk_osc,
  n1572_6,
  i2cCtrl_io_bus_rsp_valid,
  n200_3,
  i2cCtrl_io_bus_rsp_enable_6,
  i2cCtrl_io_bus_rsp_data,
  bridge_rxData_listen_10,
  bridge_rxAck_value_7,
  bridge_rxAck_listen_7,
  i2cCtrl_io_bus_rsp_valid_4,
  n200_4,
  n202_19,
  bridge_inAckState,
  i2cCtrl_io_bus_rsp_data_4,
  bridge_wasntAck,
  i2cCtrl_io_bus_rsp_valid_9,
  bridge_txData_enable,
  i2c_scl_in,
  i2c_sda_in,
  _zz_io_config_samplingClockDivider_0,
  _zz_io_config_samplingClockDivider_1,
  _zz_io_config_samplingClockDivider_2,
  _zz_io_config_samplingClockDivider_3,
  _zz_io_config_samplingClockDivider_4,
  _zz_io_config_samplingClockDivider_5,
  _zz_io_config_samplingClockDivider_6,
  _zz_io_config_samplingClockDivider_7,
  _zz_io_config_samplingClockDivider_9,
  _zz_io_config_tsuData,
  _zz_io_config_timeout_0,
  _zz_io_config_timeout_1,
  _zz_io_config_timeout_2,
  _zz_io_config_timeout_3,
  _zz_io_config_timeout_4,
  _zz_io_config_timeout_5,
  _zz_io_config_timeout_6,
  _zz_io_config_timeout_7,
  _zz_io_config_timeout_9,
  _zz_io_config_timeout_14,
  _zz_io_config_timeout_15,
  _zz_io_config_timeout_19,
  i2cCtrl_io_bus_cmd_data,
  filter_scl,
  filter_scl_regNext,
  filter_sda_regNext,
  ctrl_rspBufferIn_rValid,
  ctrl_inFrame,
  ctrl_inFrameData,
  when_I2CSlave_l239,
  i2cCtrl_io_i2c_scl_write,
  i2cCtrl_io_i2c_sda_write,
  n235_5,
  n241_4,
  n235_6,
  n212_9,
  timeout_counter
)
;
input clk_osc;
input n1572_6;
input i2cCtrl_io_bus_rsp_valid;
input n200_3;
input i2cCtrl_io_bus_rsp_enable_6;
input i2cCtrl_io_bus_rsp_data;
input bridge_rxData_listen_10;
input bridge_rxAck_value_7;
input bridge_rxAck_listen_7;
input i2cCtrl_io_bus_rsp_valid_4;
input n200_4;
input n202_19;
input bridge_inAckState;
input i2cCtrl_io_bus_rsp_data_4;
input bridge_wasntAck;
input i2cCtrl_io_bus_rsp_valid_9;
input bridge_txData_enable;
input i2c_scl_in;
input i2c_sda_in;
input _zz_io_config_samplingClockDivider_0;
input _zz_io_config_samplingClockDivider_1;
input _zz_io_config_samplingClockDivider_2;
input _zz_io_config_samplingClockDivider_3;
input _zz_io_config_samplingClockDivider_4;
input _zz_io_config_samplingClockDivider_5;
input _zz_io_config_samplingClockDivider_6;
input _zz_io_config_samplingClockDivider_7;
input _zz_io_config_samplingClockDivider_9;
input [5:0] _zz_io_config_tsuData;
input _zz_io_config_timeout_0;
input _zz_io_config_timeout_1;
input _zz_io_config_timeout_2;
input _zz_io_config_timeout_3;
input _zz_io_config_timeout_4;
input _zz_io_config_timeout_5;
input _zz_io_config_timeout_6;
input _zz_io_config_timeout_7;
input _zz_io_config_timeout_9;
input _zz_io_config_timeout_14;
input _zz_io_config_timeout_15;
input _zz_io_config_timeout_19;
output i2cCtrl_io_bus_cmd_data;
output filter_scl;
output filter_scl_regNext;
output filter_sda_regNext;
output ctrl_rspBufferIn_rValid;
output ctrl_inFrame;
output ctrl_inFrameData;
output when_I2CSlave_l239;
output i2cCtrl_io_i2c_scl_write;
output i2cCtrl_io_i2c_sda_write;
output n235_5;
output n241_4;
output n235_6;
output n212_9;
output [19:19] timeout_counter;
wire n365_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n366_3;
wire n197_3;
wire n198_3;
wire n199_3;
wire n200_3_0;
wire n201_3;
wire n202_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n238_3;
wire n239_3;
wire n240_3;
wire n241_3;
wire n242_3;
wire n243_3;
wire n244_3;
wire n245_3;
wire n246_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire tsuData_counter_5_8;
wire ctrl_inFrameData_8;
wire n211_6;
wire filter_timer_tick_4;
wire n365_4;
wire n174_4;
wire n175_4;
wire n176_4;
wire n177_4;
wire n178_4;
wire n179_4;
wire n366_4;
wire n197_4;
wire n197_5;
wire n198_4;
wire n199_4;
wire n200_4_1;
wire n235_4;
wire n236_4;
wire n237_4;
wire n238_4;
wire n239_4;
wire n240_4;
wire n242_4;
wire n243_4;
wire n244_4;
wire n245_4;
wire n246_4;
wire n247_4;
wire n248_4;
wire n249_4;
wire n250_4;
wire n251_4;
wire n252_4;
wire i2cCtrl_io_i2c_scl_write_4;
wire i2cCtrl_io_i2c_sda_write_4;
wire i2cCtrl_io_i2c_sda_write_5;
wire n197_6;
wire n241_5;
wire i2cCtrl_io_i2c_scl_write_5;
wire i2cCtrl_io_i2c_scl_write_6;
wire n197_7;
wire n235_7;
wire filter_timer_tick;
wire ctrl_inFrame_10;
wire n212_11;
wire _zz_filter_sampler_sclSamples_2;
wire _zz_filter_sampler_sdaSamples_1;
wire _zz_filter_sampler_sdaSamples_2;
wire ctrl_rspBufferIn_rData_enable;
wire ctrl_rspBufferIn_rData_data;
wire _zz_filter_sampler_sclSamples_1;
wire io_i2c_scl_read_buffercc_io_dataOut;
wire io_i2c_sda_read_buffercc_io_dataOut;
wire [9:0] filter_timer_counter;
wire [18:0] timeout_counter_0;
wire [5:0] tsuData_counter;
wire VCC;
wire GND;
  LUT2 n365_s0 (
    .F(n365_3),
    .I0(n365_4),
    .I1(filter_timer_tick) 
);
defparam n365_s0.INIT=4'h4;
  LUT4 when_I2CSlave_l239_s0 (
    .F(when_I2CSlave_l239),
    .I0(filter_scl),
    .I1(filter_scl_regNext),
    .I2(ctrl_inFrame),
    .I3(ctrl_rspBufferIn_rValid) 
);
defparam when_I2CSlave_l239_s0.INIT=16'h40FF;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(_zz_io_config_samplingClockDivider_9),
    .I1(filter_timer_counter[8]),
    .I2(filter_timer_tick_4),
    .I3(filter_timer_counter[9]) 
);
defparam n172_s0.INIT=16'hCF20;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(_zz_io_config_samplingClockDivider_9),
    .I1(filter_timer_counter[9]),
    .I2(filter_timer_counter[8]),
    .I3(filter_timer_tick_4) 
);
defparam n173_s0.INIT=16'h0EF0;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(_zz_io_config_samplingClockDivider_7),
    .I1(filter_timer_tick),
    .I2(n174_4),
    .I3(filter_timer_counter[7]) 
);
defparam n174_s0.INIT=16'h0BB0;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(_zz_io_config_samplingClockDivider_6),
    .I1(filter_timer_tick),
    .I2(n175_4),
    .I3(filter_timer_counter[6]) 
);
defparam n175_s0.INIT=16'h0BB0;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(_zz_io_config_samplingClockDivider_5),
    .I1(filter_timer_tick),
    .I2(n176_4),
    .I3(filter_timer_counter[5]) 
);
defparam n176_s0.INIT=16'h0BB0;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(_zz_io_config_samplingClockDivider_4),
    .I1(filter_timer_tick),
    .I2(n177_4),
    .I3(filter_timer_counter[4]) 
);
defparam n177_s0.INIT=16'h0BB0;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(_zz_io_config_samplingClockDivider_3),
    .I1(n178_4),
    .I2(filter_timer_counter[3]),
    .I3(filter_timer_tick) 
);
defparam n178_s0.INIT=16'hAA3C;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(_zz_io_config_samplingClockDivider_2),
    .I1(n179_4),
    .I2(filter_timer_counter[2]),
    .I3(filter_timer_tick) 
);
defparam n179_s0.INIT=16'hAA3C;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(_zz_io_config_samplingClockDivider_1),
    .I1(filter_timer_tick),
    .I2(filter_timer_counter[0]),
    .I3(filter_timer_counter[1]) 
);
defparam n180_s0.INIT=16'hB00B;
  LUT3 n181_s0 (
    .F(n181_3),
    .I0(filter_timer_tick),
    .I1(_zz_io_config_samplingClockDivider_0),
    .I2(filter_timer_counter[0]) 
);
defparam n181_s0.INIT=8'h0D;
  LUT2 n366_s0 (
    .F(n366_3),
    .I0(n366_4),
    .I1(filter_timer_tick) 
);
defparam n366_s0.INIT=4'h4;
  LUT4 n197_s0 (
    .F(n197_3),
    .I0(_zz_io_config_tsuData[5]),
    .I1(n197_4),
    .I2(tsuData_counter[5]),
    .I3(n197_5) 
);
defparam n197_s0.INIT=16'hAA3C;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(_zz_io_config_tsuData[4]),
    .I1(tsuData_counter[4]),
    .I2(n198_4),
    .I3(n197_5) 
);
defparam n198_s0.INIT=16'hAA3C;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(_zz_io_config_tsuData[3]),
    .I1(n199_4),
    .I2(tsuData_counter[3]),
    .I3(n197_5) 
);
defparam n199_s0.INIT=16'hAA3C;
  LUT4 n200_s0 (
    .F(n200_3_0),
    .I0(_zz_io_config_tsuData[2]),
    .I1(n200_4_1),
    .I2(tsuData_counter[2]),
    .I3(n197_5) 
);
defparam n200_s0.INIT=16'hAA3C;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(_zz_io_config_tsuData[1]),
    .I1(tsuData_counter[1]),
    .I2(tsuData_counter[0]),
    .I3(n197_5) 
);
defparam n201_s0.INIT=16'hAAC3;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(_zz_io_config_tsuData[0]),
    .I1(tsuData_counter[0]),
    .I2(n197_5) 
);
defparam n202_s0.INIT=8'hA3;
  LUT4 n235_s0 (
    .F(n235_3),
    .I0(_zz_io_config_timeout_19),
    .I1(n235_4),
    .I2(timeout_counter[19]),
    .I3(n235_5) 
);
defparam n235_s0.INIT=16'h3CAA;
  LUT4 n236_s0 (
    .F(n236_3),
    .I0(_zz_io_config_timeout_19),
    .I1(n236_4),
    .I2(timeout_counter_0[18]),
    .I3(n235_5) 
);
defparam n236_s0.INIT=16'h3CAA;
  LUT4 n237_s0 (
    .F(n237_3),
    .I0(_zz_io_config_timeout_19),
    .I1(n237_4),
    .I2(timeout_counter_0[17]),
    .I3(n235_5) 
);
defparam n237_s0.INIT=16'h3CAA;
  LUT4 n238_s0 (
    .F(n238_3),
    .I0(_zz_io_config_timeout_19),
    .I1(timeout_counter_0[16]),
    .I2(n238_4),
    .I3(n235_5) 
);
defparam n238_s0.INIT=16'h3CAA;
  LUT4 n239_s0 (
    .F(n239_3),
    .I0(_zz_io_config_timeout_15),
    .I1(n239_4),
    .I2(timeout_counter_0[15]),
    .I3(n235_5) 
);
defparam n239_s0.INIT=16'h3CAA;
  LUT4 n240_s0 (
    .F(n240_3),
    .I0(_zz_io_config_timeout_14),
    .I1(n240_4),
    .I2(timeout_counter_0[14]),
    .I3(n235_5) 
);
defparam n240_s0.INIT=16'h3CAA;
  LUT4 n241_s0 (
    .F(n241_3),
    .I0(_zz_io_config_timeout_14),
    .I1(timeout_counter_0[13]),
    .I2(n241_4),
    .I3(n235_5) 
);
defparam n241_s0.INIT=16'h3CAA;
  LUT4 n242_s0 (
    .F(n242_3),
    .I0(_zz_io_config_timeout_14),
    .I1(n242_4),
    .I2(timeout_counter_0[12]),
    .I3(n235_5) 
);
defparam n242_s0.INIT=16'h3CAA;
  LUT4 n243_s0 (
    .F(n243_3),
    .I0(_zz_io_config_timeout_14),
    .I1(n243_4),
    .I2(timeout_counter_0[11]),
    .I3(n235_5) 
);
defparam n243_s0.INIT=16'h3CAA;
  LUT4 n244_s0 (
    .F(n244_3),
    .I0(_zz_io_config_timeout_14),
    .I1(n244_4),
    .I2(timeout_counter_0[10]),
    .I3(n235_5) 
);
defparam n244_s0.INIT=16'h3CAA;
  LUT4 n245_s0 (
    .F(n245_3),
    .I0(_zz_io_config_timeout_9),
    .I1(n245_4),
    .I2(timeout_counter_0[9]),
    .I3(n235_5) 
);
defparam n245_s0.INIT=16'h3CAA;
  LUT4 n246_s0 (
    .F(n246_3),
    .I0(_zz_io_config_timeout_9),
    .I1(n246_4),
    .I2(timeout_counter_0[8]),
    .I3(n235_5) 
);
defparam n246_s0.INIT=16'h3CAA;
  LUT4 n247_s0 (
    .F(n247_3),
    .I0(_zz_io_config_timeout_7),
    .I1(timeout_counter_0[7]),
    .I2(n247_4),
    .I3(n235_5) 
);
defparam n247_s0.INIT=16'h3CAA;
  LUT4 n248_s0 (
    .F(n248_3),
    .I0(_zz_io_config_timeout_6),
    .I1(n248_4),
    .I2(timeout_counter_0[6]),
    .I3(n235_5) 
);
defparam n248_s0.INIT=16'h3CAA;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(_zz_io_config_timeout_5),
    .I1(n249_4),
    .I2(timeout_counter_0[5]),
    .I3(n235_5) 
);
defparam n249_s0.INIT=16'h3CAA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(_zz_io_config_timeout_4),
    .I1(timeout_counter_0[4]),
    .I2(n250_4),
    .I3(n235_5) 
);
defparam n250_s0.INIT=16'h3CAA;
  LUT4 n251_s0 (
    .F(n251_3),
    .I0(_zz_io_config_timeout_3),
    .I1(n251_4),
    .I2(timeout_counter_0[3]),
    .I3(n235_5) 
);
defparam n251_s0.INIT=16'h3CAA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(_zz_io_config_timeout_2),
    .I1(n252_4),
    .I2(timeout_counter_0[2]),
    .I3(n235_5) 
);
defparam n252_s0.INIT=16'h3CAA;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(_zz_io_config_timeout_1),
    .I1(timeout_counter_0[1]),
    .I2(timeout_counter_0[0]),
    .I3(n235_5) 
);
defparam n253_s0.INIT=16'hC3AA;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(_zz_io_config_timeout_0),
    .I1(timeout_counter_0[0]),
    .I2(n235_5) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 tsuData_counter_5_s3 (
    .F(tsuData_counter_5_8),
    .I0(tsuData_counter[4]),
    .I1(tsuData_counter[5]),
    .I2(n197_5),
    .I3(n198_4) 
);
defparam tsuData_counter_5_s3.INIT=16'hFEFF;
  LUT4 ctrl_inFrameData_s3 (
    .F(ctrl_inFrameData_8),
    .I0(filter_scl),
    .I1(ctrl_inFrame),
    .I2(filter_scl_regNext),
    .I3(n211_6) 
);
defparam ctrl_inFrameData_s3.INIT=16'h40FF;
  LUT3 n211_s2 (
    .F(n211_6),
    .I0(bridge_rxData_listen_10),
    .I1(n212_9),
    .I2(bridge_rxAck_value_7) 
);
defparam n211_s2.INIT=8'h01;
  LUT3 i2cCtrl_io_i2c_scl_write_s (
    .F(i2cCtrl_io_i2c_scl_write),
    .I0(i2cCtrl_io_i2c_scl_write_4),
    .I1(n197_5),
    .I2(tsuData_counter_5_8) 
);
defparam i2cCtrl_io_i2c_scl_write_s.INIT=8'h13;
  LUT4 i2cCtrl_io_i2c_sda_write_s (
    .F(i2cCtrl_io_i2c_sda_write),
    .I0(i2cCtrl_io_bus_rsp_valid),
    .I1(i2cCtrl_io_i2c_sda_write_4),
    .I2(i2cCtrl_io_i2c_sda_write_5),
    .I3(i2cCtrl_io_i2c_scl_write_4) 
);
defparam i2cCtrl_io_i2c_sda_write_s.INIT=16'h07FF;
  LUT2 filter_timer_tick_s1 (
    .F(filter_timer_tick_4),
    .I0(filter_timer_counter[7]),
    .I1(n174_4) 
);
defparam filter_timer_tick_s1.INIT=4'h4;
  LUT4 n365_s1 (
    .F(n365_4),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(io_i2c_sda_read_buffercc_io_dataOut),
    .I2(_zz_filter_sampler_sdaSamples_1),
    .I3(_zz_filter_sampler_sdaSamples_2) 
);
defparam n365_s1.INIT=16'hBFFD;
  LUT4 n174_s1 (
    .F(n174_4),
    .I0(filter_timer_counter[4]),
    .I1(filter_timer_counter[5]),
    .I2(filter_timer_counter[6]),
    .I3(n177_4) 
);
defparam n174_s1.INIT=16'h0100;
  LUT3 n175_s1 (
    .F(n175_4),
    .I0(filter_timer_counter[4]),
    .I1(filter_timer_counter[5]),
    .I2(n177_4) 
);
defparam n175_s1.INIT=8'h10;
  LUT2 n176_s1 (
    .F(n176_4),
    .I0(filter_timer_counter[4]),
    .I1(n177_4) 
);
defparam n176_s1.INIT=4'h4;
  LUT4 n177_s1 (
    .F(n177_4),
    .I0(filter_timer_counter[0]),
    .I1(filter_timer_counter[1]),
    .I2(filter_timer_counter[2]),
    .I3(filter_timer_counter[3]) 
);
defparam n177_s1.INIT=16'h0001;
  LUT3 n178_s1 (
    .F(n178_4),
    .I0(filter_timer_counter[0]),
    .I1(filter_timer_counter[1]),
    .I2(filter_timer_counter[2]) 
);
defparam n178_s1.INIT=8'h01;
  LUT2 n179_s1 (
    .F(n179_4),
    .I0(filter_timer_counter[0]),
    .I1(filter_timer_counter[1]) 
);
defparam n179_s1.INIT=4'h1;
  LUT4 n366_s1 (
    .F(n366_4),
    .I0(io_i2c_scl_read_buffercc_io_dataOut),
    .I1(_zz_filter_sampler_sclSamples_1),
    .I2(_zz_filter_sampler_sclSamples_2),
    .I3(filter_scl) 
);
defparam n366_s1.INIT=16'hFE7F;
  LUT2 n197_s1 (
    .F(n197_4),
    .I0(tsuData_counter[4]),
    .I1(n198_4) 
);
defparam n197_s1.INIT=4'h4;
  LUT4 n197_s2 (
    .F(n197_5),
    .I0(bridge_rxAck_value_7),
    .I1(bridge_rxAck_listen_7),
    .I2(i2cCtrl_io_bus_rsp_valid_4),
    .I3(n197_6) 
);
defparam n197_s2.INIT=16'hEF00;
  LUT4 n198_s1 (
    .F(n198_4),
    .I0(tsuData_counter[0]),
    .I1(tsuData_counter[1]),
    .I2(tsuData_counter[2]),
    .I3(tsuData_counter[3]) 
);
defparam n198_s1.INIT=16'h0001;
  LUT3 n199_s1 (
    .F(n199_4),
    .I0(tsuData_counter[0]),
    .I1(tsuData_counter[1]),
    .I2(tsuData_counter[2]) 
);
defparam n199_s1.INIT=8'h01;
  LUT2 n200_s1 (
    .F(n200_4_1),
    .I0(tsuData_counter[0]),
    .I1(tsuData_counter[1]) 
);
defparam n200_s1.INIT=4'h1;
  LUT2 n235_s1 (
    .F(n235_4),
    .I0(n241_4),
    .I1(n235_6) 
);
defparam n235_s1.INIT=4'h8;
  LUT3 n235_s2 (
    .F(n235_5),
    .I0(filter_scl),
    .I1(filter_scl_regNext),
    .I2(ctrl_inFrame) 
);
defparam n235_s2.INIT=8'h90;
  LUT3 n236_s1 (
    .F(n236_4),
    .I0(timeout_counter_0[16]),
    .I1(timeout_counter_0[17]),
    .I2(n238_4) 
);
defparam n236_s1.INIT=8'h10;
  LUT2 n237_s1 (
    .F(n237_4),
    .I0(timeout_counter_0[16]),
    .I1(n238_4) 
);
defparam n237_s1.INIT=4'h4;
  LUT4 n238_s1 (
    .F(n238_4),
    .I0(timeout_counter_0[13]),
    .I1(timeout_counter_0[14]),
    .I2(timeout_counter_0[15]),
    .I3(n241_4) 
);
defparam n238_s1.INIT=16'h0100;
  LUT3 n239_s1 (
    .F(n239_4),
    .I0(timeout_counter_0[13]),
    .I1(timeout_counter_0[14]),
    .I2(n241_4) 
);
defparam n239_s1.INIT=8'h10;
  LUT2 n240_s1 (
    .F(n240_4),
    .I0(timeout_counter_0[13]),
    .I1(n241_4) 
);
defparam n240_s1.INIT=4'h4;
  LUT4 n241_s1 (
    .F(n241_4),
    .I0(timeout_counter_0[11]),
    .I1(timeout_counter_0[12]),
    .I2(n247_4),
    .I3(n241_5) 
);
defparam n241_s1.INIT=16'h1000;
  LUT3 n242_s1 (
    .F(n242_4),
    .I0(timeout_counter_0[11]),
    .I1(n247_4),
    .I2(n241_5) 
);
defparam n242_s1.INIT=8'h40;
  LUT2 n243_s1 (
    .F(n243_4),
    .I0(n247_4),
    .I1(n241_5) 
);
defparam n243_s1.INIT=4'h8;
  LUT4 n244_s1 (
    .F(n244_4),
    .I0(timeout_counter_0[7]),
    .I1(timeout_counter_0[8]),
    .I2(timeout_counter_0[9]),
    .I3(n247_4) 
);
defparam n244_s1.INIT=16'h0100;
  LUT3 n245_s1 (
    .F(n245_4),
    .I0(timeout_counter_0[7]),
    .I1(timeout_counter_0[8]),
    .I2(n247_4) 
);
defparam n245_s1.INIT=8'h10;
  LUT2 n246_s1 (
    .F(n246_4),
    .I0(timeout_counter_0[7]),
    .I1(n247_4) 
);
defparam n246_s1.INIT=4'h4;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(timeout_counter_0[4]),
    .I1(timeout_counter_0[5]),
    .I2(timeout_counter_0[6]),
    .I3(n250_4) 
);
defparam n247_s1.INIT=16'h0100;
  LUT3 n248_s1 (
    .F(n248_4),
    .I0(timeout_counter_0[4]),
    .I1(timeout_counter_0[5]),
    .I2(n250_4) 
);
defparam n248_s1.INIT=8'h10;
  LUT2 n249_s1 (
    .F(n249_4),
    .I0(timeout_counter_0[4]),
    .I1(n250_4) 
);
defparam n249_s1.INIT=4'h4;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(timeout_counter_0[0]),
    .I1(timeout_counter_0[1]),
    .I2(timeout_counter_0[2]),
    .I3(timeout_counter_0[3]) 
);
defparam n250_s1.INIT=16'h0001;
  LUT3 n251_s1 (
    .F(n251_4),
    .I0(timeout_counter_0[0]),
    .I1(timeout_counter_0[1]),
    .I2(timeout_counter_0[2]) 
);
defparam n251_s1.INIT=8'h01;
  LUT2 n252_s1 (
    .F(n252_4),
    .I0(timeout_counter_0[0]),
    .I1(timeout_counter_0[1]) 
);
defparam n252_s1.INIT=4'h1;
  LUT4 i2cCtrl_io_i2c_scl_write_s0 (
    .F(i2cCtrl_io_i2c_scl_write_4),
    .I0(n200_4),
    .I1(i2cCtrl_io_i2c_scl_write_5),
    .I2(i2cCtrl_io_i2c_scl_write_6),
    .I3(ctrl_inFrameData) 
);
defparam i2cCtrl_io_i2c_scl_write_s0.INIT=16'hF400;
  LUT4 i2cCtrl_io_i2c_sda_write_s0 (
    .F(i2cCtrl_io_i2c_sda_write_4),
    .I0(n202_19),
    .I1(bridge_inAckState),
    .I2(ctrl_rspBufferIn_rValid),
    .I3(i2cCtrl_io_bus_rsp_data_4) 
);
defparam i2cCtrl_io_i2c_sda_write_s0.INIT=16'h000D;
  LUT2 i2cCtrl_io_i2c_sda_write_s1 (
    .F(i2cCtrl_io_i2c_sda_write_5),
    .I0(ctrl_rspBufferIn_rData_data),
    .I1(ctrl_rspBufferIn_rValid) 
);
defparam i2cCtrl_io_i2c_sda_write_s1.INIT=4'h4;
  LUT4 n197_s3 (
    .F(n197_6),
    .I0(bridge_wasntAck),
    .I1(bridge_inAckState),
    .I2(i2cCtrl_io_bus_rsp_valid_9),
    .I3(n197_7) 
);
defparam n197_s3.INIT=16'hBF00;
  LUT4 n235_s3 (
    .F(n235_6),
    .I0(timeout_counter_0[13]),
    .I1(timeout_counter_0[14]),
    .I2(timeout_counter_0[15]),
    .I3(n235_7) 
);
defparam n235_s3.INIT=16'h0100;
  LUT4 n241_s2 (
    .F(n241_5),
    .I0(timeout_counter_0[7]),
    .I1(timeout_counter_0[8]),
    .I2(timeout_counter_0[9]),
    .I3(timeout_counter_0[10]) 
);
defparam n241_s2.INIT=16'h0001;
  LUT4 i2cCtrl_io_i2c_scl_write_s1 (
    .F(i2cCtrl_io_i2c_scl_write_5),
    .I0(bridge_txData_enable),
    .I1(bridge_inAckState),
    .I2(bridge_wasntAck),
    .I3(ctrl_rspBufferIn_rValid) 
);
defparam i2cCtrl_io_i2c_scl_write_s1.INIT=16'h000E;
  LUT2 i2cCtrl_io_i2c_scl_write_s2 (
    .F(i2cCtrl_io_i2c_scl_write_6),
    .I0(ctrl_rspBufferIn_rData_enable),
    .I1(ctrl_rspBufferIn_rValid) 
);
defparam i2cCtrl_io_i2c_scl_write_s2.INIT=4'h8;
  LUT2 n197_s4 (
    .F(n197_7),
    .I0(ctrl_rspBufferIn_rValid),
    .I1(ctrl_inFrameData) 
);
defparam n197_s4.INIT=4'h4;
  LUT3 n235_s4 (
    .F(n235_7),
    .I0(timeout_counter_0[16]),
    .I1(timeout_counter_0[17]),
    .I2(timeout_counter_0[18]) 
);
defparam n235_s4.INIT=8'h01;
  LUT4 n212_s4 (
    .F(n212_9),
    .I0(n241_4),
    .I1(timeout_counter[19]),
    .I2(n235_6),
    .I3(n235_5) 
);
defparam n212_s4.INIT=16'h2000;
  LUT4 filter_timer_tick_s2 (
    .F(filter_timer_tick),
    .I0(filter_timer_counter[8]),
    .I1(filter_timer_counter[9]),
    .I2(filter_timer_counter[7]),
    .I3(n174_4) 
);
defparam filter_timer_tick_s2.INIT=16'h0100;
  LUT3 ctrl_inFrame_s4 (
    .F(ctrl_inFrame_10),
    .I0(bridge_rxData_listen_10),
    .I1(n212_9),
    .I2(bridge_rxAck_value_7) 
);
defparam ctrl_inFrame_s4.INIT=8'hFE;
  LUT4 n212_s5 (
    .F(n212_11),
    .I0(filter_sda_regNext),
    .I1(filter_scl),
    .I2(i2cCtrl_io_bus_cmd_data),
    .I3(n212_9) 
);
defparam n212_s5.INIT=16'h00BF;
  DFFC filter_timer_counter_8_s0 (
    .Q(filter_timer_counter[8]),
    .D(n173_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC filter_timer_counter_7_s0 (
    .Q(filter_timer_counter[7]),
    .D(n174_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC filter_timer_counter_6_s0 (
    .Q(filter_timer_counter[6]),
    .D(n175_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC filter_timer_counter_5_s0 (
    .Q(filter_timer_counter[5]),
    .D(n176_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC filter_timer_counter_4_s0 (
    .Q(filter_timer_counter[4]),
    .D(n177_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC filter_timer_counter_3_s0 (
    .Q(filter_timer_counter[3]),
    .D(n178_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC filter_timer_counter_2_s0 (
    .Q(filter_timer_counter[2]),
    .D(n179_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC filter_timer_counter_1_s0 (
    .Q(filter_timer_counter[1]),
    .D(n180_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC filter_timer_counter_0_s0 (
    .Q(filter_timer_counter[0]),
    .D(n181_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFPE _zz_filter_sampler_sclSamples_2_s0 (
    .Q(_zz_filter_sampler_sclSamples_2),
    .D(_zz_filter_sampler_sclSamples_1),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1572_6) 
);
  DFFPE _zz_filter_sampler_sdaSamples_1_s0 (
    .Q(_zz_filter_sampler_sdaSamples_1),
    .D(io_i2c_sda_read_buffercc_io_dataOut),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1572_6) 
);
  DFFPE _zz_filter_sampler_sdaSamples_2_s0 (
    .Q(_zz_filter_sampler_sdaSamples_2),
    .D(_zz_filter_sampler_sdaSamples_1),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1572_6) 
);
  DFFPE filter_sda_s0 (
    .Q(i2cCtrl_io_bus_cmd_data),
    .D(_zz_filter_sampler_sdaSamples_2),
    .CLK(clk_osc),
    .CE(n365_3),
    .PRESET(n1572_6) 
);
  DFFPE filter_scl_s0 (
    .Q(filter_scl),
    .D(_zz_filter_sampler_sclSamples_2),
    .CLK(clk_osc),
    .CE(n366_3),
    .PRESET(n1572_6) 
);
  DFFP filter_scl_regNext_s0 (
    .Q(filter_scl_regNext),
    .D(filter_scl),
    .CLK(clk_osc),
    .PRESET(n1572_6) 
);
  DFFP filter_sda_regNext_s0 (
    .Q(filter_sda_regNext),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .PRESET(n1572_6) 
);
  DFFCE ctrl_rspBufferIn_rValid_s0 (
    .Q(ctrl_rspBufferIn_rValid),
    .D(i2cCtrl_io_bus_rsp_valid),
    .CLK(clk_osc),
    .CE(when_I2CSlave_l239),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_19_s0 (
    .Q(timeout_counter[19]),
    .D(n235_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_18_s0 (
    .Q(timeout_counter_0[18]),
    .D(n236_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_17_s0 (
    .Q(timeout_counter_0[17]),
    .D(n237_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_16_s0 (
    .Q(timeout_counter_0[16]),
    .D(n238_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_15_s0 (
    .Q(timeout_counter_0[15]),
    .D(n239_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_14_s0 (
    .Q(timeout_counter_0[14]),
    .D(n240_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_13_s0 (
    .Q(timeout_counter_0[13]),
    .D(n241_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_12_s0 (
    .Q(timeout_counter_0[12]),
    .D(n242_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_11_s0 (
    .Q(timeout_counter_0[11]),
    .D(n243_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_10_s0 (
    .Q(timeout_counter_0[10]),
    .D(n244_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_9_s0 (
    .Q(timeout_counter_0[9]),
    .D(n245_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_8_s0 (
    .Q(timeout_counter_0[8]),
    .D(n246_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_7_s0 (
    .Q(timeout_counter_0[7]),
    .D(n247_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_6_s0 (
    .Q(timeout_counter_0[6]),
    .D(n248_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_5_s0 (
    .Q(timeout_counter_0[5]),
    .D(n249_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_4_s0 (
    .Q(timeout_counter_0[4]),
    .D(n250_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_3_s0 (
    .Q(timeout_counter_0[3]),
    .D(n251_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_2_s0 (
    .Q(timeout_counter_0[2]),
    .D(n252_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_1_s0 (
    .Q(timeout_counter_0[1]),
    .D(n253_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFC timeout_counter_0_s0 (
    .Q(timeout_counter_0[0]),
    .D(n254_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFRE ctrl_rspBufferIn_rData_enable_s0 (
    .Q(ctrl_rspBufferIn_rData_enable),
    .D(n200_3),
    .CLK(clk_osc),
    .CE(when_I2CSlave_l239),
    .RESET(i2cCtrl_io_bus_rsp_enable_6) 
);
  DFFE ctrl_rspBufferIn_rData_data_s0 (
    .Q(ctrl_rspBufferIn_rData_data),
    .D(i2cCtrl_io_bus_rsp_data),
    .CLK(clk_osc),
    .CE(when_I2CSlave_l239) 
);
  DFFC filter_timer_counter_9_s0 (
    .Q(filter_timer_counter[9]),
    .D(n172_3),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFPE _zz_filter_sampler_sclSamples_1_s0 (
    .Q(_zz_filter_sampler_sclSamples_1),
    .D(io_i2c_scl_read_buffercc_io_dataOut),
    .CLK(clk_osc),
    .CE(filter_timer_tick),
    .PRESET(n1572_6) 
);
  DFFCE tsuData_counter_5_s1 (
    .Q(tsuData_counter[5]),
    .D(n197_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1572_6) 
);
defparam tsuData_counter_5_s1.INIT=1'b0;
  DFFCE tsuData_counter_4_s1 (
    .Q(tsuData_counter[4]),
    .D(n198_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1572_6) 
);
defparam tsuData_counter_4_s1.INIT=1'b0;
  DFFCE tsuData_counter_3_s1 (
    .Q(tsuData_counter[3]),
    .D(n199_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1572_6) 
);
defparam tsuData_counter_3_s1.INIT=1'b0;
  DFFCE tsuData_counter_2_s1 (
    .Q(tsuData_counter[2]),
    .D(n200_3_0),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1572_6) 
);
defparam tsuData_counter_2_s1.INIT=1'b0;
  DFFCE tsuData_counter_1_s1 (
    .Q(tsuData_counter[1]),
    .D(n201_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1572_6) 
);
defparam tsuData_counter_1_s1.INIT=1'b0;
  DFFCE tsuData_counter_0_s1 (
    .Q(tsuData_counter[0]),
    .D(n202_3),
    .CLK(clk_osc),
    .CE(tsuData_counter_5_8),
    .CLEAR(n1572_6) 
);
defparam tsuData_counter_0_s1.INIT=1'b0;
  DFFCE ctrl_inFrame_s1 (
    .Q(ctrl_inFrame),
    .D(n212_11),
    .CLK(clk_osc),
    .CE(ctrl_inFrame_10),
    .CLEAR(n1572_6) 
);
defparam ctrl_inFrame_s1.INIT=1'b0;
  DFFCE ctrl_inFrameData_s1 (
    .Q(ctrl_inFrameData),
    .D(n211_6),
    .CLK(clk_osc),
    .CE(ctrl_inFrameData_8),
    .CLEAR(n1572_6) 
);
defparam ctrl_inFrameData_s1.INIT=1'b0;
  BufferCC io_i2c_scl_read_buffercc (
    .clk_osc(clk_osc),
    .n1572_6(n1572_6),
    .i2c_scl_in(i2c_scl_in),
    .io_i2c_scl_read_buffercc_io_dataOut(io_i2c_scl_read_buffercc_io_dataOut)
);
  BufferCC_0 io_i2c_sda_read_buffercc (
    .clk_osc(clk_osc),
    .n1572_6(n1572_6),
    .i2c_sda_in(i2c_sda_in),
    .io_i2c_sda_read_buffercc_io_dataOut(io_i2c_sda_read_buffercc_io_dataOut)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* I2cSlave */
module Apb3I2cCtrl (
  clk_osc,
  n1572_6,
  when_MyTopLevel_l241_10,
  apb_operate_area_operating_4,
  ctrl_slave_drive_state_3_9,
  ctrl_master_drive_state_3_11,
  when_MyTopLevel_l241_7,
  apb_operate_area_active_18,
  pwm_1_apb_PWDATA_9_4,
  apb_operate_area_active_22,
  when_MyTopLevel_l241_5,
  ctrl_fsm_idle_state_3_9,
  n1750_7,
  n3833_3,
  n1192_5,
  n1197_8,
  i2c_scl_in,
  i2c_sda_in,
  pwm_1_apb_PWDATA_0,
  pwm_1_apb_PWDATA_1,
  pwm_1_apb_PWDATA_2,
  pwm_1_apb_PWDATA_3,
  pwm_1_apb_PWDATA_4,
  pwm_1_apb_PWDATA_5,
  pwm_1_apb_PWDATA_6,
  pwm_1_apb_PWDATA_7,
  pwm_1_apb_PWDATA_9,
  pwm_1_apb_PWDATA_15,
  pwm_1_apb_PWDATA_17,
  init_state,
  ctrl_slave_drive_state,
  ctrl_master_drive_state,
  ctrl_fsm_idle_state,
  ctrl_fsm_hit_hit_state,
  ctrl_fsm_stateReg,
  i2c_apb_io_i2c_scl_write,
  i2c_apb_io_i2c_sda_write,
  i2c_apb_io_interrupt,
  n1014_4,
  n1014_6,
  n943_10,
  n943_12,
  n1014_8,
  n1014_9,
  n950_6,
  i2c_apb_io_apb_PRDATA
)
;
input clk_osc;
input n1572_6;
input when_MyTopLevel_l241_10;
input apb_operate_area_operating_4;
input ctrl_slave_drive_state_3_9;
input ctrl_master_drive_state_3_11;
input when_MyTopLevel_l241_7;
input apb_operate_area_active_18;
input pwm_1_apb_PWDATA_9_4;
input apb_operate_area_active_22;
input when_MyTopLevel_l241_5;
input ctrl_fsm_idle_state_3_9;
input n1750_7;
input n3833_3;
input n1192_5;
input n1197_8;
input i2c_scl_in;
input i2c_sda_in;
input pwm_1_apb_PWDATA_0;
input pwm_1_apb_PWDATA_1;
input pwm_1_apb_PWDATA_2;
input pwm_1_apb_PWDATA_3;
input pwm_1_apb_PWDATA_4;
input pwm_1_apb_PWDATA_5;
input pwm_1_apb_PWDATA_6;
input pwm_1_apb_PWDATA_7;
input pwm_1_apb_PWDATA_9;
input pwm_1_apb_PWDATA_15;
input pwm_1_apb_PWDATA_17;
input [2:0] init_state;
input [2:0] ctrl_slave_drive_state;
input [2:0] ctrl_master_drive_state;
input [2:0] ctrl_fsm_idle_state;
input [0:0] ctrl_fsm_hit_hit_state;
input [2:0] ctrl_fsm_stateReg;
output i2c_apb_io_i2c_scl_write;
output i2c_apb_io_i2c_sda_write;
output i2c_apb_io_interrupt;
output n1014_4;
output n1014_6;
output n943_10;
output n943_12;
output n1014_8;
output n1014_9;
output n950_6;
output [7:0] i2c_apb_io_apb_PRDATA;
wire n202_10;
wire n202_11;
wire n202_12;
wire n202_13;
wire n162_3;
wire i2cCtrl_io_bus_rsp_valid;
wire n200_3;
wire i2cCtrl_io_bus_rsp_data;
wire n361_4;
wire n364_4;
wire n1014_3;
wire n959_3;
wire n969_3;
wire n977_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n997_3;
wire n998_3;
wire n999_3;
wire n1045_3;
wire i2cCtrl_io_bus_rsp_enable_6;
wire bridge_rxAck_listen_7;
wire bridge_txAck_valid_8;
wire bridge_interruptCtrl_start_flag_8;
wire bridge_interruptCtrl_restart_flag_8;
wire bridge_interruptCtrl_end_flag_8;
wire bridge_interruptCtrl_drop_flag_8;
wire bridge_txData_valid_8;
wire bridge_inAckState_8;
wire n381_6;
wire n377_6;
wire n373_6;
wire n369_6;
wire n353_5;
wire n345_5;
wire n344_5;
wire n355_7;
wire n162_4;
wire i2cCtrl_io_bus_rsp_valid_4;
wire i2cCtrl_io_bus_rsp_valid_6;
wire n200_4;
wire i2cCtrl_io_bus_rsp_data_4;
wire n943_4;
wire n943_5;
wire n943_6;
wire n1014_5;
wire n1014_7;
wire n959_4;
wire n993_4;
wire n996_4;
wire n1045_4;
wire bridge_rxAck_value_7;
wire bridge_rxAck_value_8;
wire bridge_rxData_listen_9;
wire bridge_rxData_listen_10;
wire bridge_rxData_valid_9;
wire bridge_txAck_valid_10;
wire bridge_interruptCtrl_start_flag_9;
wire bridge_interruptCtrl_start_flag_10;
wire bridge_interruptCtrl_restart_flag_9;
wire bridge_interruptCtrl_end_flag_9;
wire bridge_interruptCtrl_drop_flag_9;
wire bridge_txData_valid_9;
wire i2c_apb_io_apb_PRDATA_7_5;
wire i2c_apb_io_apb_PRDATA_6_4;
wire i2c_apb_io_apb_PRDATA_5_4;
wire i2c_apb_io_apb_PRDATA_4_4;
wire i2c_apb_io_apb_PRDATA_0_5;
wire i2c_apb_io_interrupt_4;
wire i2c_apb_io_interrupt_5;
wire i2cCtrl_io_bus_rsp_valid_9;
wire n943_7;
wire n943_8;
wire n943_9;
wire n1014_10;
wire n959_5;
wire n993_5;
wire bridge_txAck_valid_11;
wire i2c_apb_io_interrupt_6;
wire i2cCtrl_io_bus_rsp_valid_10;
wire i2cCtrl_io_bus_rsp_valid_11;
wire n943_13;
wire n943_14;
wire n943_15;
wire n959_6;
wire n993_6;
wire i2cCtrl_io_bus_rsp_valid_12;
wire bridge_wasntAck_10;
wire bridge_txAck_valid_14;
wire bridge_inAckState_11;
wire n343_7;
wire n349_6;
wire n996_6;
wire n943_17;
wire n365_7;
wire bridge_txAck_repeat_9;
wire i2c_apb_io_apb_PRDATA_0_7;
wire bridge_txAck_valid_16;
wire bridge_dataCounter_2_11;
wire i2cCtrl_io_bus_rsp_valid_14;
wire bridge_dataCounter_2_13;
wire n362_7;
wire bridge_txData_repeat_9;
wire i2c_apb_io_apb_PRDATA_7_7;
wire n304_20;
wire n305_20;
wire i2cCtrl_io_bus_rsp_valid_16;
wire i2cCtrl_io_bus_rsp_valid_18;
wire bridge_interruptCtrl_filterGen_flag_10;
wire bridge_txAck_enable_13;
wire n1025_5;
wire n950_8;
wire bridge_txData_enable_13;
wire bridge_addressFilter_addresses_0_enable;
wire bridge_interruptCtrl_rxDataEnable;
wire bridge_interruptCtrl_rxAckEnable;
wire bridge_interruptCtrl_txDataEnable;
wire bridge_interruptCtrl_txAckEnable;
wire bridge_interruptCtrl_start_enable;
wire bridge_interruptCtrl_restart_enable;
wire bridge_interruptCtrl_end_enable;
wire bridge_interruptCtrl_drop_enable;
wire bridge_interruptCtrl_filterGen_enable;
wire _zz_when_I2cCtrl_l299_regNext;
wire bridge_txAck_value;
wire bridge_rxData_event;
wire bridge_txData_repeat;
wire bridge_txData_enable;
wire bridge_txAck_valid;
wire bridge_txAck_repeat;
wire bridge_txAck_enable;
wire bridge_wasntAck;
wire bridge_interruptCtrl_start_flag;
wire bridge_interruptCtrl_restart_flag;
wire bridge_interruptCtrl_end_flag;
wire bridge_interruptCtrl_drop_flag;
wire bridge_interruptCtrl_filterGen_flag;
wire bridge_txData_valid;
wire bridge_inAckState;
wire bridge_addressFilter_addresses_0_is10Bit;
wire n138_1_SUM;
wire n138_3;
wire n139_1_SUM;
wire n139_3;
wire n140_1_SUM;
wire n140_3;
wire n141_1_SUM;
wire n141_3;
wire n142_1_SUM;
wire n142_3;
wire n143_1_SUM;
wire n143_3;
wire n144_1_SUM;
wire n144_3;
wire n148_1_SUM;
wire n148_3;
wire n149_1_SUM;
wire n149_3;
wire n150_1_SUM;
wire n150_3;
wire n151_1_SUM;
wire n151_3;
wire n152_1_SUM;
wire n152_3;
wire n153_1_SUM;
wire n153_3;
wire n154_1_SUM;
wire n154_3;
wire n155_1_SUM;
wire n155_3;
wire n156_1_SUM;
wire n156_3;
wire n157_1_SUM;
wire n157_3;
wire n202_15;
wire n202_17;
wire n202_19;
wire _zz_when_I2cCtrl_l299_regNext_7;
wire i2cCtrl_io_bus_cmd_data;
wire filter_scl;
wire filter_scl_regNext;
wire filter_sda_regNext;
wire ctrl_rspBufferIn_rValid;
wire ctrl_inFrame;
wire ctrl_inFrameData;
wire when_I2CSlave_l239;
wire i2cCtrl_io_i2c_scl_write;
wire i2cCtrl_io_i2c_sda_write;
wire n235_5;
wire n241_4;
wire n235_6;
wire n212_9;
wire [9:0] _zz_io_config_samplingClockDivider;
wire [7:0] bridge_addressFilter_byte0;
wire [7:0] bridge_addressFilter_byte1;
wire [7:0] bridge_rxData_value;
wire [7:0] bridge_txData_value;
wire [9:0] bridge_addressFilter_addresses_0_value;
wire [19:0] _zz_io_config_timeout;
wire [5:0] _zz_io_config_tsuData;
wire [2:0] bridge_dataCounter;
wire [1:0] bridge_addressFilter_state;
wire [19:19] timeout_counter;
wire VCC;
wire GND;
  LUT3 n202_s17 (
    .F(n202_10),
    .I0(bridge_txData_value[1]),
    .I1(bridge_txData_value[0]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s17.INIT=8'hCA;
  LUT3 n202_s16 (
    .F(n202_11),
    .I0(bridge_txData_value[3]),
    .I1(bridge_txData_value[2]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s16.INIT=8'hCA;
  LUT3 n202_s19 (
    .F(n202_12),
    .I0(bridge_txData_value[5]),
    .I1(bridge_txData_value[4]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s19.INIT=8'hCA;
  LUT3 n202_s18 (
    .F(n202_13),
    .I0(bridge_txData_value[7]),
    .I1(bridge_txData_value[6]),
    .I2(bridge_dataCounter[0]) 
);
defparam n202_s18.INIT=8'hCA;
  LUT4 n162_s0 (
    .F(n162_3),
    .I0(n162_4),
    .I1(n144_3),
    .I2(bridge_addressFilter_state[1]),
    .I3(bridge_addressFilter_addresses_0_is10Bit) 
);
defparam n162_s0.INIT=16'hA031;
  LUT4 i2cCtrl_io_bus_rsp_valid_s0 (
    .F(i2cCtrl_io_bus_rsp_valid),
    .I0(bridge_rxAck_listen_7),
    .I1(i2cCtrl_io_bus_rsp_valid_4),
    .I2(i2cCtrl_io_bus_rsp_valid_14),
    .I3(i2cCtrl_io_bus_rsp_valid_6) 
);
defparam i2cCtrl_io_bus_rsp_valid_s0.INIT=16'hFF40;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(bridge_txData_enable),
    .I1(bridge_inAckState),
    .I2(n200_4) 
);
defparam n200_s0.INIT=8'h0E;
  LUT3 i2cCtrl_io_bus_rsp_data_s0 (
    .F(i2cCtrl_io_bus_rsp_data),
    .I0(bridge_inAckState),
    .I1(n202_19),
    .I2(i2cCtrl_io_bus_rsp_data_4) 
);
defparam i2cCtrl_io_bus_rsp_data_s0.INIT=8'hF4;
  LUT3 n943_s0 (
    .F(n361_4),
    .I0(n943_4),
    .I1(n943_5),
    .I2(n943_6) 
);
defparam n943_s0.INIT=8'h80;
  LUT3 n946_s0 (
    .F(n364_4),
    .I0(n943_4),
    .I1(n943_6),
    .I2(n943_5) 
);
defparam n946_s0.INIT=8'h40;
  LUT4 n1014_s0 (
    .F(n1014_3),
    .I0(n1014_4),
    .I1(n1014_5),
    .I2(n1014_6),
    .I3(n1014_7) 
);
defparam n1014_s0.INIT=16'h4000;
  LUT4 n959_s0 (
    .F(n959_3),
    .I0(n943_5),
    .I1(n943_4),
    .I2(n959_4),
    .I3(n1014_7) 
);
defparam n959_s0.INIT=16'h4000;
  LUT3 n969_s0 (
    .F(n969_3),
    .I0(bridge_addressFilter_state[0]),
    .I1(bridge_addressFilter_state[1]),
    .I2(bridge_rxData_event) 
);
defparam n969_s0.INIT=8'h10;
  LUT3 n977_s0 (
    .F(n977_3),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_rxData_event) 
);
defparam n977_s0.INIT=8'h40;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(n993_4) 
);
defparam n993_s0.INIT=16'h0100;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(bridge_dataCounter[1]),
    .I1(bridge_dataCounter[2]),
    .I2(bridge_dataCounter[0]),
    .I3(n993_4) 
);
defparam n994_s0.INIT=16'h1000;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[2]),
    .I2(bridge_dataCounter[1]),
    .I3(n993_4) 
);
defparam n995_s0.INIT=16'h1000;
  LUT4 n997_s0 (
    .F(n997_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(n993_4) 
);
defparam n997_s0.INIT=16'h1000;
  LUT4 n998_s0 (
    .F(n998_3),
    .I0(bridge_dataCounter[1]),
    .I1(bridge_dataCounter[0]),
    .I2(bridge_dataCounter[2]),
    .I3(n993_4) 
);
defparam n998_s0.INIT=16'h4000;
  LUT4 n999_s0 (
    .F(n999_3),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(n993_4) 
);
defparam n999_s0.INIT=16'h4000;
  LUT4 n1045_s0 (
    .F(n1045_3),
    .I0(init_state[0]),
    .I1(n1045_4),
    .I2(init_state[1]),
    .I3(n1014_7) 
);
defparam n1045_s0.INIT=16'h4000;
  LUT2 i2cCtrl_io_bus_rsp_enable_s2 (
    .F(i2cCtrl_io_bus_rsp_enable_6),
    .I0(bridge_wasntAck),
    .I1(when_I2CSlave_l239) 
);
defparam i2cCtrl_io_bus_rsp_enable_s2.INIT=4'h8;
  LUT4 bridge_rxData_listen_s3 (
    .F(bridge_rxAck_listen_7),
    .I0(n241_4),
    .I1(bridge_rxData_listen_9),
    .I2(bridge_rxData_listen_10),
    .I3(ctrl_inFrame) 
);
defparam bridge_rxData_listen_s3.INIT=16'hF800;
  LUT4 bridge_txAck_valid_s3 (
    .F(bridge_txAck_valid_8),
    .I0(bridge_rxAck_listen_7),
    .I1(n364_4),
    .I2(bridge_txAck_valid_14),
    .I3(bridge_txAck_valid_10) 
);
defparam bridge_txAck_valid_s3.INIT=16'hFFFE;
  LUT4 bridge_interruptCtrl_start_flag_s3 (
    .F(bridge_interruptCtrl_start_flag_8),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_start_flag_10) 
);
defparam bridge_interruptCtrl_start_flag_s3.INIT=16'h10FF;
  LUT4 bridge_interruptCtrl_restart_flag_s3 (
    .F(bridge_interruptCtrl_restart_flag_8),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_restart_flag_9) 
);
defparam bridge_interruptCtrl_restart_flag_s3.INIT=16'h10FF;
  LUT4 bridge_interruptCtrl_end_flag_s3 (
    .F(bridge_interruptCtrl_end_flag_8),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_end_flag_9) 
);
defparam bridge_interruptCtrl_end_flag_s3.INIT=16'h10FF;
  LUT4 bridge_interruptCtrl_drop_flag_s3 (
    .F(bridge_interruptCtrl_drop_flag_8),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_drop_flag_9) 
);
defparam bridge_interruptCtrl_drop_flag_s3.INIT=16'h10FF;
  LUT4 bridge_txData_valid_s3 (
    .F(bridge_txData_valid_8),
    .I0(bridge_txData_valid),
    .I1(bridge_txData_valid_9),
    .I2(bridge_rxAck_listen_7),
    .I3(n361_4) 
);
defparam bridge_txData_valid_s3.INIT=16'hFFF8;
  LUT4 i2c_apb_io_apb_PRDATA_7_s (
    .F(i2c_apb_io_apb_PRDATA[7]),
    .I0(n943_5),
    .I1(bridge_interruptCtrl_drop_flag),
    .I2(i2c_apb_io_apb_PRDATA_7_7),
    .I3(i2c_apb_io_apb_PRDATA_7_5) 
);
defparam i2c_apb_io_apb_PRDATA_7_s.INIT=16'h40FF;
  LUT4 i2c_apb_io_apb_PRDATA_6_s (
    .F(i2c_apb_io_apb_PRDATA[6]),
    .I0(n943_5),
    .I1(bridge_interruptCtrl_end_flag),
    .I2(i2c_apb_io_apb_PRDATA_7_7),
    .I3(i2c_apb_io_apb_PRDATA_6_4) 
);
defparam i2c_apb_io_apb_PRDATA_6_s.INIT=16'h40FF;
  LUT4 i2c_apb_io_apb_PRDATA_5_s (
    .F(i2c_apb_io_apb_PRDATA[5]),
    .I0(n943_5),
    .I1(bridge_interruptCtrl_restart_flag),
    .I2(i2c_apb_io_apb_PRDATA_7_7),
    .I3(i2c_apb_io_apb_PRDATA_5_4) 
);
defparam i2c_apb_io_apb_PRDATA_5_s.INIT=16'h40FF;
  LUT4 i2c_apb_io_apb_PRDATA_4_s (
    .F(i2c_apb_io_apb_PRDATA[4]),
    .I0(n943_5),
    .I1(bridge_interruptCtrl_start_flag),
    .I2(i2c_apb_io_apb_PRDATA_7_7),
    .I3(i2c_apb_io_apb_PRDATA_4_4) 
);
defparam i2c_apb_io_apb_PRDATA_4_s.INIT=16'h40FF;
  LUT4 i2c_apb_io_apb_PRDATA_0_s (
    .F(i2c_apb_io_apb_PRDATA[0]),
    .I0(n950_6),
    .I1(bridge_interruptCtrl_rxDataEnable),
    .I2(i2c_apb_io_apb_PRDATA_0_7),
    .I3(i2c_apb_io_apb_PRDATA_0_5) 
);
defparam i2c_apb_io_apb_PRDATA_0_s.INIT=16'hFFF4;
  LUT4 i2c_apb_io_apb_PRDATA_3_s (
    .F(i2c_apb_io_apb_PRDATA[3]),
    .I0(bridge_rxData_value[3]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_txAckEnable) 
);
defparam i2c_apb_io_apb_PRDATA_3_s.INIT=16'h8F88;
  LUT4 i2c_apb_io_apb_PRDATA_2_s (
    .F(i2c_apb_io_apb_PRDATA[2]),
    .I0(bridge_rxData_value[2]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_txDataEnable) 
);
defparam i2c_apb_io_apb_PRDATA_2_s.INIT=16'h8F88;
  LUT4 i2c_apb_io_apb_PRDATA_1_s (
    .F(i2c_apb_io_apb_PRDATA[1]),
    .I0(bridge_rxData_value[1]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_rxAckEnable) 
);
defparam i2c_apb_io_apb_PRDATA_1_s.INIT=16'h8F88;
  LUT4 bridge_inAckState_s3 (
    .F(bridge_inAckState_8),
    .I0(bridge_rxAck_value_8),
    .I1(bridge_inAckState_11),
    .I2(bridge_rxAck_value_7),
    .I3(bridge_rxAck_listen_7) 
);
defparam bridge_inAckState_s3.INIT=16'hFFF2;
  LUT4 n381_s2 (
    .F(n381_6),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_drop_enable) 
);
defparam n381_s2.INIT=16'hEF00;
  LUT4 n377_s2 (
    .F(n377_6),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_end_enable) 
);
defparam n377_s2.INIT=16'hEF00;
  LUT4 n373_s2 (
    .F(n373_6),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_restart_enable) 
);
defparam n373_s2.INIT=16'hEF00;
  LUT4 n369_s2 (
    .F(n369_6),
    .I0(n943_4),
    .I1(n943_5),
    .I2(bridge_interruptCtrl_start_flag_9),
    .I3(bridge_interruptCtrl_start_enable) 
);
defparam n369_s2.INIT=16'hEF00;
  LUT2 n353_s1 (
    .F(n353_5),
    .I0(bridge_rxAck_listen_7),
    .I1(i2cCtrl_io_bus_cmd_data) 
);
defparam n353_s1.INIT=4'h4;
  LUT2 n345_s1 (
    .F(n345_5),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter_2_11) 
);
defparam n345_s1.INIT=4'h4;
  LUT3 n344_s1 (
    .F(n344_5),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter_2_11) 
);
defparam n344_s1.INIT=8'h60;
  LUT3 n355_s3 (
    .F(n355_7),
    .I0(bridge_inAckState),
    .I1(bridge_rxAck_listen_7),
    .I2(bridge_rxAck_value_7) 
);
defparam n355_s3.INIT=8'h01;
  LUT4 i2c_apb_io_interrupt_s (
    .F(i2c_apb_io_interrupt),
    .I0(bridge_interruptCtrl_rxAckEnable),
    .I1(GND),
    .I2(i2c_apb_io_interrupt_4),
    .I3(i2c_apb_io_interrupt_5) 
);
defparam i2c_apb_io_interrupt_s.INIT=16'h8FFF;
  LUT3 n162_s1 (
    .F(n162_4),
    .I0(n157_3),
    .I1(bridge_addressFilter_addresses_0_is10Bit),
    .I2(bridge_addressFilter_state[0]) 
);
defparam n162_s1.INIT=8'h07;
  LUT4 i2cCtrl_io_bus_rsp_valid_s1 (
    .F(i2cCtrl_io_bus_rsp_valid_4),
    .I0(bridge_wasntAck),
    .I1(i2cCtrl_io_bus_rsp_valid_16),
    .I2(i2cCtrl_io_bus_rsp_valid_18),
    .I3(when_I2CSlave_l239) 
);
defparam i2cCtrl_io_bus_rsp_valid_s1.INIT=16'hFE00;
  LUT3 i2cCtrl_io_bus_rsp_valid_s3 (
    .F(i2cCtrl_io_bus_rsp_valid_6),
    .I0(bridge_wasntAck),
    .I1(bridge_inAckState),
    .I2(i2cCtrl_io_bus_rsp_valid_9) 
);
defparam i2cCtrl_io_bus_rsp_valid_s3.INIT=8'h40;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(bridge_txAck_enable),
    .I1(i2cCtrl_io_bus_rsp_valid_9),
    .I2(bridge_inAckState) 
);
defparam n200_s1.INIT=8'h10;
  LUT3 i2cCtrl_io_bus_rsp_data_s1 (
    .F(i2cCtrl_io_bus_rsp_data_4),
    .I0(i2cCtrl_io_bus_rsp_valid_9),
    .I1(bridge_txAck_value),
    .I2(bridge_inAckState) 
);
defparam i2cCtrl_io_bus_rsp_data_s1.INIT=8'h40;
  LUT3 n943_s1 (
    .F(n943_4),
    .I0(n943_7),
    .I1(n1014_5),
    .I2(n943_8) 
);
defparam n943_s1.INIT=8'hB0;
  LUT4 n943_s2 (
    .F(n943_5),
    .I0(n943_9),
    .I1(n943_10),
    .I2(n943_17),
    .I3(n943_12) 
);
defparam n943_s2.INIT=16'h001F;
  LUT3 n943_s3 (
    .F(n943_6),
    .I0(when_MyTopLevel_l241_10),
    .I1(n959_4),
    .I2(apb_operate_area_operating_4) 
);
defparam n943_s3.INIT=8'h10;
  LUT4 n1014_s1 (
    .F(n1014_4),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[2]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n1014_s1.INIT=16'h1700;
  LUT4 n1014_s2 (
    .F(n1014_5),
    .I0(n1014_8),
    .I1(n1014_9),
    .I2(ctrl_master_drive_state_3_11),
    .I3(n1014_10) 
);
defparam n1014_s2.INIT=16'hB0BB;
  LUT3 n1014_s3 (
    .F(n1014_6),
    .I0(init_state[2]),
    .I1(init_state[1]),
    .I2(init_state[0]) 
);
defparam n1014_s3.INIT=8'h40;
  LUT2 n1014_s4 (
    .F(n1014_7),
    .I0(when_MyTopLevel_l241_10),
    .I1(apb_operate_area_operating_4) 
);
defparam n1014_s4.INIT=4'h4;
  LUT4 n959_s1 (
    .F(n959_4),
    .I0(n959_5),
    .I1(when_MyTopLevel_l241_7),
    .I2(apb_operate_area_active_18),
    .I3(pwm_1_apb_PWDATA_9_4) 
);
defparam n959_s1.INIT=16'h000E;
  LUT3 n993_s1 (
    .F(n993_4),
    .I0(bridge_inAckState),
    .I1(bridge_rxAck_value_7),
    .I2(n993_5) 
);
defparam n993_s1.INIT=8'h10;
  LUT2 n996_s1 (
    .F(n996_4),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]) 
);
defparam n996_s1.INIT=4'h8;
  LUT4 n1045_s1 (
    .F(n1045_4),
    .I0(init_state[2]),
    .I1(apb_operate_area_active_18),
    .I2(apb_operate_area_active_22),
    .I3(n1014_4) 
);
defparam n1045_s1.INIT=16'h0001;
  LUT3 bridge_rxAck_value_s3 (
    .F(bridge_rxAck_value_7),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_scl),
    .I2(filter_sda_regNext) 
);
defparam bridge_rxAck_value_s3.INIT=8'h40;
  LUT3 bridge_rxAck_value_s4 (
    .F(bridge_rxAck_value_8),
    .I0(bridge_rxData_listen_9),
    .I1(n241_4),
    .I2(n993_5) 
);
defparam bridge_rxAck_value_s4.INIT=8'h70;
  LUT3 bridge_rxData_listen_s4 (
    .F(bridge_rxData_listen_9),
    .I0(timeout_counter[19]),
    .I1(n235_6),
    .I2(n235_5) 
);
defparam bridge_rxData_listen_s4.INIT=8'h40;
  LUT3 bridge_rxData_listen_s5 (
    .F(bridge_rxData_listen_10),
    .I0(filter_sda_regNext),
    .I1(filter_scl),
    .I2(i2cCtrl_io_bus_cmd_data) 
);
defparam bridge_rxData_listen_s5.INIT=8'h40;
  LUT3 bridge_rxData_valid_s4 (
    .F(bridge_rxData_valid_9),
    .I0(n943_17),
    .I1(n1014_4),
    .I2(n959_4) 
);
defparam bridge_rxData_valid_s4.INIT=8'hD0;
  LUT4 bridge_txAck_valid_s5 (
    .F(bridge_txAck_valid_10),
    .I0(bridge_txAck_valid_16),
    .I1(bridge_txAck_valid),
    .I2(bridge_inAckState),
    .I3(bridge_rxAck_value_8) 
);
defparam bridge_txAck_valid_s5.INIT=16'h8000;
  LUT3 bridge_interruptCtrl_start_flag_s4 (
    .F(bridge_interruptCtrl_start_flag_9),
    .I0(when_MyTopLevel_l241_5),
    .I1(n959_4),
    .I2(apb_operate_area_operating_4) 
);
defparam bridge_interruptCtrl_start_flag_s4.INIT=8'h10;
  LUT3 bridge_interruptCtrl_start_flag_s5 (
    .F(bridge_interruptCtrl_start_flag_10),
    .I0(bridge_rxAck_value_7),
    .I1(ctrl_inFrame),
    .I2(bridge_interruptCtrl_start_enable) 
);
defparam bridge_interruptCtrl_start_flag_s5.INIT=8'hD0;
  LUT3 bridge_interruptCtrl_restart_flag_s4 (
    .F(bridge_interruptCtrl_restart_flag_9),
    .I0(bridge_rxAck_value_8),
    .I1(bridge_rxAck_value_7),
    .I2(bridge_interruptCtrl_restart_enable) 
);
defparam bridge_interruptCtrl_restart_flag_s4.INIT=8'h70;
  LUT3 bridge_interruptCtrl_end_flag_s4 (
    .F(bridge_interruptCtrl_end_flag_9),
    .I0(bridge_rxAck_listen_7),
    .I1(n212_9),
    .I2(bridge_interruptCtrl_end_enable) 
);
defparam bridge_interruptCtrl_end_flag_s4.INIT=8'hD0;
  LUT2 bridge_interruptCtrl_drop_flag_s4 (
    .F(bridge_interruptCtrl_drop_flag_9),
    .I0(n212_9),
    .I1(bridge_interruptCtrl_drop_enable) 
);
defparam bridge_interruptCtrl_drop_flag_s4.INIT=4'h4;
  LUT4 bridge_txData_valid_s4 (
    .F(bridge_txData_valid_9),
    .I0(bridge_txData_repeat),
    .I1(bridge_dataCounter[2]),
    .I2(n993_4),
    .I3(n996_4) 
);
defparam bridge_txData_valid_s4.INIT=16'h4000;
  LUT4 i2c_apb_io_apb_PRDATA_7_s1 (
    .F(i2c_apb_io_apb_PRDATA_7_5),
    .I0(bridge_rxData_value[7]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_drop_enable) 
);
defparam i2c_apb_io_apb_PRDATA_7_s1.INIT=16'h7077;
  LUT4 i2c_apb_io_apb_PRDATA_6_s0 (
    .F(i2c_apb_io_apb_PRDATA_6_4),
    .I0(bridge_rxData_value[6]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_end_enable) 
);
defparam i2c_apb_io_apb_PRDATA_6_s0.INIT=16'h7077;
  LUT4 i2c_apb_io_apb_PRDATA_5_s0 (
    .F(i2c_apb_io_apb_PRDATA_5_4),
    .I0(bridge_rxData_value[5]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_restart_enable) 
);
defparam i2c_apb_io_apb_PRDATA_5_s0.INIT=16'h7077;
  LUT4 i2c_apb_io_apb_PRDATA_4_s0 (
    .F(i2c_apb_io_apb_PRDATA_4_4),
    .I0(bridge_rxData_value[4]),
    .I1(bridge_rxData_valid_9),
    .I2(n950_6),
    .I3(bridge_interruptCtrl_start_enable) 
);
defparam i2c_apb_io_apb_PRDATA_4_s0.INIT=16'h7077;
  LUT4 i2c_apb_io_apb_PRDATA_0_s1 (
    .F(i2c_apb_io_apb_PRDATA_0_5),
    .I0(bridge_txAck_valid_11),
    .I1(bridge_addressFilter_byte0[0]),
    .I2(n943_4),
    .I3(when_MyTopLevel_l241_10) 
);
defparam i2c_apb_io_apb_PRDATA_0_s1.INIT=16'hAC00;
  LUT4 i2c_apb_io_interrupt_s0 (
    .F(i2c_apb_io_interrupt_4),
    .I0(bridge_txData_valid),
    .I1(bridge_interruptCtrl_txDataEnable),
    .I2(GND),
    .I3(bridge_interruptCtrl_rxDataEnable) 
);
defparam i2c_apb_io_interrupt_s0.INIT=16'h0BBB;
  LUT4 i2c_apb_io_interrupt_s1 (
    .F(i2c_apb_io_interrupt_5),
    .I0(bridge_interruptCtrl_restart_flag),
    .I1(bridge_interruptCtrl_start_flag),
    .I2(bridge_interruptCtrl_end_flag),
    .I3(i2c_apb_io_interrupt_6) 
);
defparam i2c_apb_io_interrupt_s1.INIT=16'h0100;
  LUT4 i2cCtrl_io_bus_rsp_valid_s6 (
    .F(i2cCtrl_io_bus_rsp_valid_9),
    .I0(i2cCtrl_io_bus_rsp_valid_10),
    .I1(bridge_addressFilter_byte0[7]),
    .I2(bridge_addressFilter_addresses_0_is10Bit),
    .I3(i2cCtrl_io_bus_rsp_valid_11) 
);
defparam i2cCtrl_io_bus_rsp_valid_s6.INIT=16'h8000;
  LUT4 n943_s4 (
    .F(n943_7),
    .I0(ctrl_slave_drive_state[0]),
    .I1(n943_13),
    .I2(n943_14),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n943_s4.INIT=16'h5CCC;
  LUT4 n943_s5 (
    .F(n943_8),
    .I0(pwm_1_apb_PWDATA_9_4),
    .I1(ctrl_master_drive_state[0]),
    .I2(n943_15),
    .I3(n1014_8) 
);
defparam n943_s5.INIT=16'h7770;
  LUT3 n943_s6 (
    .F(n943_9),
    .I0(n1014_6),
    .I1(pwm_1_apb_PWDATA_9_4),
    .I2(n1014_4) 
);
defparam n943_s6.INIT=8'h0D;
  LUT4 n943_s7 (
    .F(n943_10),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[2]),
    .I3(ctrl_slave_drive_state_3_9) 
);
defparam n943_s7.INIT=16'h0100;
  LUT4 n943_s9 (
    .F(n943_12),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[2]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_idle_state_3_9) 
);
defparam n943_s9.INIT=16'h1000;
  LUT4 n1014_s5 (
    .F(n1014_8),
    .I0(ctrl_fsm_hit_hit_state[0]),
    .I1(ctrl_fsm_stateReg[1]),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(ctrl_fsm_stateReg[0]) 
);
defparam n1014_s5.INIT=16'hEFF3;
  LUT3 n1014_s6 (
    .F(n1014_9),
    .I0(ctrl_fsm_idle_state[1]),
    .I1(ctrl_fsm_idle_state[0]),
    .I2(ctrl_fsm_idle_state[2]) 
);
defparam n1014_s6.INIT=8'h3D;
  LUT3 n1014_s7 (
    .F(n1014_10),
    .I0(ctrl_master_drive_state[1]),
    .I1(ctrl_master_drive_state[0]),
    .I2(ctrl_master_drive_state[2]) 
);
defparam n1014_s7.INIT=8'h0D;
  LUT4 n959_s2 (
    .F(n959_5),
    .I0(ctrl_slave_drive_state[2]),
    .I1(n959_6),
    .I2(ctrl_slave_drive_state_3_9),
    .I3(n943_14) 
);
defparam n959_s2.INIT=16'hACCC;
  LUT4 n993_s2 (
    .F(n993_5),
    .I0(bridge_rxAck_value_7),
    .I1(n993_6),
    .I2(bridge_rxData_listen_10),
    .I3(ctrl_inFrame) 
);
defparam n993_s2.INIT=16'h0E00;
  LUT2 bridge_txAck_valid_s6 (
    .F(bridge_txAck_valid_11),
    .I0(bridge_addressFilter_addresses_0_enable),
    .I1(n162_3) 
);
defparam bridge_txAck_valid_s6.INIT=4'h8;
  LUT4 i2c_apb_io_interrupt_s2 (
    .F(i2c_apb_io_interrupt_6),
    .I0(bridge_interruptCtrl_txAckEnable),
    .I1(bridge_txAck_valid),
    .I2(bridge_interruptCtrl_drop_flag),
    .I3(bridge_interruptCtrl_filterGen_flag) 
);
defparam i2c_apb_io_interrupt_s2.INIT=16'h000D;
  LUT4 i2cCtrl_io_bus_rsp_valid_s7 (
    .F(i2cCtrl_io_bus_rsp_valid_10),
    .I0(bridge_addressFilter_byte0[1]),
    .I1(bridge_addressFilter_addresses_0_value[9]),
    .I2(bridge_addressFilter_byte0[2]),
    .I3(bridge_addressFilter_addresses_0_enable) 
);
defparam i2cCtrl_io_bus_rsp_valid_s7.INIT=16'h8100;
  LUT4 i2cCtrl_io_bus_rsp_valid_s8 (
    .F(i2cCtrl_io_bus_rsp_valid_11),
    .I0(bridge_addressFilter_byte0[3]),
    .I1(i2cCtrl_io_bus_rsp_valid_12),
    .I2(bridge_addressFilter_byte0[4]),
    .I3(bridge_addressFilter_byte0[5]) 
);
defparam i2cCtrl_io_bus_rsp_valid_s8.INIT=16'h4000;
  LUT4 n943_s10 (
    .F(n943_13),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(n1750_7),
    .I3(init_state[2]) 
);
defparam n943_s10.INIT=16'hF0BB;
  LUT3 n943_s11 (
    .F(n943_14),
    .I0(ctrl_slave_drive_state[0]),
    .I1(ctrl_slave_drive_state[1]),
    .I2(ctrl_slave_drive_state[2]) 
);
defparam n943_s11.INIT=8'h17;
  LUT4 n943_s12 (
    .F(n943_15),
    .I0(ctrl_fsm_idle_state[2]),
    .I1(ctrl_fsm_idle_state[1]),
    .I2(ctrl_fsm_idle_state[0]),
    .I3(ctrl_fsm_stateReg[2]) 
);
defparam n943_s12.INIT=16'h00F4;
  LUT3 n959_s3 (
    .F(n959_6),
    .I0(init_state[1]),
    .I1(init_state[0]),
    .I2(init_state[2]) 
);
defparam n959_s3.INIT=8'h0D;
  LUT4 n993_s3 (
    .F(n993_6),
    .I0(ctrl_inFrameData),
    .I1(ctrl_rspBufferIn_rValid),
    .I2(filter_scl_regNext),
    .I3(filter_scl) 
);
defparam n993_s3.INIT=16'h0D00;
  LUT3 i2cCtrl_io_bus_rsp_valid_s9 (
    .F(i2cCtrl_io_bus_rsp_valid_12),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_addressFilter_byte0[6]) 
);
defparam i2cCtrl_io_bus_rsp_valid_s9.INIT=8'h40;
  LUT4 bridge_wasntAck_s4 (
    .F(bridge_wasntAck_10),
    .I0(bridge_rxAck_value_7),
    .I1(bridge_inAckState),
    .I2(bridge_rxAck_value_8),
    .I3(bridge_dataCounter_2_11) 
);
defparam bridge_wasntAck_s4.INIT=16'h40FF;
  LUT3 bridge_txAck_valid_s8 (
    .F(bridge_txAck_valid_14),
    .I0(_zz_when_I2cCtrl_l299_regNext),
    .I1(bridge_addressFilter_addresses_0_enable),
    .I2(n162_3) 
);
defparam bridge_txAck_valid_s8.INIT=8'h40;
  LUT4 bridge_inAckState_s5 (
    .F(bridge_inAckState_11),
    .I0(bridge_dataCounter[0]),
    .I1(bridge_dataCounter[1]),
    .I2(bridge_dataCounter[2]),
    .I3(bridge_inAckState) 
);
defparam bridge_inAckState_s5.INIT=16'h007F;
  LUT4 n343_s2 (
    .F(n343_7),
    .I0(bridge_dataCounter[2]),
    .I1(bridge_dataCounter[0]),
    .I2(bridge_dataCounter[1]),
    .I3(bridge_dataCounter_2_11) 
);
defparam n343_s2.INIT=16'h6A00;
  LUT4 n349_s1 (
    .F(n349_6),
    .I0(bridge_dataCounter[2]),
    .I1(n993_4),
    .I2(bridge_dataCounter[0]),
    .I3(bridge_dataCounter[1]) 
);
defparam n349_s1.INIT=16'h8000;
  LUT4 n996_s2 (
    .F(n996_6),
    .I0(bridge_dataCounter[2]),
    .I1(n993_4),
    .I2(bridge_dataCounter[0]),
    .I3(bridge_dataCounter[1]) 
);
defparam n996_s2.INIT=16'h4000;
  LUT4 n943_s13 (
    .F(n943_17),
    .I0(when_MyTopLevel_l241_7),
    .I1(n1014_9),
    .I2(ctrl_fsm_stateReg[2]),
    .I3(n1014_8) 
);
defparam n943_s13.INIT=16'h5501;
  LUT4 n950_s2 (
    .F(n950_6),
    .I0(n943_10),
    .I1(pwm_1_apb_PWDATA_9_4),
    .I2(ctrl_master_drive_state[0]),
    .I3(n943_12) 
);
defparam n950_s2.INIT=16'h0051;
  LUT3 n365_s2 (
    .F(n365_7),
    .I0(n943_4),
    .I1(n943_6),
    .I2(n943_5) 
);
defparam n365_s2.INIT=8'hBF;
  LUT4 bridge_txAck_repeat_s3 (
    .F(bridge_txAck_repeat_9),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_6),
    .I3(n943_5) 
);
defparam bridge_txAck_repeat_s3.INIT=16'hBAAA;
  LUT4 i2c_apb_io_apb_PRDATA_0_s2 (
    .F(i2c_apb_io_apb_PRDATA_0_7),
    .I0(bridge_rxData_value[0]),
    .I1(n943_17),
    .I2(n1014_4),
    .I3(n959_4) 
);
defparam i2c_apb_io_apb_PRDATA_0_s2.INIT=16'hA200;
  LUT4 bridge_txAck_valid_s9 (
    .F(bridge_txAck_valid_16),
    .I0(bridge_txAck_repeat),
    .I1(i2cCtrl_io_bus_cmd_data),
    .I2(filter_scl),
    .I3(filter_sda_regNext) 
);
defparam bridge_txAck_valid_s9.INIT=16'h4555;
  LUT4 bridge_dataCounter_2_s5 (
    .F(bridge_dataCounter_2_11),
    .I0(bridge_rxAck_listen_7),
    .I1(i2cCtrl_io_bus_cmd_data),
    .I2(filter_scl),
    .I3(filter_sda_regNext) 
);
defparam bridge_dataCounter_2_s5.INIT=16'h4555;
  LUT4 i2cCtrl_io_bus_rsp_valid_s10 (
    .F(i2cCtrl_io_bus_rsp_valid_14),
    .I0(i2cCtrl_io_bus_cmd_data),
    .I1(filter_scl),
    .I2(filter_sda_regNext),
    .I3(ctrl_inFrameData) 
);
defparam i2cCtrl_io_bus_rsp_valid_s10.INIT=16'hBF00;
  LUT4 bridge_dataCounter_2_s6 (
    .F(bridge_dataCounter_2_13),
    .I0(bridge_inAckState),
    .I1(bridge_rxAck_value_7),
    .I2(n993_5),
    .I3(bridge_dataCounter_2_11) 
);
defparam bridge_dataCounter_2_s6.INIT=16'h10FF;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(n943_4),
    .I1(n943_5),
    .I2(n943_6) 
);
defparam n362_s2.INIT=8'h7F;
  LUT4 bridge_txData_repeat_s3 (
    .F(bridge_txData_repeat_9),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_5),
    .I3(n943_6) 
);
defparam bridge_txData_repeat_s3.INIT=16'hEAAA;
  LUT4 i2c_apb_io_apb_PRDATA_7_s2 (
    .F(i2c_apb_io_apb_PRDATA_7_7),
    .I0(n943_7),
    .I1(n1014_5),
    .I2(n943_8),
    .I3(n959_4) 
);
defparam i2c_apb_io_apb_PRDATA_7_s2.INIT=16'h004F;
  LUT4 n304_s12 (
    .F(n304_20),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_dataCounter_2_11),
    .I3(bridge_rxData_event) 
);
defparam n304_s12.INIT=16'hE0A0;
  LUT4 n305_s12 (
    .F(n305_20),
    .I0(bridge_addressFilter_state[1]),
    .I1(bridge_addressFilter_state[0]),
    .I2(bridge_dataCounter_2_11),
    .I3(bridge_rxData_event) 
);
defparam n305_s12.INIT=16'h90C0;
  LUT2 i2cCtrl_io_bus_rsp_valid_s11 (
    .F(i2cCtrl_io_bus_rsp_valid_16),
    .I0(bridge_txAck_valid),
    .I1(bridge_inAckState) 
);
defparam i2cCtrl_io_bus_rsp_valid_s11.INIT=4'h8;
  LUT2 i2cCtrl_io_bus_rsp_valid_s12 (
    .F(i2cCtrl_io_bus_rsp_valid_18),
    .I0(bridge_inAckState),
    .I1(bridge_txData_valid) 
);
defparam i2cCtrl_io_bus_rsp_valid_s12.INIT=4'h4;
  LUT4 bridge_interruptCtrl_filterGen_flag_s4 (
    .F(bridge_interruptCtrl_filterGen_flag_10),
    .I0(_zz_when_I2cCtrl_l299_regNext),
    .I1(bridge_addressFilter_addresses_0_enable),
    .I2(n162_3),
    .I3(bridge_interruptCtrl_filterGen_enable) 
);
defparam bridge_interruptCtrl_filterGen_flag_s4.INIT=16'h40FF;
  LUT4 bridge_txAck_enable_s6 (
    .F(bridge_txAck_enable_13),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_6),
    .I3(n943_5) 
);
defparam bridge_txAck_enable_s6.INIT=16'hBAAA;
  LUT4 n1025_s1 (
    .F(n1025_5),
    .I0(n943_4),
    .I1(n959_4),
    .I2(when_MyTopLevel_l241_10),
    .I3(apb_operate_area_operating_4) 
);
defparam n1025_s1.INIT=16'h0400;
  LUT3 n950_s3 (
    .F(n950_8),
    .I0(n950_6),
    .I1(when_MyTopLevel_l241_10),
    .I2(apb_operate_area_operating_4) 
);
defparam n950_s3.INIT=8'h10;
  LUT4 bridge_txData_enable_s6 (
    .F(bridge_txData_enable_13),
    .I0(bridge_rxAck_listen_7),
    .I1(n943_4),
    .I2(n943_5),
    .I3(n943_6) 
);
defparam bridge_txData_enable_s6.INIT=16'hEAAA;
  DFFCE bridge_addressFilter_addresses_0_enable_s0 (
    .Q(bridge_addressFilter_addresses_0_enable),
    .D(pwm_1_apb_PWDATA_15),
    .CLK(clk_osc),
    .CE(n1014_3),
    .CLEAR(n1572_6) 
);
  DFFCE bridge_interruptCtrl_rxDataEnable_s0 (
    .Q(bridge_interruptCtrl_rxDataEnable),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1572_6) 
);
  DFFCE bridge_interruptCtrl_rxAckEnable_s0 (
    .Q(bridge_interruptCtrl_rxAckEnable),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1572_6) 
);
  DFFCE bridge_interruptCtrl_txDataEnable_s0 (
    .Q(bridge_interruptCtrl_txDataEnable),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1572_6) 
);
  DFFCE bridge_interruptCtrl_txAckEnable_s0 (
    .Q(bridge_interruptCtrl_txAckEnable),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1572_6) 
);
  DFFCE bridge_interruptCtrl_start_enable_s0 (
    .Q(bridge_interruptCtrl_start_enable),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1572_6) 
);
  DFFCE bridge_interruptCtrl_restart_enable_s0 (
    .Q(bridge_interruptCtrl_restart_enable),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1572_6) 
);
  DFFCE bridge_interruptCtrl_end_enable_s0 (
    .Q(bridge_interruptCtrl_end_enable),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1572_6) 
);
  DFFCE bridge_interruptCtrl_drop_enable_s0 (
    .Q(bridge_interruptCtrl_drop_enable),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1572_6) 
);
  DFFCE bridge_interruptCtrl_filterGen_enable_s0 (
    .Q(bridge_interruptCtrl_filterGen_enable),
    .D(pwm_1_apb_PWDATA_17),
    .CLK(clk_osc),
    .CE(n950_8),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_9_s0 (
    .Q(_zz_io_config_samplingClockDivider[9]),
    .D(pwm_1_apb_PWDATA_9),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_7_s0 (
    .Q(_zz_io_config_samplingClockDivider[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_6_s0 (
    .Q(_zz_io_config_samplingClockDivider[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_5_s0 (
    .Q(_zz_io_config_samplingClockDivider[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_4_s0 (
    .Q(_zz_io_config_samplingClockDivider[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_3_s0 (
    .Q(_zz_io_config_samplingClockDivider[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_2_s0 (
    .Q(_zz_io_config_samplingClockDivider[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_1_s0 (
    .Q(_zz_io_config_samplingClockDivider[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1572_6) 
);
  DFFCE _zz_io_config_samplingClockDivider_0_s0 (
    .Q(_zz_io_config_samplingClockDivider[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n959_3),
    .CLEAR(n1572_6) 
);
  DFFP bridge_i2cBuffer_scl_write_regNext_s0 (
    .Q(i2c_apb_io_i2c_scl_write),
    .D(i2cCtrl_io_i2c_scl_write),
    .CLK(clk_osc),
    .PRESET(n1572_6) 
);
  DFFP bridge_i2cBuffer_sda_write_regNext_s0 (
    .Q(i2c_apb_io_i2c_sda_write),
    .D(i2cCtrl_io_i2c_sda_write),
    .CLK(clk_osc),
    .PRESET(n1572_6) 
);
  DFFE bridge_addressFilter_byte0_7_s0 (
    .Q(bridge_addressFilter_byte0[7]),
    .D(bridge_rxData_value[7]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_6_s0 (
    .Q(bridge_addressFilter_byte0[6]),
    .D(bridge_rxData_value[6]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_5_s0 (
    .Q(bridge_addressFilter_byte0[5]),
    .D(bridge_rxData_value[5]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_4_s0 (
    .Q(bridge_addressFilter_byte0[4]),
    .D(bridge_rxData_value[4]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_3_s0 (
    .Q(bridge_addressFilter_byte0[3]),
    .D(bridge_rxData_value[3]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_2_s0 (
    .Q(bridge_addressFilter_byte0[2]),
    .D(bridge_rxData_value[2]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_1_s0 (
    .Q(bridge_addressFilter_byte0[1]),
    .D(bridge_rxData_value[1]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte0_0_s0 (
    .Q(bridge_addressFilter_byte0[0]),
    .D(bridge_rxData_value[0]),
    .CLK(clk_osc),
    .CE(n969_3) 
);
  DFFE bridge_addressFilter_byte1_7_s0 (
    .Q(bridge_addressFilter_byte1[7]),
    .D(bridge_rxData_value[7]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_6_s0 (
    .Q(bridge_addressFilter_byte1[6]),
    .D(bridge_rxData_value[6]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_5_s0 (
    .Q(bridge_addressFilter_byte1[5]),
    .D(bridge_rxData_value[5]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_4_s0 (
    .Q(bridge_addressFilter_byte1[4]),
    .D(bridge_rxData_value[4]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_3_s0 (
    .Q(bridge_addressFilter_byte1[3]),
    .D(bridge_rxData_value[3]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_2_s0 (
    .Q(bridge_addressFilter_byte1[2]),
    .D(bridge_rxData_value[2]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_1_s0 (
    .Q(bridge_addressFilter_byte1[1]),
    .D(bridge_rxData_value[1]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFE bridge_addressFilter_byte1_0_s0 (
    .Q(bridge_addressFilter_byte1[0]),
    .D(bridge_rxData_value[0]),
    .CLK(clk_osc),
    .CE(n977_3) 
);
  DFFR _zz_when_I2cCtrl_l299_regNext_s0 (
    .Q(_zz_when_I2cCtrl_l299_regNext),
    .D(n162_3),
    .CLK(clk_osc),
    .RESET(_zz_when_I2cCtrl_l299_regNext_7) 
);
  DFFE bridge_rxData_value_7_s0 (
    .Q(bridge_rxData_value[7]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n993_3) 
);
  DFFE bridge_rxData_value_6_s0 (
    .Q(bridge_rxData_value[6]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n994_3) 
);
  DFFE bridge_rxData_value_5_s0 (
    .Q(bridge_rxData_value[5]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n995_3) 
);
  DFFE bridge_rxData_value_4_s0 (
    .Q(bridge_rxData_value[4]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n996_6) 
);
  DFFE bridge_rxData_value_3_s0 (
    .Q(bridge_rxData_value[3]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n997_3) 
);
  DFFE bridge_rxData_value_2_s0 (
    .Q(bridge_rxData_value[2]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n998_3) 
);
  DFFE bridge_rxData_value_1_s0 (
    .Q(bridge_rxData_value[1]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n999_3) 
);
  DFFE bridge_rxData_value_0_s0 (
    .Q(bridge_rxData_value[0]),
    .D(i2cCtrl_io_bus_cmd_data),
    .CLK(clk_osc),
    .CE(n349_6) 
);
  DFFE bridge_txData_value_7_s0 (
    .Q(bridge_txData_value[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_6_s0 (
    .Q(bridge_txData_value[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_5_s0 (
    .Q(bridge_txData_value[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_4_s0 (
    .Q(bridge_txData_value[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_3_s0 (
    .Q(bridge_txData_value[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_2_s0 (
    .Q(bridge_txData_value[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_1_s0 (
    .Q(bridge_txData_value[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txData_value_0_s0 (
    .Q(bridge_txData_value[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n361_4) 
);
  DFFE bridge_txAck_value_s0 (
    .Q(bridge_txAck_value),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n364_4) 
);
  DFFE bridge_addressFilter_addresses_0_value_9_s0 (
    .Q(bridge_addressFilter_addresses_0_value[9]),
    .D(pwm_1_apb_PWDATA_9),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_7_s0 (
    .Q(bridge_addressFilter_addresses_0_value[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_6_s0 (
    .Q(bridge_addressFilter_addresses_0_value[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_5_s0 (
    .Q(bridge_addressFilter_addresses_0_value[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_4_s0 (
    .Q(bridge_addressFilter_addresses_0_value[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_3_s0 (
    .Q(bridge_addressFilter_addresses_0_value[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_2_s0 (
    .Q(bridge_addressFilter_addresses_0_value[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_1_s0 (
    .Q(bridge_addressFilter_addresses_0_value[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE bridge_addressFilter_addresses_0_value_0_s0 (
    .Q(bridge_addressFilter_addresses_0_value[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  DFFE _zz_io_config_timeout_9_s0 (
    .Q(_zz_io_config_timeout[9]),
    .D(pwm_1_apb_PWDATA_9),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_9_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_7_s0 (
    .Q(_zz_io_config_timeout[7]),
    .D(pwm_1_apb_PWDATA_7),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_7_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_6_s0 (
    .Q(_zz_io_config_timeout[6]),
    .D(pwm_1_apb_PWDATA_6),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_6_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_5_s0 (
    .Q(_zz_io_config_timeout[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_5_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_4_s0 (
    .Q(_zz_io_config_timeout[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_4_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_3_s0 (
    .Q(_zz_io_config_timeout[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_3_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_2_s0 (
    .Q(_zz_io_config_timeout[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_2_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_1_s0 (
    .Q(_zz_io_config_timeout[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_1_s0.INIT=1'b0;
  DFFE _zz_io_config_timeout_0_s0 (
    .Q(_zz_io_config_timeout[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_0_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_5_s0 (
    .Q(_zz_io_config_tsuData[5]),
    .D(pwm_1_apb_PWDATA_5),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_5_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_4_s0 (
    .Q(_zz_io_config_tsuData[4]),
    .D(pwm_1_apb_PWDATA_4),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_4_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_3_s0 (
    .Q(_zz_io_config_tsuData[3]),
    .D(pwm_1_apb_PWDATA_3),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_3_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_2_s0 (
    .Q(_zz_io_config_tsuData[2]),
    .D(pwm_1_apb_PWDATA_2),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_2_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_1_s0 (
    .Q(_zz_io_config_tsuData[1]),
    .D(pwm_1_apb_PWDATA_1),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_1_s0.INIT=1'b0;
  DFFE _zz_io_config_tsuData_0_s0 (
    .Q(_zz_io_config_tsuData[0]),
    .D(pwm_1_apb_PWDATA_0),
    .CLK(clk_osc),
    .CE(n1045_3) 
);
defparam _zz_io_config_tsuData_0_s0.INIT=1'b0;
  DFFC bridge_rxData_event_s0 (
    .Q(bridge_rxData_event),
    .D(n349_6),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
  DFFPE bridge_txData_repeat_s1 (
    .Q(bridge_txData_repeat),
    .D(n362_7),
    .CLK(clk_osc),
    .CE(bridge_txData_repeat_9),
    .PRESET(n1572_6) 
);
defparam bridge_txData_repeat_s1.INIT=1'b1;
  DFFCE bridge_txData_enable_s1 (
    .Q(bridge_txData_enable),
    .D(n361_4),
    .CLK(clk_osc),
    .CE(bridge_txData_enable_13),
    .CLEAR(n1572_6) 
);
defparam bridge_txData_enable_s1.INIT=1'b0;
  DFFPE bridge_txAck_valid_s1 (
    .Q(bridge_txAck_valid),
    .D(bridge_txAck_repeat_9),
    .CLK(clk_osc),
    .CE(bridge_txAck_valid_8),
    .PRESET(n1572_6) 
);
defparam bridge_txAck_valid_s1.INIT=1'b1;
  DFFPE bridge_txAck_repeat_s1 (
    .Q(bridge_txAck_repeat),
    .D(n365_7),
    .CLK(clk_osc),
    .CE(bridge_txAck_repeat_9),
    .PRESET(n1572_6) 
);
defparam bridge_txAck_repeat_s1.INIT=1'b1;
  DFFCE bridge_txAck_enable_s1 (
    .Q(bridge_txAck_enable),
    .D(n364_4),
    .CLK(clk_osc),
    .CE(bridge_txAck_enable_13),
    .CLEAR(n1572_6) 
);
defparam bridge_txAck_enable_s1.INIT=1'b0;
  DFFCE bridge_dataCounter_2_s1 (
    .Q(bridge_dataCounter[2]),
    .D(n343_7),
    .CLK(clk_osc),
    .CE(bridge_dataCounter_2_13),
    .CLEAR(n1572_6) 
);
defparam bridge_dataCounter_2_s1.INIT=1'b0;
  DFFCE bridge_dataCounter_1_s1 (
    .Q(bridge_dataCounter[1]),
    .D(n344_5),
    .CLK(clk_osc),
    .CE(bridge_dataCounter_2_13),
    .CLEAR(n1572_6) 
);
defparam bridge_dataCounter_1_s1.INIT=1'b0;
  DFFCE bridge_dataCounter_0_s1 (
    .Q(bridge_dataCounter[0]),
    .D(n345_5),
    .CLK(clk_osc),
    .CE(bridge_dataCounter_2_13),
    .CLEAR(n1572_6) 
);
defparam bridge_dataCounter_0_s1.INIT=1'b0;
  DFFCE bridge_wasntAck_s1 (
    .Q(bridge_wasntAck),
    .D(n353_5),
    .CLK(clk_osc),
    .CE(bridge_wasntAck_10),
    .CLEAR(n1572_6) 
);
defparam bridge_wasntAck_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_start_flag_s1 (
    .Q(bridge_interruptCtrl_start_flag),
    .D(n369_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_start_flag_8),
    .CLEAR(n1572_6) 
);
defparam bridge_interruptCtrl_start_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_restart_flag_s1 (
    .Q(bridge_interruptCtrl_restart_flag),
    .D(n373_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_restart_flag_8),
    .CLEAR(n1572_6) 
);
defparam bridge_interruptCtrl_restart_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_end_flag_s1 (
    .Q(bridge_interruptCtrl_end_flag),
    .D(n377_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_end_flag_8),
    .CLEAR(n1572_6) 
);
defparam bridge_interruptCtrl_end_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_drop_flag_s1 (
    .Q(bridge_interruptCtrl_drop_flag),
    .D(n381_6),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_drop_flag_8),
    .CLEAR(n1572_6) 
);
defparam bridge_interruptCtrl_drop_flag_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_filterGen_flag_s1 (
    .Q(bridge_interruptCtrl_filterGen_flag),
    .D(bridge_interruptCtrl_filterGen_enable),
    .CLK(clk_osc),
    .CE(bridge_interruptCtrl_filterGen_flag_10),
    .CLEAR(n1572_6) 
);
defparam bridge_interruptCtrl_filterGen_flag_s1.INIT=1'b0;
  DFFPE bridge_txData_valid_s1 (
    .Q(bridge_txData_valid),
    .D(bridge_txData_repeat_9),
    .CLK(clk_osc),
    .CE(bridge_txData_valid_8),
    .PRESET(n1572_6) 
);
defparam bridge_txData_valid_s1.INIT=1'b1;
  DFFCE bridge_inAckState_s1 (
    .Q(bridge_inAckState),
    .D(n355_7),
    .CLK(clk_osc),
    .CE(bridge_inAckState_8),
    .CLEAR(n1572_6) 
);
  DFFC bridge_addressFilter_state_1_s5 (
    .Q(bridge_addressFilter_state[1]),
    .D(n304_20),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
defparam bridge_addressFilter_state_1_s5.INIT=1'b0;
  DFFC bridge_addressFilter_state_0_s4 (
    .Q(bridge_addressFilter_state[0]),
    .D(n305_20),
    .CLK(clk_osc),
    .CLEAR(n1572_6) 
);
defparam bridge_addressFilter_state_0_s4.INIT=1'b0;
  DFFE _zz_io_config_timeout_19_s1 (
    .Q(_zz_io_config_timeout[19]),
    .D(n3833_3),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_19_s1.INIT=1'b0;
  DFFE _zz_io_config_timeout_15_s1 (
    .Q(_zz_io_config_timeout[15]),
    .D(n1192_5),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_15_s1.INIT=1'b0;
  DFFE _zz_io_config_timeout_14_s1 (
    .Q(_zz_io_config_timeout[14]),
    .D(n1197_8),
    .CLK(clk_osc),
    .CE(n1025_5) 
);
defparam _zz_io_config_timeout_14_s1.INIT=1'b0;
  DFFE bridge_addressFilter_addresses_0_is10Bit_s1 (
    .Q(bridge_addressFilter_addresses_0_is10Bit),
    .D(n1197_8),
    .CLK(clk_osc),
    .CE(n1014_3) 
);
  ALU n138_s0 (
    .SUM(n138_1_SUM),
    .COUT(n138_3),
    .I0(bridge_addressFilter_byte0[1]),
    .I1(bridge_addressFilter_addresses_0_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n138_s0.ALU_MODE=3;
  ALU n139_s0 (
    .SUM(n139_1_SUM),
    .COUT(n139_3),
    .I0(bridge_addressFilter_byte0[2]),
    .I1(bridge_addressFilter_addresses_0_value[1]),
    .I3(GND),
    .CIN(n138_3) 
);
defparam n139_s0.ALU_MODE=3;
  ALU n140_s0 (
    .SUM(n140_1_SUM),
    .COUT(n140_3),
    .I0(bridge_addressFilter_byte0[3]),
    .I1(bridge_addressFilter_addresses_0_value[2]),
    .I3(GND),
    .CIN(n139_3) 
);
defparam n140_s0.ALU_MODE=3;
  ALU n141_s0 (
    .SUM(n141_1_SUM),
    .COUT(n141_3),
    .I0(bridge_addressFilter_byte0[4]),
    .I1(bridge_addressFilter_addresses_0_value[3]),
    .I3(GND),
    .CIN(n140_3) 
);
defparam n141_s0.ALU_MODE=3;
  ALU n142_s0 (
    .SUM(n142_1_SUM),
    .COUT(n142_3),
    .I0(bridge_addressFilter_byte0[5]),
    .I1(bridge_addressFilter_addresses_0_value[4]),
    .I3(GND),
    .CIN(n141_3) 
);
defparam n142_s0.ALU_MODE=3;
  ALU n143_s0 (
    .SUM(n143_1_SUM),
    .COUT(n143_3),
    .I0(bridge_addressFilter_byte0[6]),
    .I1(bridge_addressFilter_addresses_0_value[5]),
    .I3(GND),
    .CIN(n142_3) 
);
defparam n143_s0.ALU_MODE=3;
  ALU n144_s0 (
    .SUM(n144_1_SUM),
    .COUT(n144_3),
    .I0(bridge_addressFilter_byte0[7]),
    .I1(bridge_addressFilter_addresses_0_value[6]),
    .I3(GND),
    .CIN(n143_3) 
);
defparam n144_s0.ALU_MODE=3;
  ALU n148_s0 (
    .SUM(n148_1_SUM),
    .COUT(n148_3),
    .I0(bridge_addressFilter_byte1[0]),
    .I1(bridge_addressFilter_addresses_0_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n148_s0.ALU_MODE=3;
  ALU n149_s0 (
    .SUM(n149_1_SUM),
    .COUT(n149_3),
    .I0(bridge_addressFilter_byte1[1]),
    .I1(bridge_addressFilter_addresses_0_value[1]),
    .I3(GND),
    .CIN(n148_3) 
);
defparam n149_s0.ALU_MODE=3;
  ALU n150_s0 (
    .SUM(n150_1_SUM),
    .COUT(n150_3),
    .I0(bridge_addressFilter_byte1[2]),
    .I1(bridge_addressFilter_addresses_0_value[2]),
    .I3(GND),
    .CIN(n149_3) 
);
defparam n150_s0.ALU_MODE=3;
  ALU n151_s0 (
    .SUM(n151_1_SUM),
    .COUT(n151_3),
    .I0(bridge_addressFilter_byte1[3]),
    .I1(bridge_addressFilter_addresses_0_value[3]),
    .I3(GND),
    .CIN(n150_3) 
);
defparam n151_s0.ALU_MODE=3;
  ALU n152_s0 (
    .SUM(n152_1_SUM),
    .COUT(n152_3),
    .I0(bridge_addressFilter_byte1[4]),
    .I1(bridge_addressFilter_addresses_0_value[4]),
    .I3(GND),
    .CIN(n151_3) 
);
defparam n152_s0.ALU_MODE=3;
  ALU n153_s0 (
    .SUM(n153_1_SUM),
    .COUT(n153_3),
    .I0(bridge_addressFilter_byte1[5]),
    .I1(bridge_addressFilter_addresses_0_value[5]),
    .I3(GND),
    .CIN(n152_3) 
);
defparam n153_s0.ALU_MODE=3;
  ALU n154_s0 (
    .SUM(n154_1_SUM),
    .COUT(n154_3),
    .I0(bridge_addressFilter_byte1[6]),
    .I1(bridge_addressFilter_addresses_0_value[6]),
    .I3(GND),
    .CIN(n153_3) 
);
defparam n154_s0.ALU_MODE=3;
  ALU n155_s0 (
    .SUM(n155_1_SUM),
    .COUT(n155_3),
    .I0(bridge_addressFilter_byte1[7]),
    .I1(bridge_addressFilter_addresses_0_value[7]),
    .I3(GND),
    .CIN(n154_3) 
);
defparam n155_s0.ALU_MODE=3;
  ALU n156_s0 (
    .SUM(n156_1_SUM),
    .COUT(n156_3),
    .I0(bridge_addressFilter_byte0[1]),
    .I1(bridge_addressFilter_addresses_0_value[9]),
    .I3(GND),
    .CIN(n155_3) 
);
defparam n156_s0.ALU_MODE=3;
  ALU n157_s0 (
    .SUM(n157_1_SUM),
    .COUT(n157_3),
    .I0(bridge_addressFilter_byte0[2]),
    .I1(bridge_addressFilter_addresses_0_value[9]),
    .I3(GND),
    .CIN(n156_3) 
);
defparam n157_s0.ALU_MODE=3;
  MUX2_LUT5 n202_s15 (
    .O(n202_15),
    .I0(n202_11),
    .I1(n202_10),
    .S0(bridge_dataCounter[1]) 
);
  MUX2_LUT5 n202_s14 (
    .O(n202_17),
    .I0(n202_13),
    .I1(n202_12),
    .S0(bridge_dataCounter[1]) 
);
  MUX2_LUT6 n202_s13 (
    .O(n202_19),
    .I0(n202_17),
    .I1(n202_15),
    .S0(bridge_dataCounter[2]) 
);
  INV _zz_when_I2cCtrl_l299_regNext_s3 (
    .O(_zz_when_I2cCtrl_l299_regNext_7),
    .I(bridge_addressFilter_addresses_0_enable) 
);
  I2cSlave i2cCtrl (
    .clk_osc(clk_osc),
    .n1572_6(n1572_6),
    .i2cCtrl_io_bus_rsp_valid(i2cCtrl_io_bus_rsp_valid),
    .n200_3(n200_3),
    .i2cCtrl_io_bus_rsp_enable_6(i2cCtrl_io_bus_rsp_enable_6),
    .i2cCtrl_io_bus_rsp_data(i2cCtrl_io_bus_rsp_data),
    .bridge_rxData_listen_10(bridge_rxData_listen_10),
    .bridge_rxAck_value_7(bridge_rxAck_value_7),
    .bridge_rxAck_listen_7(bridge_rxAck_listen_7),
    .i2cCtrl_io_bus_rsp_valid_4(i2cCtrl_io_bus_rsp_valid_4),
    .n200_4(n200_4),
    .n202_19(n202_19),
    .bridge_inAckState(bridge_inAckState),
    .i2cCtrl_io_bus_rsp_data_4(i2cCtrl_io_bus_rsp_data_4),
    .bridge_wasntAck(bridge_wasntAck),
    .i2cCtrl_io_bus_rsp_valid_9(i2cCtrl_io_bus_rsp_valid_9),
    .bridge_txData_enable(bridge_txData_enable),
    .i2c_scl_in(i2c_scl_in),
    .i2c_sda_in(i2c_sda_in),
    ._zz_io_config_samplingClockDivider_0(_zz_io_config_samplingClockDivider[0]),
    ._zz_io_config_samplingClockDivider_1(_zz_io_config_samplingClockDivider[1]),
    ._zz_io_config_samplingClockDivider_2(_zz_io_config_samplingClockDivider[2]),
    ._zz_io_config_samplingClockDivider_3(_zz_io_config_samplingClockDivider[3]),
    ._zz_io_config_samplingClockDivider_4(_zz_io_config_samplingClockDivider[4]),
    ._zz_io_config_samplingClockDivider_5(_zz_io_config_samplingClockDivider[5]),
    ._zz_io_config_samplingClockDivider_6(_zz_io_config_samplingClockDivider[6]),
    ._zz_io_config_samplingClockDivider_7(_zz_io_config_samplingClockDivider[7]),
    ._zz_io_config_samplingClockDivider_9(_zz_io_config_samplingClockDivider[9]),
    ._zz_io_config_tsuData(_zz_io_config_tsuData[5:0]),
    ._zz_io_config_timeout_0(_zz_io_config_timeout[0]),
    ._zz_io_config_timeout_1(_zz_io_config_timeout[1]),
    ._zz_io_config_timeout_2(_zz_io_config_timeout[2]),
    ._zz_io_config_timeout_3(_zz_io_config_timeout[3]),
    ._zz_io_config_timeout_4(_zz_io_config_timeout[4]),
    ._zz_io_config_timeout_5(_zz_io_config_timeout[5]),
    ._zz_io_config_timeout_6(_zz_io_config_timeout[6]),
    ._zz_io_config_timeout_7(_zz_io_config_timeout[7]),
    ._zz_io_config_timeout_9(_zz_io_config_timeout[9]),
    ._zz_io_config_timeout_14(_zz_io_config_timeout[14]),
    ._zz_io_config_timeout_15(_zz_io_config_timeout[15]),
    ._zz_io_config_timeout_19(_zz_io_config_timeout[19]),
    .i2cCtrl_io_bus_cmd_data(i2cCtrl_io_bus_cmd_data),
    .filter_scl(filter_scl),
    .filter_scl_regNext(filter_scl_regNext),
    .filter_sda_regNext(filter_sda_regNext),
    .ctrl_rspBufferIn_rValid(ctrl_rspBufferIn_rValid),
    .ctrl_inFrame(ctrl_inFrame),
    .ctrl_inFrameData(ctrl_inFrameData),
    .when_I2CSlave_l239(when_I2CSlave_l239),
    .i2cCtrl_io_i2c_scl_write(i2cCtrl_io_i2c_scl_write),
    .i2cCtrl_io_i2c_sda_write(i2cCtrl_io_i2c_sda_write),
    .n235_5(n235_5),
    .n241_4(n241_4),
    .n235_6(n235_6),
    .n212_9(n212_9),
    .timeout_counter(timeout_counter[19])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Apb3I2cCtrl */
module MyTopLevel (
  clk_osc,
  resetn_d,
  i2c_scl_in,
  i2c_sda_in,
  pwm_ch_out_ch1_d,
  pwm_ch_out_ch2_d,
  pwm_ch_out_ch3_d,
  pwm_ch_out_ch4_d,
  pwm_ch_out_ch5_d,
  pwm_ch_out_ch6_d,
  pwm_ch_out_ch7_d,
  pwm_ch_out_ch8_d,
  i2c_apb_io_i2c_scl_write,
  i2c_apb_io_i2c_sda_write
)
;
input clk_osc;
input resetn_d;
input i2c_scl_in;
input i2c_sda_in;
output pwm_ch_out_ch1_d;
output pwm_ch_out_ch2_d;
output pwm_ch_out_ch3_d;
output pwm_ch_out_ch4_d;
output pwm_ch_out_ch5_d;
output pwm_ch_out_ch6_d;
output pwm_ch_out_ch7_d;
output pwm_ch_out_ch8_d;
output i2c_apb_io_i2c_scl_write;
output i2c_apb_io_i2c_sda_write;
wire apb_operate_area_operating_4;
wire n3833_3;
wire n1192_5;
wire when_MyTopLevel_l241_5;
wire pwm_1_apb_PWDATA_9_4;
wire ctrl_slave_drive_state_3_9;
wire ctrl_fsm_idle_state_3_9;
wire n1750_7;
wire apb_operate_area_active_18;
wire when_MyTopLevel_l241_7;
wire apb_operate_area_active_22;
wire ctrl_master_drive_state_3_11;
wire when_MyTopLevel_l241_10;
wire n1197_8;
wire n1572_6;
wire i2c_apb_io_interrupt;
wire n1014_4;
wire n1014_6;
wire n943_10;
wire n943_12;
wire n1014_8;
wire n1014_9;
wire n950_6;
wire [2:0] init_state;
wire [2:0] ctrl_fsm_stateReg;
wire [2:0] ctrl_slave_drive_state;
wire [2:0] ctrl_master_drive_state;
wire [2:0] ctrl_fsm_idle_state;
wire [0:0] ctrl_fsm_hit_hit_state;
wire [17:0] pwm_1_apb_PWDATA;
wire [7:0] i2c_apb_io_apb_PRDATA;
wire VCC;
wire GND;
  PWM pwm_1 (
    .clk_osc(clk_osc),
    .i2c_apb_io_interrupt(i2c_apb_io_interrupt),
    .n950_6(n950_6),
    .n943_10(n943_10),
    .n943_12(n943_12),
    .n1014_6(n1014_6),
    .n1014_9(n1014_9),
    .n1014_8(n1014_8),
    .n1014_4(n1014_4),
    .resetn_d(resetn_d),
    .i2c_apb_io_apb_PRDATA(i2c_apb_io_apb_PRDATA[7:0]),
    .apb_operate_area_operating_4(apb_operate_area_operating_4),
    .pwm_ch_out_ch1_d(pwm_ch_out_ch1_d),
    .pwm_ch_out_ch2_d(pwm_ch_out_ch2_d),
    .pwm_ch_out_ch3_d(pwm_ch_out_ch3_d),
    .pwm_ch_out_ch4_d(pwm_ch_out_ch4_d),
    .pwm_ch_out_ch5_d(pwm_ch_out_ch5_d),
    .pwm_ch_out_ch6_d(pwm_ch_out_ch6_d),
    .pwm_ch_out_ch7_d(pwm_ch_out_ch7_d),
    .pwm_ch_out_ch8_d(pwm_ch_out_ch8_d),
    .n3833_3(n3833_3),
    .n1192_5(n1192_5),
    .when_MyTopLevel_l241_5(when_MyTopLevel_l241_5),
    .pwm_1_apb_PWDATA_9_4(pwm_1_apb_PWDATA_9_4),
    .ctrl_slave_drive_state_3_9(ctrl_slave_drive_state_3_9),
    .ctrl_fsm_idle_state_3_9(ctrl_fsm_idle_state_3_9),
    .n1750_7(n1750_7),
    .apb_operate_area_active_18(apb_operate_area_active_18),
    .when_MyTopLevel_l241_7(when_MyTopLevel_l241_7),
    .apb_operate_area_active_22(apb_operate_area_active_22),
    .ctrl_master_drive_state_3_11(ctrl_master_drive_state_3_11),
    .when_MyTopLevel_l241_10(when_MyTopLevel_l241_10),
    .n1197_8(n1197_8),
    .n1572_6(n1572_6),
    .init_state(init_state[2:0]),
    .ctrl_fsm_stateReg(ctrl_fsm_stateReg[2:0]),
    .ctrl_slave_drive_state(ctrl_slave_drive_state[2:0]),
    .ctrl_master_drive_state(ctrl_master_drive_state[2:0]),
    .ctrl_fsm_idle_state(ctrl_fsm_idle_state[2:0]),
    .ctrl_fsm_hit_hit_state(ctrl_fsm_hit_hit_state[0]),
    .pwm_1_apb_PWDATA_0(pwm_1_apb_PWDATA[0]),
    .pwm_1_apb_PWDATA_1(pwm_1_apb_PWDATA[1]),
    .pwm_1_apb_PWDATA_2(pwm_1_apb_PWDATA[2]),
    .pwm_1_apb_PWDATA_3(pwm_1_apb_PWDATA[3]),
    .pwm_1_apb_PWDATA_4(pwm_1_apb_PWDATA[4]),
    .pwm_1_apb_PWDATA_5(pwm_1_apb_PWDATA[5]),
    .pwm_1_apb_PWDATA_6(pwm_1_apb_PWDATA[6]),
    .pwm_1_apb_PWDATA_7(pwm_1_apb_PWDATA[7]),
    .pwm_1_apb_PWDATA_9(pwm_1_apb_PWDATA[9]),
    .pwm_1_apb_PWDATA_15(pwm_1_apb_PWDATA[15]),
    .pwm_1_apb_PWDATA_17(pwm_1_apb_PWDATA[17])
);
  Apb3I2cCtrl i2c_apb (
    .clk_osc(clk_osc),
    .n1572_6(n1572_6),
    .when_MyTopLevel_l241_10(when_MyTopLevel_l241_10),
    .apb_operate_area_operating_4(apb_operate_area_operating_4),
    .ctrl_slave_drive_state_3_9(ctrl_slave_drive_state_3_9),
    .ctrl_master_drive_state_3_11(ctrl_master_drive_state_3_11),
    .when_MyTopLevel_l241_7(when_MyTopLevel_l241_7),
    .apb_operate_area_active_18(apb_operate_area_active_18),
    .pwm_1_apb_PWDATA_9_4(pwm_1_apb_PWDATA_9_4),
    .apb_operate_area_active_22(apb_operate_area_active_22),
    .when_MyTopLevel_l241_5(when_MyTopLevel_l241_5),
    .ctrl_fsm_idle_state_3_9(ctrl_fsm_idle_state_3_9),
    .n1750_7(n1750_7),
    .n3833_3(n3833_3),
    .n1192_5(n1192_5),
    .n1197_8(n1197_8),
    .i2c_scl_in(i2c_scl_in),
    .i2c_sda_in(i2c_sda_in),
    .pwm_1_apb_PWDATA_0(pwm_1_apb_PWDATA[0]),
    .pwm_1_apb_PWDATA_1(pwm_1_apb_PWDATA[1]),
    .pwm_1_apb_PWDATA_2(pwm_1_apb_PWDATA[2]),
    .pwm_1_apb_PWDATA_3(pwm_1_apb_PWDATA[3]),
    .pwm_1_apb_PWDATA_4(pwm_1_apb_PWDATA[4]),
    .pwm_1_apb_PWDATA_5(pwm_1_apb_PWDATA[5]),
    .pwm_1_apb_PWDATA_6(pwm_1_apb_PWDATA[6]),
    .pwm_1_apb_PWDATA_7(pwm_1_apb_PWDATA[7]),
    .pwm_1_apb_PWDATA_9(pwm_1_apb_PWDATA[9]),
    .pwm_1_apb_PWDATA_15(pwm_1_apb_PWDATA[15]),
    .pwm_1_apb_PWDATA_17(pwm_1_apb_PWDATA[17]),
    .init_state(init_state[2:0]),
    .ctrl_slave_drive_state(ctrl_slave_drive_state[2:0]),
    .ctrl_master_drive_state(ctrl_master_drive_state[2:0]),
    .ctrl_fsm_idle_state(ctrl_fsm_idle_state[2:0]),
    .ctrl_fsm_hit_hit_state(ctrl_fsm_hit_hit_state[0]),
    .ctrl_fsm_stateReg(ctrl_fsm_stateReg[2:0]),
    .i2c_apb_io_i2c_scl_write(i2c_apb_io_i2c_scl_write),
    .i2c_apb_io_i2c_sda_write(i2c_apb_io_i2c_sda_write),
    .i2c_apb_io_interrupt(i2c_apb_io_interrupt),
    .n1014_4(n1014_4),
    .n1014_6(n1014_6),
    .n943_10(n943_10),
    .n943_12(n943_12),
    .n1014_8(n1014_8),
    .n1014_9(n1014_9),
    .n950_6(n950_6),
    .i2c_apb_io_apb_PRDATA(i2c_apb_io_apb_PRDATA[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* MyTopLevel */
module Gowin_OSC (
  clk_osc
)
;
output clk_osc;
wire VCC;
wire GND;
  OSCH osc_inst (
    .OSCOUT(clk_osc) 
);
defparam osc_inst.FREQ_DIV=6;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_OSC */
module TopWrap (
  pwm_ch_out_ch1,
  pwm_ch_out_ch2,
  pwm_ch_out_ch3,
  pwm_ch_out_ch4,
  pwm_ch_out_ch5,
  pwm_ch_out_ch6,
  pwm_ch_out_ch7,
  pwm_ch_out_ch8,
  i2c_scl,
  i2c_sda,
  resetn
)
;
output pwm_ch_out_ch1;
output pwm_ch_out_ch2;
output pwm_ch_out_ch3;
output pwm_ch_out_ch4;
output pwm_ch_out_ch5;
output pwm_ch_out_ch6;
output pwm_ch_out_ch7;
output pwm_ch_out_ch8;
inout i2c_scl;
inout i2c_sda;
input resetn;
wire resetn_d;
wire i2c_scl_in;
wire i2c_sda_in;
wire pwm_ch_out_ch1_d;
wire pwm_ch_out_ch2_d;
wire pwm_ch_out_ch3_d;
wire pwm_ch_out_ch4_d;
wire pwm_ch_out_ch5_d;
wire pwm_ch_out_ch6_d;
wire pwm_ch_out_ch7_d;
wire pwm_ch_out_ch8_d;
wire i2c_apb_io_i2c_scl_write;
wire i2c_apb_io_i2c_sda_write;
wire clk_osc;
wire VCC;
wire GND;
  IBUF resetn_ibuf (
    .O(resetn_d),
    .I(resetn) 
);
  IOBUF i2c_scl_iobuf (
    .O(i2c_scl_in),
    .IO(i2c_scl),
    .I(GND),
    .OEN(i2c_apb_io_i2c_scl_write) 
);
  IOBUF i2c_sda_iobuf (
    .O(i2c_sda_in),
    .IO(i2c_sda),
    .I(GND),
    .OEN(i2c_apb_io_i2c_sda_write) 
);
  OBUF pwm_ch_out_ch1_obuf (
    .O(pwm_ch_out_ch1),
    .I(pwm_ch_out_ch1_d) 
);
  OBUF pwm_ch_out_ch2_obuf (
    .O(pwm_ch_out_ch2),
    .I(pwm_ch_out_ch2_d) 
);
  OBUF pwm_ch_out_ch3_obuf (
    .O(pwm_ch_out_ch3),
    .I(pwm_ch_out_ch3_d) 
);
  OBUF pwm_ch_out_ch4_obuf (
    .O(pwm_ch_out_ch4),
    .I(pwm_ch_out_ch4_d) 
);
  OBUF pwm_ch_out_ch5_obuf (
    .O(pwm_ch_out_ch5),
    .I(pwm_ch_out_ch5_d) 
);
  OBUF pwm_ch_out_ch6_obuf (
    .O(pwm_ch_out_ch6),
    .I(pwm_ch_out_ch6_d) 
);
  OBUF pwm_ch_out_ch7_obuf (
    .O(pwm_ch_out_ch7),
    .I(pwm_ch_out_ch7_d) 
);
  OBUF pwm_ch_out_ch8_obuf (
    .O(pwm_ch_out_ch8),
    .I(pwm_ch_out_ch8_d) 
);
  MyTopLevel mytop (
    .clk_osc(clk_osc),
    .resetn_d(resetn_d),
    .i2c_scl_in(i2c_scl_in),
    .i2c_sda_in(i2c_sda_in),
    .pwm_ch_out_ch1_d(pwm_ch_out_ch1_d),
    .pwm_ch_out_ch2_d(pwm_ch_out_ch2_d),
    .pwm_ch_out_ch3_d(pwm_ch_out_ch3_d),
    .pwm_ch_out_ch4_d(pwm_ch_out_ch4_d),
    .pwm_ch_out_ch5_d(pwm_ch_out_ch5_d),
    .pwm_ch_out_ch6_d(pwm_ch_out_ch6_d),
    .pwm_ch_out_ch7_d(pwm_ch_out_ch7_d),
    .pwm_ch_out_ch8_d(pwm_ch_out_ch8_d),
    .i2c_apb_io_i2c_scl_write(i2c_apb_io_i2c_scl_write),
    .i2c_apb_io_i2c_sda_write(i2c_apb_io_i2c_sda_write)
);
  Gowin_OSC osc (
    .clk_osc(clk_osc)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TopWrap */
