# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do STUDENTS_FSM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:41 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# End time: 01:02:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/AND_9.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:41 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/AND_9.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AND_9
# -- Compiling architecture BHV of AND_9
# End time: 01:02:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/J_KFF.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:41 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/J_KFF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity J_KFF
# -- Compiling architecture BHV of J_KFF
# End time: 01:02:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/DFF_JK.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:41 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/DFF_JK.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity DFF_JK
# -- Compiling architecture BHV of DFF_JK
# End time: 01:02:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/STUDENTS_FSM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:41 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/STUDENTS_FSM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity STUDENTS_FSM
# -- Compiling architecture STRUCT of STUDENTS_FSM
# End time: 01:02:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:41 on Nov 08,2023
# vcom -reportprogress 300 -93 -work work C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture TB_BHV of Testbench
# ** Warning: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl(18): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl(19): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl(20): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl(22): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl(23): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 01:02:41 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 01:02:42 on Nov 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(tb_bhv)
# Loading work.gates
# Loading work.students_fsm(struct)
# Loading work.dff_jk(bhv)
# Loading work.inverter(equations)
# Loading work.j_kff(bhv)
# Loading work.and_2(equations)
# Loading work.or_2(equations)
# Loading work.and_9(bhv)
# Loading work.xor_2(equations)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Failure: End Simulation
#    Time: 5 us  Iteration: 0  Process: /testbench/end_sim File: C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl
# Break in Process end_sim at C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/Practice_Problems/Level-III/STUDENTS_FSM_AmanR/STUDENTS_FSM/Testbench.vhdl line 31
# End time: 01:03:13 on Nov 08,2023, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
