#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 31 09:31:31 2024
# Process ID: 31191
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3227.670 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :22217 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/ZTurnV2/ZTurnV2.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_bd_design [get_bd_designs main_design]
open_run synth_1 -name synth_1
place_ports {lvds_clk_0_p[0]} L16
save_constraints
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
opt_design
close_design
open_run synth_1 -name synth_1
opt_design
place_ports
close_design
open_bd_design {/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd}
delete_bd_objs [get_bd_nets lvds_clk_0_p_1] [get_bd_nets lvds_clk_0_n_1] [get_bd_cells lvds_clk_0_wiz]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res1] [get_bd_cells wiz_logic_reset_not]
delete_bd_objs [get_bd_nets lvds_clk_1_p_1] [get_bd_nets lvds_clk_1_n_1] [get_bd_cells lvds_clk_1_wiz]
copy_bd_objs /  [get_bd_cells {lvds_sync_1_ibuf}]
set_property location {0.5 142 1713} [get_bd_cells lvds_sync_1_ibuf1]
set_property name lvds_clk_1_ibuf [get_bd_cells lvds_sync_1_ibuf1]
copy_bd_objs /  [get_bd_cells {lvds_clk_1_ibuf}]
set_property location {1 104 1560} [get_bd_cells lvds_clk_1_ibuf1]
set_property name lvds_clk_0_ibuf [get_bd_cells lvds_clk_1_ibuf1]
connect_bd_net [get_bd_ports lvds_clk_0_n] [get_bd_pins lvds_clk_0_ibuf/IBUF_DS_N]
connect_bd_net [get_bd_ports lvds_clk_0_p] [get_bd_pins lvds_clk_0_ibuf/IBUF_DS_P]
connect_bd_net [get_bd_ports lvds_clk_1_p] [get_bd_pins lvds_clk_1_ibuf/IBUF_DS_P]
connect_bd_net [get_bd_ports lvds_clk_1_n] [get_bd_pins lvds_clk_1_ibuf/IBUF_DS_N]
set_property location {1 190 1711} [get_bd_cells lvds_clk_1_ibuf]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/lvds_clk_0_ibuf/IBUF_OUT (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins fifo_generator_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/lvds_clk_1_ibuf/IBUF_OUT (100 MHz)} Freq {100} Ref_Clk0 {None} Ref_Clk1 {None} Ref_Clk2 {None}}  [get_bd_pins fifo_generator_1/clk]
endgroup
save_bd_design
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
generate_target all [get_files  /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
catch { config_ip_cache -export [get_ips -all main_design_fifo_generator_0_0] }
catch { config_ip_cache -export [get_ips -all main_design_fifo_generator_0_1] }
catch { [ delete_ip_run [get_ips -all main_design_fifo_generator_0_1] ] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_sync_1_ibuf_0] }
catch { config_ip_cache -export [get_ips -all main_design_lvds_clk_1_ibuf_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_us_df_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slid_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_0] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_1] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_k_2] }
catch { config_ip_cache -export [get_ips -all main_design_auto_ss_slidr_2] }
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd]
export_simulation -of_objects [get_files /home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/bd/main_design/main_design.bd] -directory /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/ZTurnV2/ZTurnV2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports {lvds_clk_0_p[0]} B19
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
close_bd_design [get_bd_designs main_design]
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports {lvds_clk_0_p[0]} H16
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_clock_networks -name {network_1}
create_clock -period 3.472 -name lvds_clk_0_p -waveform {0.000 1.736} -add [get_ports {lvds_clk_0_p[0]}]
report_clock_networks -name {network_1}
create_clock -period 3.472 -name lvds_clk_1 -waveform {0.000 1.736} -add [get_ports {lvds_clk_1_p[0]}]
report_clock_networks -name {network_1}
report_clock_networks -name {network_1}
save_constraints
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_clock_networks -name {network_1}
show_objects -name find_1 [get_sites "*BUFG*" ]
