Start generating at 2019-11-21 21:15
Instance: ddr_pll (D:\FPGA_2019\00_Image_Rotate\ipcore\ddr_pll)
Model: Logos PLL, Version 1.4
Family: Logos
Device: PGL22G
Package: BG324
Speed Grade: -6
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'ddr_pll.v' ...
Found module 'ddr_pll' in file 'ddr_pll.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'ddr_pll_tb.v' ...
Generate template file 'ddr_pll_tmpl.v' ...
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
