// This is a problem dealing with vectors in Verilog
module vector_reverse (
    input [7:0] in,
    output [7:0] out );
// Given an 8-bit input vector [7:0], reverse its bit ordering.
// Insert code here
