// Seed: 3401704686
module module_0 (
    output tri id_0,
    input tri1 id_1,
    input wire id_2,
    input supply1 id_3
);
  wire id_5;
  wire id_6;
  always @(posedge 1 or negedge 1'b0) begin : LABEL_0
    #(id_6);
  end
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    output tri1  id_0,
    output wor   id_1,
    input  tri   id_2,
    input  uwire id_3,
    output tri   id_4,
    input  tri   id_5
);
  wor id_7 = (1);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_2
  );
  assign modCall_1.id_2 = 0;
endmodule
