# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_1_Design_Adder.srcs/sources_1/new/adder32bit.vhd" \
"../../../../Lab_1_Design_Adder.srcs/sources_1/new/fulladder.vhd" \
"../../../../Lab_1_Design_Adder.srcs/sim_1/new/testbench2.vhd" \

# Do not sort compile order
nosort
