Classic Timing Analyzer report for musicplayer
Thu Nov 08 19:17:08 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.008 ns                         ; pass          ; musicstate[2] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 28.992 ns                        ; NOTE[1]       ; beep          ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.224 ns                        ; over          ; musicstate[2] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 119.89 MHz ( period = 8.341 ns ) ; COUNTER3[4]   ; CLK_2         ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; musicstate[0] ; cnt1[0]       ; CLK        ; CLK      ; 60           ;
; Total number of failed paths ;                                          ;               ;                                  ;               ;               ;            ;          ; 60           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------+---------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270T144C5      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From         ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 119.89 MHz ( period = 8.341 ns )                    ; COUNTER3[4]  ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 7.632 ns                ;
; N/A                                     ; 127.93 MHz ( period = 7.817 ns )                    ; COUNTER3[3]  ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 7.108 ns                ;
; N/A                                     ; 129.45 MHz ( period = 7.725 ns )                    ; COUNTER3[10] ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 7.016 ns                ;
; N/A                                     ; 132.50 MHz ( period = 7.547 ns )                    ; COUNTER3[11] ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 6.838 ns                ;
; N/A                                     ; 133.42 MHz ( period = 7.495 ns )                    ; COUNTER3[5]  ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 6.786 ns                ;
; N/A                                     ; 133.73 MHz ( period = 7.478 ns )                    ; CT_179[7]    ; CT_179[7]    ; CLK        ; CLK      ; None                        ; None                      ; 6.769 ns                ;
; N/A                                     ; 133.74 MHz ( period = 7.477 ns )                    ; CT_179[7]    ; CT_179[0]    ; CLK        ; CLK      ; None                        ; None                      ; 6.768 ns                ;
; N/A                                     ; 134.14 MHz ( period = 7.455 ns )                    ; CT_32[0]     ; COUNTER3[7]  ; CLK        ; CLK      ; None                        ; None                      ; 6.746 ns                ;
; N/A                                     ; 135.15 MHz ( period = 7.399 ns )                    ; CT_179[2]    ; CT_179[4]    ; CLK        ; CLK      ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 136.13 MHz ( period = 7.346 ns )                    ; CT_179[2]    ; CT_179[5]    ; CLK        ; CLK      ; None                        ; None                      ; 6.637 ns                ;
; N/A                                     ; 136.44 MHz ( period = 7.329 ns )                    ; COUNTER3[6]  ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 6.620 ns                ;
; N/A                                     ; 136.82 MHz ( period = 7.309 ns )                    ; COUNTER3[4]  ; COUNTER3[3]  ; CLK        ; CLK      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 136.84 MHz ( period = 7.308 ns )                    ; CT_179[2]    ; CT_179[3]    ; CLK        ; CLK      ; None                        ; None                      ; 6.599 ns                ;
; N/A                                     ; 136.86 MHz ( period = 7.307 ns )                    ; COUNTER3[4]  ; COUNTER3[1]  ; CLK        ; CLK      ; None                        ; None                      ; 6.598 ns                ;
; N/A                                     ; 137.02 MHz ( period = 7.298 ns )                    ; CT_179[1]    ; CT_179[4]    ; CLK        ; CLK      ; None                        ; None                      ; 6.589 ns                ;
; N/A                                     ; 137.44 MHz ( period = 7.276 ns )                    ; COUNTER3[1]  ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 6.567 ns                ;
; N/A                                     ; 138.03 MHz ( period = 7.245 ns )                    ; CT_179[1]    ; CT_179[5]    ; CLK        ; CLK      ; None                        ; None                      ; 6.536 ns                ;
; N/A                                     ; 138.43 MHz ( period = 7.224 ns )                    ; COUNTER3[5]  ; COUNTER3[7]  ; CLK        ; CLK      ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 138.62 MHz ( period = 7.214 ns )                    ; CT_32[0]     ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 6.505 ns                ;
; N/A                                     ; 138.75 MHz ( period = 7.207 ns )                    ; CT_179[1]    ; CT_179[3]    ; CLK        ; CLK      ; None                        ; None                      ; 6.498 ns                ;
; N/A                                     ; 139.31 MHz ( period = 7.178 ns )                    ; COUNTER3[6]  ; COUNTER3[7]  ; CLK        ; CLK      ; None                        ; None                      ; 6.469 ns                ;
; N/A                                     ; 139.70 MHz ( period = 7.158 ns )                    ; CT_179[4]    ; CT_179[5]    ; CLK        ; CLK      ; None                        ; None                      ; 6.449 ns                ;
; N/A                                     ; 140.29 MHz ( period = 7.128 ns )                    ; CT_32[0]     ; COUNTER3[6]  ; CLK        ; CLK      ; None                        ; None                      ; 6.419 ns                ;
; N/A                                     ; 140.35 MHz ( period = 7.125 ns )                    ; CT_179[2]    ; CT_179[6]    ; CLK        ; CLK      ; None                        ; None                      ; 6.416 ns                ;
; N/A                                     ; 140.88 MHz ( period = 7.098 ns )                    ; CT_213[1]    ; CT_213[5]    ; CLK        ; CLK      ; None                        ; None                      ; 6.389 ns                ;
; N/A                                     ; 141.20 MHz ( period = 7.082 ns )                    ; cnt3[1]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 141.60 MHz ( period = 7.062 ns )                    ; CT_179[3]    ; CT_179[4]    ; CLK        ; CLK      ; None                        ; None                      ; 6.353 ns                ;
; N/A                                     ; 142.15 MHz ( period = 7.035 ns )                    ; cnt1[1]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 6.326 ns                ;
; N/A                                     ; 142.33 MHz ( period = 7.026 ns )                    ; COUNTER2[2]  ; COUNTER2[3]  ; CLK        ; CLK      ; None                        ; None                      ; 6.317 ns                ;
; N/A                                     ; 142.37 MHz ( period = 7.024 ns )                    ; CT_179[1]    ; CT_179[6]    ; CLK        ; CLK      ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 142.67 MHz ( period = 7.009 ns )                    ; CT_179[3]    ; CT_179[5]    ; CLK        ; CLK      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 142.90 MHz ( period = 6.998 ns )                    ; COUNTER3[12] ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 6.289 ns                ;
; N/A                                     ; 143.64 MHz ( period = 6.962 ns )                    ; cnt3[0]      ; NOTE[2]      ; CLK        ; CLK      ; None                        ; None                      ; 6.253 ns                ;
; N/A                                     ; 143.93 MHz ( period = 6.948 ns )                    ; CT_32[0]     ; COUNTER3[5]  ; CLK        ; CLK      ; None                        ; None                      ; 6.239 ns                ;
; N/A                                     ; 144.15 MHz ( period = 6.937 ns )                    ; CT_179[4]    ; CT_179[6]    ; CLK        ; CLK      ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 144.82 MHz ( period = 6.905 ns )                    ; CT_32[0]     ; COUNTER3[11] ; CLK        ; CLK      ; None                        ; None                      ; 6.196 ns                ;
; N/A                                     ; 145.14 MHz ( period = 6.890 ns )                    ; CT_32[0]     ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 6.181 ns                ;
; N/A                                     ; 145.41 MHz ( period = 6.877 ns )                    ; CT_179[1]    ; CT_179[2]    ; CLK        ; CLK      ; None                        ; None                      ; 6.168 ns                ;
; N/A                                     ; 146.09 MHz ( period = 6.845 ns )                    ; cnt3[0]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 6.136 ns                ;
; N/A                                     ; 146.31 MHz ( period = 6.835 ns )                    ; CT_213[1]    ; CT_213[6]    ; CLK        ; CLK      ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; COUNTER3[8]  ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 6.080 ns                ;
; N/A                                     ; 147.30 MHz ( period = 6.789 ns )                    ; cnt3[2]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 6.080 ns                ;
; N/A                                     ; 147.32 MHz ( period = 6.788 ns )                    ; CT_179[3]    ; CT_179[6]    ; CLK        ; CLK      ; None                        ; None                      ; 6.079 ns                ;
; N/A                                     ; 147.38 MHz ( period = 6.785 ns )                    ; COUNTER3[3]  ; COUNTER3[3]  ; CLK        ; CLK      ; None                        ; None                      ; 6.076 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; COUNTER3[3]  ; COUNTER3[1]  ; CLK        ; CLK      ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 147.91 MHz ( period = 6.761 ns )                    ; CT_32[0]     ; COUNTER3[9]  ; CLK        ; CLK      ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 147.93 MHz ( period = 6.760 ns )                    ; COUNTER2[2]  ; CLK_50       ; CLK        ; CLK      ; None                        ; None                      ; 6.051 ns                ;
; N/A                                     ; 147.95 MHz ( period = 6.759 ns )                    ; CT_32[0]     ; COUNTER3[8]  ; CLK        ; CLK      ; None                        ; None                      ; 6.050 ns                ;
; N/A                                     ; 148.06 MHz ( period = 6.754 ns )                    ; COUNTER3[2]  ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 6.045 ns                ;
; N/A                                     ; 148.74 MHz ( period = 6.723 ns )                    ; cnt3[2]      ; NOTE[2]      ; CLK        ; CLK      ; None                        ; None                      ; 6.014 ns                ;
; N/A                                     ; 148.79 MHz ( period = 6.721 ns )                    ; CT_179[0]    ; CT_179[7]    ; CLK        ; CLK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 149.10 MHz ( period = 6.707 ns )                    ; cnt1[2]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 5.998 ns                ;
; N/A                                     ; 149.16 MHz ( period = 6.704 ns )                    ; CT_179[5]    ; CT_179[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; COUNTER3[10] ; COUNTER3[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.984 ns                ;
; N/A                                     ; 149.45 MHz ( period = 6.691 ns )                    ; COUNTER3[10] ; COUNTER3[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 149.54 MHz ( period = 6.687 ns )                    ; COUNTER3[5]  ; COUNTER3[6]  ; CLK        ; CLK      ; None                        ; None                      ; 5.978 ns                ;
; N/A                                     ; 149.61 MHz ( period = 6.684 ns )                    ; COUNTER2[1]  ; CLK_50       ; CLK        ; CLK      ; None                        ; None                      ; 5.975 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; COUNTER3[5]  ; COUNTER3[11] ; CLK        ; CLK      ; None                        ; None                      ; 5.965 ns                ;
; N/A                                     ; 150.17 MHz ( period = 6.659 ns )                    ; COUNTER3[5]  ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 150.26 MHz ( period = 6.655 ns )                    ; cnt1[1]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.946 ns                ;
; N/A                                     ; 150.81 MHz ( period = 6.631 ns )                    ; COUNTER3[4]  ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 150.85 MHz ( period = 6.629 ns )                    ; COUNTER2[2]  ; COUNTER2[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.920 ns                ;
; N/A                                     ; 150.85 MHz ( period = 6.629 ns )                    ; COUNTER3[4]  ; COUNTER3[11] ; CLK        ; CLK      ; None                        ; None                      ; 5.920 ns                ;
; N/A                                     ; 150.88 MHz ( period = 6.628 ns )                    ; COUNTER3[6]  ; COUNTER3[11] ; CLK        ; CLK      ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 150.90 MHz ( period = 6.627 ns )                    ; CT_32[0]     ; COUNTER3[10] ; CLK        ; CLK      ; None                        ; None                      ; 5.918 ns                ;
; N/A                                     ; 151.01 MHz ( period = 6.622 ns )                    ; COUNTER2[2]  ; COUNTER2[5]  ; CLK        ; CLK      ; None                        ; None                      ; 5.913 ns                ;
; N/A                                     ; 151.22 MHz ( period = 6.613 ns )                    ; COUNTER3[6]  ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.904 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; COUNTER2[3]  ; COUNTER2[4]  ; CLK        ; CLK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; cnt3[1]      ; NOTE[2]      ; CLK        ; CLK      ; None                        ; None                      ; 5.863 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; COUNTER2[1]  ; COUNTER2[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.844 ns                ;
; N/A                                     ; 152.77 MHz ( period = 6.546 ns )                    ; COUNTER2[1]  ; COUNTER2[5]  ; CLK        ; CLK      ; None                        ; None                      ; 5.837 ns                ;
; N/A                                     ; 152.88 MHz ( period = 6.541 ns )                    ; cnt1[3]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 5.832 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; COUNTER3[5]  ; COUNTER3[9]  ; CLK        ; CLK      ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 153.19 MHz ( period = 6.528 ns )                    ; COUNTER3[5]  ; COUNTER3[8]  ; CLK        ; CLK      ; None                        ; None                      ; 5.819 ns                ;
; N/A                                     ; 153.49 MHz ( period = 6.515 ns )                    ; COUNTER3[11] ; COUNTER3[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.806 ns                ;
; N/A                                     ; 153.54 MHz ( period = 6.513 ns )                    ; COUNTER3[11] ; COUNTER3[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.804 ns                ;
; N/A                                     ; 153.63 MHz ( period = 6.509 ns )                    ; COUNTER3[2]  ; COUNTER3[7]  ; CLK        ; CLK      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 153.92 MHz ( period = 6.497 ns )                    ; CT_179[0]    ; CT_179[0]    ; CLK        ; CLK      ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 153.99 MHz ( period = 6.494 ns )                    ; CT_179[4]    ; CT_179[4]    ; CLK        ; CLK      ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 154.11 MHz ( period = 6.489 ns )                    ; COUNTER3[9]  ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 5.780 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; COUNTER3[6]  ; COUNTER3[9]  ; CLK        ; CLK      ; None                        ; None                      ; 5.775 ns                ;
; N/A                                     ; 154.27 MHz ( period = 6.482 ns )                    ; COUNTER3[6]  ; COUNTER3[8]  ; CLK        ; CLK      ; None                        ; None                      ; 5.773 ns                ;
; N/A                                     ; 154.46 MHz ( period = 6.474 ns )                    ; COUNTER2[3]  ; CLK_50       ; CLK        ; CLK      ; None                        ; None                      ; 5.765 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; COUNTER2[3]  ; COUNTER2[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 154.73 MHz ( period = 6.463 ns )                    ; COUNTER3[5]  ; COUNTER3[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.754 ns                ;
; N/A                                     ; 154.77 MHz ( period = 6.461 ns )                    ; COUNTER3[5]  ; COUNTER3[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 155.69 MHz ( period = 6.423 ns )                    ; COUNTER3[4]  ; COUNTER3[6]  ; CLK        ; CLK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 155.71 MHz ( period = 6.422 ns )                    ; COUNTER3[4]  ; COUNTER3[5]  ; CLK        ; CLK      ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 156.08 MHz ( period = 6.407 ns )                    ; COUNTER3[1]  ; COUNTER3[7]  ; CLK        ; CLK      ; None                        ; None                      ; 5.698 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; COUNTER3[3]  ; COUNTER3[7]  ; CLK        ; CLK      ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 156.35 MHz ( period = 6.396 ns )                    ; COUNTER3[5]  ; COUNTER3[10] ; CLK        ; CLK      ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 156.37 MHz ( period = 6.395 ns )                    ; CT_159[1]    ; CT_159[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 156.49 MHz ( period = 6.390 ns )                    ; cnt1[0]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 5.681 ns                ;
; N/A                                     ; 156.64 MHz ( period = 6.384 ns )                    ; COUNTER2[2]  ; COUNTER2[4]  ; CLK        ; CLK      ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 156.74 MHz ( period = 6.380 ns )                    ; CT_159[3]    ; CT_159[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 157.36 MHz ( period = 6.355 ns )                    ; CT_213[2]    ; CT_213[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.646 ns                ;
; N/A                                     ; 157.48 MHz ( period = 6.350 ns )                    ; COUNTER3[6]  ; COUNTER3[10] ; CLK        ; CLK      ; None                        ; None                      ; 5.641 ns                ;
; N/A                                     ; 157.65 MHz ( period = 6.343 ns )                    ; COUNTER2[3]  ; COUNTER2[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.634 ns                ;
; N/A                                     ; 157.83 MHz ( period = 6.336 ns )                    ; COUNTER2[3]  ; COUNTER2[5]  ; CLK        ; CLK      ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 157.88 MHz ( period = 6.334 ns )                    ; CT_179[0]    ; CT_179[4]    ; CLK        ; CLK      ; None                        ; None                      ; 5.625 ns                ;
; N/A                                     ; 158.35 MHz ( period = 6.315 ns )                    ; CT_213[4]    ; CT_213[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.606 ns                ;
; N/A                                     ; 158.40 MHz ( period = 6.313 ns )                    ; cnt1[2]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 158.68 MHz ( period = 6.302 ns )                    ; CT_159[2]    ; CT_159[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.593 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; COUNTER3[6]  ; COUNTER3[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.588 ns                ;
; N/A                                     ; 158.86 MHz ( period = 6.295 ns )                    ; COUNTER3[6]  ; COUNTER3[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 159.21 MHz ( period = 6.281 ns )                    ; CT_179[0]    ; CT_179[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 159.24 MHz ( period = 6.280 ns )                    ; COUNTER3[7]  ; CLK_2        ; CLK        ; CLK      ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 159.44 MHz ( period = 6.272 ns )                    ; CT_179[3]    ; CT_179[3]    ; CLK        ; CLK      ; None                        ; None                      ; 5.563 ns                ;
; N/A                                     ; 159.49 MHz ( period = 6.270 ns )                    ; CT_32[0]     ; COUNTER3[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.561 ns                ;
; N/A                                     ; 159.49 MHz ( period = 6.270 ns )                    ; COUNTER3[4]  ; COUNTER3[7]  ; CLK        ; CLK      ; None                        ; None                      ; 5.561 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; CT_213[3]    ; CT_213[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.557 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; cnt3[1]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.549 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; cnt2[1]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.546 ns                ;
; N/A                                     ; 159.97 MHz ( period = 6.251 ns )                    ; COUNTER2[0]  ; COUNTER2[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 160.15 MHz ( period = 6.244 ns )                    ; COUNTER3[1]  ; COUNTER3[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 160.18 MHz ( period = 6.243 ns )                    ; CT_179[0]    ; CT_179[3]    ; CLK        ; CLK      ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 160.21 MHz ( period = 6.242 ns )                    ; COUNTER3[1]  ; COUNTER3[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.533 ns                ;
; N/A                                     ; 160.38 MHz ( period = 6.235 ns )                    ; CT_213[0]    ; CT_213[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 160.46 MHz ( period = 6.232 ns )                    ; CT_142[1]    ; CT_142[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.523 ns                ;
; N/A                                     ; 160.64 MHz ( period = 6.225 ns )                    ; CT_239[1]    ; CT_239[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.516 ns                ;
; N/A                                     ; 160.72 MHz ( period = 6.222 ns )                    ; CT_179[2]    ; CT_179[2]    ; CLK        ; CLK      ; None                        ; None                      ; 5.513 ns                ;
; N/A                                     ; 161.21 MHz ( period = 6.203 ns )                    ; cnt4[0]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 5.494 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; cnt3[3]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 5.482 ns                ;
; N/A                                     ; 161.60 MHz ( period = 6.188 ns )                    ; cnt3[3]      ; NOTE[2]      ; CLK        ; CLK      ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 161.81 MHz ( period = 6.180 ns )                    ; CT_32[0]     ; COUNTER3[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.471 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; CT_32[0]     ; COUNTER3[2]  ; CLK        ; CLK      ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 162.23 MHz ( period = 6.164 ns )                    ; CT_213[1]    ; CT_213[2]    ; CLK        ; CLK      ; None                        ; None                      ; 5.455 ns                ;
; N/A                                     ; 162.28 MHz ( period = 6.162 ns )                    ; cnt1[3]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; CT_142[1]    ; CT_142[4]    ; CLK        ; CLK      ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; 162.76 MHz ( period = 6.144 ns )                    ; CT_159[0]    ; CT_159[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; cnt2[1]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 5.426 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; CT_179[5]    ; CT_179[7]    ; CLK        ; CLK      ; None                        ; None                      ; 5.426 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; CT_179[5]    ; CT_179[0]    ; CLK        ; CLK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; CT_213[1]    ; CT_213[4]    ; CLK        ; CLK      ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 163.40 MHz ( period = 6.120 ns )                    ; CT_159[4]    ; CT_159[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.411 ns                ;
; N/A                                     ; 163.75 MHz ( period = 6.107 ns )                    ; COUNTER3[3]  ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.398 ns                ;
; N/A                                     ; 163.80 MHz ( period = 6.105 ns )                    ; COUNTER3[3]  ; COUNTER3[11] ; CLK        ; CLK      ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 164.15 MHz ( period = 6.092 ns )                    ; CT_213[2]    ; CT_213[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 164.47 MHz ( period = 6.080 ns )                    ; COUNTER3[1]  ; COUNTER3[6]  ; CLK        ; CLK      ; None                        ; None                      ; 5.371 ns                ;
; N/A                                     ; 164.58 MHz ( period = 6.076 ns )                    ; CT_239[2]    ; CT_239[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 164.85 MHz ( period = 6.066 ns )                    ; cnt4[2]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 5.357 ns                ;
; N/A                                     ; 165.02 MHz ( period = 6.060 ns )                    ; CT_179[0]    ; CT_179[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.351 ns                ;
; N/A                                     ; 165.21 MHz ( period = 6.053 ns )                    ; cnt3[2]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.344 ns                ;
; N/A                                     ; 165.23 MHz ( period = 6.052 ns )                    ; CT_213[4]    ; CT_213[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 165.34 MHz ( period = 6.048 ns )                    ; CT_179[1]    ; CT_179[1]    ; CLK        ; CLK      ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; CT_179[5]    ; CT_179[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.337 ns                ;
; N/A                                     ; 165.76 MHz ( period = 6.033 ns )                    ; cnt2[3]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.324 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; COUNTER3[10] ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.306 ns                ;
; N/A                                     ; 166.31 MHz ( period = 6.013 ns )                    ; COUNTER3[10] ; COUNTER3[11] ; CLK        ; CLK      ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; CT_239[4]    ; CT_239[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; CT_213[3]    ; CT_213[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.294 ns                ;
; N/A                                     ; 166.86 MHz ( period = 5.993 ns )                    ; cnt1[0]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.284 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; CT_239[3]    ; CT_239[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.265 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; CT_239[1]    ; CT_239[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.265 ns                ;
; N/A                                     ; 167.45 MHz ( period = 5.972 ns )                    ; CT_213[0]    ; CT_213[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.263 ns                ;
; N/A                                     ; 167.45 MHz ( period = 5.972 ns )                    ; COUNTER3[2]  ; COUNTER3[6]  ; CLK        ; CLK      ; None                        ; None                      ; 5.263 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; COUNTER3[12] ; COUNTER3[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.257 ns                ;
; N/A                                     ; 167.67 MHz ( period = 5.964 ns )                    ; COUNTER3[12] ; COUNTER3[1]  ; CLK        ; CLK      ; None                        ; None                      ; 5.255 ns                ;
; N/A                                     ; 167.79 MHz ( period = 5.960 ns )                    ; CT_142[1]    ; CT_142[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.251 ns                ;
; N/A                                     ; 167.81 MHz ( period = 5.959 ns )                    ; COUNTER3[2]  ; COUNTER3[11] ; CLK        ; CLK      ; None                        ; None                      ; 5.250 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; CT_142[1]    ; CLK_M6       ; CLK        ; CLK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; CT_142[1]    ; CT_142[2]    ; CLK        ; CLK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 167.87 MHz ( period = 5.957 ns )                    ; CT_142[1]    ; CT_142[3]    ; CLK        ; CLK      ; None                        ; None                      ; 5.248 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; CT_239[0]    ; CT_239[6]    ; CLK        ; CLK      ; None                        ; None                      ; 5.235 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; COUNTER3[2]  ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.235 ns                ;
; N/A                                     ; 168.35 MHz ( period = 5.940 ns )                    ; COUNTER2[1]  ; COUNTER2[3]  ; CLK        ; CLK      ; None                        ; None                      ; 5.231 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; COUNTER3[7]  ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 168.61 MHz ( period = 5.931 ns )                    ; cnt3[0]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.222 ns                ;
; N/A                                     ; 168.63 MHz ( period = 5.930 ns )                    ; CT_179[4]    ; CT_179[7]    ; CLK        ; CLK      ; None                        ; None                      ; 5.221 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; CT_179[4]    ; CT_179[0]    ; CLK        ; CLK      ; None                        ; None                      ; 5.220 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; CT_179[2]    ; CT_179[7]    ; CLK        ; CLK      ; None                        ; None                      ; 5.208 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; cnt4[1]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 5.206 ns                ;
; N/A                                     ; 169.12 MHz ( period = 5.913 ns )                    ; CT_179[0]    ; CT_179[2]    ; CLK        ; CLK      ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; 169.32 MHz ( period = 5.906 ns )                    ; cnt2[3]      ; NOTE[0]      ; CLK        ; CLK      ; None                        ; None                      ; 5.197 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; CT_142[2]    ; CT_142[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.195 ns                ;
; N/A                                     ; 169.49 MHz ( period = 5.900 ns )                    ; COUNTER3[1]  ; COUNTER3[5]  ; CLK        ; CLK      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 169.52 MHz ( period = 5.899 ns )                    ; COUNTER3[3]  ; COUNTER3[6]  ; CLK        ; CLK      ; None                        ; None                      ; 5.190 ns                ;
; N/A                                     ; 169.55 MHz ( period = 5.898 ns )                    ; COUNTER3[3]  ; COUNTER3[5]  ; CLK        ; CLK      ; None                        ; None                      ; 5.189 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; CT_239[1]    ; CT_239[4]    ; CLK        ; CLK      ; None                        ; None                      ; 5.187 ns                ;
; N/A                                     ; 169.89 MHz ( period = 5.886 ns )                    ; COUNTER2[2]  ; COUNTER2[2]  ; CLK        ; CLK      ; None                        ; None                      ; 5.177 ns                ;
; N/A                                     ; 170.44 MHz ( period = 5.867 ns )                    ; CT_179[3]    ; CT_179[7]    ; CLK        ; CLK      ; None                        ; None                      ; 5.158 ns                ;
; N/A                                     ; 170.47 MHz ( period = 5.866 ns )                    ; COUNTER3[6]  ; COUNTER3[6]  ; CLK        ; CLK      ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; CT_179[7]    ; CT_179[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.149 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; CT_179[7]    ; CT_179[1]    ; CLK        ; CLK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 170.74 MHz ( period = 5.857 ns )                    ; COUNTER3[1]  ; COUNTER3[11] ; CLK        ; CLK      ; None                        ; None                      ; 5.148 ns                ;
; N/A                                     ; 171.00 MHz ( period = 5.848 ns )                    ; CT_179[7]    ; CT_179[4]    ; CLK        ; CLK      ; None                        ; None                      ; 5.139 ns                ;
; N/A                                     ; 171.03 MHz ( period = 5.847 ns )                    ; COUNTER3[8]  ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.138 ns                ;
; N/A                                     ; 171.17 MHz ( period = 5.842 ns )                    ; COUNTER3[1]  ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; cnt2[0]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.132 ns                ;
; N/A                                     ; 171.32 MHz ( period = 5.837 ns )                    ; COUNTER3[11] ; COUNTER3[12] ; CLK        ; CLK      ; None                        ; None                      ; 5.128 ns                ;
; N/A                                     ; 171.38 MHz ( period = 5.835 ns )                    ; COUNTER3[11] ; COUNTER3[11] ; CLK        ; CLK      ; None                        ; None                      ; 5.126 ns                ;
; N/A                                     ; 171.56 MHz ( period = 5.829 ns )                    ; CT_142[1]    ; CT_142[7]    ; CLK        ; CLK      ; None                        ; None                      ; 5.120 ns                ;
; N/A                                     ; 171.67 MHz ( period = 5.825 ns )                    ; cnt4[3]      ; NOTE[1]      ; CLK        ; CLK      ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 171.67 MHz ( period = 5.825 ns )                    ; CT_239[2]    ; CT_239[5]    ; CLK        ; CLK      ; None                        ; None                      ; 5.116 ns                ;
; N/A                                     ; 171.73 MHz ( period = 5.823 ns )                    ; CT_142[2]    ; CT_142[4]    ; CLK        ; CLK      ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; 171.94 MHz ( period = 5.816 ns )                    ; CT_179[1]    ; CT_179[7]    ; CLK        ; CLK      ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 171.97 MHz ( period = 5.815 ns )                    ; COUNTER3[2]  ; COUNTER3[9]  ; CLK        ; CLK      ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; 172.03 MHz ( period = 5.813 ns )                    ; COUNTER3[2]  ; COUNTER3[8]  ; CLK        ; CLK      ; None                        ; None                      ; 5.104 ns                ;
; N/A                                     ; 172.12 MHz ( period = 5.810 ns )                    ; COUNTER2[0]  ; COUNTER2[2]  ; CLK        ; CLK      ; None                        ; None                      ; 5.101 ns                ;
; N/A                                     ; 172.21 MHz ( period = 5.807 ns )                    ; COUNTER3[10] ; COUNTER3[6]  ; CLK        ; CLK      ; None                        ; None                      ; 5.098 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;              ;              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                               ;
+------------------------------------------+---------------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From          ; To      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt1[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt1[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt3[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt4[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt2[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt2[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt2[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt3[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt1[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt3[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; NOTE[2] ; CLK        ; CLK      ; None                       ; None                       ; 3.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt4[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; NOTE[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt4[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt1[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt3[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt3[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt3[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt3[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt1[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt1[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt2[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt2[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt2[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt4[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt4[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.507 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt4[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt2[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt2[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt2[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt2[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt2[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt2[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt4[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt4[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt4[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt3[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt3[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt3[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt3[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt3[4] ; CLK        ; CLK      ; None                       ; None                       ; 4.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt3[3] ; CLK        ; CLK      ; None                       ; None                       ; 4.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt3[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt3[1] ; CLK        ; CLK      ; None                       ; None                       ; 4.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; NOTE[2] ; CLK        ; CLK      ; None                       ; None                       ; 4.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt1[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; cnt1[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; NOTE[0] ; CLK        ; CLK      ; None                       ; None                       ; 5.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; NOTE[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; NOTE[0] ; CLK        ; CLK      ; None                       ; None                       ; 5.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt1[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[0] ; cnt1[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt4[1] ; CLK        ; CLK      ; None                       ; None                       ; 5.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt4[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt4[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[1] ; NOTE[1] ; CLK        ; CLK      ; None                       ; None                       ; 5.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt1[2] ; CLK        ; CLK      ; None                       ; None                       ; 5.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; cnt1[3] ; CLK        ; CLK      ; None                       ; None                       ; 5.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; NOTE[0] ; CLK        ; CLK      ; None                       ; None                       ; 5.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; musicstate[2] ; NOTE[1] ; CLK        ; CLK      ; None                       ; None                       ; 5.927 ns                 ;
+------------------------------------------+---------------+---------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+-------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To            ; To Clock ;
+-------+--------------+------------+-------+---------------+----------+
; N/A   ; None         ; 2.008 ns   ; pass  ; musicstate[2] ; CLK      ;
; N/A   ; None         ; 2.004 ns   ; pass  ; musicstate[1] ; CLK      ;
; N/A   ; None         ; 1.997 ns   ; pass  ; musicstate[0] ; CLK      ;
; N/A   ; None         ; 1.970 ns   ; check ; musicstate[2] ; CLK      ;
; N/A   ; None         ; 1.967 ns   ; check ; musicstate[1] ; CLK      ;
; N/A   ; None         ; 1.958 ns   ; check ; musicstate[0] ; CLK      ;
; N/A   ; None         ; 1.842 ns   ; stay  ; musicstate[2] ; CLK      ;
; N/A   ; None         ; 1.839 ns   ; stay  ; musicstate[1] ; CLK      ;
; N/A   ; None         ; 1.834 ns   ; stay  ; musicstate[0] ; CLK      ;
; N/A   ; None         ; 1.787 ns   ; over  ; musicstate[0] ; CLK      ;
; N/A   ; None         ; 1.781 ns   ; over  ; musicstate[1] ; CLK      ;
; N/A   ; None         ; 1.778 ns   ; over  ; musicstate[2] ; CLK      ;
+-------+--------------+------------+-------+---------------+----------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+---------+------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To   ; From Clock ;
+-------+--------------+------------+---------+------+------------+
; N/A   ; None         ; 28.992 ns  ; NOTE[1] ; beep ; CLK        ;
; N/A   ; None         ; 28.919 ns  ; NOTE[0] ; beep ; CLK        ;
; N/A   ; None         ; 28.581 ns  ; NOTE[2] ; beep ; CLK        ;
; N/A   ; None         ; 25.272 ns  ; CLK_M3  ; beep ; CLK        ;
; N/A   ; None         ; 23.720 ns  ; CLK_L5  ; beep ; CLK        ;
; N/A   ; None         ; 19.917 ns  ; CLK_M1  ; beep ; CLK        ;
; N/A   ; None         ; 19.218 ns  ; CLK_M2  ; beep ; CLK        ;
; N/A   ; None         ; 19.202 ns  ; CLK_M5  ; beep ; CLK        ;
; N/A   ; None         ; 19.119 ns  ; CLK_M4  ; beep ; CLK        ;
; N/A   ; None         ; 18.197 ns  ; CLK_M6  ; beep ; CLK        ;
+-------+--------------+------------+---------+------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+-------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To            ; To Clock ;
+---------------+-------------+-----------+-------+---------------+----------+
; N/A           ; None        ; -1.224 ns ; over  ; musicstate[2] ; CLK      ;
; N/A           ; None        ; -1.227 ns ; over  ; musicstate[1] ; CLK      ;
; N/A           ; None        ; -1.233 ns ; over  ; musicstate[0] ; CLK      ;
; N/A           ; None        ; -1.280 ns ; stay  ; musicstate[0] ; CLK      ;
; N/A           ; None        ; -1.285 ns ; stay  ; musicstate[1] ; CLK      ;
; N/A           ; None        ; -1.288 ns ; stay  ; musicstate[2] ; CLK      ;
; N/A           ; None        ; -1.404 ns ; check ; musicstate[0] ; CLK      ;
; N/A           ; None        ; -1.413 ns ; check ; musicstate[1] ; CLK      ;
; N/A           ; None        ; -1.416 ns ; check ; musicstate[2] ; CLK      ;
; N/A           ; None        ; -1.443 ns ; pass  ; musicstate[0] ; CLK      ;
; N/A           ; None        ; -1.450 ns ; pass  ; musicstate[1] ; CLK      ;
; N/A           ; None        ; -1.454 ns ; pass  ; musicstate[2] ; CLK      ;
+---------------+-------------+-----------+-------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Thu Nov 08 19:17:07 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off musicplayer -c musicplayer
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CLK_500" as buffer
    Info: Detected ripple clock "CLK_2" as buffer
    Info: Detected ripple clock "CLK_50" as buffer
Info: Clock "CLK" has Internal fmax of 119.89 MHz between source register "COUNTER3[4]" and destination register "CLK_2" (period= 8.341 ns)
    Info: + Longest register to register delay is 7.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y9_N2; Fanout = 4; REG Node = 'COUNTER3[4]'
        Info: 2: + IC(1.268 ns) + CELL(0.914 ns) = 2.182 ns; Loc. = LC_X5_Y9_N0; Fanout = 1; COMB Node = 'Equal9~0'
        Info: 3: + IC(1.742 ns) + CELL(0.200 ns) = 4.124 ns; Loc. = LC_X7_Y9_N5; Fanout = 7; COMB Node = 'Equal9~3'
        Info: 4: + IC(2.704 ns) + CELL(0.804 ns) = 7.632 ns; Loc. = LC_X12_Y5_N2; Fanout = 21; REG Node = 'CLK_2'
        Info: Total cell delay = 1.918 ns ( 25.13 % )
        Info: Total interconnect delay = 5.714 ns ( 74.87 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 15.514 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 50; REG Node = 'CLK_50'
            Info: 3: + IC(3.916 ns) + CELL(1.294 ns) = 9.405 ns; Loc. = LC_X16_Y10_N5; Fanout = 26; REG Node = 'CLK_500'
            Info: 4: + IC(5.191 ns) + CELL(0.918 ns) = 15.514 ns; Loc. = LC_X12_Y5_N2; Fanout = 21; REG Node = 'CLK_2'
            Info: Total cell delay = 4.669 ns ( 30.10 % )
            Info: Total interconnect delay = 10.845 ns ( 69.90 % )
        Info: - Longest clock path from clock "CLK" to source register is 15.514 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 50; REG Node = 'CLK_50'
            Info: 3: + IC(3.916 ns) + CELL(1.294 ns) = 9.405 ns; Loc. = LC_X16_Y10_N5; Fanout = 26; REG Node = 'CLK_500'
            Info: 4: + IC(5.191 ns) + CELL(0.918 ns) = 15.514 ns; Loc. = LC_X5_Y9_N2; Fanout = 4; REG Node = 'COUNTER3[4]'
            Info: Total cell delay = 4.669 ns ( 30.10 % )
            Info: Total interconnect delay = 10.845 ns ( 69.90 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Warning: Circuit may not operate. Detected 60 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "musicstate[0]" and destination pin or register "cnt1[0]" for clock "CLK" (Hold time is 15.205 ns)
    Info: + Largest clock skew is 16.870 ns
        Info: + Longest clock path from clock "CLK" to destination register is 20.689 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 50; REG Node = 'CLK_50'
            Info: 3: + IC(3.916 ns) + CELL(1.294 ns) = 9.405 ns; Loc. = LC_X16_Y10_N5; Fanout = 26; REG Node = 'CLK_500'
            Info: 4: + IC(5.191 ns) + CELL(1.294 ns) = 15.890 ns; Loc. = LC_X12_Y5_N2; Fanout = 21; REG Node = 'CLK_2'
            Info: 5: + IC(3.881 ns) + CELL(0.918 ns) = 20.689 ns; Loc. = LC_X4_Y10_N7; Fanout = 5; REG Node = 'cnt1[0]'
            Info: Total cell delay = 5.963 ns ( 28.82 % )
            Info: Total interconnect delay = 14.726 ns ( 71.18 % )
        Info: - Shortest clock path from clock "CLK" to source register is 3.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'CLK'
            Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y10_N2; Fanout = 14; REG Node = 'musicstate[0]'
            Info: Total cell delay = 2.081 ns ( 54.49 % )
            Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.510 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y10_N2; Fanout = 14; REG Node = 'musicstate[0]'
        Info: 2: + IC(0.919 ns) + CELL(0.591 ns) = 1.510 ns; Loc. = LC_X4_Y10_N7; Fanout = 5; REG Node = 'cnt1[0]'
        Info: Total cell delay = 0.591 ns ( 39.14 % )
        Info: Total interconnect delay = 0.919 ns ( 60.86 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: tsu for register "musicstate[2]" (data pin = "pass", clock pin = "CLK") is 2.008 ns
    Info: + Longest pin to register delay is 5.494 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_138; Fanout = 3; PIN Node = 'pass'
        Info: 2: + IC(3.301 ns) + CELL(1.061 ns) = 5.494 ns; Loc. = LC_X4_Y10_N5; Fanout = 13; REG Node = 'musicstate[2]'
        Info: Total cell delay = 2.193 ns ( 39.92 % )
        Info: Total interconnect delay = 3.301 ns ( 60.08 % )
    Info: + Micro setup delay of destination is 0.333 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'CLK'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y10_N5; Fanout = 13; REG Node = 'musicstate[2]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
Info: tco from clock "CLK" to destination pin "beep" through register "NOTE[1]" is 28.992 ns
    Info: + Longest clock path from clock "CLK" to source register is 20.689 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'CLK'
        Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N2; Fanout = 50; REG Node = 'CLK_50'
        Info: 3: + IC(3.916 ns) + CELL(1.294 ns) = 9.405 ns; Loc. = LC_X16_Y10_N5; Fanout = 26; REG Node = 'CLK_500'
        Info: 4: + IC(5.191 ns) + CELL(1.294 ns) = 15.890 ns; Loc. = LC_X12_Y5_N2; Fanout = 21; REG Node = 'CLK_2'
        Info: 5: + IC(3.881 ns) + CELL(0.918 ns) = 20.689 ns; Loc. = LC_X9_Y10_N9; Fanout = 4; REG Node = 'NOTE[1]'
        Info: Total cell delay = 5.963 ns ( 28.82 % )
        Info: Total interconnect delay = 14.726 ns ( 71.18 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 7.927 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y10_N9; Fanout = 4; REG Node = 'NOTE[1]'
        Info: 2: + IC(0.961 ns) + CELL(0.740 ns) = 1.701 ns; Loc. = LC_X9_Y10_N4; Fanout = 1; COMB Node = 'Mux12~3'
        Info: 3: + IC(0.788 ns) + CELL(0.511 ns) = 3.000 ns; Loc. = LC_X9_Y10_N7; Fanout = 1; COMB Node = 'Mux12~4'
        Info: 4: + IC(2.605 ns) + CELL(2.322 ns) = 7.927 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'beep'
        Info: Total cell delay = 3.573 ns ( 45.07 % )
        Info: Total interconnect delay = 4.354 ns ( 54.93 % )
Info: th for register "musicstate[2]" (data pin = "over", clock pin = "CLK") is -1.224 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'CLK'
        Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y10_N5; Fanout = 13; REG Node = 'musicstate[2]'
        Info: Total cell delay = 2.081 ns ( 54.49 % )
        Info: Total interconnect delay = 1.738 ns ( 45.51 % )
    Info: + Micro hold delay of destination is 0.221 ns
    Info: - Shortest pin to register delay is 5.264 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 3; PIN Node = 'over'
        Info: 2: + IC(2.949 ns) + CELL(1.183 ns) = 5.264 ns; Loc. = LC_X4_Y10_N5; Fanout = 13; REG Node = 'musicstate[2]'
        Info: Total cell delay = 2.315 ns ( 43.98 % )
        Info: Total interconnect delay = 2.949 ns ( 56.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 197 megabytes
    Info: Processing ended: Thu Nov 08 19:17:08 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


