# UART interface

### Team members

* Jakub Brandejs (responsible for xxx)
* Jakub Ďuráč (responsible for xxx)
* Adam Popelka (responsible for xxx)
* Pavol Repa (responsible for xxx)

### Table of contents

* [Project objectives](#objectives)
* [Hardware description](#hardware)
* [VHDL modules description and simulations](#modules)
* [TOP module description and simulations](#top)
* [Video](#video)
* [References](#references)

<a name="objectives"></a>

## Project objectives

Cieľom projektu je vytvorenie UART rozhrania, teda UART vysielač a prijímač. Štruktúra UART rozhrania sme si zvolili 8N1 a prenosovú rýchlosť na 9600 Bd.

<a name="hardware"></a>

## Hardware description

Write your text here.

<a name="modules"></a>

## VHDL modules description and simulations

Write your text here.

<a name="top"></a>

## TOP module description and simulations

Write your text here.

<a name="video"></a>

## Video

Write your text here

<a name="references"></a>

## References

1. Write your text here.
2. https://www.pantechsolutions.net/vhdl-code-for-uart-serial-communication

https://www.mikrocontroller.net/attachment/9036/ALSE_UART_us.pdf

https://www.instructables.com/Design-of-UART-in-VHDL/

https://www.nandland.com/vhdl/modules/module-uart-serial-port-rs232.html

https://forum.digikey.com/t/uart-vhdl/12670

https://github.com/jakubcabal/uart-for-fpga

http://esd.cs.ucr.edu/labs/uart/uart.html

http://ece-research.unm.edu/jimp/vhdl_fpgas/slides/UART.pdf

https://ieeexplore.ieee.org/document/5873448

https://jit.sirim.my/Volume/Volume%2011%20No.2%202002/design_of_a_mini-uart_using_vhdl.pdf

https://www.researchgate.net/publication/254034888_VHDL_implementation_of_UART_with_status_register

https://academic.csuohio.edu/chu_p/rtl/fpga_vhdl_book/fpga_vhdl_sample_chapter.pdf

https://projects.digilentinc.com/alexey-sudbin/uart-interface-in-vhdl-for-basys3-board-eef170


