

================================================================
== Vitis HLS Report for 'S0_Pipeline_l_j1_init'
================================================================
* Date:           Tue Dec 17 08:46:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.777 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  56.000 ns|  56.000 ns|   14|   14|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j1_init  |       12|       12|         2|          1|          1|    12|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       63|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       19|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       19|      117|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln36_1_fu_688_p2  |         +|   0|  0|  12|           4|           1|
    |add_ln36_fu_728_p2    |         +|   0|  0|  15|           8|           5|
    |add_ln39_fu_698_p2    |         +|   0|  0|  19|          12|          12|
    |icmp_ln36_fu_682_p2   |      icmp|   0|  0|  15|           8|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  63|          33|          26|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvars_iv_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j1_init_1        |   9|          2|    8|         16|
    |indvars_iv_fu_116                 |   9|          2|    4|          8|
    |j1_init_fu_112                    |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   26|         52|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvars_iv_fu_116        |  4|   0|    4|          0|
    |indvars_iv_load_reg_781  |  4|   0|    4|          0|
    |j1_init_fu_112           |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 19|   0|   19|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------+-----+-----+------------+-----------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  S0_Pipeline_l_j1_init|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  S0_Pipeline_l_j1_init|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  S0_Pipeline_l_j1_init|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_j1_init|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_j1_init|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  S0_Pipeline_l_j1_init|  return value|
|sub_ln39        |   in|   12|     ap_none|               sub_ln39|        scalar|
|v1_0_address0   |  out|   12|   ap_memory|                   v1_0|         array|
|v1_0_ce0        |  out|    1|   ap_memory|                   v1_0|         array|
|v1_0_q0         |   in|   32|   ap_memory|                   v1_0|         array|
|v1_1_address0   |  out|   12|   ap_memory|                   v1_1|         array|
|v1_1_ce0        |  out|    1|   ap_memory|                   v1_1|         array|
|v1_1_q0         |   in|   32|   ap_memory|                   v1_1|         array|
|v1_2_address0   |  out|   12|   ap_memory|                   v1_2|         array|
|v1_2_ce0        |  out|    1|   ap_memory|                   v1_2|         array|
|v1_2_q0         |   in|   32|   ap_memory|                   v1_2|         array|
|v1_3_address0   |  out|   12|   ap_memory|                   v1_3|         array|
|v1_3_ce0        |  out|    1|   ap_memory|                   v1_3|         array|
|v1_3_q0         |   in|   32|   ap_memory|                   v1_3|         array|
|v1_4_address0   |  out|   12|   ap_memory|                   v1_4|         array|
|v1_4_ce0        |  out|    1|   ap_memory|                   v1_4|         array|
|v1_4_q0         |   in|   32|   ap_memory|                   v1_4|         array|
|v1_5_address0   |  out|   12|   ap_memory|                   v1_5|         array|
|v1_5_ce0        |  out|    1|   ap_memory|                   v1_5|         array|
|v1_5_q0         |   in|   32|   ap_memory|                   v1_5|         array|
|v1_6_address0   |  out|   12|   ap_memory|                   v1_6|         array|
|v1_6_ce0        |  out|    1|   ap_memory|                   v1_6|         array|
|v1_6_q0         |   in|   32|   ap_memory|                   v1_6|         array|
|v1_7_address0   |  out|   12|   ap_memory|                   v1_7|         array|
|v1_7_ce0        |  out|    1|   ap_memory|                   v1_7|         array|
|v1_7_q0         |   in|   32|   ap_memory|                   v1_7|         array|
|v1_8_address0   |  out|   12|   ap_memory|                   v1_8|         array|
|v1_8_ce0        |  out|    1|   ap_memory|                   v1_8|         array|
|v1_8_q0         |   in|   32|   ap_memory|                   v1_8|         array|
|v1_9_address0   |  out|   12|   ap_memory|                   v1_9|         array|
|v1_9_ce0        |  out|    1|   ap_memory|                   v1_9|         array|
|v1_9_q0         |   in|   32|   ap_memory|                   v1_9|         array|
|v1_10_address0  |  out|   12|   ap_memory|                  v1_10|         array|
|v1_10_ce0       |  out|    1|   ap_memory|                  v1_10|         array|
|v1_10_q0        |   in|   32|   ap_memory|                  v1_10|         array|
|v1_11_address0  |  out|   12|   ap_memory|                  v1_11|         array|
|v1_11_ce0       |  out|    1|   ap_memory|                  v1_11|         array|
|v1_11_q0        |   in|   32|   ap_memory|                  v1_11|         array|
|v1_12_address0  |  out|   12|   ap_memory|                  v1_12|         array|
|v1_12_ce0       |  out|    1|   ap_memory|                  v1_12|         array|
|v1_12_q0        |   in|   32|   ap_memory|                  v1_12|         array|
|v1_13_address0  |  out|   12|   ap_memory|                  v1_13|         array|
|v1_13_ce0       |  out|    1|   ap_memory|                  v1_13|         array|
|v1_13_q0        |   in|   32|   ap_memory|                  v1_13|         array|
|v1_14_address0  |  out|   12|   ap_memory|                  v1_14|         array|
|v1_14_ce0       |  out|    1|   ap_memory|                  v1_14|         array|
|v1_14_q0        |   in|   32|   ap_memory|                  v1_14|         array|
|v1_15_address0  |  out|   12|   ap_memory|                  v1_15|         array|
|v1_15_ce0       |  out|    1|   ap_memory|                  v1_15|         array|
|v1_15_q0        |   in|   32|   ap_memory|                  v1_15|         array|
|v1_16_address0  |  out|   12|   ap_memory|                  v1_16|         array|
|v1_16_ce0       |  out|    1|   ap_memory|                  v1_16|         array|
|v1_16_q0        |   in|   32|   ap_memory|                  v1_16|         array|
|v1_17_address0  |  out|   12|   ap_memory|                  v1_17|         array|
|v1_17_ce0       |  out|    1|   ap_memory|                  v1_17|         array|
|v1_17_q0        |   in|   32|   ap_memory|                  v1_17|         array|
|v1_18_address0  |  out|   12|   ap_memory|                  v1_18|         array|
|v1_18_ce0       |  out|    1|   ap_memory|                  v1_18|         array|
|v1_18_q0        |   in|   32|   ap_memory|                  v1_18|         array|
|v1_19_address0  |  out|   12|   ap_memory|                  v1_19|         array|
|v1_19_ce0       |  out|    1|   ap_memory|                  v1_19|         array|
|v1_19_q0        |   in|   32|   ap_memory|                  v1_19|         array|
|v3_19_address0  |  out|    4|   ap_memory|                  v3_19|         array|
|v3_19_ce0       |  out|    1|   ap_memory|                  v3_19|         array|
|v3_19_we0       |  out|    1|   ap_memory|                  v3_19|         array|
|v3_19_d0        |  out|   32|   ap_memory|                  v3_19|         array|
|v3_18_address0  |  out|    4|   ap_memory|                  v3_18|         array|
|v3_18_ce0       |  out|    1|   ap_memory|                  v3_18|         array|
|v3_18_we0       |  out|    1|   ap_memory|                  v3_18|         array|
|v3_18_d0        |  out|   32|   ap_memory|                  v3_18|         array|
|v3_17_address0  |  out|    4|   ap_memory|                  v3_17|         array|
|v3_17_ce0       |  out|    1|   ap_memory|                  v3_17|         array|
|v3_17_we0       |  out|    1|   ap_memory|                  v3_17|         array|
|v3_17_d0        |  out|   32|   ap_memory|                  v3_17|         array|
|v3_16_address0  |  out|    4|   ap_memory|                  v3_16|         array|
|v3_16_ce0       |  out|    1|   ap_memory|                  v3_16|         array|
|v3_16_we0       |  out|    1|   ap_memory|                  v3_16|         array|
|v3_16_d0        |  out|   32|   ap_memory|                  v3_16|         array|
|v3_15_address0  |  out|    4|   ap_memory|                  v3_15|         array|
|v3_15_ce0       |  out|    1|   ap_memory|                  v3_15|         array|
|v3_15_we0       |  out|    1|   ap_memory|                  v3_15|         array|
|v3_15_d0        |  out|   32|   ap_memory|                  v3_15|         array|
|v3_14_address0  |  out|    4|   ap_memory|                  v3_14|         array|
|v3_14_ce0       |  out|    1|   ap_memory|                  v3_14|         array|
|v3_14_we0       |  out|    1|   ap_memory|                  v3_14|         array|
|v3_14_d0        |  out|   32|   ap_memory|                  v3_14|         array|
|v3_13_address0  |  out|    4|   ap_memory|                  v3_13|         array|
|v3_13_ce0       |  out|    1|   ap_memory|                  v3_13|         array|
|v3_13_we0       |  out|    1|   ap_memory|                  v3_13|         array|
|v3_13_d0        |  out|   32|   ap_memory|                  v3_13|         array|
|v3_12_address0  |  out|    4|   ap_memory|                  v3_12|         array|
|v3_12_ce0       |  out|    1|   ap_memory|                  v3_12|         array|
|v3_12_we0       |  out|    1|   ap_memory|                  v3_12|         array|
|v3_12_d0        |  out|   32|   ap_memory|                  v3_12|         array|
|v3_11_address0  |  out|    4|   ap_memory|                  v3_11|         array|
|v3_11_ce0       |  out|    1|   ap_memory|                  v3_11|         array|
|v3_11_we0       |  out|    1|   ap_memory|                  v3_11|         array|
|v3_11_d0        |  out|   32|   ap_memory|                  v3_11|         array|
|v3_10_address0  |  out|    4|   ap_memory|                  v3_10|         array|
|v3_10_ce0       |  out|    1|   ap_memory|                  v3_10|         array|
|v3_10_we0       |  out|    1|   ap_memory|                  v3_10|         array|
|v3_10_d0        |  out|   32|   ap_memory|                  v3_10|         array|
|v3_9_address0   |  out|    4|   ap_memory|                   v3_9|         array|
|v3_9_ce0        |  out|    1|   ap_memory|                   v3_9|         array|
|v3_9_we0        |  out|    1|   ap_memory|                   v3_9|         array|
|v3_9_d0         |  out|   32|   ap_memory|                   v3_9|         array|
|v3_8_address0   |  out|    4|   ap_memory|                   v3_8|         array|
|v3_8_ce0        |  out|    1|   ap_memory|                   v3_8|         array|
|v3_8_we0        |  out|    1|   ap_memory|                   v3_8|         array|
|v3_8_d0         |  out|   32|   ap_memory|                   v3_8|         array|
|v3_7_address0   |  out|    4|   ap_memory|                   v3_7|         array|
|v3_7_ce0        |  out|    1|   ap_memory|                   v3_7|         array|
|v3_7_we0        |  out|    1|   ap_memory|                   v3_7|         array|
|v3_7_d0         |  out|   32|   ap_memory|                   v3_7|         array|
|v3_6_address0   |  out|    4|   ap_memory|                   v3_6|         array|
|v3_6_ce0        |  out|    1|   ap_memory|                   v3_6|         array|
|v3_6_we0        |  out|    1|   ap_memory|                   v3_6|         array|
|v3_6_d0         |  out|   32|   ap_memory|                   v3_6|         array|
|v3_5_address0   |  out|    4|   ap_memory|                   v3_5|         array|
|v3_5_ce0        |  out|    1|   ap_memory|                   v3_5|         array|
|v3_5_we0        |  out|    1|   ap_memory|                   v3_5|         array|
|v3_5_d0         |  out|   32|   ap_memory|                   v3_5|         array|
|v3_4_address0   |  out|    4|   ap_memory|                   v3_4|         array|
|v3_4_ce0        |  out|    1|   ap_memory|                   v3_4|         array|
|v3_4_we0        |  out|    1|   ap_memory|                   v3_4|         array|
|v3_4_d0         |  out|   32|   ap_memory|                   v3_4|         array|
|v3_3_address0   |  out|    4|   ap_memory|                   v3_3|         array|
|v3_3_ce0        |  out|    1|   ap_memory|                   v3_3|         array|
|v3_3_we0        |  out|    1|   ap_memory|                   v3_3|         array|
|v3_3_d0         |  out|   32|   ap_memory|                   v3_3|         array|
|v3_2_address0   |  out|    4|   ap_memory|                   v3_2|         array|
|v3_2_ce0        |  out|    1|   ap_memory|                   v3_2|         array|
|v3_2_we0        |  out|    1|   ap_memory|                   v3_2|         array|
|v3_2_d0         |  out|   32|   ap_memory|                   v3_2|         array|
|v3_1_address0   |  out|    4|   ap_memory|                   v3_1|         array|
|v3_1_ce0        |  out|    1|   ap_memory|                   v3_1|         array|
|v3_1_we0        |  out|    1|   ap_memory|                   v3_1|         array|
|v3_1_d0         |  out|   32|   ap_memory|                   v3_1|         array|
|v3_address0     |  out|    4|   ap_memory|                     v3|         array|
|v3_ce0          |  out|    1|   ap_memory|                     v3|         array|
|v3_we0          |  out|    1|   ap_memory|                     v3|         array|
|v3_d0           |  out|   32|   ap_memory|                     v3|         array|
+----------------+-----+-----+------------+-----------------------+--------------+

