TimeQuest Timing Analyzer report for tty_input_state_gen_2
Sat Feb 18 20:21:31 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'divide_by_n:input_clock_divider|clk_out_int'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'divide_by_n:input_clock_divider|clk_out_int'
 14. Slow Model Hold: 'clk'
 15. Slow Model Recovery: 'divide_by_n:input_clock_divider|clk_out_int'
 16. Slow Model Removal: 'divide_by_n:input_clock_divider|clk_out_int'
 17. Slow Model Minimum Pulse Width: 'divide_by_n:input_clock_divider|clk_out_int'
 18. Slow Model Minimum Pulse Width: 'clk'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Propagation Delay
 24. Minimum Propagation Delay
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'divide_by_n:input_clock_divider|clk_out_int'
 31. Fast Model Setup: 'clk'
 32. Fast Model Hold: 'divide_by_n:input_clock_divider|clk_out_int'
 33. Fast Model Hold: 'clk'
 34. Fast Model Recovery: 'divide_by_n:input_clock_divider|clk_out_int'
 35. Fast Model Removal: 'divide_by_n:input_clock_divider|clk_out_int'
 36. Fast Model Minimum Pulse Width: 'divide_by_n:input_clock_divider|clk_out_int'
 37. Fast Model Minimum Pulse Width: 'clk'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Progagation Delay
 50. Minimum Progagation Delay
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; tty_input_state_gen_2                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; clk                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                         ;
; divide_by_n:input_clock_divider|clk_out_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divide_by_n:input_clock_divider|clk_out_int } ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                           ;
+------------+-----------------+---------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note ;
+------------+-----------------+---------------------------------------------+------+
; 29.39 MHz  ; 29.39 MHz       ; divide_by_n:input_clock_divider|clk_out_int ;      ;
; 132.98 MHz ; 132.98 MHz      ; clk                                         ;      ;
+------------+-----------------+---------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow Model Setup Summary                                              ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -17.769 ; -91.402       ;
; clk                                         ; -16.600 ; -163.434      ;
+---------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------+
; Slow Model Hold Summary                                               ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -12.098 ; -17.110       ;
; clk                                         ; -1.677  ; -5.588        ;
+---------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------+
; Slow Model Recovery Summary                                           ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -12.497 ; -12.497       ;
+---------------------------------------------+---------+---------------+


+----------------------------------------------------------------------+
; Slow Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -1.991 ; -1.991        ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                ;
+---------------------------------------------+---------+---------------+
; Clock                                       ; Slack   ; End Point TNS ;
+---------------------------------------------+---------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -10.998 ; -227.542      ;
; clk                                         ; -1.631  ; -13.851       ;
+---------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                                  ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -17.769 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -14.211    ; 2.826      ;
; -16.510 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -12.452    ; 2.826      ;
; -16.473 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -11.498    ; 4.281      ;
; -16.345 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -14.213    ; 1.932      ;
; -15.905 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -13.693    ; 2.008      ;
; -15.892 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -14.210    ; 1.437      ;
; -15.214 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -9.739     ; 4.281      ;
; -15.086 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -12.454    ; 1.932      ;
; -14.646 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -11.934    ; 2.008      ;
; -14.633 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -12.451    ; 1.437      ;
; -14.438 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -8.963     ; 4.281      ;
; -12.221 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.728     ; 10.799     ;
; -12.179 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -7.204     ; 4.281      ;
; -11.433 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.195      ; 12.934     ;
; -11.349 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.713      ; 13.368     ;
; -11.341 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.715      ; 13.362     ;
; -11.101 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.712      ; 13.119     ;
; -10.682 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 3.474      ; 13.248     ;
; -10.600 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.393      ; 10.799     ;
; -10.186 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.807      ; 10.799     ;
; -10.182 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 3.474      ; 13.248     ;
; -9.805  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -5.545     ; 3.528      ;
; -9.398  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 4.730      ; 12.934     ;
; -9.314  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 5.248      ; 13.368     ;
; -9.306  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 5.250      ; 13.362     ;
; -9.066  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 5.247      ; 13.119     ;
; -9.018  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.104      ; 10.895     ;
; -8.230  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 5.027      ; 13.030     ;
; -8.147  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 6.009      ; 13.248     ;
; -8.146  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 5.545      ; 13.464     ;
; -8.138  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 5.547      ; 13.458     ;
; -7.898  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 5.544      ; 13.215     ;
; -7.647  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 6.009      ; 13.248     ;
; -7.565  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 3.928      ; 10.799     ;
; -7.479  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 6.306      ; 13.344     ;
; -7.397  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 4.225      ; 10.895     ;
; -6.979  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 6.306      ; 13.344     ;
; -6.144  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -2.586     ; 2.826      ;
; -5.590  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.518     ; 4.340      ;
; -5.506  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 4.774      ;
; -5.498  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.002      ; 4.768      ;
; -5.258  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.001     ; 4.525      ;
; -4.848  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.127      ; 4.281      ;
; -4.720  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -2.588     ; 1.932      ;
; -4.717  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 4.490      ;
; -4.280  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -2.068     ; 2.008      ;
; -4.267  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -2.585     ; 1.437      ;
; -3.504  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 3.259      ;
; -3.420  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.761      ; 3.235      ;
; -3.282  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.762      ; 3.585      ;
; -2.920  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.761      ; 3.235      ;
; -2.813  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.662      ; 4.281      ;
; -2.782  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.762      ; 3.585      ;
; -2.717  ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 3.474      ; 4.997      ;
; -2.442  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.517      ; 2.755      ;
; -2.337  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.520      ; 2.653      ;
; -2.217  ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 3.474      ; 4.997      ;
; -2.081  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.003     ; 1.878      ;
; -2.034  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.834      ;
; -2.009  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.805      ;
; -1.909  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.279      ; 2.770      ;
; -1.732  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.759      ; 2.077      ;
; -1.409  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.279      ; 2.770      ;
; -1.232  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.759      ; 2.077      ;
; -0.182  ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 6.009      ; 4.997      ;
; 0.318   ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 6.009      ; 4.997      ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                        ;
+---------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                       ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -16.600 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -11.625    ; 4.281      ;
; -15.341 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -9.866     ; 4.281      ;
; -14.885 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.645    ; 4.779      ;
; -14.661 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.647    ; 4.553      ;
; -14.661 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.647    ; 4.553      ;
; -14.661 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.647    ; 4.553      ;
; -14.661 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.647    ; 4.553      ;
; -14.661 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.647    ; 4.553      ;
; -14.661 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.647    ; 4.553      ;
; -14.661 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.647    ; 4.553      ;
; -14.661 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.647    ; 4.553      ;
; -14.661 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -10.647    ; 4.553      ;
; -12.626 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.886     ; 4.779      ;
; -12.588 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.125      ; 13.252     ;
; -12.402 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.888     ; 4.553      ;
; -12.402 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.888     ; 4.553      ;
; -12.402 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.888     ; 4.553      ;
; -12.402 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.888     ; 4.553      ;
; -12.402 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.888     ; 4.553      ;
; -12.402 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.888     ; 4.553      ;
; -12.402 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.888     ; 4.553      ;
; -12.402 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.888     ; 4.553      ;
; -12.402 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -8.888     ; 4.553      ;
; -12.348 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -0.855     ; 10.799     ;
; -11.800 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.048      ; 15.387     ;
; -11.716 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 15.821     ;
; -11.708 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.568      ; 15.815     ;
; -11.560 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.068      ; 12.934     ;
; -11.502 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.123      ; 12.164     ;
; -11.502 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.123      ; 12.164     ;
; -11.502 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.123      ; 12.164     ;
; -11.502 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.123      ; 12.164     ;
; -11.502 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.123      ; 12.164     ;
; -11.502 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.123      ; 12.164     ;
; -11.502 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.123      ; 12.164     ;
; -11.502 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.123      ; 12.164     ;
; -11.502 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.123      ; 12.164     ;
; -11.476 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.586      ; 13.368     ;
; -11.468 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.588      ; 13.362     ;
; -11.468 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.565      ; 15.572     ;
; -11.228 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.585      ; 13.119     ;
; -10.809 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.347      ; 13.248     ;
; -10.727 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.266      ; 10.799     ;
; -10.714 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.046      ; 14.299     ;
; -10.714 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.046      ; 14.299     ;
; -10.714 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.046      ; 14.299     ;
; -10.714 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.046      ; 14.299     ;
; -10.714 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.046      ; 14.299     ;
; -10.714 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.046      ; 14.299     ;
; -10.714 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.046      ; 14.299     ;
; -10.714 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.046      ; 14.299     ;
; -10.714 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.046      ; 14.299     ;
; -10.630 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.564      ; 14.733     ;
; -10.630 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.564      ; 14.733     ;
; -10.630 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.564      ; 14.733     ;
; -10.630 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.564      ; 14.733     ;
; -10.630 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.564      ; 14.733     ;
; -10.630 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.564      ; 14.733     ;
; -10.630 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.564      ; 14.733     ;
; -10.630 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.564      ; 14.733     ;
; -10.630 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.564      ; 14.733     ;
; -10.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 14.727     ;
; -10.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 14.727     ;
; -10.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 14.727     ;
; -10.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 14.727     ;
; -10.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 14.727     ;
; -10.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 14.727     ;
; -10.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 14.727     ;
; -10.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 14.727     ;
; -10.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.566      ; 14.727     ;
; -10.549 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.327      ; 15.701     ;
; -10.382 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.563      ; 14.484     ;
; -10.382 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.563      ; 14.484     ;
; -10.382 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.563      ; 14.484     ;
; -10.382 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.563      ; 14.484     ;
; -10.382 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.563      ; 14.484     ;
; -10.382 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.563      ; 14.484     ;
; -10.382 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.563      ; 14.484     ;
; -10.382 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.563      ; 14.484     ;
; -10.382 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 3.563      ; 14.484     ;
; -10.309 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 3.347      ; 13.248     ;
; -10.049 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 4.327      ; 15.701     ;
; -9.967  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 2.246      ; 13.252     ;
; -9.463  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.325      ; 14.613     ;
; -9.463  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.325      ; 14.613     ;
; -9.463  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.325      ; 14.613     ;
; -9.463  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.325      ; 14.613     ;
; -9.463  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.325      ; 14.613     ;
; -9.463  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.325      ; 14.613     ;
; -9.463  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.325      ; 14.613     ;
; -9.463  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.325      ; 14.613     ;
; -9.463  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 4.325      ; 14.613     ;
; -8.963  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 4.325      ; 14.613     ;
; -8.963  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 4.325      ; 14.613     ;
; -8.963  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 4.325      ; 14.613     ;
; -8.963  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 4.325      ; 14.613     ;
; -8.963  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 4.325      ; 14.613     ;
; -8.963  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 4.325      ; 14.613     ;
; -8.963  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 4.325      ; 14.613     ;
; -8.963  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 4.325      ; 14.613     ;
+---------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -12.098 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 14.972     ; 3.160      ;
; -11.598 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 14.972     ; 3.160      ;
; -11.156 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 14.210     ; 3.054      ;
; -10.916 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 14.213     ; 3.297      ;
; -10.908 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 14.211     ; 3.303      ;
; -10.824 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 13.693     ; 2.869      ;
; -10.339 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 13.213     ; 3.160      ;
; -9.975  ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 14.972     ; 4.997      ;
; -9.839  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 13.213     ; 3.160      ;
; -9.475  ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 14.972     ; 4.997      ;
; -9.299  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 11.625     ; 2.326      ;
; -9.172  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 11.498     ; 2.326      ;
; -8.933  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 12.784     ; 3.851      ;
; -8.897  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 12.451     ; 3.054      ;
; -8.657  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 12.454     ; 3.297      ;
; -8.649  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 12.452     ; 3.303      ;
; -8.565  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 11.934     ; 2.869      ;
; -8.540  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 12.891     ; 3.851      ;
; -8.216  ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 13.213     ; 4.997      ;
; -7.716  ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 13.213     ; 4.997      ;
; -7.281  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 11.132     ; 3.851      ;
; -7.040  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 9.866      ; 2.326      ;
; -6.913  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 9.739      ; 2.326      ;
; -6.674  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 11.025     ; 3.851      ;
; -6.137  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 8.963      ; 2.326      ;
; -5.012  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 6.306      ; 1.580      ;
; -4.878  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 7.204      ; 2.326      ;
; -4.512  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 6.306      ; 1.580      ;
; -2.394  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 5.544      ; 3.150      ;
; -2.154  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 5.547      ; 3.393      ;
; -2.146  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 5.545      ; 3.399      ;
; -2.062  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 5.027      ; 2.965      ;
; -0.171  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.118      ; 3.947      ;
; 0.222   ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.225      ; 3.947      ;
; 0.699   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.762      ; 1.747      ;
; 1.032   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.759      ; 2.077      ;
; 1.199   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.762      ; 1.747      ;
; 1.205   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.279      ; 2.770      ;
; 1.250   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.250      ;
; 1.364   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.364      ;
; 1.375   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.375      ;
; 1.403   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.761      ; 2.450      ;
; 1.532   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.759      ; 2.077      ;
; 1.705   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.279      ; 2.770      ;
; 1.881   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.003     ; 1.878      ;
; 1.903   ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.761      ; 2.450      ;
; 2.133   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.520      ; 2.653      ;
; 2.238   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.517      ; 2.755      ;
; 2.667   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 2.667      ;
; 2.704   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.518     ; 2.186      ;
; 3.004   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.002      ; 3.006      ;
; 3.026   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.001     ; 3.025      ;
; 3.086   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 3.086      ;
; 4.022   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -2.585     ; 1.437      ;
; 4.076   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -2.068     ; 2.008      ;
; 4.149   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -2.712     ; 1.437      ;
; 4.203   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -2.195     ; 2.008      ;
; 4.508   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -2.586     ; 1.922      ;
; 4.520   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -2.588     ; 1.932      ;
; 4.635   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -2.713     ; 1.922      ;
; 4.647   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -2.715     ; 1.932      ;
; 7.184   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -5.247     ; 1.437      ;
; 7.238   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -4.730     ; 2.008      ;
; 7.670   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -5.248     ; 1.922      ;
; 7.682   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -5.250     ; 1.932      ;
; 8.169   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -5.545     ; 2.624      ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.677 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.327      ; 3.232      ;
; -1.177 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.327      ; 3.232      ;
; -0.833 ; clk                                                                             ; divide_by_n:input_clock_divider|clk_out_int   ; clk                                         ; clk         ; 0.000        ; 4.327      ; 3.790      ;
; -0.473 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 3.347      ; 3.160      ;
; -0.382 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.325      ; 4.525      ;
; -0.382 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.325      ; 4.525      ;
; -0.382 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.325      ; 4.525      ;
; -0.382 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.325      ; 4.525      ;
; -0.382 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.325      ; 4.525      ;
; -0.382 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.325      ; 4.525      ;
; -0.382 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.325      ; 4.525      ;
; -0.382 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.325      ; 4.525      ;
; -0.382 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 4.325      ; 4.525      ;
; -0.333 ; clk                                                                             ; divide_by_n:input_clock_divider|clk_out_int   ; clk                                         ; clk         ; -0.500       ; 4.327      ; 3.790      ;
; 0.017  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.565      ; 3.378      ;
; 0.027  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.347      ; 3.160      ;
; 0.094  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[0]  ; clk                                         ; clk         ; 0.000        ; 4.325      ; 4.715      ;
; 0.094  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[2]  ; clk                                         ; clk         ; 0.000        ; 4.325      ; 4.715      ;
; 0.094  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[3]  ; clk                                         ; clk         ; 0.000        ; 4.325      ; 4.715      ;
; 0.094  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[4]  ; clk                                         ; clk         ; 0.000        ; 4.325      ; 4.715      ;
; 0.094  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[5]  ; clk                                         ; clk         ; 0.000        ; 4.325      ; 4.715      ;
; 0.094  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[6]  ; clk                                         ; clk         ; 0.000        ; 4.325      ; 4.715      ;
; 0.094  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[7]  ; clk                                         ; clk         ; 0.000        ; 4.325      ; 4.715      ;
; 0.094  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[8]  ; clk                                         ; clk         ; 0.000        ; 4.325      ; 4.715      ;
; 0.094  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[1]  ; clk                                         ; clk         ; 0.000        ; 4.325      ; 4.715      ;
; 0.118  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.325      ; 4.525      ;
; 0.118  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.325      ; 4.525      ;
; 0.118  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.325      ; 4.525      ;
; 0.118  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.325      ; 4.525      ;
; 0.118  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.325      ; 4.525      ;
; 0.118  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.325      ; 4.525      ;
; 0.118  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.325      ; 4.525      ;
; 0.118  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.325      ; 4.525      ;
; 0.118  ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 4.325      ; 4.525      ;
; 0.257  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.568      ; 3.621      ;
; 0.265  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 3.627      ;
; 0.349  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.048      ; 3.193      ;
; 0.469  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.585      ; 3.054      ;
; 0.594  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[0]  ; clk                                         ; clk         ; -0.500       ; 4.325      ; 4.715      ;
; 0.594  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[2]  ; clk                                         ; clk         ; -0.500       ; 4.325      ; 4.715      ;
; 0.594  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[3]  ; clk                                         ; clk         ; -0.500       ; 4.325      ; 4.715      ;
; 0.594  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[4]  ; clk                                         ; clk         ; -0.500       ; 4.325      ; 4.715      ;
; 0.594  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[5]  ; clk                                         ; clk         ; -0.500       ; 4.325      ; 4.715      ;
; 0.594  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[6]  ; clk                                         ; clk         ; -0.500       ; 4.325      ; 4.715      ;
; 0.594  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[7]  ; clk                                         ; clk         ; -0.500       ; 4.325      ; 4.715      ;
; 0.594  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[8]  ; clk                                         ; clk         ; -0.500       ; 4.325      ; 4.715      ;
; 0.594  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[1]  ; clk                                         ; clk         ; -0.500       ; 4.325      ; 4.715      ;
; 0.675  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[8]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.971      ;
; 0.709  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.588      ; 3.297      ;
; 0.717  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.586      ; 3.303      ;
; 0.801  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 2.068      ; 2.869      ;
; 1.016  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[4]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.312      ;
; 1.029  ; divide_by_n:input_clock_divider|prescaler[6]                                    ; divide_by_n:input_clock_divider|prescaler[6]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.325      ;
; 1.047  ; divide_by_n:input_clock_divider|prescaler[0]                                    ; divide_by_n:input_clock_divider|prescaler[0]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.343      ;
; 1.060  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.563      ; 4.419      ;
; 1.060  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.563      ; 4.419      ;
; 1.060  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.563      ; 4.419      ;
; 1.060  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.563      ; 4.419      ;
; 1.060  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.563      ; 4.419      ;
; 1.060  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.563      ; 4.419      ;
; 1.060  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.563      ; 4.419      ;
; 1.060  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.563      ; 4.419      ;
; 1.060  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.563      ; 4.419      ;
; 1.205  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int   ; clk                                         ; clk         ; -0.500       ; 0.980      ; 1.981      ;
; 1.212  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[0]  ; clk                                         ; clk         ; -0.500       ; 0.978      ; 1.986      ;
; 1.212  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[2]  ; clk                                         ; clk         ; -0.500       ; 0.978      ; 1.986      ;
; 1.212  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[3]  ; clk                                         ; clk         ; -0.500       ; 0.978      ; 1.986      ;
; 1.212  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[4]  ; clk                                         ; clk         ; -0.500       ; 0.978      ; 1.986      ;
; 1.212  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[5]  ; clk                                         ; clk         ; -0.500       ; 0.978      ; 1.986      ;
; 1.212  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[6]  ; clk                                         ; clk         ; -0.500       ; 0.978      ; 1.986      ;
; 1.212  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[7]  ; clk                                         ; clk         ; -0.500       ; 0.978      ; 1.986      ;
; 1.212  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[8]  ; clk                                         ; clk         ; -0.500       ; 0.978      ; 1.986      ;
; 1.212  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[1]  ; clk                                         ; clk         ; -0.500       ; 0.978      ; 1.986      ;
; 1.236  ; divide_by_n:input_clock_divider|prescaler[5]                                    ; divide_by_n:input_clock_divider|prescaler[5]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.532      ;
; 1.239  ; divide_by_n:input_clock_divider|prescaler[2]                                    ; divide_by_n:input_clock_divider|prescaler[2]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.535      ;
; 1.245  ; divide_by_n:input_clock_divider|prescaler[7]                                    ; divide_by_n:input_clock_divider|prescaler[7]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.541      ;
; 1.293  ; divide_by_n:input_clock_divider|prescaler[1]                                    ; divide_by_n:input_clock_divider|prescaler[1]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 1.589      ;
; 1.300  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 4.662      ;
; 1.300  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 4.662      ;
; 1.300  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 4.662      ;
; 1.300  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 4.662      ;
; 1.300  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 4.662      ;
; 1.300  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 4.662      ;
; 1.300  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 4.662      ;
; 1.300  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 4.662      ;
; 1.300  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.566      ; 4.662      ;
; 1.308  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.564      ; 4.668      ;
; 1.308  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.564      ; 4.668      ;
; 1.308  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.564      ; 4.668      ;
; 1.308  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.564      ; 4.668      ;
; 1.308  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.564      ; 4.668      ;
; 1.308  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.564      ; 4.668      ;
; 1.308  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.564      ; 4.668      ;
; 1.308  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.564      ; 4.668      ;
; 1.308  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 3.564      ; 4.668      ;
; 1.332  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.853      ; 1.981      ;
; 1.339  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.851      ; 1.986      ;
; 1.339  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.851      ; 1.986      ;
; 1.339  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.851      ; 1.986      ;
; 1.339  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.851      ; 1.986      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                               ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -12.497 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -2.121     ; 9.138      ;
; -11.890 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -2.014     ; 9.138      ;
; -11.709 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.802      ; 11.273     ;
; -11.625 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.320      ; 11.707     ;
; -11.617 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.322      ; 11.701     ;
; -11.377 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.319      ; 11.458     ;
; -11.102 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.909      ; 11.273     ;
; -11.018 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.427      ; 11.707     ;
; -11.010 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.429      ; 11.701     ;
; -10.770 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.426      ; 11.458     ;
; -10.458 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.081      ; 11.587     ;
; -10.351 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.188      ; 11.587     ;
; -10.269 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.107      ; 9.138      ;
; -9.958  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.081      ; 11.587     ;
; -9.876  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 9.138      ;
; -9.851  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.188      ; 11.587     ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.991 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.202      ; 2.497      ;
; -1.491 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.202      ; 2.497      ;
; -1.264 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.440      ; 2.176      ;
; -1.024 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.443      ; 2.419      ;
; -1.016 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.441      ; 2.425      ;
; -0.932 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.923      ; 1.991      ;
; -0.338 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.014      ; 1.676      ;
; 0.055  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 2.121      ; 1.676      ;
; 0.130  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.081      ; 2.497      ;
; 0.630  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 2.081      ; 2.497      ;
; 1.357  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.319      ; 2.176      ;
; 1.597  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.322      ; 2.419      ;
; 1.605  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.320      ; 2.425      ;
; 1.676  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.676      ;
; 1.689  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.802      ; 1.991      ;
; 2.283  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -0.107     ; 1.676      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                          ;
+---------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+
; -10.998 ; -10.998      ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ;
; -10.998 ; -10.998      ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ;
; -10.998 ; -10.998      ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_0|nand_6|output~1|datab                                                ;
; -10.998 ; -10.998      ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_0|nand_6|output~1|datab                                                ;
; -10.998 ; -10.998      ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|combout                                                             ;
; -10.998 ; -10.998      ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|combout                                                             ;
; -9.588  ; -9.588       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_10|output~2|combout                                                         ;
; -9.588  ; -9.588       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_10|output~2|combout                                                         ;
; -9.588  ; -9.588       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff_0|nand_3_3|output~2|datad                                              ;
; -9.588  ; -9.588       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff_0|nand_3_3|output~2|datad                                              ;
; -6.704  ; -6.704       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~2|combout                                                         ;
; -6.704  ; -6.704       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~2|combout                                                         ;
; -6.704  ; -6.704       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ;
; -6.704  ; -6.704       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ;
; -6.704  ; -6.704       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_0|nand_3_3|output~2|datad                                              ;
; -6.704  ; -6.704       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_0|nand_3_3|output~2|datad                                              ;
; -6.704  ; -6.704       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff_0|nand_6|output~1|datab                                                ;
; -6.704  ; -6.704       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff_0|nand_6|output~1|datab                                                ;
; -6.704  ; -6.704       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; or_2|output|combout                                                             ;
; -6.704  ; -6.704       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; or_2|output|combout                                                             ;
; -1.897  ; -1.897       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|combout                          ;
; -1.897  ; -1.897       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|combout                          ;
; -1.897  ; -1.897       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad                            ;
; -1.897  ; -1.897       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad                            ;
; -1.535  ; -1.535       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~1|datad                                                           ;
; -1.535  ; -1.535       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~1|datad                                                           ;
; -1.535  ; -1.535       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -1.535  ; -1.535       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -1.535  ; -1.535       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datad                            ;
; -1.535  ; -1.535       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datad                            ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_10|output~1|datad                                                           ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_10|output~1|datad                                                           ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~2|datad                                                           ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~2|datad                                                           ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|combout                          ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|combout                          ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datac                            ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datac                            ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datad                            ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datad                            ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad                            ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad                            ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|combout                        ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|combout                        ;
; -1.514  ; -1.514       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|datad                          ;
; -1.514  ; -1.514       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|datad                          ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~1|datac                                                           ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~1|datac                                                           ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~1|combout                                                         ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~1|combout                                                         ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~1|dataa                                                           ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~1|dataa                                                           ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; input_clock_divider|clk_out_int|regout                                          ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; input_clock_divider|clk_out_int|regout                                          ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_1|nand_6|output~1|dataa                                                ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_1|nand_6|output~1|dataa                                                ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|datab                                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|datab                                                               ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_0|nand_5|output~1|datac                            ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_0|nand_5|output~1|datac                            ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_1|nand_5|output~1|datac                            ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_1|nand_5|output~1|datac                            ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_2|nand_5|output~1|datac                            ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_2|nand_5|output~1|datac                            ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_3|nand_5|output~1|datac                            ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_3|nand_5|output~1|datac                            ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|combout                          ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|combout                          ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|dataa                            ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|dataa                            ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
+---------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|clk_out_int   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|clk_out_int   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[8]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; and_14|output|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; and_14|output|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; and_14|output|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; and_14|output|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; and_14|output~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; and_14|output~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; and_14|output~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; and_14|output~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|clk_out_int|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|clk_out_int|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff_0|nand_6|output~1|datab              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff_0|nand_6|output~1|datab              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; or_2|output|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; or_2|output|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; or_2|output|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; or_2|output|datad                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; 2.285  ; 2.285  ; Rise       ; clk                                         ;
; clk       ; clk                                         ; 3.344  ; 3.344  ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; 12.382 ; 12.382 ; Rise       ; clk                                         ;
; RX        ; clk                                         ; 2.025  ; 2.025  ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 1.998  ; 1.998  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 12.122 ; 12.122 ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 2.158  ; 2.158  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 3.217  ; 3.217  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 12.255 ; 12.255 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; -0.377 ; -0.377 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 0.682  ; 0.682  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 9.720  ; 9.720  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; -0.591 ; -0.591 ; Rise       ; clk                                         ;
; clk       ; clk                                         ; -1.650 ; -1.650 ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; 0.263  ; 0.263  ; Rise       ; clk                                         ;
; RX        ; clk                                         ; 0.361  ; 0.361  ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 0.833  ; 0.833  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 1.215  ; 1.215  ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 11.034 ; 11.034 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 9.975  ; 9.975  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 11.888 ; 11.888 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 9.275  ; 9.275  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 8.216  ; 8.216  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 10.129 ; 10.129 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 10.572 ; 10.572 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 10.675 ; 10.675 ; Rise       ; clk                                         ;
; RX_FLAG      ; clk                                         ; 10.572 ; 10.572 ; Fall       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 9.137  ; 9.137  ; Fall       ; clk                                         ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 20.751 ; 20.751 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 21.268 ; 21.268 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 4.991  ;        ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 22.300 ; 22.300 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 17.159 ; 17.159 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 18.712 ; 18.712 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 19.229 ; 19.229 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;        ; 4.991  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 20.541 ; 20.541 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 15.120 ; 15.120 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 8.315 ; 8.315 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 7.490 ; 7.490 ; Rise       ; clk                                         ;
; RX_FLAG      ; clk                                         ; 8.315 ; 8.315 ; Fall       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 7.490 ; 7.490 ; Fall       ; clk                                         ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 8.624 ; 5.310 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 7.217 ; 6.516 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 4.991 ;       ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 7.014 ; 7.014 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 5.249 ; 6.157 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 5.310 ; 8.624 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 6.516 ; 7.217 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;       ; 4.991 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 7.014 ; 7.014 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 6.157 ; 5.249 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; CLR_RX_FLAG ; RX_FLAG      ;        ; 9.507  ; 9.507  ;        ;
; RX          ; GO           ;        ; 11.753 ; 11.753 ;        ;
; RX          ; SLOW_clk_RUN ; 8.078  ; 8.078  ; 8.078  ; 8.078  ;
; RX          ; ser_data_in  ; 4.809  ;        ;        ; 4.809  ;
; not_reset   ; GO           ; 19.785 ; 19.785 ; 19.785 ; 19.785 ;
; not_reset   ; RX_FLAG      ; 20.302 ; 20.302 ; 20.302 ; 20.302 ;
; not_reset   ; SLOW_clk_RUN ; 18.175 ; 18.175 ; 18.175 ; 18.175 ;
; not_reset   ; ser_clk      ; 16.193 ; 16.193 ; 16.193 ; 16.193 ;
+-------------+--------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; CLR_RX_FLAG ; RX_FLAG      ;        ; 8.345  ; 8.345  ;        ;
; RX          ; GO           ;        ; 11.753 ; 11.753 ;        ;
; RX          ; SLOW_clk_RUN ; 8.078  ; 8.078  ; 8.078  ; 8.078  ;
; RX          ; ser_data_in  ; 4.809  ;        ;        ; 4.809  ;
; not_reset   ; GO           ; 10.446 ; 11.711 ; 11.711 ; 10.446 ;
; not_reset   ; RX_FLAG      ; 8.449  ; 8.894  ; 8.894  ; 8.449  ;
; not_reset   ; SLOW_clk_RUN ; 7.224  ; 8.069  ; 8.069  ; 7.224  ;
; not_reset   ; ser_clk      ; 9.288  ; 9.385  ; 9.385  ; 9.288  ;
+-------------+--------------+--------+--------+--------+--------+


+----------------------------------------------------------------------+
; Fast Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -5.169 ; -25.722       ;
; clk                                         ; -4.570 ; -44.563       ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -3.966 ; -5.797        ;
; clk                                         ; -1.132 ; -6.935        ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -3.747 ; -3.747        ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -0.646 ; -0.646        ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; divide_by_n:input_clock_divider|clk_out_int ; -3.277 ; -55.872       ;
; clk                                         ; -1.380 ; -11.380       ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -5.169 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -4.676     ; 0.939      ;
; -5.128 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -4.135     ; 0.939      ;
; -4.703 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -3.777     ; 1.392      ;
; -4.686 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -4.678     ; 0.630      ;
; -4.662 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -3.236     ; 1.392      ;
; -4.645 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -4.137     ; 0.630      ;
; -4.538 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -4.502     ; 0.656      ;
; -4.535 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -4.676     ; 0.470      ;
; -4.497 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -3.961     ; 0.656      ;
; -4.494 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -4.135     ; 0.470      ;
; -4.354 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -2.928     ; 1.392      ;
; -3.330 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.239     ; 3.557      ;
; -3.313 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -2.387     ; 1.392      ;
; -3.162 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.169      ; 4.432      ;
; -3.143 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.448      ; 3.557      ;
; -3.068 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.725      ; 4.259      ;
; -3.025 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.901      ; 4.392      ;
; -3.023 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.899      ; 4.388      ;
; -2.981 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.610      ; 3.557      ;
; -2.958 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.899      ; 4.323      ;
; -2.719 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -2.019     ; 1.146      ;
; -2.719 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.574      ; 4.259      ;
; -2.676 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.750      ; 4.392      ;
; -2.674 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.748      ; 4.388      ;
; -2.662 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.169      ; 4.432      ;
; -2.609 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.748      ; 4.323      ;
; -2.313 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.018      ; 4.432      ;
; -2.091 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.881      ; 3.588      ;
; -1.923 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.289      ; 4.463      ;
; -1.904 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.568      ; 3.588      ;
; -1.829 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.845      ; 4.290      ;
; -1.813 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.018      ; 4.432      ;
; -1.794 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.297      ; 3.557      ;
; -1.786 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.021      ; 4.423      ;
; -1.784 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.019      ; 4.419      ;
; -1.719 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.019      ; 4.354      ;
; -1.525 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -1.032     ; 0.939      ;
; -1.423 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.289      ; 4.463      ;
; -1.175 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.174     ; 1.447      ;
; -1.132 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.002      ; 1.580      ;
; -1.130 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.576      ;
; -1.065 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.511      ;
; -1.059 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.133     ; 1.392      ;
; -1.042 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -1.034     ; 0.630      ;
; -0.913 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.529      ;
; -0.894 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.858     ; 0.656      ;
; -0.891 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -1.032     ; 0.470      ;
; -0.797 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.270      ; 1.148      ;
; -0.747 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.270      ; 1.263      ;
; -0.710 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.716      ; 1.392      ;
; -0.698 ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 1.169      ; 1.833      ;
; -0.472 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 1.083      ;
; -0.297 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.270      ; 1.148      ;
; -0.267 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.444      ; 0.966      ;
; -0.247 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.270      ; 1.263      ;
; -0.229 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.268      ; 0.754      ;
; -0.198 ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 1.169      ; 1.833      ;
; -0.106 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.174      ; 0.900      ;
; -0.060 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.176      ; 0.856      ;
; 0.003  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.002     ; 0.617      ;
; 0.018  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 0.604      ;
; 0.023  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 0.597      ;
; 0.151  ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 2.018      ; 1.833      ;
; 0.233  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.444      ; 0.966      ;
; 0.271  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.268      ; 0.754      ;
; 0.651  ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 2.018      ; 1.833      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -4.570 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -3.644     ; 1.392      ;
; -4.529 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -3.103     ; 1.392      ;
; -4.001 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.958     ; 1.573      ;
; -4.001 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.958     ; 1.573      ;
; -4.001 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.958     ; 1.573      ;
; -4.001 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.958     ; 1.573      ;
; -4.001 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.958     ; 1.573      ;
; -4.001 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.958     ; 1.573      ;
; -4.001 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.958     ; 1.573      ;
; -4.001 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.958     ; 1.573      ;
; -4.001 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.958     ; 1.573      ;
; -3.984 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; -2.957     ; 1.557      ;
; -3.255 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.581      ; 4.366      ;
; -3.197 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -0.106     ; 3.557      ;
; -3.029 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.302      ; 4.432      ;
; -3.010 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.581      ; 3.557      ;
; -2.994 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.580      ; 4.104      ;
; -2.994 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.580      ; 4.104      ;
; -2.994 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.580      ; 4.104      ;
; -2.994 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.580      ; 4.104      ;
; -2.994 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.580      ; 4.104      ;
; -2.994 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.580      ; 4.104      ;
; -2.994 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.580      ; 4.104      ;
; -2.994 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.580      ; 4.104      ;
; -2.994 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 0.580      ; 4.104      ;
; -2.993 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.545      ; 5.068      ;
; -2.960 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.417     ; 1.573      ;
; -2.960 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.417     ; 1.573      ;
; -2.960 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.417     ; 1.573      ;
; -2.960 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.417     ; 1.573      ;
; -2.960 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.417     ; 1.573      ;
; -2.960 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.417     ; 1.573      ;
; -2.960 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.417     ; 1.573      ;
; -2.960 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.417     ; 1.573      ;
; -2.960 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.417     ; 1.573      ;
; -2.950 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.721      ; 5.201      ;
; -2.948 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.719      ; 5.197      ;
; -2.943 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; -2.416     ; 1.557      ;
; -2.935 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 0.858      ; 4.259      ;
; -2.892 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.034      ; 4.392      ;
; -2.890 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.032      ; 4.388      ;
; -2.883 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.719      ; 5.132      ;
; -2.825 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.032      ; 4.323      ;
; -2.732 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.544      ; 4.806      ;
; -2.732 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.544      ; 4.806      ;
; -2.732 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.544      ; 4.806      ;
; -2.732 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.544      ; 4.806      ;
; -2.732 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.544      ; 4.806      ;
; -2.732 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.544      ; 4.806      ;
; -2.732 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.544      ; 4.806      ;
; -2.732 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.544      ; 4.806      ;
; -2.732 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.544      ; 4.806      ;
; -2.689 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.720      ; 4.939      ;
; -2.689 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.720      ; 4.939      ;
; -2.689 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.720      ; 4.939      ;
; -2.689 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.720      ; 4.939      ;
; -2.689 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.720      ; 4.939      ;
; -2.689 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.720      ; 4.939      ;
; -2.689 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.720      ; 4.939      ;
; -2.689 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.720      ; 4.939      ;
; -2.689 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.720      ; 4.939      ;
; -2.687 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.935      ;
; -2.687 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.935      ;
; -2.687 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.935      ;
; -2.687 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.935      ;
; -2.687 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.935      ;
; -2.687 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.935      ;
; -2.687 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.935      ;
; -2.687 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.935      ;
; -2.687 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.935      ;
; -2.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.870      ;
; -2.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.870      ;
; -2.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.870      ;
; -2.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.870      ;
; -2.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.870      ;
; -2.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.870      ;
; -2.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.870      ;
; -2.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.870      ;
; -2.622 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.718      ; 4.870      ;
; -2.587 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.989      ; 5.241      ;
; -2.529 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.302      ; 4.432      ;
; -2.326 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.988      ; 4.979      ;
; -2.326 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.988      ; 4.979      ;
; -2.326 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.988      ; 4.979      ;
; -2.326 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.988      ; 4.979      ;
; -2.326 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.988      ; 4.979      ;
; -2.326 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.988      ; 4.979      ;
; -2.326 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.988      ; 4.979      ;
; -2.326 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.988      ; 4.979      ;
; -2.326 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.500        ; 1.988      ; 4.979      ;
; -2.087 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.989      ; 5.241      ;
; -2.068 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.268      ; 4.366      ;
; -1.826 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.988      ; 4.979      ;
; -1.826 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.988      ; 4.979      ;
; -1.826 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.988      ; 4.979      ;
; -1.826 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.988      ; 4.979      ;
; -1.826 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.988      ; 4.979      ;
; -1.826 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.988      ; 4.979      ;
; -1.826 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.988      ; 4.979      ;
; -1.826 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 1.000        ; 1.988      ; 4.979      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.966 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.946      ; 1.115      ;
; -3.668 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.676      ; 1.008      ;
; -3.603 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.676      ; 1.073      ;
; -3.601 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.678      ; 1.077      ;
; -3.558 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.502      ; 0.944      ;
; -3.466 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.946      ; 1.115      ;
; -3.425 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.405      ; 1.115      ;
; -3.113 ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.946      ; 1.833      ;
; -3.029 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.777      ; 0.748      ;
; -2.925 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.405      ; 1.115      ;
; -2.896 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.644      ; 0.748      ;
; -2.888 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.191      ; 1.303      ;
; -2.627 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.135      ; 1.008      ;
; -2.613 ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.946      ; 1.833      ;
; -2.572 ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 4.405      ; 1.833      ;
; -2.562 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.135      ; 1.073      ;
; -2.560 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.137      ; 1.077      ;
; -2.517 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 3.961      ; 0.944      ;
; -2.422 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.225      ; 1.303      ;
; -2.381 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 3.684      ; 1.303      ;
; -2.072 ; clk                                                                             ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 4.405      ; 1.833      ;
; -1.988 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 3.236      ; 0.748      ;
; -1.855 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 3.103      ; 0.748      ;
; -1.847 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 3.650      ; 1.303      ;
; -1.831 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.289      ; 0.593      ;
; -1.680 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 2.928      ; 0.748      ;
; -1.639 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.387      ; 0.748      ;
; -1.331 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 2.289      ; 0.593      ;
; -0.980 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.019      ; 1.039      ;
; -0.915 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.019      ; 1.104      ;
; -0.913 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 2.021      ; 1.108      ;
; -0.870 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.845      ; 0.975      ;
; -0.200 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.534      ; 1.334      ;
; 0.227  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.270      ; 0.632      ;
; 0.266  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.568      ; 1.334      ;
; 0.351  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.268      ; 0.754      ;
; 0.387  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.444      ; 0.966      ;
; 0.405  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.405      ;
; 0.439  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.439      ;
; 0.443  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.443      ;
; 0.448  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.270      ; 0.853      ;
; 0.619  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.002     ; 0.617      ;
; 0.680  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.176      ; 0.856      ;
; 0.726  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.174      ; 0.900      ;
; 0.727  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.270      ; 0.632      ;
; 0.851  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.268      ; 0.754      ;
; 0.870  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.870      ;
; 0.887  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.174     ; 0.713      ;
; 0.887  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.444      ; 0.966      ;
; 0.948  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.270      ; 0.853      ;
; 0.994  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.994      ;
; 1.005  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.002      ; 1.007      ;
; 1.018  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 1.018      ;
; 1.369  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.899     ; 0.470      ;
; 1.381  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.725     ; 0.656      ;
; 1.502  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -1.032     ; 0.470      ;
; 1.514  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.858     ; 0.656      ;
; 1.531  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.901     ; 0.630      ;
; 1.552  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -0.899     ; 0.653      ;
; 1.664  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -1.034     ; 0.630      ;
; 1.685  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -1.032     ; 0.653      ;
; 2.718  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -1.748     ; 0.470      ;
; 2.730  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -1.574     ; 0.656      ;
; 2.879  ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; -2.019     ; 0.860      ;
; 2.880  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -1.750     ; 0.630      ;
; 2.901  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -1.748     ; 0.653      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                       ; Launch Clock                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+
; -1.132 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.989      ; 1.140      ;
; -0.675 ; clk                                                                             ; divide_by_n:input_clock_divider|clk_out_int   ; clk                                         ; clk         ; 0.000        ; 1.989      ; 1.462      ;
; -0.632 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.989      ; 1.140      ;
; -0.609 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.988      ; 1.662      ;
; -0.609 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.988      ; 1.662      ;
; -0.609 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.988      ; 1.662      ;
; -0.609 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.988      ; 1.662      ;
; -0.609 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.988      ; 1.662      ;
; -0.609 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.988      ; 1.662      ;
; -0.609 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.988      ; 1.662      ;
; -0.609 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.988      ; 1.662      ;
; -0.609 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.988      ; 1.662      ;
; -0.322 ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.302      ; 1.115      ;
; -0.287 ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[0]  ; clk                                         ; clk         ; 0.000        ; 1.988      ; 1.849      ;
; -0.287 ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[2]  ; clk                                         ; clk         ; 0.000        ; 1.988      ; 1.849      ;
; -0.287 ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[3]  ; clk                                         ; clk         ; 0.000        ; 1.988      ; 1.849      ;
; -0.287 ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[4]  ; clk                                         ; clk         ; 0.000        ; 1.988      ; 1.849      ;
; -0.287 ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[5]  ; clk                                         ; clk         ; 0.000        ; 1.988      ; 1.849      ;
; -0.287 ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[6]  ; clk                                         ; clk         ; 0.000        ; 1.988      ; 1.849      ;
; -0.287 ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[7]  ; clk                                         ; clk         ; 0.000        ; 1.988      ; 1.849      ;
; -0.287 ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[8]  ; clk                                         ; clk         ; 0.000        ; 1.988      ; 1.849      ;
; -0.287 ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[1]  ; clk                                         ; clk         ; 0.000        ; 1.988      ; 1.849      ;
; -0.247 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.719      ; 1.120      ;
; -0.182 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.719      ; 1.185      ;
; -0.180 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.721      ; 1.189      ;
; -0.175 ; clk                                                                             ; divide_by_n:input_clock_divider|clk_out_int   ; clk                                         ; clk         ; -0.500       ; 1.989      ; 1.462      ;
; -0.137 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.545      ; 1.056      ;
; -0.109 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.988      ; 1.662      ;
; -0.109 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.988      ; 1.662      ;
; -0.109 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.988      ; 1.662      ;
; -0.109 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.988      ; 1.662      ;
; -0.109 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.988      ; 1.662      ;
; -0.109 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.988      ; 1.662      ;
; -0.109 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.988      ; 1.662      ;
; -0.109 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.988      ; 1.662      ;
; -0.109 ; divide_by_n:input_clock_divider|clk_out_int                                     ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.988      ; 1.662      ;
; -0.024 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.032      ; 1.008      ;
; -0.001 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.268      ; 1.415      ;
; 0.041  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.032      ; 1.073      ;
; 0.043  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 1.034      ; 1.077      ;
; 0.086  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; 0.000        ; 0.858      ; 0.944      ;
; 0.178  ; divide_by_n:input_clock_divider|clk_out_int                                     ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.302      ; 1.115      ;
; 0.187  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int   ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.820      ; 0.655      ;
; 0.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.555      ;
; 0.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.555      ;
; 0.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.555      ;
; 0.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.555      ;
; 0.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.555      ;
; 0.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.555      ;
; 0.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.555      ;
; 0.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.555      ;
; 0.189  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.555      ;
; 0.213  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[0]  ; clk                                         ; clk         ; -0.500       ; 1.988      ; 1.849      ;
; 0.213  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[2]  ; clk                                         ; clk         ; -0.500       ; 1.988      ; 1.849      ;
; 0.213  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[3]  ; clk                                         ; clk         ; -0.500       ; 1.988      ; 1.849      ;
; 0.213  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[4]  ; clk                                         ; clk         ; -0.500       ; 1.988      ; 1.849      ;
; 0.213  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[5]  ; clk                                         ; clk         ; -0.500       ; 1.988      ; 1.849      ;
; 0.213  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[6]  ; clk                                         ; clk         ; -0.500       ; 1.988      ; 1.849      ;
; 0.213  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[7]  ; clk                                         ; clk         ; -0.500       ; 1.988      ; 1.849      ;
; 0.213  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[8]  ; clk                                         ; clk         ; -0.500       ; 1.988      ; 1.849      ;
; 0.213  ; clk                                                                             ; divide_by_n:input_clock_divider|prescaler[1]  ; clk                                         ; clk         ; -0.500       ; 1.988      ; 1.849      ;
; 0.239  ; divide_by_n:input_clock_divider|prescaler[8]                                    ; divide_by_n:input_clock_divider|prescaler[8]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.387      ;
; 0.254  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.620      ;
; 0.254  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.620      ;
; 0.254  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.620      ;
; 0.254  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.620      ;
; 0.254  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.620      ;
; 0.254  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.620      ;
; 0.254  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.620      ;
; 0.254  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.620      ;
; 0.254  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.718      ; 1.620      ;
; 0.256  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.720      ; 1.624      ;
; 0.256  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.720      ; 1.624      ;
; 0.256  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.720      ; 1.624      ;
; 0.256  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.720      ; 1.624      ;
; 0.256  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.720      ; 1.624      ;
; 0.256  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.720      ; 1.624      ;
; 0.256  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.720      ; 1.624      ;
; 0.256  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.720      ; 1.624      ;
; 0.256  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.720      ; 1.624      ;
; 0.292  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.819      ; 0.759      ;
; 0.292  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.819      ; 0.759      ;
; 0.292  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.819      ; 0.759      ;
; 0.292  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.819      ; 0.759      ;
; 0.292  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.819      ; 0.759      ;
; 0.292  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.819      ; 0.759      ;
; 0.292  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.819      ; 0.759      ;
; 0.292  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.819      ; 0.759      ;
; 0.292  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 0.819      ; 0.759      ;
; 0.299  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[0]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.544      ; 1.491      ;
; 0.299  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[2]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.544      ; 1.491      ;
; 0.299  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[3]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.544      ; 1.491      ;
; 0.299  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[4]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.544      ; 1.491      ;
; 0.299  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[5]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.544      ; 1.491      ;
; 0.299  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[6]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.544      ; 1.491      ;
; 0.299  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[7]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.544      ; 1.491      ;
; 0.299  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[8]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.544      ; 1.491      ;
; 0.299  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; divide_by_n:input_clock_divider|prescaler[1]  ; divide_by_n:input_clock_divider|clk_out_int ; clk         ; -0.500       ; 1.544      ; 1.491      ;
; 0.320  ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ; divide_by_n:input_clock_divider|clk_out_int   ; clk                                         ; clk         ; -0.500       ; 0.687      ; 0.655      ;
; 0.343  ; divide_by_n:input_clock_divider|prescaler[4]                                    ; divide_by_n:input_clock_divider|prescaler[4]  ; clk                                         ; clk         ; 0.000        ; 0.000      ; 0.491      ;
+--------+---------------------------------------------------------------------------------+-----------------------------------------------+---------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.747 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; -0.687     ; 2.994      ;
; -3.485 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.277      ; 3.696      ;
; -3.442 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.453      ; 3.829      ;
; -3.440 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.451      ; 3.825      ;
; -3.375 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.451      ; 3.760      ;
; -3.213 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; -0.653     ; 2.994      ;
; -3.079 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.721      ; 3.869      ;
; -3.045 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.755      ; 3.869      ;
; -3.026 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.500        ; 0.034      ; 2.994      ;
; -2.951 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.311      ; 3.696      ;
; -2.908 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.487      ; 3.829      ;
; -2.906 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.485      ; 3.825      ;
; -2.841 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.485      ; 3.760      ;
; -2.579 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.721      ; 3.869      ;
; -2.560 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.000      ; 2.994      ;
; -2.545 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 1.000        ; 0.755      ; 3.869      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.646 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.408      ; 0.897      ;
; -0.396 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.138      ; 0.742      ;
; -0.331 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.138      ; 0.807      ;
; -0.329 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 1.140      ; 0.811      ;
; -0.286 ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.964      ; 0.678      ;
; -0.146 ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 1.408      ; 0.897      ;
; -0.081 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.653      ; 0.572      ;
; 0.041  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.721      ; 0.897      ;
; 0.385  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.687      ; 0.572      ;
; 0.541  ; divide_by_n:input_clock_divider|clk_out_int                                     ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.721      ; 0.897      ;
; 0.572  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 0.000        ; 0.000      ; 0.572      ;
; 0.791  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.451      ; 0.742      ;
; 0.856  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.451      ; 0.807      ;
; 0.858  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.453      ; 0.811      ;
; 0.901  ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; 0.277      ; 0.678      ;
; 1.106  ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; -0.500       ; -0.034     ; 0.572      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'divide_by_n:input_clock_divider|clk_out_int'                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+
; -3.277 ; -3.277       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ;
; -3.277 ; -3.277       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ;
; -3.277 ; -3.277       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_0|nand_6|output~1|datab                                                ;
; -3.277 ; -3.277       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_0|nand_6|output~1|datab                                                ;
; -3.277 ; -3.277       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|combout                                                             ;
; -3.277 ; -3.277       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|combout                                                             ;
; -2.817 ; -2.817       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_10|output~2|combout                                                         ;
; -2.817 ; -2.817       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_10|output~2|combout                                                         ;
; -2.817 ; -2.817       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff_0|nand_3_3|output~2|datad                                              ;
; -2.817 ; -2.817       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff_0|nand_3_3|output~2|datad                                              ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~2|combout                                                         ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~2|combout                                                         ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1                                   ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_0|nand_3_3|output~2|datad                                              ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_0|nand_3_3|output~2|datad                                              ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff_0|nand_6|output~1|datab                                                ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; ms_jk_ff_0|nand_6|output~1|datab                                                ;
; -1.887 ; -1.887       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; or_2|output|combout                                                             ;
; -1.887 ; -1.887       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; or_2|output|combout                                                             ;
; -0.297 ; -0.297       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|combout                          ;
; -0.297 ; -0.297       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|combout                          ;
; -0.297 ; -0.297       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad                            ;
; -0.297 ; -0.297       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad                            ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_10|output~1|datad                                                           ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; and_10|output~1|datad                                                           ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~2|datad                                                           ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~2|datad                                                           ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout                          ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|combout                          ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|combout                          ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datac                            ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datac                            ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datad                            ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datad                            ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad                            ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad                            ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|combout                        ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|combout                        ;
; -0.153 ; -0.153       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|datad                          ;
; -0.153 ; -0.153       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_3_1|output~0|datad                          ;
; -0.151 ; -0.151       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~1|datad                                                           ;
; -0.151 ; -0.151       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~1|datad                                                           ;
; -0.151 ; -0.151       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.151 ; -0.151       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout                          ;
; -0.151 ; -0.151       ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datad                            ;
; -0.151 ; -0.151       ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_3|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~1|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_10|output~1|datac                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~1|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~1|combout                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~1|dataa                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; and_11|output~1|dataa                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; counter_4_bit:tty_input_counter_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Fall       ; counter_4_bit:tty_input_counter_1|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; input_clock_divider|clk_out_int|regout                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; input_clock_divider|clk_out_int|regout                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6|output~1                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_1|nand_6|output~1|dataa                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; ms_jk_ff_1|nand_6|output~1|dataa                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|datab                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; or_2|output|datab                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_0|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_0|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_1|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_1|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_2|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_2|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_3|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_0|ms_jk_ff_3|nand_5|output~1|datac                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_1|output~1|datab                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|dataa                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|dataa                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divide_by_n:input_clock_divider|clk_out_int ; Rise       ; tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad                            ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|clk_out_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|clk_out_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk   ; Fall       ; divide_by_n:input_clock_divider|prescaler[8]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; and_14|output|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; and_14|output|combout                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; and_14|output|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; and_14|output|datad                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; and_14|output~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; and_14|output~clkctrl|inclk[0]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; and_14|output~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; and_14|output~clkctrl|outclk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|clk_out_int|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|clk_out_int|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; input_clock_divider|prescaler[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; input_clock_divider|prescaler[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; ms_jk_ff_0|nand_6|output~1|datab              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; ms_jk_ff_0|nand_6|output~1|datab              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; or_2|output|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; or_2|output|combout                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Fall       ; or_2|output|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; or_2|output|datad                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; 0.709  ; 0.709  ; Rise       ; clk                                         ;
; clk       ; clk                                         ; 1.065  ; 1.065  ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; 4.052  ; 4.052  ; Rise       ; clk                                         ;
; RX        ; clk                                         ; 0.267  ; 0.267  ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 0.362  ; 0.362  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 3.610  ; 3.610  ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 0.842  ; 0.842  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 1.198  ; 1.198  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 4.185  ; 4.185  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; -0.007 ; -0.007 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 0.349  ; 0.349  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 3.336  ; 3.336  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; -0.175 ; -0.175 ; Rise       ; clk                                         ;
; clk       ; clk                                         ; -0.531 ; -0.531 ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; 0.055  ; 0.055  ; Rise       ; clk                                         ;
; RX        ; clk                                         ; 0.548  ; 0.548  ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 0.675  ; 0.675  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 0.778  ; 0.778  ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 3.469  ; 3.469  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 3.113  ; 3.113  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 3.699  ; 3.699  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 2.928  ; 2.928  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 2.572  ; 2.572  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 3.158  ; 3.158  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 4.154 ; 4.154 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 4.124 ; 4.124 ; Rise       ; clk                                         ;
; RX_FLAG      ; clk                                         ; 4.154 ; 4.154 ; Fall       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 3.629 ; 3.629 ; Fall       ; clk                                         ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 7.303 ; 7.303 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 7.507 ; 7.507 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 2.142 ;       ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 7.768 ; 7.768 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 6.092 ; 6.092 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 6.635 ; 6.635 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 6.839 ; 6.839 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;       ; 2.142 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 7.227 ; 7.227 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 5.424 ; 5.424 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 3.428 ; 3.428 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 3.098 ; 3.098 ; Rise       ; clk                                         ;
; RX_FLAG      ; clk                                         ; 3.428 ; 3.428 ; Fall       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 3.098 ; 3.098 ; Fall       ; clk                                         ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 3.318 ; 2.187 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 2.878 ; 2.650 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 2.142 ;       ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 2.776 ; 2.776 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 2.181 ; 2.496 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 2.187 ; 3.318 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 2.650 ; 2.878 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;       ; 2.142 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 2.776 ; 2.776 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 2.496 ; 2.181 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; CLR_RX_FLAG ; RX_FLAG      ;       ; 3.819 ; 3.819 ;       ;
; RX          ; GO           ;       ; 4.533 ; 4.533 ;       ;
; RX          ; SLOW_clk_RUN ; 3.273 ; 3.273 ; 3.273 ; 3.273 ;
; RX          ; ser_data_in  ; 2.195 ;       ;       ; 2.195 ;
; not_reset   ; GO           ; 7.158 ; 7.158 ; 7.158 ; 7.158 ;
; not_reset   ; RX_FLAG      ; 7.362 ; 7.362 ; 7.362 ; 7.362 ;
; not_reset   ; SLOW_clk_RUN ; 6.616 ; 6.616 ; 6.616 ; 6.616 ;
; not_reset   ; ser_clk      ; 5.947 ; 5.947 ; 5.947 ; 5.947 ;
+-------------+--------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; CLR_RX_FLAG ; RX_FLAG      ;       ; 3.443 ; 3.443 ;       ;
; RX          ; GO           ;       ; 4.533 ; 4.533 ;       ;
; RX          ; SLOW_clk_RUN ; 3.273 ; 3.273 ; 3.273 ; 3.273 ;
; RX          ; ser_data_in  ; 2.195 ;       ;       ; 2.195 ;
; not_reset   ; GO           ; 4.156 ; 4.494 ; 4.494 ; 4.156 ;
; not_reset   ; RX_FLAG      ; 3.470 ; 3.615 ; 3.615 ; 3.470 ;
; not_reset   ; SLOW_clk_RUN ; 3.043 ; 3.285 ; 3.285 ; 3.043 ;
; not_reset   ; ser_clk      ; 3.675 ; 3.750 ; 3.750 ; 3.675 ;
+-------------+--------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+----------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                        ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                             ; -17.769  ; -12.098 ; -12.497  ; -1.991  ; -10.998             ;
;  clk                                         ; -16.600  ; -1.677  ; N/A      ; N/A     ; -1.631              ;
;  divide_by_n:input_clock_divider|clk_out_int ; -17.769  ; -12.098 ; -12.497  ; -1.991  ; -10.998             ;
; Design-wide TNS                              ; -254.836 ; -22.698 ; -12.497  ; -1.991  ; -241.393            ;
;  clk                                         ; -163.434 ; -6.935  ; N/A      ; N/A     ; -13.851             ;
;  divide_by_n:input_clock_divider|clk_out_int ; -91.402  ; -17.110 ; -12.497  ; -1.991  ; -227.542            ;
+----------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                          ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; 2.285  ; 2.285  ; Rise       ; clk                                         ;
; clk       ; clk                                         ; 3.344  ; 3.344  ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; 12.382 ; 12.382 ; Rise       ; clk                                         ;
; RX        ; clk                                         ; 2.025  ; 2.025  ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 1.998  ; 1.998  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 12.122 ; 12.122 ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 2.158  ; 2.158  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 3.217  ; 3.217  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 12.255 ; 12.255 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; -0.007 ; -0.007 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 0.682  ; 0.682  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 9.720  ; 9.720  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                           ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX        ; clk                                         ; -0.175 ; -0.175 ; Rise       ; clk                                         ;
; clk       ; clk                                         ; -0.531 ; -0.531 ; Rise       ; clk                                         ;
; not_reset ; clk                                         ; 0.263  ; 0.263  ; Rise       ; clk                                         ;
; RX        ; clk                                         ; 0.548  ; 0.548  ; Fall       ; clk                                         ;
; clk       ; clk                                         ; 0.833  ; 0.833  ; Fall       ; clk                                         ;
; not_reset ; clk                                         ; 1.215  ; 1.215  ; Fall       ; clk                                         ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 11.034 ; 11.034 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 9.975  ; 9.975  ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 11.888 ; 11.888 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX        ; divide_by_n:input_clock_divider|clk_out_int ; 9.275  ; 9.275  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; clk       ; divide_by_n:input_clock_divider|clk_out_int ; 8.216  ; 8.216  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; not_reset ; divide_by_n:input_clock_divider|clk_out_int ; 10.129 ; 10.129 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+-----------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                   ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 10.572 ; 10.572 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 10.675 ; 10.675 ; Rise       ; clk                                         ;
; RX_FLAG      ; clk                                         ; 10.572 ; 10.572 ; Fall       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 9.137  ; 9.137  ; Fall       ; clk                                         ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 20.751 ; 20.751 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 21.268 ; 21.268 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 4.991  ;        ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 22.300 ; 22.300 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 17.159 ; 17.159 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 18.712 ; 18.712 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 19.229 ; 19.229 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;        ; 4.991  ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 20.541 ; 20.541 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 15.120 ; 15.120 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                         ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port    ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; RX_FLAG      ; clk                                         ; 3.428 ; 3.428 ; Rise       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 3.098 ; 3.098 ; Rise       ; clk                                         ;
; RX_FLAG      ; clk                                         ; 3.428 ; 3.428 ; Fall       ; clk                                         ;
; SLOW_clk_RUN ; clk                                         ; 3.098 ; 3.098 ; Fall       ; clk                                         ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 3.318 ; 2.187 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 2.878 ; 2.650 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ; 2.142 ;       ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 2.776 ; 2.776 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 2.181 ; 2.496 ; Rise       ; divide_by_n:input_clock_divider|clk_out_int ;
; GO           ; divide_by_n:input_clock_divider|clk_out_int ; 2.187 ; 3.318 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; RX_FLAG      ; divide_by_n:input_clock_divider|clk_out_int ; 2.650 ; 2.878 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk     ; divide_by_n:input_clock_divider|clk_out_int ;       ; 2.142 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; SLOW_clk_RUN ; divide_by_n:input_clock_divider|clk_out_int ; 2.776 ; 2.776 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
; ser_clk      ; divide_by_n:input_clock_divider|clk_out_int ; 2.496 ; 2.181 ; Fall       ; divide_by_n:input_clock_divider|clk_out_int ;
+--------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+-------------+--------------+--------+--------+--------+--------+
; Input Port  ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+-------------+--------------+--------+--------+--------+--------+
; CLR_RX_FLAG ; RX_FLAG      ;        ; 9.507  ; 9.507  ;        ;
; RX          ; GO           ;        ; 11.753 ; 11.753 ;        ;
; RX          ; SLOW_clk_RUN ; 8.078  ; 8.078  ; 8.078  ; 8.078  ;
; RX          ; ser_data_in  ; 4.809  ;        ;        ; 4.809  ;
; not_reset   ; GO           ; 19.785 ; 19.785 ; 19.785 ; 19.785 ;
; not_reset   ; RX_FLAG      ; 20.302 ; 20.302 ; 20.302 ; 20.302 ;
; not_reset   ; SLOW_clk_RUN ; 18.175 ; 18.175 ; 18.175 ; 18.175 ;
; not_reset   ; ser_clk      ; 16.193 ; 16.193 ; 16.193 ; 16.193 ;
+-------------+--------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+-------------+--------------+-------+-------+-------+-------+
; Input Port  ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+-------------+--------------+-------+-------+-------+-------+
; CLR_RX_FLAG ; RX_FLAG      ;       ; 3.443 ; 3.443 ;       ;
; RX          ; GO           ;       ; 4.533 ; 4.533 ;       ;
; RX          ; SLOW_clk_RUN ; 3.273 ; 3.273 ; 3.273 ; 3.273 ;
; RX          ; ser_data_in  ; 2.195 ;       ;       ; 2.195 ;
; not_reset   ; GO           ; 4.156 ; 4.494 ; 4.494 ; 4.156 ;
; not_reset   ; RX_FLAG      ; 3.470 ; 3.615 ; 3.615 ; 3.470 ;
; not_reset   ; SLOW_clk_RUN ; 3.043 ; 3.285 ; 3.285 ; 3.043 ;
; not_reset   ; ser_clk      ; 3.675 ; 3.750 ; 3.750 ; 3.675 ;
+-------------+--------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; clk                                         ; clk                                         ; 4        ; 1        ; 45       ; 146      ;
; divide_by_n:input_clock_divider|clk_out_int ; clk                                         ; 111      ; 27       ; 1223     ; 299      ;
; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 13       ; 2        ; 8        ; 2        ;
; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 370      ; 91       ; 222      ; 54       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; clk                                         ; clk                                         ; 4        ; 1        ; 45       ; 146      ;
; divide_by_n:input_clock_divider|clk_out_int ; clk                                         ; 111      ; 27       ; 1223     ; 299      ;
; clk                                         ; divide_by_n:input_clock_divider|clk_out_int ; 13       ; 2        ; 8        ; 2        ;
; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 370      ; 91       ; 222      ; 54       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                    ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 248      ; 56       ; 248      ; 56       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; divide_by_n:input_clock_divider|clk_out_int ; divide_by_n:input_clock_divider|clk_out_int ; 248      ; 56       ; 248      ; 56       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 39    ; 39   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 37    ; 37   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Feb 18 20:21:30 2017
Info: Command: quartus_sta tty_input_state_gen_2 -c tty_input_state_gen_2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'tty_input_state_gen_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name divide_by_n:input_clock_divider|clk_out_int divide_by_n:input_clock_divider|clk_out_int
Warning (332125): Found combinational loop of 21 nodes
    Warning (332126): Node "or_3|output|datad"
    Warning (332126): Node "or_3|output|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_6|output~1|datab"
    Warning (332126): Node "ms_jk_ff_2|nand_6|output~1|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~2|datad"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~2|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~3|datad"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~3|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_6|output~1|dataa"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~3|dataa"
    Warning (332126): Node "ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "or_3|output|datac"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~1|dataa"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~1|combout"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~3|datab"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~2|datac"
    Warning (332126): Node "ms_jk_ff_2|nand_6|output~1|datac"
    Warning (332126): Node "ms_jk_ff_2|nand_5|output~1|datad"
    Warning (332126): Node "ms_jk_ff_2|nand_3_3|output~1|datac"
    Warning (332126): Node "ms_jk_ff_2|nand_5|output~1|datac"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~4|combout"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~3|datab"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~3|combout"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~4|dataa"
    Warning (332126): Node "ms_jk_ff_1|nand_5|output~0|datab"
    Warning (332126): Node "ms_jk_ff_1|nand_5|output~0|combout"
    Warning (332126): Node "ms_jk_ff_1|nand_3_3|output~4|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_3|nand_1|output~2|datab"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_3|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_1|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "tty_input_counter_0|ms_jk_ff_2|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 11 nodes
    Warning (332126): Node "ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "or_2|output|dataa"
    Warning (332126): Node "or_2|output|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~1|datab"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~1|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~2|dataa"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~2|combout"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~1|datad"
    Warning (332126): Node "ms_jk_ff_0|nand_3_3|output~2|datab"
    Warning (332126): Node "ms_jk_ff_0|nand_5|output~1|datad"
Warning (332125): Found combinational loop of 17 nodes
    Warning (332126): Node "and_10|output~2|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datac"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~4|datab"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~4|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~4|datac"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|datab"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~4|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datac"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "and_10|output~1|dataa"
    Warning (332126): Node "and_10|output~1|combout"
    Warning (332126): Node "and_10|output~2|datab"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_1|nand_5|output~1|datac"
Warning (332125): Found combinational loop of 6 nodes
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|datab"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: and_10|output~2|datad  to: and_10|output~1|combout
    Info (332098): From: or_2|output|datab  to: ms_jk_ff_0|nand_3_3|output~2|combout
    Info (332098): From: or_2|output|datad  to: ms_jk_ff_0|nand_3_3|output~2|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad  to: tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_0|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_1|nand_5|output~1  from: dataa  to: combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad  to: tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|dataa  to: and_10|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad  to: and_10|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datad  to: and_10|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|datad  to: and_10|output~1|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -17.769
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -17.769       -91.402 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):   -16.600      -163.434 clk 
Info (332146): Worst-case hold slack is -12.098
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.098       -17.110 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -1.677        -5.588 clk 
Info (332146): Worst-case recovery slack is -12.497
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.497       -12.497 divide_by_n:input_clock_divider|clk_out_int 
Info (332146): Worst-case removal slack is -1.991
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.991        -1.991 divide_by_n:input_clock_divider|clk_out_int 
Info (332146): Worst-case minimum pulse width slack is -10.998
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.998      -227.542 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -1.631       -13.851 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: and_10|output~2|datad  to: and_10|output~1|combout
    Info (332098): From: or_2|output|datab  to: ms_jk_ff_0|nand_3_3|output~2|combout
    Info (332098): From: or_2|output|datad  to: ms_jk_ff_0|nand_3_3|output~2|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_0|nand_1|output~1|datad  to: tty_input_counter_1|ms_jk_ff_0|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_0|nand_5|output~1  from: datad  to: combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_1|nand_5|output~1  from: dataa  to: combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_2|nand_1|output~1|datad  to: tty_input_counter_1|ms_jk_ff_2|nand_5|output~1|combout
    Info (332098): Cell: tty_input_counter_1|ms_jk_ff_2|nand_5|output~1  from: datad  to: combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|dataa  to: and_10|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~2|datad  to: and_10|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_1|output~3|datad  to: and_10|output~1|combout
    Info (332098): From: tty_input_counter_1|ms_jk_ff_3|nand_5|output~1|datad  to: and_10|output~1|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.169
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.169       -25.722 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -4.570       -44.563 clk 
Info (332146): Worst-case hold slack is -3.966
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.966        -5.797 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -1.132        -6.935 clk 
Info (332146): Worst-case recovery slack is -3.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.747        -3.747 divide_by_n:input_clock_divider|clk_out_int 
Info (332146): Worst-case removal slack is -0.646
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.646        -0.646 divide_by_n:input_clock_divider|clk_out_int 
Info (332146): Worst-case minimum pulse width slack is -3.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.277       -55.872 divide_by_n:input_clock_divider|clk_out_int 
    Info (332119):    -1.380       -11.380 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 588 megabytes
    Info: Processing ended: Sat Feb 18 20:21:31 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


